
ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001048c  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000049c  08010730  08010730  00011730  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08010bcc  08010bcc  00011bcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08010bd4  08010bd4  00011bd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08010bd8  08010bd8  00011bd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000002cc  24000000  08010bdc  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001db8  240002cc  08010ea8  000122cc  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24002084  08010ea8  00013084  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000122cc  2**0
                  CONTENTS, READONLY
 10 .debug_info   00018af3  00000000  00000000  000122fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003ad6  00000000  00000000  0002aded  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001378  00000000  00000000  0002e8c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000e90  00000000  00000000  0002fc40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003b772  00000000  00000000  00030ad0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000197c6  00000000  00000000  0006c242  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0016cab4  00000000  00000000  00085a08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001f24bc  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006488  00000000  00000000  001f2500  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000005e  00000000  00000000  001f8988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240002cc 	.word	0x240002cc
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08010714 	.word	0x08010714

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240002d0 	.word	0x240002d0
 80002dc:	08010714 	.word	0x08010714

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	@ 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_d2lz>:
 8000708:	b508      	push	{r3, lr}
 800070a:	4602      	mov	r2, r0
 800070c:	460b      	mov	r3, r1
 800070e:	ec43 2b17 	vmov	d7, r2, r3
 8000712:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000716:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800071a:	d403      	bmi.n	8000724 <__aeabi_d2lz+0x1c>
 800071c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000720:	f000 b80a 	b.w	8000738 <__aeabi_d2ulz>
 8000724:	eeb1 7b47 	vneg.f64	d7, d7
 8000728:	ec51 0b17 	vmov	r0, r1, d7
 800072c:	f000 f804 	bl	8000738 <__aeabi_d2ulz>
 8000730:	4240      	negs	r0, r0
 8000732:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000736:	bd08      	pop	{r3, pc}

08000738 <__aeabi_d2ulz>:
 8000738:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 8000768 <__aeabi_d2ulz+0x30>
 800073c:	ec41 0b17 	vmov	d7, r0, r1
 8000740:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 8000770 <__aeabi_d2ulz+0x38>
 8000744:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000748:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800074c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000750:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000754:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000758:	ee16 1a10 	vmov	r1, s12
 800075c:	ee17 0a90 	vmov	r0, s15
 8000760:	4770      	bx	lr
 8000762:	bf00      	nop
 8000764:	f3af 8000 	nop.w
 8000768:	00000000 	.word	0x00000000
 800076c:	3df00000 	.word	0x3df00000
 8000770:	00000000 	.word	0x00000000
 8000774:	41f00000 	.word	0x41f00000

08000778 <ReadADC>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

uint16_t ReadADC(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b082      	sub	sp, #8
 800077c:	af00      	add	r7, sp, #0
    uint32_t sum = 0;
 800077e:	2300      	movs	r3, #0
 8000780:	607b      	str	r3, [r7, #4]

    for (uint16_t i = 0; i < AAS; i++)
 8000782:	2300      	movs	r3, #0
 8000784:	807b      	strh	r3, [r7, #2]
 8000786:	e016      	b.n	80007b6 <ReadADC+0x3e>
    {
        HAL_ADC_Start(&hadc1);
 8000788:	4810      	ldr	r0, [pc, #64]	@ (80007cc <ReadADC+0x54>)
 800078a:	f001 f8c9 	bl	8001920 <HAL_ADC_Start>

        HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 800078e:	f04f 31ff 	mov.w	r1, #4294967295
 8000792:	480e      	ldr	r0, [pc, #56]	@ (80007cc <ReadADC+0x54>)
 8000794:	f001 f9c2 	bl	8001b1c <HAL_ADC_PollForConversion>

        uint16_t value = HAL_ADC_GetValue(&hadc1);
 8000798:	480c      	ldr	r0, [pc, #48]	@ (80007cc <ReadADC+0x54>)
 800079a:	f001 fab3 	bl	8001d04 <HAL_ADC_GetValue>
 800079e:	4603      	mov	r3, r0
 80007a0:	803b      	strh	r3, [r7, #0]

        HAL_ADC_Stop(&hadc1);
 80007a2:	480a      	ldr	r0, [pc, #40]	@ (80007cc <ReadADC+0x54>)
 80007a4:	f001 f986 	bl	8001ab4 <HAL_ADC_Stop>

        sum += value;
 80007a8:	883b      	ldrh	r3, [r7, #0]
 80007aa:	687a      	ldr	r2, [r7, #4]
 80007ac:	4413      	add	r3, r2
 80007ae:	607b      	str	r3, [r7, #4]
    for (uint16_t i = 0; i < AAS; i++)
 80007b0:	887b      	ldrh	r3, [r7, #2]
 80007b2:	3301      	adds	r3, #1
 80007b4:	807b      	strh	r3, [r7, #2]
 80007b6:	887b      	ldrh	r3, [r7, #2]
 80007b8:	2b1f      	cmp	r3, #31
 80007ba:	d9e5      	bls.n	8000788 <ReadADC+0x10>
    }

    return (uint16_t)(sum / AAS);
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	095b      	lsrs	r3, r3, #5
 80007c0:	b29b      	uxth	r3, r3
}
 80007c2:	4618      	mov	r0, r3
 80007c4:	3708      	adds	r7, #8
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	240002e8 	.word	0x240002e8

080007d0 <USBDataSend>:


void USBDataSend(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b096      	sub	sp, #88	@ 0x58
 80007d4:	af02      	add	r7, sp, #8
	uint16_t avg = ReadADC();
 80007d6:	f7ff ffcf 	bl	8000778 <ReadADC>
 80007da:	4603      	mov	r3, r0
 80007dc:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

	float voltage = 3.3f * ((float)avg / 64320.0f);
 80007e0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80007e4:	ee07 3a90 	vmov	s15, r3
 80007e8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80007ec:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8000834 <USBDataSend+0x64>
 80007f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80007f4:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8000838 <USBDataSend+0x68>
 80007f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80007fc:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

	char msg[64];

	int len = snprintf(msg, sizeof(msg), "avg=%u; voltage=%.3f V\r\n", avg , voltage);
 8000800:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8000804:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8000808:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800080c:	1d38      	adds	r0, r7, #4
 800080e:	ed8d 7b00 	vstr	d7, [sp]
 8000812:	4a0a      	ldr	r2, [pc, #40]	@ (800083c <USBDataSend+0x6c>)
 8000814:	2140      	movs	r1, #64	@ 0x40
 8000816:	f00c fbc9 	bl	800cfac <sniprintf>
 800081a:	6478      	str	r0, [r7, #68]	@ 0x44


	CDC_Transmit_FS((uint8_t*) msg, len);
 800081c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800081e:	b29a      	uxth	r2, r3
 8000820:	1d3b      	adds	r3, r7, #4
 8000822:	4611      	mov	r1, r2
 8000824:	4618      	mov	r0, r3
 8000826:	f00b f845 	bl	800b8b4 <CDC_Transmit_FS>



}
 800082a:	bf00      	nop
 800082c:	3750      	adds	r7, #80	@ 0x50
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
 8000832:	bf00      	nop
 8000834:	477b4000 	.word	0x477b4000
 8000838:	40533333 	.word	0x40533333
 800083c:	08010730 	.word	0x08010730

08000840 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000844:	f000 fba2 	bl	8000f8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000848:	f000 f818 	bl	800087c <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800084c:	f000 f882 	bl	8000954 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000850:	f000 f91a 	bl	8000a88 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000854:	f000 f89c 	bl	8000990 <MX_ADC1_Init>
  MX_USB_DEVICE_Init();
 8000858:	f00a ff6c 	bl	800b734 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 800085c:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8000860:	2100      	movs	r1, #0
 8000862:	4805      	ldr	r0, [pc, #20]	@ (8000878 <main+0x38>)
 8000864:	f002 f858 	bl	8002918 <HAL_ADCEx_Calibration_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  USBDataSend();
 8000868:	f7ff ffb2 	bl	80007d0 <USBDataSend>
	  HAL_Delay(100);  // wait
 800086c:	2064      	movs	r0, #100	@ 0x64
 800086e:	f000 fc1f 	bl	80010b0 <HAL_Delay>
	  USBDataSend();
 8000872:	bf00      	nop
 8000874:	e7f8      	b.n	8000868 <main+0x28>
 8000876:	bf00      	nop
 8000878:	240002e8 	.word	0x240002e8

0800087c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b09c      	sub	sp, #112	@ 0x70
 8000880:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000882:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000886:	224c      	movs	r2, #76	@ 0x4c
 8000888:	2100      	movs	r1, #0
 800088a:	4618      	mov	r0, r3
 800088c:	f00c fc29 	bl	800d0e2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000890:	1d3b      	adds	r3, r7, #4
 8000892:	2220      	movs	r2, #32
 8000894:	2100      	movs	r1, #0
 8000896:	4618      	mov	r0, r3
 8000898:	f00c fc23 	bl	800d0e2 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800089c:	2002      	movs	r0, #2
 800089e:	f003 fedd 	bl	800465c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80008a2:	2300      	movs	r3, #0
 80008a4:	603b      	str	r3, [r7, #0]
 80008a6:	4b29      	ldr	r3, [pc, #164]	@ (800094c <SystemClock_Config+0xd0>)
 80008a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008aa:	4a28      	ldr	r2, [pc, #160]	@ (800094c <SystemClock_Config+0xd0>)
 80008ac:	f023 0301 	bic.w	r3, r3, #1
 80008b0:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80008b2:	4b26      	ldr	r3, [pc, #152]	@ (800094c <SystemClock_Config+0xd0>)
 80008b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008b6:	f003 0301 	and.w	r3, r3, #1
 80008ba:	603b      	str	r3, [r7, #0]
 80008bc:	4b24      	ldr	r3, [pc, #144]	@ (8000950 <SystemClock_Config+0xd4>)
 80008be:	699b      	ldr	r3, [r3, #24]
 80008c0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80008c4:	4a22      	ldr	r2, [pc, #136]	@ (8000950 <SystemClock_Config+0xd4>)
 80008c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008ca:	6193      	str	r3, [r2, #24]
 80008cc:	4b20      	ldr	r3, [pc, #128]	@ (8000950 <SystemClock_Config+0xd4>)
 80008ce:	699b      	ldr	r3, [r3, #24]
 80008d0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80008d4:	603b      	str	r3, [r7, #0]
 80008d6:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80008d8:	bf00      	nop
 80008da:	4b1d      	ldr	r3, [pc, #116]	@ (8000950 <SystemClock_Config+0xd4>)
 80008dc:	699b      	ldr	r3, [r3, #24]
 80008de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80008e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80008e6:	d1f8      	bne.n	80008da <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 80008e8:	2322      	movs	r3, #34	@ 0x22
 80008ea:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80008ec:	2301      	movs	r3, #1
 80008ee:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008f0:	2340      	movs	r3, #64	@ 0x40
 80008f2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80008f4:	2301      	movs	r3, #1
 80008f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80008f8:	2300      	movs	r3, #0
 80008fa:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000900:	4618      	mov	r0, r3
 8000902:	f003 fef5 	bl	80046f0 <HAL_RCC_OscConfig>
 8000906:	4603      	mov	r3, r0
 8000908:	2b00      	cmp	r3, #0
 800090a:	d001      	beq.n	8000910 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800090c:	f000 f8d6 	bl	8000abc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000910:	233f      	movs	r3, #63	@ 0x3f
 8000912:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000914:	2300      	movs	r3, #0
 8000916:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000918:	2300      	movs	r3, #0
 800091a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800091c:	2300      	movs	r3, #0
 800091e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000920:	2300      	movs	r3, #0
 8000922:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000924:	2300      	movs	r3, #0
 8000926:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000928:	2300      	movs	r3, #0
 800092a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800092c:	2300      	movs	r3, #0
 800092e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000930:	1d3b      	adds	r3, r7, #4
 8000932:	2101      	movs	r1, #1
 8000934:	4618      	mov	r0, r3
 8000936:	f004 fb35 	bl	8004fa4 <HAL_RCC_ClockConfig>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8000940:	f000 f8bc 	bl	8000abc <Error_Handler>
  }
}
 8000944:	bf00      	nop
 8000946:	3770      	adds	r7, #112	@ 0x70
 8000948:	46bd      	mov	sp, r7
 800094a:	bd80      	pop	{r7, pc}
 800094c:	58000400 	.word	0x58000400
 8000950:	58024800 	.word	0x58024800

08000954 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b0b0      	sub	sp, #192	@ 0xc0
 8000958:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800095a:	463b      	mov	r3, r7
 800095c:	22c0      	movs	r2, #192	@ 0xc0
 800095e:	2100      	movs	r1, #0
 8000960:	4618      	mov	r0, r3
 8000962:	f00c fbbe 	bl	800d0e2 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
 8000966:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800096a:	f04f 0300 	mov.w	r3, #0
 800096e:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.CkperClockSelection = RCC_CLKPSOURCE_HSI;
 8000972:	2300      	movs	r3, #0
 8000974:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000976:	463b      	mov	r3, r7
 8000978:	4618      	mov	r0, r3
 800097a:	f004 fe89 	bl	8005690 <HAL_RCCEx_PeriphCLKConfig>
 800097e:	4603      	mov	r3, r0
 8000980:	2b00      	cmp	r3, #0
 8000982:	d001      	beq.n	8000988 <PeriphCommonClock_Config+0x34>
  {
    Error_Handler();
 8000984:	f000 f89a 	bl	8000abc <Error_Handler>
  }
}
 8000988:	bf00      	nop
 800098a:	37c0      	adds	r7, #192	@ 0xc0
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}

08000990 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b08a      	sub	sp, #40	@ 0x28
 8000994:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000996:	f107 031c 	add.w	r3, r7, #28
 800099a:	2200      	movs	r2, #0
 800099c:	601a      	str	r2, [r3, #0]
 800099e:	605a      	str	r2, [r3, #4]
 80009a0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80009a2:	463b      	mov	r3, r7
 80009a4:	2200      	movs	r2, #0
 80009a6:	601a      	str	r2, [r3, #0]
 80009a8:	605a      	str	r2, [r3, #4]
 80009aa:	609a      	str	r2, [r3, #8]
 80009ac:	60da      	str	r2, [r3, #12]
 80009ae:	611a      	str	r2, [r3, #16]
 80009b0:	615a      	str	r2, [r3, #20]
 80009b2:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80009b4:	4b31      	ldr	r3, [pc, #196]	@ (8000a7c <MX_ADC1_Init+0xec>)
 80009b6:	4a32      	ldr	r2, [pc, #200]	@ (8000a80 <MX_ADC1_Init+0xf0>)
 80009b8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80009ba:	4b30      	ldr	r3, [pc, #192]	@ (8000a7c <MX_ADC1_Init+0xec>)
 80009bc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80009c0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 80009c2:	4b2e      	ldr	r3, [pc, #184]	@ (8000a7c <MX_ADC1_Init+0xec>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80009c8:	4b2c      	ldr	r3, [pc, #176]	@ (8000a7c <MX_ADC1_Init+0xec>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80009ce:	4b2b      	ldr	r3, [pc, #172]	@ (8000a7c <MX_ADC1_Init+0xec>)
 80009d0:	2204      	movs	r2, #4
 80009d2:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80009d4:	4b29      	ldr	r3, [pc, #164]	@ (8000a7c <MX_ADC1_Init+0xec>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80009da:	4b28      	ldr	r3, [pc, #160]	@ (8000a7c <MX_ADC1_Init+0xec>)
 80009dc:	2200      	movs	r2, #0
 80009de:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 80009e0:	4b26      	ldr	r3, [pc, #152]	@ (8000a7c <MX_ADC1_Init+0xec>)
 80009e2:	2201      	movs	r2, #1
 80009e4:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80009e6:	4b25      	ldr	r3, [pc, #148]	@ (8000a7c <MX_ADC1_Init+0xec>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80009ec:	4b23      	ldr	r3, [pc, #140]	@ (8000a7c <MX_ADC1_Init+0xec>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80009f2:	4b22      	ldr	r3, [pc, #136]	@ (8000a7c <MX_ADC1_Init+0xec>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80009f8:	4b20      	ldr	r3, [pc, #128]	@ (8000a7c <MX_ADC1_Init+0xec>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80009fe:	4b1f      	ldr	r3, [pc, #124]	@ (8000a7c <MX_ADC1_Init+0xec>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000a04:	4b1d      	ldr	r3, [pc, #116]	@ (8000a7c <MX_ADC1_Init+0xec>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000a0a:	4b1c      	ldr	r3, [pc, #112]	@ (8000a7c <MX_ADC1_Init+0xec>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 8000a12:	4b1a      	ldr	r3, [pc, #104]	@ (8000a7c <MX_ADC1_Init+0xec>)
 8000a14:	2201      	movs	r2, #1
 8000a16:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a18:	4818      	ldr	r0, [pc, #96]	@ (8000a7c <MX_ADC1_Init+0xec>)
 8000a1a:	f000 fddf 	bl	80015dc <HAL_ADC_Init>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d001      	beq.n	8000a28 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000a24:	f000 f84a 	bl	8000abc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000a2c:	f107 031c 	add.w	r3, r7, #28
 8000a30:	4619      	mov	r1, r3
 8000a32:	4812      	ldr	r0, [pc, #72]	@ (8000a7c <MX_ADC1_Init+0xec>)
 8000a34:	f001 ffd4 	bl	80029e0 <HAL_ADCEx_MultiModeConfigChannel>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d001      	beq.n	8000a42 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000a3e:	f000 f83d 	bl	8000abc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000a42:	4b10      	ldr	r3, [pc, #64]	@ (8000a84 <MX_ADC1_Init+0xf4>)
 8000a44:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a46:	2306      	movs	r3, #6
 8000a48:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
 8000a4a:	2307      	movs	r3, #7
 8000a4c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000a4e:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000a52:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000a54:	2304      	movs	r3, #4
 8000a56:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a60:	463b      	mov	r3, r7
 8000a62:	4619      	mov	r1, r3
 8000a64:	4805      	ldr	r0, [pc, #20]	@ (8000a7c <MX_ADC1_Init+0xec>)
 8000a66:	f001 f95b 	bl	8001d20 <HAL_ADC_ConfigChannel>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d001      	beq.n	8000a74 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8000a70:	f000 f824 	bl	8000abc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a74:	bf00      	nop
 8000a76:	3728      	adds	r7, #40	@ 0x28
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bd80      	pop	{r7, pc}
 8000a7c:	240002e8 	.word	0x240002e8
 8000a80:	40022000 	.word	0x40022000
 8000a84:	0c900008 	.word	0x0c900008

08000a88 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	b083      	sub	sp, #12
 8000a8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a8e:	4b0a      	ldr	r3, [pc, #40]	@ (8000ab8 <MX_GPIO_Init+0x30>)
 8000a90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a94:	4a08      	ldr	r2, [pc, #32]	@ (8000ab8 <MX_GPIO_Init+0x30>)
 8000a96:	f043 0301 	orr.w	r3, r3, #1
 8000a9a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a9e:	4b06      	ldr	r3, [pc, #24]	@ (8000ab8 <MX_GPIO_Init+0x30>)
 8000aa0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aa4:	f003 0301 	and.w	r3, r3, #1
 8000aa8:	607b      	str	r3, [r7, #4]
 8000aaa:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000aac:	bf00      	nop
 8000aae:	370c      	adds	r7, #12
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab6:	4770      	bx	lr
 8000ab8:	58024400 	.word	0x58024400

08000abc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ac0:	b672      	cpsid	i
}
 8000ac2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ac4:	bf00      	nop
 8000ac6:	e7fd      	b.n	8000ac4 <Error_Handler+0x8>

08000ac8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	b083      	sub	sp, #12
 8000acc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ace:	4b0a      	ldr	r3, [pc, #40]	@ (8000af8 <HAL_MspInit+0x30>)
 8000ad0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000ad4:	4a08      	ldr	r2, [pc, #32]	@ (8000af8 <HAL_MspInit+0x30>)
 8000ad6:	f043 0302 	orr.w	r3, r3, #2
 8000ada:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000ade:	4b06      	ldr	r3, [pc, #24]	@ (8000af8 <HAL_MspInit+0x30>)
 8000ae0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000ae4:	f003 0302 	and.w	r3, r3, #2
 8000ae8:	607b      	str	r3, [r7, #4]
 8000aea:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aec:	bf00      	nop
 8000aee:	370c      	adds	r7, #12
 8000af0:	46bd      	mov	sp, r7
 8000af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af6:	4770      	bx	lr
 8000af8:	58024400 	.word	0x58024400

08000afc <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b0ba      	sub	sp, #232	@ 0xe8
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b04:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000b08:	2200      	movs	r2, #0
 8000b0a:	601a      	str	r2, [r3, #0]
 8000b0c:	605a      	str	r2, [r3, #4]
 8000b0e:	609a      	str	r2, [r3, #8]
 8000b10:	60da      	str	r2, [r3, #12]
 8000b12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b14:	f107 0310 	add.w	r3, r7, #16
 8000b18:	22c0      	movs	r2, #192	@ 0xc0
 8000b1a:	2100      	movs	r1, #0
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	f00c fae0 	bl	800d0e2 <memset>
  if(hadc->Instance==ADC1)
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	4a24      	ldr	r2, [pc, #144]	@ (8000bb8 <HAL_ADC_MspInit+0xbc>)
 8000b28:	4293      	cmp	r3, r2
 8000b2a:	d140      	bne.n	8000bae <HAL_ADC_MspInit+0xb2>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000b2c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000b30:	f04f 0300 	mov.w	r3, #0
 8000b34:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_CLKP;
 8000b38:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000b3c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b40:	f107 0310 	add.w	r3, r7, #16
 8000b44:	4618      	mov	r0, r3
 8000b46:	f004 fda3 	bl	8005690 <HAL_RCCEx_PeriphCLKConfig>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d001      	beq.n	8000b54 <HAL_ADC_MspInit+0x58>
    {
      Error_Handler();
 8000b50:	f7ff ffb4 	bl	8000abc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000b54:	4b19      	ldr	r3, [pc, #100]	@ (8000bbc <HAL_ADC_MspInit+0xc0>)
 8000b56:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000b5a:	4a18      	ldr	r2, [pc, #96]	@ (8000bbc <HAL_ADC_MspInit+0xc0>)
 8000b5c:	f043 0320 	orr.w	r3, r3, #32
 8000b60:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000b64:	4b15      	ldr	r3, [pc, #84]	@ (8000bbc <HAL_ADC_MspInit+0xc0>)
 8000b66:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000b6a:	f003 0320 	and.w	r3, r3, #32
 8000b6e:	60fb      	str	r3, [r7, #12]
 8000b70:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b72:	4b12      	ldr	r3, [pc, #72]	@ (8000bbc <HAL_ADC_MspInit+0xc0>)
 8000b74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b78:	4a10      	ldr	r2, [pc, #64]	@ (8000bbc <HAL_ADC_MspInit+0xc0>)
 8000b7a:	f043 0301 	orr.w	r3, r3, #1
 8000b7e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b82:	4b0e      	ldr	r3, [pc, #56]	@ (8000bbc <HAL_ADC_MspInit+0xc0>)
 8000b84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b88:	f003 0301 	and.w	r3, r3, #1
 8000b8c:	60bb      	str	r3, [r7, #8]
 8000b8e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_INP3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000b90:	2340      	movs	r3, #64	@ 0x40
 8000b92:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b96:	2303      	movs	r3, #3
 8000b98:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ba2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000ba6:	4619      	mov	r1, r3
 8000ba8:	4805      	ldr	r0, [pc, #20]	@ (8000bc0 <HAL_ADC_MspInit+0xc4>)
 8000baa:	f002 f907 	bl	8002dbc <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000bae:	bf00      	nop
 8000bb0:	37e8      	adds	r7, #232	@ 0xe8
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	40022000 	.word	0x40022000
 8000bbc:	58024400 	.word	0x58024400
 8000bc0:	58020000 	.word	0x58020000

08000bc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bc8:	bf00      	nop
 8000bca:	e7fd      	b.n	8000bc8 <NMI_Handler+0x4>

08000bcc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bd0:	bf00      	nop
 8000bd2:	e7fd      	b.n	8000bd0 <HardFault_Handler+0x4>

08000bd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bd8:	bf00      	nop
 8000bda:	e7fd      	b.n	8000bd8 <MemManage_Handler+0x4>

08000bdc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000be0:	bf00      	nop
 8000be2:	e7fd      	b.n	8000be0 <BusFault_Handler+0x4>

08000be4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000be8:	bf00      	nop
 8000bea:	e7fd      	b.n	8000be8 <UsageFault_Handler+0x4>

08000bec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bf0:	bf00      	nop
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf8:	4770      	bx	lr

08000bfa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bfa:	b480      	push	{r7}
 8000bfc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bfe:	bf00      	nop
 8000c00:	46bd      	mov	sp, r7
 8000c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c06:	4770      	bx	lr

08000c08 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c0c:	bf00      	nop
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c14:	4770      	bx	lr

08000c16 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c16:	b580      	push	{r7, lr}
 8000c18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c1a:	f000 fa29 	bl	8001070 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c1e:	bf00      	nop
 8000c20:	bd80      	pop	{r7, pc}
	...

08000c24 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000c28:	4802      	ldr	r0, [pc, #8]	@ (8000c34 <OTG_FS_IRQHandler+0x10>)
 8000c2a:	f002 fbb8 	bl	800339e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000c2e:	bf00      	nop
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	24001834 	.word	0x24001834

08000c38 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
  return 1;
 8000c3c:	2301      	movs	r3, #1
}
 8000c3e:	4618      	mov	r0, r3
 8000c40:	46bd      	mov	sp, r7
 8000c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c46:	4770      	bx	lr

08000c48 <_kill>:

int _kill(int pid, int sig)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
 8000c50:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000c52:	f00c fa99 	bl	800d188 <__errno>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2216      	movs	r2, #22
 8000c5a:	601a      	str	r2, [r3, #0]
  return -1;
 8000c5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c60:	4618      	mov	r0, r3
 8000c62:	3708      	adds	r7, #8
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd80      	pop	{r7, pc}

08000c68 <_exit>:

void _exit (int status)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b082      	sub	sp, #8
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000c70:	f04f 31ff 	mov.w	r1, #4294967295
 8000c74:	6878      	ldr	r0, [r7, #4]
 8000c76:	f7ff ffe7 	bl	8000c48 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000c7a:	bf00      	nop
 8000c7c:	e7fd      	b.n	8000c7a <_exit+0x12>

08000c7e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c7e:	b580      	push	{r7, lr}
 8000c80:	b086      	sub	sp, #24
 8000c82:	af00      	add	r7, sp, #0
 8000c84:	60f8      	str	r0, [r7, #12]
 8000c86:	60b9      	str	r1, [r7, #8]
 8000c88:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	617b      	str	r3, [r7, #20]
 8000c8e:	e00a      	b.n	8000ca6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c90:	f3af 8000 	nop.w
 8000c94:	4601      	mov	r1, r0
 8000c96:	68bb      	ldr	r3, [r7, #8]
 8000c98:	1c5a      	adds	r2, r3, #1
 8000c9a:	60ba      	str	r2, [r7, #8]
 8000c9c:	b2ca      	uxtb	r2, r1
 8000c9e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	3301      	adds	r3, #1
 8000ca4:	617b      	str	r3, [r7, #20]
 8000ca6:	697a      	ldr	r2, [r7, #20]
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	429a      	cmp	r2, r3
 8000cac:	dbf0      	blt.n	8000c90 <_read+0x12>
  }

  return len;
 8000cae:	687b      	ldr	r3, [r7, #4]
}
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	3718      	adds	r7, #24
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}

08000cb8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b086      	sub	sp, #24
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	60f8      	str	r0, [r7, #12]
 8000cc0:	60b9      	str	r1, [r7, #8]
 8000cc2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	617b      	str	r3, [r7, #20]
 8000cc8:	e009      	b.n	8000cde <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000cca:	68bb      	ldr	r3, [r7, #8]
 8000ccc:	1c5a      	adds	r2, r3, #1
 8000cce:	60ba      	str	r2, [r7, #8]
 8000cd0:	781b      	ldrb	r3, [r3, #0]
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cd8:	697b      	ldr	r3, [r7, #20]
 8000cda:	3301      	adds	r3, #1
 8000cdc:	617b      	str	r3, [r7, #20]
 8000cde:	697a      	ldr	r2, [r7, #20]
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	dbf1      	blt.n	8000cca <_write+0x12>
  }
  return len;
 8000ce6:	687b      	ldr	r3, [r7, #4]
}
 8000ce8:	4618      	mov	r0, r3
 8000cea:	3718      	adds	r7, #24
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bd80      	pop	{r7, pc}

08000cf0 <_close>:

int _close(int file)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	b083      	sub	sp, #12
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000cf8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	370c      	adds	r7, #12
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr

08000d08 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b083      	sub	sp, #12
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
 8000d10:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d12:	683b      	ldr	r3, [r7, #0]
 8000d14:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d18:	605a      	str	r2, [r3, #4]
  return 0;
 8000d1a:	2300      	movs	r3, #0
}
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	370c      	adds	r7, #12
 8000d20:	46bd      	mov	sp, r7
 8000d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d26:	4770      	bx	lr

08000d28 <_isatty>:

int _isatty(int file)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	b083      	sub	sp, #12
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d30:	2301      	movs	r3, #1
}
 8000d32:	4618      	mov	r0, r3
 8000d34:	370c      	adds	r7, #12
 8000d36:	46bd      	mov	sp, r7
 8000d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3c:	4770      	bx	lr

08000d3e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d3e:	b480      	push	{r7}
 8000d40:	b085      	sub	sp, #20
 8000d42:	af00      	add	r7, sp, #0
 8000d44:	60f8      	str	r0, [r7, #12]
 8000d46:	60b9      	str	r1, [r7, #8]
 8000d48:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d4a:	2300      	movs	r3, #0
}
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	3714      	adds	r7, #20
 8000d50:	46bd      	mov	sp, r7
 8000d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d56:	4770      	bx	lr

08000d58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b086      	sub	sp, #24
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d60:	4a14      	ldr	r2, [pc, #80]	@ (8000db4 <_sbrk+0x5c>)
 8000d62:	4b15      	ldr	r3, [pc, #84]	@ (8000db8 <_sbrk+0x60>)
 8000d64:	1ad3      	subs	r3, r2, r3
 8000d66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d68:	697b      	ldr	r3, [r7, #20]
 8000d6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d6c:	4b13      	ldr	r3, [pc, #76]	@ (8000dbc <_sbrk+0x64>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d102      	bne.n	8000d7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d74:	4b11      	ldr	r3, [pc, #68]	@ (8000dbc <_sbrk+0x64>)
 8000d76:	4a12      	ldr	r2, [pc, #72]	@ (8000dc0 <_sbrk+0x68>)
 8000d78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d7a:	4b10      	ldr	r3, [pc, #64]	@ (8000dbc <_sbrk+0x64>)
 8000d7c:	681a      	ldr	r2, [r3, #0]
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	4413      	add	r3, r2
 8000d82:	693a      	ldr	r2, [r7, #16]
 8000d84:	429a      	cmp	r2, r3
 8000d86:	d207      	bcs.n	8000d98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d88:	f00c f9fe 	bl	800d188 <__errno>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	220c      	movs	r2, #12
 8000d90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d92:	f04f 33ff 	mov.w	r3, #4294967295
 8000d96:	e009      	b.n	8000dac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d98:	4b08      	ldr	r3, [pc, #32]	@ (8000dbc <_sbrk+0x64>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d9e:	4b07      	ldr	r3, [pc, #28]	@ (8000dbc <_sbrk+0x64>)
 8000da0:	681a      	ldr	r2, [r3, #0]
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	4413      	add	r3, r2
 8000da6:	4a05      	ldr	r2, [pc, #20]	@ (8000dbc <_sbrk+0x64>)
 8000da8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000daa:	68fb      	ldr	r3, [r7, #12]
}
 8000dac:	4618      	mov	r0, r3
 8000dae:	3718      	adds	r7, #24
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	24080000 	.word	0x24080000
 8000db8:	00000400 	.word	0x00000400
 8000dbc:	2400034c 	.word	0x2400034c
 8000dc0:	24002088 	.word	0x24002088

08000dc4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000dc8:	4b43      	ldr	r3, [pc, #268]	@ (8000ed8 <SystemInit+0x114>)
 8000dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000dce:	4a42      	ldr	r2, [pc, #264]	@ (8000ed8 <SystemInit+0x114>)
 8000dd0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000dd4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000dd8:	4b40      	ldr	r3, [pc, #256]	@ (8000edc <SystemInit+0x118>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	f003 030f 	and.w	r3, r3, #15
 8000de0:	2b06      	cmp	r3, #6
 8000de2:	d807      	bhi.n	8000df4 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000de4:	4b3d      	ldr	r3, [pc, #244]	@ (8000edc <SystemInit+0x118>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	f023 030f 	bic.w	r3, r3, #15
 8000dec:	4a3b      	ldr	r2, [pc, #236]	@ (8000edc <SystemInit+0x118>)
 8000dee:	f043 0307 	orr.w	r3, r3, #7
 8000df2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000df4:	4b3a      	ldr	r3, [pc, #232]	@ (8000ee0 <SystemInit+0x11c>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4a39      	ldr	r2, [pc, #228]	@ (8000ee0 <SystemInit+0x11c>)
 8000dfa:	f043 0301 	orr.w	r3, r3, #1
 8000dfe:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000e00:	4b37      	ldr	r3, [pc, #220]	@ (8000ee0 <SystemInit+0x11c>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000e06:	4b36      	ldr	r3, [pc, #216]	@ (8000ee0 <SystemInit+0x11c>)
 8000e08:	681a      	ldr	r2, [r3, #0]
 8000e0a:	4935      	ldr	r1, [pc, #212]	@ (8000ee0 <SystemInit+0x11c>)
 8000e0c:	4b35      	ldr	r3, [pc, #212]	@ (8000ee4 <SystemInit+0x120>)
 8000e0e:	4013      	ands	r3, r2
 8000e10:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000e12:	4b32      	ldr	r3, [pc, #200]	@ (8000edc <SystemInit+0x118>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	f003 0308 	and.w	r3, r3, #8
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d007      	beq.n	8000e2e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000e1e:	4b2f      	ldr	r3, [pc, #188]	@ (8000edc <SystemInit+0x118>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	f023 030f 	bic.w	r3, r3, #15
 8000e26:	4a2d      	ldr	r2, [pc, #180]	@ (8000edc <SystemInit+0x118>)
 8000e28:	f043 0307 	orr.w	r3, r3, #7
 8000e2c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000e2e:	4b2c      	ldr	r3, [pc, #176]	@ (8000ee0 <SystemInit+0x11c>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000e34:	4b2a      	ldr	r3, [pc, #168]	@ (8000ee0 <SystemInit+0x11c>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000e3a:	4b29      	ldr	r3, [pc, #164]	@ (8000ee0 <SystemInit+0x11c>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000e40:	4b27      	ldr	r3, [pc, #156]	@ (8000ee0 <SystemInit+0x11c>)
 8000e42:	4a29      	ldr	r2, [pc, #164]	@ (8000ee8 <SystemInit+0x124>)
 8000e44:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000e46:	4b26      	ldr	r3, [pc, #152]	@ (8000ee0 <SystemInit+0x11c>)
 8000e48:	4a28      	ldr	r2, [pc, #160]	@ (8000eec <SystemInit+0x128>)
 8000e4a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000e4c:	4b24      	ldr	r3, [pc, #144]	@ (8000ee0 <SystemInit+0x11c>)
 8000e4e:	4a28      	ldr	r2, [pc, #160]	@ (8000ef0 <SystemInit+0x12c>)
 8000e50:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000e52:	4b23      	ldr	r3, [pc, #140]	@ (8000ee0 <SystemInit+0x11c>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000e58:	4b21      	ldr	r3, [pc, #132]	@ (8000ee0 <SystemInit+0x11c>)
 8000e5a:	4a25      	ldr	r2, [pc, #148]	@ (8000ef0 <SystemInit+0x12c>)
 8000e5c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000e5e:	4b20      	ldr	r3, [pc, #128]	@ (8000ee0 <SystemInit+0x11c>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000e64:	4b1e      	ldr	r3, [pc, #120]	@ (8000ee0 <SystemInit+0x11c>)
 8000e66:	4a22      	ldr	r2, [pc, #136]	@ (8000ef0 <SystemInit+0x12c>)
 8000e68:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000e6a:	4b1d      	ldr	r3, [pc, #116]	@ (8000ee0 <SystemInit+0x11c>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000e70:	4b1b      	ldr	r3, [pc, #108]	@ (8000ee0 <SystemInit+0x11c>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	4a1a      	ldr	r2, [pc, #104]	@ (8000ee0 <SystemInit+0x11c>)
 8000e76:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e7a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000e7c:	4b18      	ldr	r3, [pc, #96]	@ (8000ee0 <SystemInit+0x11c>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000e82:	4b1c      	ldr	r3, [pc, #112]	@ (8000ef4 <SystemInit+0x130>)
 8000e84:	681a      	ldr	r2, [r3, #0]
 8000e86:	4b1c      	ldr	r3, [pc, #112]	@ (8000ef8 <SystemInit+0x134>)
 8000e88:	4013      	ands	r3, r2
 8000e8a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000e8e:	d202      	bcs.n	8000e96 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000e90:	4b1a      	ldr	r3, [pc, #104]	@ (8000efc <SystemInit+0x138>)
 8000e92:	2201      	movs	r2, #1
 8000e94:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000e96:	4b12      	ldr	r3, [pc, #72]	@ (8000ee0 <SystemInit+0x11c>)
 8000e98:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000e9c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d113      	bne.n	8000ecc <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000ea4:	4b0e      	ldr	r3, [pc, #56]	@ (8000ee0 <SystemInit+0x11c>)
 8000ea6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000eaa:	4a0d      	ldr	r2, [pc, #52]	@ (8000ee0 <SystemInit+0x11c>)
 8000eac:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000eb0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000eb4:	4b12      	ldr	r3, [pc, #72]	@ (8000f00 <SystemInit+0x13c>)
 8000eb6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000eba:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000ebc:	4b08      	ldr	r3, [pc, #32]	@ (8000ee0 <SystemInit+0x11c>)
 8000ebe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000ec2:	4a07      	ldr	r2, [pc, #28]	@ (8000ee0 <SystemInit+0x11c>)
 8000ec4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000ec8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000ecc:	bf00      	nop
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop
 8000ed8:	e000ed00 	.word	0xe000ed00
 8000edc:	52002000 	.word	0x52002000
 8000ee0:	58024400 	.word	0x58024400
 8000ee4:	eaf6ed7f 	.word	0xeaf6ed7f
 8000ee8:	02020200 	.word	0x02020200
 8000eec:	01ff0000 	.word	0x01ff0000
 8000ef0:	01010280 	.word	0x01010280
 8000ef4:	5c001000 	.word	0x5c001000
 8000ef8:	ffff0000 	.word	0xffff0000
 8000efc:	51008108 	.word	0x51008108
 8000f00:	52004000 	.word	0x52004000

08000f04 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000f08:	4b09      	ldr	r3, [pc, #36]	@ (8000f30 <ExitRun0Mode+0x2c>)
 8000f0a:	68db      	ldr	r3, [r3, #12]
 8000f0c:	4a08      	ldr	r2, [pc, #32]	@ (8000f30 <ExitRun0Mode+0x2c>)
 8000f0e:	f043 0302 	orr.w	r3, r3, #2
 8000f12:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000f14:	bf00      	nop
 8000f16:	4b06      	ldr	r3, [pc, #24]	@ (8000f30 <ExitRun0Mode+0x2c>)
 8000f18:	685b      	ldr	r3, [r3, #4]
 8000f1a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d0f9      	beq.n	8000f16 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000f22:	bf00      	nop
 8000f24:	bf00      	nop
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop
 8000f30:	58024800 	.word	0x58024800

08000f34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000f34:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000f70 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000f38:	f7ff ffe4 	bl	8000f04 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f3c:	f7ff ff42 	bl	8000dc4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f40:	480c      	ldr	r0, [pc, #48]	@ (8000f74 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f42:	490d      	ldr	r1, [pc, #52]	@ (8000f78 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f44:	4a0d      	ldr	r2, [pc, #52]	@ (8000f7c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f48:	e002      	b.n	8000f50 <LoopCopyDataInit>

08000f4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f4e:	3304      	adds	r3, #4

08000f50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f54:	d3f9      	bcc.n	8000f4a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f56:	4a0a      	ldr	r2, [pc, #40]	@ (8000f80 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f58:	4c0a      	ldr	r4, [pc, #40]	@ (8000f84 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f5c:	e001      	b.n	8000f62 <LoopFillZerobss>

08000f5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f60:	3204      	adds	r2, #4

08000f62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f64:	d3fb      	bcc.n	8000f5e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f66:	f00c f915 	bl	800d194 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f6a:	f7ff fc69 	bl	8000840 <main>
  bx  lr
 8000f6e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000f70:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000f74:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000f78:	240002cc 	.word	0x240002cc
  ldr r2, =_sidata
 8000f7c:	08010bdc 	.word	0x08010bdc
  ldr r2, =_sbss
 8000f80:	240002cc 	.word	0x240002cc
  ldr r4, =_ebss
 8000f84:	24002084 	.word	0x24002084

08000f88 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f88:	e7fe      	b.n	8000f88 <ADC3_IRQHandler>
	...

08000f8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f92:	2003      	movs	r0, #3
 8000f94:	f001 fed2 	bl	8002d3c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000f98:	f004 f9ba 	bl	8005310 <HAL_RCC_GetSysClockFreq>
 8000f9c:	4602      	mov	r2, r0
 8000f9e:	4b15      	ldr	r3, [pc, #84]	@ (8000ff4 <HAL_Init+0x68>)
 8000fa0:	699b      	ldr	r3, [r3, #24]
 8000fa2:	0a1b      	lsrs	r3, r3, #8
 8000fa4:	f003 030f 	and.w	r3, r3, #15
 8000fa8:	4913      	ldr	r1, [pc, #76]	@ (8000ff8 <HAL_Init+0x6c>)
 8000faa:	5ccb      	ldrb	r3, [r1, r3]
 8000fac:	f003 031f 	and.w	r3, r3, #31
 8000fb0:	fa22 f303 	lsr.w	r3, r2, r3
 8000fb4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000fb6:	4b0f      	ldr	r3, [pc, #60]	@ (8000ff4 <HAL_Init+0x68>)
 8000fb8:	699b      	ldr	r3, [r3, #24]
 8000fba:	f003 030f 	and.w	r3, r3, #15
 8000fbe:	4a0e      	ldr	r2, [pc, #56]	@ (8000ff8 <HAL_Init+0x6c>)
 8000fc0:	5cd3      	ldrb	r3, [r2, r3]
 8000fc2:	f003 031f 	and.w	r3, r3, #31
 8000fc6:	687a      	ldr	r2, [r7, #4]
 8000fc8:	fa22 f303 	lsr.w	r3, r2, r3
 8000fcc:	4a0b      	ldr	r2, [pc, #44]	@ (8000ffc <HAL_Init+0x70>)
 8000fce:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000fd0:	4a0b      	ldr	r2, [pc, #44]	@ (8001000 <HAL_Init+0x74>)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000fd6:	200f      	movs	r0, #15
 8000fd8:	f000 f814 	bl	8001004 <HAL_InitTick>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d001      	beq.n	8000fe6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	e002      	b.n	8000fec <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000fe6:	f7ff fd6f 	bl	8000ac8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fea:	2300      	movs	r3, #0
}
 8000fec:	4618      	mov	r0, r3
 8000fee:	3708      	adds	r7, #8
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	58024400 	.word	0x58024400
 8000ff8:	08010794 	.word	0x08010794
 8000ffc:	24000004 	.word	0x24000004
 8001000:	24000000 	.word	0x24000000

08001004 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800100c:	4b15      	ldr	r3, [pc, #84]	@ (8001064 <HAL_InitTick+0x60>)
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	2b00      	cmp	r3, #0
 8001012:	d101      	bne.n	8001018 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001014:	2301      	movs	r3, #1
 8001016:	e021      	b.n	800105c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001018:	4b13      	ldr	r3, [pc, #76]	@ (8001068 <HAL_InitTick+0x64>)
 800101a:	681a      	ldr	r2, [r3, #0]
 800101c:	4b11      	ldr	r3, [pc, #68]	@ (8001064 <HAL_InitTick+0x60>)
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	4619      	mov	r1, r3
 8001022:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001026:	fbb3 f3f1 	udiv	r3, r3, r1
 800102a:	fbb2 f3f3 	udiv	r3, r2, r3
 800102e:	4618      	mov	r0, r3
 8001030:	f001 feb7 	bl	8002da2 <HAL_SYSTICK_Config>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d001      	beq.n	800103e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800103a:	2301      	movs	r3, #1
 800103c:	e00e      	b.n	800105c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	2b0f      	cmp	r3, #15
 8001042:	d80a      	bhi.n	800105a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001044:	2200      	movs	r2, #0
 8001046:	6879      	ldr	r1, [r7, #4]
 8001048:	f04f 30ff 	mov.w	r0, #4294967295
 800104c:	f001 fe81 	bl	8002d52 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001050:	4a06      	ldr	r2, [pc, #24]	@ (800106c <HAL_InitTick+0x68>)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001056:	2300      	movs	r3, #0
 8001058:	e000      	b.n	800105c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800105a:	2301      	movs	r3, #1
}
 800105c:	4618      	mov	r0, r3
 800105e:	3708      	adds	r7, #8
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}
 8001064:	2400000c 	.word	0x2400000c
 8001068:	24000000 	.word	0x24000000
 800106c:	24000008 	.word	0x24000008

08001070 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001074:	4b06      	ldr	r3, [pc, #24]	@ (8001090 <HAL_IncTick+0x20>)
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	461a      	mov	r2, r3
 800107a:	4b06      	ldr	r3, [pc, #24]	@ (8001094 <HAL_IncTick+0x24>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	4413      	add	r3, r2
 8001080:	4a04      	ldr	r2, [pc, #16]	@ (8001094 <HAL_IncTick+0x24>)
 8001082:	6013      	str	r3, [r2, #0]
}
 8001084:	bf00      	nop
 8001086:	46bd      	mov	sp, r7
 8001088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop
 8001090:	2400000c 	.word	0x2400000c
 8001094:	24000350 	.word	0x24000350

08001098 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
  return uwTick;
 800109c:	4b03      	ldr	r3, [pc, #12]	@ (80010ac <HAL_GetTick+0x14>)
 800109e:	681b      	ldr	r3, [r3, #0]
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	46bd      	mov	sp, r7
 80010a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop
 80010ac:	24000350 	.word	0x24000350

080010b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010b8:	f7ff ffee 	bl	8001098 <HAL_GetTick>
 80010bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010c8:	d005      	beq.n	80010d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010ca:	4b0a      	ldr	r3, [pc, #40]	@ (80010f4 <HAL_Delay+0x44>)
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	461a      	mov	r2, r3
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	4413      	add	r3, r2
 80010d4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010d6:	bf00      	nop
 80010d8:	f7ff ffde 	bl	8001098 <HAL_GetTick>
 80010dc:	4602      	mov	r2, r0
 80010de:	68bb      	ldr	r3, [r7, #8]
 80010e0:	1ad3      	subs	r3, r2, r3
 80010e2:	68fa      	ldr	r2, [r7, #12]
 80010e4:	429a      	cmp	r2, r3
 80010e6:	d8f7      	bhi.n	80010d8 <HAL_Delay+0x28>
  {
  }
}
 80010e8:	bf00      	nop
 80010ea:	bf00      	nop
 80010ec:	3710      	adds	r7, #16
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	2400000c 	.word	0x2400000c

080010f8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80010fc:	4b03      	ldr	r3, [pc, #12]	@ (800110c <HAL_GetREVID+0x14>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	0c1b      	lsrs	r3, r3, #16
}
 8001102:	4618      	mov	r0, r3
 8001104:	46bd      	mov	sp, r7
 8001106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110a:	4770      	bx	lr
 800110c:	5c001000 	.word	0x5c001000

08001110 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001110:	b480      	push	{r7}
 8001112:	b083      	sub	sp, #12
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
 8001118:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	689b      	ldr	r3, [r3, #8]
 800111e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	431a      	orrs	r2, r3
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	609a      	str	r2, [r3, #8]
}
 800112a:	bf00      	nop
 800112c:	370c      	adds	r7, #12
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr

08001136 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001136:	b480      	push	{r7}
 8001138:	b083      	sub	sp, #12
 800113a:	af00      	add	r7, sp, #0
 800113c:	6078      	str	r0, [r7, #4]
 800113e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	689b      	ldr	r3, [r3, #8]
 8001144:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	431a      	orrs	r2, r3
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	609a      	str	r2, [r3, #8]
}
 8001150:	bf00      	nop
 8001152:	370c      	adds	r7, #12
 8001154:	46bd      	mov	sp, r7
 8001156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115a:	4770      	bx	lr

0800115c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800115c:	b480      	push	{r7}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	689b      	ldr	r3, [r3, #8]
 8001168:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800116c:	4618      	mov	r0, r3
 800116e:	370c      	adds	r7, #12
 8001170:	46bd      	mov	sp, r7
 8001172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001176:	4770      	bx	lr

08001178 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001178:	b480      	push	{r7}
 800117a:	b087      	sub	sp, #28
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
 8001180:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001188:	2b00      	cmp	r3, #0
 800118a:	d107      	bne.n	800119c <LL_ADC_SetChannelPreselection+0x24>
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	0e9b      	lsrs	r3, r3, #26
 8001190:	f003 031f 	and.w	r3, r3, #31
 8001194:	2201      	movs	r2, #1
 8001196:	fa02 f303 	lsl.w	r3, r2, r3
 800119a:	e015      	b.n	80011c8 <LL_ADC_SetChannelPreselection+0x50>
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011a0:	693b      	ldr	r3, [r7, #16]
 80011a2:	fa93 f3a3 	rbit	r3, r3
 80011a6:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80011ac:	697b      	ldr	r3, [r7, #20]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d101      	bne.n	80011b6 <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 80011b2:	2320      	movs	r3, #32
 80011b4:	e003      	b.n	80011be <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 80011b6:	697b      	ldr	r3, [r7, #20]
 80011b8:	fab3 f383 	clz	r3, r3
 80011bc:	b2db      	uxtb	r3, r3
 80011be:	f003 031f 	and.w	r3, r3, #31
 80011c2:	2201      	movs	r2, #1
 80011c4:	fa02 f303 	lsl.w	r3, r2, r3
 80011c8:	687a      	ldr	r2, [r7, #4]
 80011ca:	69d2      	ldr	r2, [r2, #28]
 80011cc:	431a      	orrs	r2, r3
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 80011d2:	bf00      	nop
 80011d4:	371c      	adds	r7, #28
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr

080011de <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80011de:	b480      	push	{r7}
 80011e0:	b087      	sub	sp, #28
 80011e2:	af00      	add	r7, sp, #0
 80011e4:	60f8      	str	r0, [r7, #12]
 80011e6:	60b9      	str	r1, [r7, #8]
 80011e8:	607a      	str	r2, [r7, #4]
 80011ea:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	3360      	adds	r3, #96	@ 0x60
 80011f0:	461a      	mov	r2, r3
 80011f2:	68bb      	ldr	r3, [r7, #8]
 80011f4:	009b      	lsls	r3, r3, #2
 80011f6:	4413      	add	r3, r2
 80011f8:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 80011fa:	697b      	ldr	r3, [r7, #20]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	430b      	orrs	r3, r1
 800120c:	431a      	orrs	r2, r3
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8001212:	bf00      	nop
 8001214:	371c      	adds	r7, #28
 8001216:	46bd      	mov	sp, r7
 8001218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121c:	4770      	bx	lr

0800121e <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 800121e:	b480      	push	{r7}
 8001220:	b085      	sub	sp, #20
 8001222:	af00      	add	r7, sp, #0
 8001224:	60f8      	str	r0, [r7, #12]
 8001226:	60b9      	str	r1, [r7, #8]
 8001228:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	691b      	ldr	r3, [r3, #16]
 800122e:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8001232:	68bb      	ldr	r3, [r7, #8]
 8001234:	f003 031f 	and.w	r3, r3, #31
 8001238:	6879      	ldr	r1, [r7, #4]
 800123a:	fa01 f303 	lsl.w	r3, r1, r3
 800123e:	431a      	orrs	r2, r3
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	611a      	str	r2, [r3, #16]
}
 8001244:	bf00      	nop
 8001246:	3714      	adds	r7, #20
 8001248:	46bd      	mov	sp, r7
 800124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124e:	4770      	bx	lr

08001250 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8001250:	b480      	push	{r7}
 8001252:	b087      	sub	sp, #28
 8001254:	af00      	add	r7, sp, #0
 8001256:	60f8      	str	r0, [r7, #12]
 8001258:	60b9      	str	r1, [r7, #8]
 800125a:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	3360      	adds	r3, #96	@ 0x60
 8001260:	461a      	mov	r2, r3
 8001262:	68bb      	ldr	r3, [r7, #8]
 8001264:	009b      	lsls	r3, r3, #2
 8001266:	4413      	add	r3, r2
 8001268:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 800126a:	697b      	ldr	r3, [r7, #20]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	431a      	orrs	r2, r3
 8001276:	697b      	ldr	r3, [r7, #20]
 8001278:	601a      	str	r2, [r3, #0]
  }
}
 800127a:	bf00      	nop
 800127c:	371c      	adds	r7, #28
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr

08001286 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001286:	b480      	push	{r7}
 8001288:	b083      	sub	sp, #12
 800128a:	af00      	add	r7, sp, #0
 800128c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	68db      	ldr	r3, [r3, #12]
 8001292:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001296:	2b00      	cmp	r3, #0
 8001298:	d101      	bne.n	800129e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800129a:	2301      	movs	r3, #1
 800129c:	e000      	b.n	80012a0 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800129e:	2300      	movs	r3, #0
}
 80012a0:	4618      	mov	r0, r3
 80012a2:	370c      	adds	r7, #12
 80012a4:	46bd      	mov	sp, r7
 80012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012aa:	4770      	bx	lr

080012ac <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b087      	sub	sp, #28
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	60f8      	str	r0, [r7, #12]
 80012b4:	60b9      	str	r1, [r7, #8]
 80012b6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	3330      	adds	r3, #48	@ 0x30
 80012bc:	461a      	mov	r2, r3
 80012be:	68bb      	ldr	r3, [r7, #8]
 80012c0:	0a1b      	lsrs	r3, r3, #8
 80012c2:	009b      	lsls	r3, r3, #2
 80012c4:	f003 030c 	and.w	r3, r3, #12
 80012c8:	4413      	add	r3, r2
 80012ca:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80012cc:	697b      	ldr	r3, [r7, #20]
 80012ce:	681a      	ldr	r2, [r3, #0]
 80012d0:	68bb      	ldr	r3, [r7, #8]
 80012d2:	f003 031f 	and.w	r3, r3, #31
 80012d6:	211f      	movs	r1, #31
 80012d8:	fa01 f303 	lsl.w	r3, r1, r3
 80012dc:	43db      	mvns	r3, r3
 80012de:	401a      	ands	r2, r3
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	0e9b      	lsrs	r3, r3, #26
 80012e4:	f003 011f 	and.w	r1, r3, #31
 80012e8:	68bb      	ldr	r3, [r7, #8]
 80012ea:	f003 031f 	and.w	r3, r3, #31
 80012ee:	fa01 f303 	lsl.w	r3, r1, r3
 80012f2:	431a      	orrs	r2, r3
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80012f8:	bf00      	nop
 80012fa:	371c      	adds	r7, #28
 80012fc:	46bd      	mov	sp, r7
 80012fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001302:	4770      	bx	lr

08001304 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001304:	b480      	push	{r7}
 8001306:	b087      	sub	sp, #28
 8001308:	af00      	add	r7, sp, #0
 800130a:	60f8      	str	r0, [r7, #12]
 800130c:	60b9      	str	r1, [r7, #8]
 800130e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	3314      	adds	r3, #20
 8001314:	461a      	mov	r2, r3
 8001316:	68bb      	ldr	r3, [r7, #8]
 8001318:	0e5b      	lsrs	r3, r3, #25
 800131a:	009b      	lsls	r3, r3, #2
 800131c:	f003 0304 	and.w	r3, r3, #4
 8001320:	4413      	add	r3, r2
 8001322:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001324:	697b      	ldr	r3, [r7, #20]
 8001326:	681a      	ldr	r2, [r3, #0]
 8001328:	68bb      	ldr	r3, [r7, #8]
 800132a:	0d1b      	lsrs	r3, r3, #20
 800132c:	f003 031f 	and.w	r3, r3, #31
 8001330:	2107      	movs	r1, #7
 8001332:	fa01 f303 	lsl.w	r3, r1, r3
 8001336:	43db      	mvns	r3, r3
 8001338:	401a      	ands	r2, r3
 800133a:	68bb      	ldr	r3, [r7, #8]
 800133c:	0d1b      	lsrs	r3, r3, #20
 800133e:	f003 031f 	and.w	r3, r3, #31
 8001342:	6879      	ldr	r1, [r7, #4]
 8001344:	fa01 f303 	lsl.w	r3, r1, r3
 8001348:	431a      	orrs	r2, r3
 800134a:	697b      	ldr	r3, [r7, #20]
 800134c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800134e:	bf00      	nop
 8001350:	371c      	adds	r7, #28
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr
	...

0800135c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800135c:	b480      	push	{r7}
 800135e:	b085      	sub	sp, #20
 8001360:	af00      	add	r7, sp, #0
 8001362:	60f8      	str	r0, [r7, #12]
 8001364:	60b9      	str	r1, [r7, #8]
 8001366:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800136e:	68bb      	ldr	r3, [r7, #8]
 8001370:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001374:	43db      	mvns	r3, r3
 8001376:	401a      	ands	r2, r3
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	f003 0318 	and.w	r3, r3, #24
 800137e:	4908      	ldr	r1, [pc, #32]	@ (80013a0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001380:	40d9      	lsrs	r1, r3
 8001382:	68bb      	ldr	r3, [r7, #8]
 8001384:	400b      	ands	r3, r1
 8001386:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800138a:	431a      	orrs	r2, r3
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8001392:	bf00      	nop
 8001394:	3714      	adds	r7, #20
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	000fffff 	.word	0x000fffff

080013a4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b083      	sub	sp, #12
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	689b      	ldr	r3, [r3, #8]
 80013b0:	f003 031f 	and.w	r3, r3, #31
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	370c      	adds	r7, #12
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr

080013c0 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b083      	sub	sp, #12
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	689b      	ldr	r3, [r3, #8]
 80013cc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	370c      	adds	r7, #12
 80013d4:	46bd      	mov	sp, r7
 80013d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013da:	4770      	bx	lr

080013dc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80013dc:	b480      	push	{r7}
 80013de:	b083      	sub	sp, #12
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	689a      	ldr	r2, [r3, #8]
 80013e8:	4b04      	ldr	r3, [pc, #16]	@ (80013fc <LL_ADC_DisableDeepPowerDown+0x20>)
 80013ea:	4013      	ands	r3, r2
 80013ec:	687a      	ldr	r2, [r7, #4]
 80013ee:	6093      	str	r3, [r2, #8]
}
 80013f0:	bf00      	nop
 80013f2:	370c      	adds	r7, #12
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr
 80013fc:	5fffffc0 	.word	0x5fffffc0

08001400 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	689b      	ldr	r3, [r3, #8]
 800140c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001410:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001414:	d101      	bne.n	800141a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001416:	2301      	movs	r3, #1
 8001418:	e000      	b.n	800141c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800141a:	2300      	movs	r3, #0
}
 800141c:	4618      	mov	r0, r3
 800141e:	370c      	adds	r7, #12
 8001420:	46bd      	mov	sp, r7
 8001422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001426:	4770      	bx	lr

08001428 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001428:	b480      	push	{r7}
 800142a:	b083      	sub	sp, #12
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	689a      	ldr	r2, [r3, #8]
 8001434:	4b05      	ldr	r3, [pc, #20]	@ (800144c <LL_ADC_EnableInternalRegulator+0x24>)
 8001436:	4013      	ands	r3, r2
 8001438:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001440:	bf00      	nop
 8001442:	370c      	adds	r7, #12
 8001444:	46bd      	mov	sp, r7
 8001446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144a:	4770      	bx	lr
 800144c:	6fffffc0 	.word	0x6fffffc0

08001450 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001450:	b480      	push	{r7}
 8001452:	b083      	sub	sp, #12
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	689b      	ldr	r3, [r3, #8]
 800145c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001460:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001464:	d101      	bne.n	800146a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001466:	2301      	movs	r3, #1
 8001468:	e000      	b.n	800146c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800146a:	2300      	movs	r3, #0
}
 800146c:	4618      	mov	r0, r3
 800146e:	370c      	adds	r7, #12
 8001470:	46bd      	mov	sp, r7
 8001472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001476:	4770      	bx	lr

08001478 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001478:	b480      	push	{r7}
 800147a:	b083      	sub	sp, #12
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	689a      	ldr	r2, [r3, #8]
 8001484:	4b05      	ldr	r3, [pc, #20]	@ (800149c <LL_ADC_Enable+0x24>)
 8001486:	4013      	ands	r3, r2
 8001488:	f043 0201 	orr.w	r2, r3, #1
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001490:	bf00      	nop
 8001492:	370c      	adds	r7, #12
 8001494:	46bd      	mov	sp, r7
 8001496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149a:	4770      	bx	lr
 800149c:	7fffffc0 	.word	0x7fffffc0

080014a0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b083      	sub	sp, #12
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	689a      	ldr	r2, [r3, #8]
 80014ac:	4b05      	ldr	r3, [pc, #20]	@ (80014c4 <LL_ADC_Disable+0x24>)
 80014ae:	4013      	ands	r3, r2
 80014b0:	f043 0202 	orr.w	r2, r3, #2
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80014b8:	bf00      	nop
 80014ba:	370c      	adds	r7, #12
 80014bc:	46bd      	mov	sp, r7
 80014be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c2:	4770      	bx	lr
 80014c4:	7fffffc0 	.word	0x7fffffc0

080014c8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	689b      	ldr	r3, [r3, #8]
 80014d4:	f003 0301 	and.w	r3, r3, #1
 80014d8:	2b01      	cmp	r3, #1
 80014da:	d101      	bne.n	80014e0 <LL_ADC_IsEnabled+0x18>
 80014dc:	2301      	movs	r3, #1
 80014de:	e000      	b.n	80014e2 <LL_ADC_IsEnabled+0x1a>
 80014e0:	2300      	movs	r3, #0
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	370c      	adds	r7, #12
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr

080014ee <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80014ee:	b480      	push	{r7}
 80014f0:	b083      	sub	sp, #12
 80014f2:	af00      	add	r7, sp, #0
 80014f4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	689b      	ldr	r3, [r3, #8]
 80014fa:	f003 0302 	and.w	r3, r3, #2
 80014fe:	2b02      	cmp	r3, #2
 8001500:	d101      	bne.n	8001506 <LL_ADC_IsDisableOngoing+0x18>
 8001502:	2301      	movs	r3, #1
 8001504:	e000      	b.n	8001508 <LL_ADC_IsDisableOngoing+0x1a>
 8001506:	2300      	movs	r3, #0
}
 8001508:	4618      	mov	r0, r3
 800150a:	370c      	adds	r7, #12
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr

08001514 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001514:	b480      	push	{r7}
 8001516:	b083      	sub	sp, #12
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	689a      	ldr	r2, [r3, #8]
 8001520:	4b05      	ldr	r3, [pc, #20]	@ (8001538 <LL_ADC_REG_StartConversion+0x24>)
 8001522:	4013      	ands	r3, r2
 8001524:	f043 0204 	orr.w	r2, r3, #4
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800152c:	bf00      	nop
 800152e:	370c      	adds	r7, #12
 8001530:	46bd      	mov	sp, r7
 8001532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001536:	4770      	bx	lr
 8001538:	7fffffc0 	.word	0x7fffffc0

0800153c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	689a      	ldr	r2, [r3, #8]
 8001548:	4b05      	ldr	r3, [pc, #20]	@ (8001560 <LL_ADC_REG_StopConversion+0x24>)
 800154a:	4013      	ands	r3, r2
 800154c:	f043 0210 	orr.w	r2, r3, #16
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8001554:	bf00      	nop
 8001556:	370c      	adds	r7, #12
 8001558:	46bd      	mov	sp, r7
 800155a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155e:	4770      	bx	lr
 8001560:	7fffffc0 	.word	0x7fffffc0

08001564 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001564:	b480      	push	{r7}
 8001566:	b083      	sub	sp, #12
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	689b      	ldr	r3, [r3, #8]
 8001570:	f003 0304 	and.w	r3, r3, #4
 8001574:	2b04      	cmp	r3, #4
 8001576:	d101      	bne.n	800157c <LL_ADC_REG_IsConversionOngoing+0x18>
 8001578:	2301      	movs	r3, #1
 800157a:	e000      	b.n	800157e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800157c:	2300      	movs	r3, #0
}
 800157e:	4618      	mov	r0, r3
 8001580:	370c      	adds	r7, #12
 8001582:	46bd      	mov	sp, r7
 8001584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001588:	4770      	bx	lr
	...

0800158c <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800158c:	b480      	push	{r7}
 800158e:	b083      	sub	sp, #12
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	689a      	ldr	r2, [r3, #8]
 8001598:	4b05      	ldr	r3, [pc, #20]	@ (80015b0 <LL_ADC_INJ_StopConversion+0x24>)
 800159a:	4013      	ands	r3, r2
 800159c:	f043 0220 	orr.w	r2, r3, #32
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80015a4:	bf00      	nop
 80015a6:	370c      	adds	r7, #12
 80015a8:	46bd      	mov	sp, r7
 80015aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ae:	4770      	bx	lr
 80015b0:	7fffffc0 	.word	0x7fffffc0

080015b4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	689b      	ldr	r3, [r3, #8]
 80015c0:	f003 0308 	and.w	r3, r3, #8
 80015c4:	2b08      	cmp	r3, #8
 80015c6:	d101      	bne.n	80015cc <LL_ADC_INJ_IsConversionOngoing+0x18>
 80015c8:	2301      	movs	r3, #1
 80015ca:	e000      	b.n	80015ce <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80015cc:	2300      	movs	r3, #0
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	370c      	adds	r7, #12
 80015d2:	46bd      	mov	sp, r7
 80015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d8:	4770      	bx	lr
	...

080015dc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80015dc:	b590      	push	{r4, r7, lr}
 80015de:	b089      	sub	sp, #36	@ 0x24
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015e4:	2300      	movs	r3, #0
 80015e6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80015e8:	2300      	movs	r3, #0
 80015ea:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d101      	bne.n	80015f6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80015f2:	2301      	movs	r3, #1
 80015f4:	e18f      	b.n	8001916 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	68db      	ldr	r3, [r3, #12]
 80015fa:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001600:	2b00      	cmp	r3, #0
 8001602:	d109      	bne.n	8001618 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001604:	6878      	ldr	r0, [r7, #4]
 8001606:	f7ff fa79 	bl	8000afc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	2200      	movs	r2, #0
 800160e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2200      	movs	r2, #0
 8001614:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4618      	mov	r0, r3
 800161e:	f7ff feef 	bl	8001400 <LL_ADC_IsDeepPowerDownEnabled>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d004      	beq.n	8001632 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4618      	mov	r0, r3
 800162e:	f7ff fed5 	bl	80013dc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4618      	mov	r0, r3
 8001638:	f7ff ff0a 	bl	8001450 <LL_ADC_IsInternalRegulatorEnabled>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d114      	bne.n	800166c <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4618      	mov	r0, r3
 8001648:	f7ff feee 	bl	8001428 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800164c:	4b87      	ldr	r3, [pc, #540]	@ (800186c <HAL_ADC_Init+0x290>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	099b      	lsrs	r3, r3, #6
 8001652:	4a87      	ldr	r2, [pc, #540]	@ (8001870 <HAL_ADC_Init+0x294>)
 8001654:	fba2 2303 	umull	r2, r3, r2, r3
 8001658:	099b      	lsrs	r3, r3, #6
 800165a:	3301      	adds	r3, #1
 800165c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800165e:	e002      	b.n	8001666 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8001660:	68bb      	ldr	r3, [r7, #8]
 8001662:	3b01      	subs	r3, #1
 8001664:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001666:	68bb      	ldr	r3, [r7, #8]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d1f9      	bne.n	8001660 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4618      	mov	r0, r3
 8001672:	f7ff feed 	bl	8001450 <LL_ADC_IsInternalRegulatorEnabled>
 8001676:	4603      	mov	r3, r0
 8001678:	2b00      	cmp	r3, #0
 800167a:	d10d      	bne.n	8001698 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001680:	f043 0210 	orr.w	r2, r3, #16
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800168c:	f043 0201 	orr.w	r2, r3, #1
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001694:	2301      	movs	r3, #1
 8001696:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4618      	mov	r0, r3
 800169e:	f7ff ff61 	bl	8001564 <LL_ADC_REG_IsConversionOngoing>
 80016a2:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80016a8:	f003 0310 	and.w	r3, r3, #16
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	f040 8129 	bne.w	8001904 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80016b2:	697b      	ldr	r3, [r7, #20]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	f040 8125 	bne.w	8001904 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80016be:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80016c2:	f043 0202 	orr.w	r2, r3, #2
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4618      	mov	r0, r3
 80016d0:	f7ff fefa 	bl	80014c8 <LL_ADC_IsEnabled>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d136      	bne.n	8001748 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4a65      	ldr	r2, [pc, #404]	@ (8001874 <HAL_ADC_Init+0x298>)
 80016e0:	4293      	cmp	r3, r2
 80016e2:	d004      	beq.n	80016ee <HAL_ADC_Init+0x112>
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4a63      	ldr	r2, [pc, #396]	@ (8001878 <HAL_ADC_Init+0x29c>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d10e      	bne.n	800170c <HAL_ADC_Init+0x130>
 80016ee:	4861      	ldr	r0, [pc, #388]	@ (8001874 <HAL_ADC_Init+0x298>)
 80016f0:	f7ff feea 	bl	80014c8 <LL_ADC_IsEnabled>
 80016f4:	4604      	mov	r4, r0
 80016f6:	4860      	ldr	r0, [pc, #384]	@ (8001878 <HAL_ADC_Init+0x29c>)
 80016f8:	f7ff fee6 	bl	80014c8 <LL_ADC_IsEnabled>
 80016fc:	4603      	mov	r3, r0
 80016fe:	4323      	orrs	r3, r4
 8001700:	2b00      	cmp	r3, #0
 8001702:	bf0c      	ite	eq
 8001704:	2301      	moveq	r3, #1
 8001706:	2300      	movne	r3, #0
 8001708:	b2db      	uxtb	r3, r3
 800170a:	e008      	b.n	800171e <HAL_ADC_Init+0x142>
 800170c:	485b      	ldr	r0, [pc, #364]	@ (800187c <HAL_ADC_Init+0x2a0>)
 800170e:	f7ff fedb 	bl	80014c8 <LL_ADC_IsEnabled>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	bf0c      	ite	eq
 8001718:	2301      	moveq	r3, #1
 800171a:	2300      	movne	r3, #0
 800171c:	b2db      	uxtb	r3, r3
 800171e:	2b00      	cmp	r3, #0
 8001720:	d012      	beq.n	8001748 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	4a53      	ldr	r2, [pc, #332]	@ (8001874 <HAL_ADC_Init+0x298>)
 8001728:	4293      	cmp	r3, r2
 800172a:	d004      	beq.n	8001736 <HAL_ADC_Init+0x15a>
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4a51      	ldr	r2, [pc, #324]	@ (8001878 <HAL_ADC_Init+0x29c>)
 8001732:	4293      	cmp	r3, r2
 8001734:	d101      	bne.n	800173a <HAL_ADC_Init+0x15e>
 8001736:	4a52      	ldr	r2, [pc, #328]	@ (8001880 <HAL_ADC_Init+0x2a4>)
 8001738:	e000      	b.n	800173c <HAL_ADC_Init+0x160>
 800173a:	4a52      	ldr	r2, [pc, #328]	@ (8001884 <HAL_ADC_Init+0x2a8>)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	4619      	mov	r1, r3
 8001742:	4610      	mov	r0, r2
 8001744:	f7ff fce4 	bl	8001110 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8001748:	f7ff fcd6 	bl	80010f8 <HAL_GetREVID>
 800174c:	4603      	mov	r3, r0
 800174e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001752:	4293      	cmp	r3, r2
 8001754:	d914      	bls.n	8001780 <HAL_ADC_Init+0x1a4>
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	689b      	ldr	r3, [r3, #8]
 800175a:	2b10      	cmp	r3, #16
 800175c:	d110      	bne.n	8001780 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	7d5b      	ldrb	r3, [r3, #21]
 8001762:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001768:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800176e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	7f1b      	ldrb	r3, [r3, #28]
 8001774:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8001776:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001778:	f043 030c 	orr.w	r3, r3, #12
 800177c:	61bb      	str	r3, [r7, #24]
 800177e:	e00d      	b.n	800179c <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	7d5b      	ldrb	r3, [r3, #21]
 8001784:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800178a:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8001790:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	7f1b      	ldrb	r3, [r3, #28]
 8001796:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001798:	4313      	orrs	r3, r2
 800179a:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	7f1b      	ldrb	r3, [r3, #28]
 80017a0:	2b01      	cmp	r3, #1
 80017a2:	d106      	bne.n	80017b2 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6a1b      	ldr	r3, [r3, #32]
 80017a8:	3b01      	subs	r3, #1
 80017aa:	045b      	lsls	r3, r3, #17
 80017ac:	69ba      	ldr	r2, [r7, #24]
 80017ae:	4313      	orrs	r3, r2
 80017b0:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d009      	beq.n	80017ce <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017be:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017c6:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80017c8:	69ba      	ldr	r2, [r7, #24]
 80017ca:	4313      	orrs	r3, r2
 80017cc:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	68da      	ldr	r2, [r3, #12]
 80017d4:	4b2c      	ldr	r3, [pc, #176]	@ (8001888 <HAL_ADC_Init+0x2ac>)
 80017d6:	4013      	ands	r3, r2
 80017d8:	687a      	ldr	r2, [r7, #4]
 80017da:	6812      	ldr	r2, [r2, #0]
 80017dc:	69b9      	ldr	r1, [r7, #24]
 80017de:	430b      	orrs	r3, r1
 80017e0:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4618      	mov	r0, r3
 80017e8:	f7ff febc 	bl	8001564 <LL_ADC_REG_IsConversionOngoing>
 80017ec:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	4618      	mov	r0, r3
 80017f4:	f7ff fede 	bl	80015b4 <LL_ADC_INJ_IsConversionOngoing>
 80017f8:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80017fa:	693b      	ldr	r3, [r7, #16]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d15f      	bne.n	80018c0 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d15c      	bne.n	80018c0 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	7d1b      	ldrb	r3, [r3, #20]
 800180a:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8001810:	4313      	orrs	r3, r2
 8001812:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	68da      	ldr	r2, [r3, #12]
 800181a:	4b1c      	ldr	r3, [pc, #112]	@ (800188c <HAL_ADC_Init+0x2b0>)
 800181c:	4013      	ands	r3, r2
 800181e:	687a      	ldr	r2, [r7, #4]
 8001820:	6812      	ldr	r2, [r2, #0]
 8001822:	69b9      	ldr	r1, [r7, #24]
 8001824:	430b      	orrs	r3, r1
 8001826:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800182e:	2b01      	cmp	r3, #1
 8001830:	d130      	bne.n	8001894 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001836:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	691a      	ldr	r2, [r3, #16]
 800183e:	4b14      	ldr	r3, [pc, #80]	@ (8001890 <HAL_ADC_Init+0x2b4>)
 8001840:	4013      	ands	r3, r2
 8001842:	687a      	ldr	r2, [r7, #4]
 8001844:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001846:	3a01      	subs	r2, #1
 8001848:	0411      	lsls	r1, r2, #16
 800184a:	687a      	ldr	r2, [r7, #4]
 800184c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800184e:	4311      	orrs	r1, r2
 8001850:	687a      	ldr	r2, [r7, #4]
 8001852:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001854:	4311      	orrs	r1, r2
 8001856:	687a      	ldr	r2, [r7, #4]
 8001858:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800185a:	430a      	orrs	r2, r1
 800185c:	431a      	orrs	r2, r3
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f042 0201 	orr.w	r2, r2, #1
 8001866:	611a      	str	r2, [r3, #16]
 8001868:	e01c      	b.n	80018a4 <HAL_ADC_Init+0x2c8>
 800186a:	bf00      	nop
 800186c:	24000000 	.word	0x24000000
 8001870:	053e2d63 	.word	0x053e2d63
 8001874:	40022000 	.word	0x40022000
 8001878:	40022100 	.word	0x40022100
 800187c:	58026000 	.word	0x58026000
 8001880:	40022300 	.word	0x40022300
 8001884:	58026300 	.word	0x58026300
 8001888:	fff0c003 	.word	0xfff0c003
 800188c:	ffffbffc 	.word	0xffffbffc
 8001890:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	691a      	ldr	r2, [r3, #16]
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f022 0201 	bic.w	r2, r2, #1
 80018a2:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	691b      	ldr	r3, [r3, #16]
 80018aa:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	430a      	orrs	r2, r1
 80018b8:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 80018ba:	6878      	ldr	r0, [r7, #4]
 80018bc:	f000 fec6 	bl	800264c <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	68db      	ldr	r3, [r3, #12]
 80018c4:	2b01      	cmp	r3, #1
 80018c6:	d10c      	bne.n	80018e2 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ce:	f023 010f 	bic.w	r1, r3, #15
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	699b      	ldr	r3, [r3, #24]
 80018d6:	1e5a      	subs	r2, r3, #1
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	430a      	orrs	r2, r1
 80018de:	631a      	str	r2, [r3, #48]	@ 0x30
 80018e0:	e007      	b.n	80018f2 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f022 020f 	bic.w	r2, r2, #15
 80018f0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018f6:	f023 0303 	bic.w	r3, r3, #3
 80018fa:	f043 0201 	orr.w	r2, r3, #1
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	655a      	str	r2, [r3, #84]	@ 0x54
 8001902:	e007      	b.n	8001914 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001908:	f043 0210 	orr.w	r2, r3, #16
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001910:	2301      	movs	r3, #1
 8001912:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001914:	7ffb      	ldrb	r3, [r7, #31]
}
 8001916:	4618      	mov	r0, r3
 8001918:	3724      	adds	r7, #36	@ 0x24
 800191a:	46bd      	mov	sp, r7
 800191c:	bd90      	pop	{r4, r7, pc}
 800191e:	bf00      	nop

08001920 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b086      	sub	sp, #24
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4a5c      	ldr	r2, [pc, #368]	@ (8001aa0 <HAL_ADC_Start+0x180>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d004      	beq.n	800193c <HAL_ADC_Start+0x1c>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a5b      	ldr	r2, [pc, #364]	@ (8001aa4 <HAL_ADC_Start+0x184>)
 8001938:	4293      	cmp	r3, r2
 800193a:	d101      	bne.n	8001940 <HAL_ADC_Start+0x20>
 800193c:	4b5a      	ldr	r3, [pc, #360]	@ (8001aa8 <HAL_ADC_Start+0x188>)
 800193e:	e000      	b.n	8001942 <HAL_ADC_Start+0x22>
 8001940:	4b5a      	ldr	r3, [pc, #360]	@ (8001aac <HAL_ADC_Start+0x18c>)
 8001942:	4618      	mov	r0, r3
 8001944:	f7ff fd2e 	bl	80013a4 <LL_ADC_GetMultimode>
 8001948:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	4618      	mov	r0, r3
 8001950:	f7ff fe08 	bl	8001564 <LL_ADC_REG_IsConversionOngoing>
 8001954:	4603      	mov	r3, r0
 8001956:	2b00      	cmp	r3, #0
 8001958:	f040 809a 	bne.w	8001a90 <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001962:	2b01      	cmp	r3, #1
 8001964:	d101      	bne.n	800196a <HAL_ADC_Start+0x4a>
 8001966:	2302      	movs	r3, #2
 8001968:	e095      	b.n	8001a96 <HAL_ADC_Start+0x176>
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2201      	movs	r2, #1
 800196e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001972:	6878      	ldr	r0, [r7, #4]
 8001974:	f000 fd80 	bl	8002478 <ADC_Enable>
 8001978:	4603      	mov	r3, r0
 800197a:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800197c:	7dfb      	ldrb	r3, [r7, #23]
 800197e:	2b00      	cmp	r3, #0
 8001980:	f040 8081 	bne.w	8001a86 <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001988:	4b49      	ldr	r3, [pc, #292]	@ (8001ab0 <HAL_ADC_Start+0x190>)
 800198a:	4013      	ands	r3, r2
 800198c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a42      	ldr	r2, [pc, #264]	@ (8001aa4 <HAL_ADC_Start+0x184>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d002      	beq.n	80019a4 <HAL_ADC_Start+0x84>
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	e000      	b.n	80019a6 <HAL_ADC_Start+0x86>
 80019a4:	4b3e      	ldr	r3, [pc, #248]	@ (8001aa0 <HAL_ADC_Start+0x180>)
 80019a6:	687a      	ldr	r2, [r7, #4]
 80019a8:	6812      	ldr	r2, [r2, #0]
 80019aa:	4293      	cmp	r3, r2
 80019ac:	d002      	beq.n	80019b4 <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80019ae:	693b      	ldr	r3, [r7, #16]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d105      	bne.n	80019c0 <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019b8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019c4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80019c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80019cc:	d106      	bne.n	80019dc <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019d2:	f023 0206 	bic.w	r2, r3, #6
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	659a      	str	r2, [r3, #88]	@ 0x58
 80019da:	e002      	b.n	80019e2 <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2200      	movs	r2, #0
 80019e0:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	221c      	movs	r2, #28
 80019e8:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2200      	movs	r2, #0
 80019ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4a2b      	ldr	r2, [pc, #172]	@ (8001aa4 <HAL_ADC_Start+0x184>)
 80019f8:	4293      	cmp	r3, r2
 80019fa:	d002      	beq.n	8001a02 <HAL_ADC_Start+0xe2>
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	e000      	b.n	8001a04 <HAL_ADC_Start+0xe4>
 8001a02:	4b27      	ldr	r3, [pc, #156]	@ (8001aa0 <HAL_ADC_Start+0x180>)
 8001a04:	687a      	ldr	r2, [r7, #4]
 8001a06:	6812      	ldr	r2, [r2, #0]
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d008      	beq.n	8001a1e <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001a0c:	693b      	ldr	r3, [r7, #16]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d005      	beq.n	8001a1e <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001a12:	693b      	ldr	r3, [r7, #16]
 8001a14:	2b05      	cmp	r3, #5
 8001a16:	d002      	beq.n	8001a1e <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001a18:	693b      	ldr	r3, [r7, #16]
 8001a1a:	2b09      	cmp	r3, #9
 8001a1c:	d114      	bne.n	8001a48 <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	68db      	ldr	r3, [r3, #12]
 8001a24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d007      	beq.n	8001a3c <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a30:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001a34:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4618      	mov	r0, r3
 8001a42:	f7ff fd67 	bl	8001514 <LL_ADC_REG_StartConversion>
 8001a46:	e025      	b.n	8001a94 <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a4c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4a12      	ldr	r2, [pc, #72]	@ (8001aa4 <HAL_ADC_Start+0x184>)
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d002      	beq.n	8001a64 <HAL_ADC_Start+0x144>
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	e000      	b.n	8001a66 <HAL_ADC_Start+0x146>
 8001a64:	4b0e      	ldr	r3, [pc, #56]	@ (8001aa0 <HAL_ADC_Start+0x180>)
 8001a66:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	68db      	ldr	r3, [r3, #12]
 8001a6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d00f      	beq.n	8001a94 <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a78:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001a7c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	655a      	str	r2, [r3, #84]	@ 0x54
 8001a84:	e006      	b.n	8001a94 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	2200      	movs	r2, #0
 8001a8a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8001a8e:	e001      	b.n	8001a94 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001a90:	2302      	movs	r3, #2
 8001a92:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001a94:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	3718      	adds	r7, #24
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	40022000 	.word	0x40022000
 8001aa4:	40022100 	.word	0x40022100
 8001aa8:	40022300 	.word	0x40022300
 8001aac:	58026300 	.word	0x58026300
 8001ab0:	fffff0fe 	.word	0xfffff0fe

08001ab4 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b084      	sub	sp, #16
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001ac2:	2b01      	cmp	r3, #1
 8001ac4:	d101      	bne.n	8001aca <HAL_ADC_Stop+0x16>
 8001ac6:	2302      	movs	r3, #2
 8001ac8:	e021      	b.n	8001b0e <HAL_ADC_Stop+0x5a>
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2201      	movs	r2, #1
 8001ace:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8001ad2:	2103      	movs	r1, #3
 8001ad4:	6878      	ldr	r0, [r7, #4]
 8001ad6:	f000 fc13 	bl	8002300 <ADC_ConversionStop>
 8001ada:	4603      	mov	r3, r0
 8001adc:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8001ade:	7bfb      	ldrb	r3, [r7, #15]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d10f      	bne.n	8001b04 <HAL_ADC_Stop+0x50>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8001ae4:	6878      	ldr	r0, [r7, #4]
 8001ae6:	f000 fd51 	bl	800258c <ADC_Disable>
 8001aea:	4603      	mov	r3, r0
 8001aec:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001aee:	7bfb      	ldrb	r3, [r7, #15]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d107      	bne.n	8001b04 <HAL_ADC_Stop+0x50>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001af8:	4b07      	ldr	r3, [pc, #28]	@ (8001b18 <HAL_ADC_Stop+0x64>)
 8001afa:	4013      	ands	r3, r2
 8001afc:	f043 0201 	orr.w	r2, r3, #1
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2200      	movs	r2, #0
 8001b08:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8001b0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	3710      	adds	r7, #16
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	ffffeefe 	.word	0xffffeefe

08001b1c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b088      	sub	sp, #32
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
 8001b24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4a72      	ldr	r2, [pc, #456]	@ (8001cf4 <HAL_ADC_PollForConversion+0x1d8>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d004      	beq.n	8001b3a <HAL_ADC_PollForConversion+0x1e>
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a70      	ldr	r2, [pc, #448]	@ (8001cf8 <HAL_ADC_PollForConversion+0x1dc>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d101      	bne.n	8001b3e <HAL_ADC_PollForConversion+0x22>
 8001b3a:	4b70      	ldr	r3, [pc, #448]	@ (8001cfc <HAL_ADC_PollForConversion+0x1e0>)
 8001b3c:	e000      	b.n	8001b40 <HAL_ADC_PollForConversion+0x24>
 8001b3e:	4b70      	ldr	r3, [pc, #448]	@ (8001d00 <HAL_ADC_PollForConversion+0x1e4>)
 8001b40:	4618      	mov	r0, r3
 8001b42:	f7ff fc2f 	bl	80013a4 <LL_ADC_GetMultimode>
 8001b46:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	691b      	ldr	r3, [r3, #16]
 8001b4c:	2b08      	cmp	r3, #8
 8001b4e:	d102      	bne.n	8001b56 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8001b50:	2308      	movs	r3, #8
 8001b52:	61fb      	str	r3, [r7, #28]
 8001b54:	e037      	b.n	8001bc6 <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001b56:	697b      	ldr	r3, [r7, #20]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d005      	beq.n	8001b68 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	2b05      	cmp	r3, #5
 8001b60:	d002      	beq.n	8001b68 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	2b09      	cmp	r3, #9
 8001b66:	d111      	bne.n	8001b8c <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	68db      	ldr	r3, [r3, #12]
 8001b6e:	f003 0301 	and.w	r3, r3, #1
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d007      	beq.n	8001b86 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b7a:	f043 0220 	orr.w	r2, r3, #32
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8001b82:	2301      	movs	r3, #1
 8001b84:	e0b1      	b.n	8001cea <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001b86:	2304      	movs	r3, #4
 8001b88:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8001b8a:	e01c      	b.n	8001bc6 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a58      	ldr	r2, [pc, #352]	@ (8001cf4 <HAL_ADC_PollForConversion+0x1d8>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d004      	beq.n	8001ba0 <HAL_ADC_PollForConversion+0x84>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4a57      	ldr	r2, [pc, #348]	@ (8001cf8 <HAL_ADC_PollForConversion+0x1dc>)
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d101      	bne.n	8001ba4 <HAL_ADC_PollForConversion+0x88>
 8001ba0:	4b56      	ldr	r3, [pc, #344]	@ (8001cfc <HAL_ADC_PollForConversion+0x1e0>)
 8001ba2:	e000      	b.n	8001ba6 <HAL_ADC_PollForConversion+0x8a>
 8001ba4:	4b56      	ldr	r3, [pc, #344]	@ (8001d00 <HAL_ADC_PollForConversion+0x1e4>)
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f7ff fc0a 	bl	80013c0 <LL_ADC_GetMultiDMATransfer>
 8001bac:	4603      	mov	r3, r0
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d007      	beq.n	8001bc2 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bb6:	f043 0220 	orr.w	r2, r3, #32
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	e093      	b.n	8001cea <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001bc2:	2304      	movs	r3, #4
 8001bc4:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001bc6:	f7ff fa67 	bl	8001098 <HAL_GetTick>
 8001bca:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001bcc:	e021      	b.n	8001c12 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bd4:	d01d      	beq.n	8001c12 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001bd6:	f7ff fa5f 	bl	8001098 <HAL_GetTick>
 8001bda:	4602      	mov	r2, r0
 8001bdc:	693b      	ldr	r3, [r7, #16]
 8001bde:	1ad3      	subs	r3, r2, r3
 8001be0:	683a      	ldr	r2, [r7, #0]
 8001be2:	429a      	cmp	r2, r3
 8001be4:	d302      	bcc.n	8001bec <HAL_ADC_PollForConversion+0xd0>
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d112      	bne.n	8001c12 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	681a      	ldr	r2, [r3, #0]
 8001bf2:	69fb      	ldr	r3, [r7, #28]
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d10b      	bne.n	8001c12 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bfe:	f043 0204 	orr.w	r2, r3, #4
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2200      	movs	r2, #0
 8001c0a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 8001c0e:	2303      	movs	r3, #3
 8001c10:	e06b      	b.n	8001cea <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	681a      	ldr	r2, [r3, #0]
 8001c18:	69fb      	ldr	r3, [r7, #28]
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d0d6      	beq.n	8001bce <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c24:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4618      	mov	r0, r3
 8001c32:	f7ff fb28 	bl	8001286 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d01c      	beq.n	8001c76 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	7d5b      	ldrb	r3, [r3, #21]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d118      	bne.n	8001c76 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f003 0308 	and.w	r3, r3, #8
 8001c4e:	2b08      	cmp	r3, #8
 8001c50:	d111      	bne.n	8001c76 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c56:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c62:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d105      	bne.n	8001c76 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c6e:	f043 0201 	orr.w	r2, r3, #1
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4a1f      	ldr	r2, [pc, #124]	@ (8001cf8 <HAL_ADC_PollForConversion+0x1dc>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d002      	beq.n	8001c86 <HAL_ADC_PollForConversion+0x16a>
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	e000      	b.n	8001c88 <HAL_ADC_PollForConversion+0x16c>
 8001c86:	4b1b      	ldr	r3, [pc, #108]	@ (8001cf4 <HAL_ADC_PollForConversion+0x1d8>)
 8001c88:	687a      	ldr	r2, [r7, #4]
 8001c8a:	6812      	ldr	r2, [r2, #0]
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d008      	beq.n	8001ca2 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d005      	beq.n	8001ca2 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001c96:	697b      	ldr	r3, [r7, #20]
 8001c98:	2b05      	cmp	r3, #5
 8001c9a:	d002      	beq.n	8001ca2 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	2b09      	cmp	r3, #9
 8001ca0:	d104      	bne.n	8001cac <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	68db      	ldr	r3, [r3, #12]
 8001ca8:	61bb      	str	r3, [r7, #24]
 8001caa:	e00c      	b.n	8001cc6 <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4a11      	ldr	r2, [pc, #68]	@ (8001cf8 <HAL_ADC_PollForConversion+0x1dc>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d002      	beq.n	8001cbc <HAL_ADC_PollForConversion+0x1a0>
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	e000      	b.n	8001cbe <HAL_ADC_PollForConversion+0x1a2>
 8001cbc:	4b0d      	ldr	r3, [pc, #52]	@ (8001cf4 <HAL_ADC_PollForConversion+0x1d8>)
 8001cbe:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	68db      	ldr	r3, [r3, #12]
 8001cc4:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001cc6:	69fb      	ldr	r3, [r7, #28]
 8001cc8:	2b08      	cmp	r3, #8
 8001cca:	d104      	bne.n	8001cd6 <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	2208      	movs	r2, #8
 8001cd2:	601a      	str	r2, [r3, #0]
 8001cd4:	e008      	b.n	8001ce8 <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8001cd6:	69bb      	ldr	r3, [r7, #24]
 8001cd8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d103      	bne.n	8001ce8 <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	220c      	movs	r2, #12
 8001ce6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8001ce8:	2300      	movs	r3, #0
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	3720      	adds	r7, #32
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	40022000 	.word	0x40022000
 8001cf8:	40022100 	.word	0x40022100
 8001cfc:	40022300 	.word	0x40022300
 8001d00:	58026300 	.word	0x58026300

08001d04 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	370c      	adds	r7, #12
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
	...

08001d20 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001d20:	b590      	push	{r4, r7, lr}
 8001d22:	b08d      	sub	sp, #52	@ 0x34
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
 8001d28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8001d30:	2300      	movs	r3, #0
 8001d32:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	68db      	ldr	r3, [r3, #12]
 8001d38:	4a65      	ldr	r2, [pc, #404]	@ (8001ed0 <HAL_ADC_ConfigChannel+0x1b0>)
 8001d3a:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001d42:	2b01      	cmp	r3, #1
 8001d44:	d101      	bne.n	8001d4a <HAL_ADC_ConfigChannel+0x2a>
 8001d46:	2302      	movs	r3, #2
 8001d48:	e2c7      	b.n	80022da <HAL_ADC_ConfigChannel+0x5ba>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2201      	movs	r2, #1
 8001d4e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4618      	mov	r0, r3
 8001d58:	f7ff fc04 	bl	8001564 <LL_ADC_REG_IsConversionOngoing>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	f040 82ac 	bne.w	80022bc <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	db2c      	blt.n	8001dc6 <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d108      	bne.n	8001d8a <HAL_ADC_ConfigChannel+0x6a>
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	0e9b      	lsrs	r3, r3, #26
 8001d7e:	f003 031f 	and.w	r3, r3, #31
 8001d82:	2201      	movs	r2, #1
 8001d84:	fa02 f303 	lsl.w	r3, r2, r3
 8001d88:	e016      	b.n	8001db8 <HAL_ADC_ConfigChannel+0x98>
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d90:	697b      	ldr	r3, [r7, #20]
 8001d92:	fa93 f3a3 	rbit	r3, r3
 8001d96:	613b      	str	r3, [r7, #16]
  return result;
 8001d98:	693b      	ldr	r3, [r7, #16]
 8001d9a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001d9c:	69bb      	ldr	r3, [r7, #24]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d101      	bne.n	8001da6 <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 8001da2:	2320      	movs	r3, #32
 8001da4:	e003      	b.n	8001dae <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8001da6:	69bb      	ldr	r3, [r7, #24]
 8001da8:	fab3 f383 	clz	r3, r3
 8001dac:	b2db      	uxtb	r3, r3
 8001dae:	f003 031f 	and.w	r3, r3, #31
 8001db2:	2201      	movs	r2, #1
 8001db4:	fa02 f303 	lsl.w	r3, r2, r3
 8001db8:	687a      	ldr	r2, [r7, #4]
 8001dba:	6812      	ldr	r2, [r2, #0]
 8001dbc:	69d1      	ldr	r1, [r2, #28]
 8001dbe:	687a      	ldr	r2, [r7, #4]
 8001dc0:	6812      	ldr	r2, [r2, #0]
 8001dc2:	430b      	orrs	r3, r1
 8001dc4:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6818      	ldr	r0, [r3, #0]
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	6859      	ldr	r1, [r3, #4]
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	461a      	mov	r2, r3
 8001dd4:	f7ff fa6a 	bl	80012ac <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f7ff fbc1 	bl	8001564 <LL_ADC_REG_IsConversionOngoing>
 8001de2:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4618      	mov	r0, r3
 8001dea:	f7ff fbe3 	bl	80015b4 <LL_ADC_INJ_IsConversionOngoing>
 8001dee:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001df0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	f040 80b8 	bne.w	8001f68 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	f040 80b4 	bne.w	8001f68 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6818      	ldr	r0, [r3, #0]
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	6819      	ldr	r1, [r3, #0]
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	461a      	mov	r2, r3
 8001e0e:	f7ff fa79 	bl	8001304 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001e12:	4b30      	ldr	r3, [pc, #192]	@ (8001ed4 <HAL_ADC_ConfigChannel+0x1b4>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8001e1a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001e1e:	d10b      	bne.n	8001e38 <HAL_ADC_ConfigChannel+0x118>
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	695a      	ldr	r2, [r3, #20]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	68db      	ldr	r3, [r3, #12]
 8001e2a:	089b      	lsrs	r3, r3, #2
 8001e2c:	f003 0307 	and.w	r3, r3, #7
 8001e30:	005b      	lsls	r3, r3, #1
 8001e32:	fa02 f303 	lsl.w	r3, r2, r3
 8001e36:	e01d      	b.n	8001e74 <HAL_ADC_ConfigChannel+0x154>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	68db      	ldr	r3, [r3, #12]
 8001e3e:	f003 0310 	and.w	r3, r3, #16
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d10b      	bne.n	8001e5e <HAL_ADC_ConfigChannel+0x13e>
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	695a      	ldr	r2, [r3, #20]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	68db      	ldr	r3, [r3, #12]
 8001e50:	089b      	lsrs	r3, r3, #2
 8001e52:	f003 0307 	and.w	r3, r3, #7
 8001e56:	005b      	lsls	r3, r3, #1
 8001e58:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5c:	e00a      	b.n	8001e74 <HAL_ADC_ConfigChannel+0x154>
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	695a      	ldr	r2, [r3, #20]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	68db      	ldr	r3, [r3, #12]
 8001e68:	089b      	lsrs	r3, r3, #2
 8001e6a:	f003 0304 	and.w	r3, r3, #4
 8001e6e:	005b      	lsls	r3, r3, #1
 8001e70:	fa02 f303 	lsl.w	r3, r2, r3
 8001e74:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	691b      	ldr	r3, [r3, #16]
 8001e7a:	2b04      	cmp	r3, #4
 8001e7c:	d02c      	beq.n	8001ed8 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6818      	ldr	r0, [r3, #0]
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	6919      	ldr	r1, [r3, #16]
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	681a      	ldr	r2, [r3, #0]
 8001e8a:	6a3b      	ldr	r3, [r7, #32]
 8001e8c:	f7ff f9a7 	bl	80011de <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6818      	ldr	r0, [r3, #0]
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	6919      	ldr	r1, [r3, #16]
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	7e5b      	ldrb	r3, [r3, #25]
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	d102      	bne.n	8001ea6 <HAL_ADC_ConfigChannel+0x186>
 8001ea0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8001ea4:	e000      	b.n	8001ea8 <HAL_ADC_ConfigChannel+0x188>
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	461a      	mov	r2, r3
 8001eaa:	f7ff f9d1 	bl	8001250 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6818      	ldr	r0, [r3, #0]
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	6919      	ldr	r1, [r3, #16]
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	7e1b      	ldrb	r3, [r3, #24]
 8001eba:	2b01      	cmp	r3, #1
 8001ebc:	d102      	bne.n	8001ec4 <HAL_ADC_ConfigChannel+0x1a4>
 8001ebe:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001ec2:	e000      	b.n	8001ec6 <HAL_ADC_ConfigChannel+0x1a6>
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	461a      	mov	r2, r3
 8001ec8:	f7ff f9a9 	bl	800121e <LL_ADC_SetDataRightShift>
 8001ecc:	e04c      	b.n	8001f68 <HAL_ADC_ConfigChannel+0x248>
 8001ece:	bf00      	nop
 8001ed0:	47ff0000 	.word	0x47ff0000
 8001ed4:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ede:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	069b      	lsls	r3, r3, #26
 8001ee8:	429a      	cmp	r2, r3
 8001eea:	d107      	bne.n	8001efc <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001efa:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001f02:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	069b      	lsls	r3, r3, #26
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	d107      	bne.n	8001f20 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001f1e:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001f26:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	069b      	lsls	r3, r3, #26
 8001f30:	429a      	cmp	r2, r3
 8001f32:	d107      	bne.n	8001f44 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001f42:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001f4a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	069b      	lsls	r3, r3, #26
 8001f54:	429a      	cmp	r2, r3
 8001f56:	d107      	bne.n	8001f68 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001f66:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f7ff faab 	bl	80014c8 <LL_ADC_IsEnabled>
 8001f72:	4603      	mov	r3, r0
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	f040 81aa 	bne.w	80022ce <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6818      	ldr	r0, [r3, #0]
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	6819      	ldr	r1, [r3, #0]
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	68db      	ldr	r3, [r3, #12]
 8001f86:	461a      	mov	r2, r3
 8001f88:	f7ff f9e8 	bl	800135c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	4a87      	ldr	r2, [pc, #540]	@ (80021b0 <HAL_ADC_ConfigChannel+0x490>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	f040 809a 	bne.w	80020cc <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681a      	ldr	r2, [r3, #0]
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4984      	ldr	r1, [pc, #528]	@ (80021b4 <HAL_ADC_ConfigChannel+0x494>)
 8001fa2:	428b      	cmp	r3, r1
 8001fa4:	d147      	bne.n	8002036 <HAL_ADC_ConfigChannel+0x316>
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4983      	ldr	r1, [pc, #524]	@ (80021b8 <HAL_ADC_ConfigChannel+0x498>)
 8001fac:	428b      	cmp	r3, r1
 8001fae:	d040      	beq.n	8002032 <HAL_ADC_ConfigChannel+0x312>
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4981      	ldr	r1, [pc, #516]	@ (80021bc <HAL_ADC_ConfigChannel+0x49c>)
 8001fb6:	428b      	cmp	r3, r1
 8001fb8:	d039      	beq.n	800202e <HAL_ADC_ConfigChannel+0x30e>
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4980      	ldr	r1, [pc, #512]	@ (80021c0 <HAL_ADC_ConfigChannel+0x4a0>)
 8001fc0:	428b      	cmp	r3, r1
 8001fc2:	d032      	beq.n	800202a <HAL_ADC_ConfigChannel+0x30a>
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	497e      	ldr	r1, [pc, #504]	@ (80021c4 <HAL_ADC_ConfigChannel+0x4a4>)
 8001fca:	428b      	cmp	r3, r1
 8001fcc:	d02b      	beq.n	8002026 <HAL_ADC_ConfigChannel+0x306>
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	497d      	ldr	r1, [pc, #500]	@ (80021c8 <HAL_ADC_ConfigChannel+0x4a8>)
 8001fd4:	428b      	cmp	r3, r1
 8001fd6:	d024      	beq.n	8002022 <HAL_ADC_ConfigChannel+0x302>
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	497b      	ldr	r1, [pc, #492]	@ (80021cc <HAL_ADC_ConfigChannel+0x4ac>)
 8001fde:	428b      	cmp	r3, r1
 8001fe0:	d01d      	beq.n	800201e <HAL_ADC_ConfigChannel+0x2fe>
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	497a      	ldr	r1, [pc, #488]	@ (80021d0 <HAL_ADC_ConfigChannel+0x4b0>)
 8001fe8:	428b      	cmp	r3, r1
 8001fea:	d016      	beq.n	800201a <HAL_ADC_ConfigChannel+0x2fa>
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4978      	ldr	r1, [pc, #480]	@ (80021d4 <HAL_ADC_ConfigChannel+0x4b4>)
 8001ff2:	428b      	cmp	r3, r1
 8001ff4:	d00f      	beq.n	8002016 <HAL_ADC_ConfigChannel+0x2f6>
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4977      	ldr	r1, [pc, #476]	@ (80021d8 <HAL_ADC_ConfigChannel+0x4b8>)
 8001ffc:	428b      	cmp	r3, r1
 8001ffe:	d008      	beq.n	8002012 <HAL_ADC_ConfigChannel+0x2f2>
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4975      	ldr	r1, [pc, #468]	@ (80021dc <HAL_ADC_ConfigChannel+0x4bc>)
 8002006:	428b      	cmp	r3, r1
 8002008:	d101      	bne.n	800200e <HAL_ADC_ConfigChannel+0x2ee>
 800200a:	4b75      	ldr	r3, [pc, #468]	@ (80021e0 <HAL_ADC_ConfigChannel+0x4c0>)
 800200c:	e05a      	b.n	80020c4 <HAL_ADC_ConfigChannel+0x3a4>
 800200e:	2300      	movs	r3, #0
 8002010:	e058      	b.n	80020c4 <HAL_ADC_ConfigChannel+0x3a4>
 8002012:	4b74      	ldr	r3, [pc, #464]	@ (80021e4 <HAL_ADC_ConfigChannel+0x4c4>)
 8002014:	e056      	b.n	80020c4 <HAL_ADC_ConfigChannel+0x3a4>
 8002016:	4b74      	ldr	r3, [pc, #464]	@ (80021e8 <HAL_ADC_ConfigChannel+0x4c8>)
 8002018:	e054      	b.n	80020c4 <HAL_ADC_ConfigChannel+0x3a4>
 800201a:	4b6e      	ldr	r3, [pc, #440]	@ (80021d4 <HAL_ADC_ConfigChannel+0x4b4>)
 800201c:	e052      	b.n	80020c4 <HAL_ADC_ConfigChannel+0x3a4>
 800201e:	4b6c      	ldr	r3, [pc, #432]	@ (80021d0 <HAL_ADC_ConfigChannel+0x4b0>)
 8002020:	e050      	b.n	80020c4 <HAL_ADC_ConfigChannel+0x3a4>
 8002022:	4b72      	ldr	r3, [pc, #456]	@ (80021ec <HAL_ADC_ConfigChannel+0x4cc>)
 8002024:	e04e      	b.n	80020c4 <HAL_ADC_ConfigChannel+0x3a4>
 8002026:	4b72      	ldr	r3, [pc, #456]	@ (80021f0 <HAL_ADC_ConfigChannel+0x4d0>)
 8002028:	e04c      	b.n	80020c4 <HAL_ADC_ConfigChannel+0x3a4>
 800202a:	4b72      	ldr	r3, [pc, #456]	@ (80021f4 <HAL_ADC_ConfigChannel+0x4d4>)
 800202c:	e04a      	b.n	80020c4 <HAL_ADC_ConfigChannel+0x3a4>
 800202e:	4b72      	ldr	r3, [pc, #456]	@ (80021f8 <HAL_ADC_ConfigChannel+0x4d8>)
 8002030:	e048      	b.n	80020c4 <HAL_ADC_ConfigChannel+0x3a4>
 8002032:	2301      	movs	r3, #1
 8002034:	e046      	b.n	80020c4 <HAL_ADC_ConfigChannel+0x3a4>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4970      	ldr	r1, [pc, #448]	@ (80021fc <HAL_ADC_ConfigChannel+0x4dc>)
 800203c:	428b      	cmp	r3, r1
 800203e:	d140      	bne.n	80020c2 <HAL_ADC_ConfigChannel+0x3a2>
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	495c      	ldr	r1, [pc, #368]	@ (80021b8 <HAL_ADC_ConfigChannel+0x498>)
 8002046:	428b      	cmp	r3, r1
 8002048:	d039      	beq.n	80020be <HAL_ADC_ConfigChannel+0x39e>
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	495b      	ldr	r1, [pc, #364]	@ (80021bc <HAL_ADC_ConfigChannel+0x49c>)
 8002050:	428b      	cmp	r3, r1
 8002052:	d032      	beq.n	80020ba <HAL_ADC_ConfigChannel+0x39a>
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4959      	ldr	r1, [pc, #356]	@ (80021c0 <HAL_ADC_ConfigChannel+0x4a0>)
 800205a:	428b      	cmp	r3, r1
 800205c:	d02b      	beq.n	80020b6 <HAL_ADC_ConfigChannel+0x396>
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4958      	ldr	r1, [pc, #352]	@ (80021c4 <HAL_ADC_ConfigChannel+0x4a4>)
 8002064:	428b      	cmp	r3, r1
 8002066:	d024      	beq.n	80020b2 <HAL_ADC_ConfigChannel+0x392>
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4956      	ldr	r1, [pc, #344]	@ (80021c8 <HAL_ADC_ConfigChannel+0x4a8>)
 800206e:	428b      	cmp	r3, r1
 8002070:	d01d      	beq.n	80020ae <HAL_ADC_ConfigChannel+0x38e>
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4955      	ldr	r1, [pc, #340]	@ (80021cc <HAL_ADC_ConfigChannel+0x4ac>)
 8002078:	428b      	cmp	r3, r1
 800207a:	d016      	beq.n	80020aa <HAL_ADC_ConfigChannel+0x38a>
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4953      	ldr	r1, [pc, #332]	@ (80021d0 <HAL_ADC_ConfigChannel+0x4b0>)
 8002082:	428b      	cmp	r3, r1
 8002084:	d00f      	beq.n	80020a6 <HAL_ADC_ConfigChannel+0x386>
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4952      	ldr	r1, [pc, #328]	@ (80021d4 <HAL_ADC_ConfigChannel+0x4b4>)
 800208c:	428b      	cmp	r3, r1
 800208e:	d008      	beq.n	80020a2 <HAL_ADC_ConfigChannel+0x382>
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4951      	ldr	r1, [pc, #324]	@ (80021dc <HAL_ADC_ConfigChannel+0x4bc>)
 8002096:	428b      	cmp	r3, r1
 8002098:	d101      	bne.n	800209e <HAL_ADC_ConfigChannel+0x37e>
 800209a:	4b51      	ldr	r3, [pc, #324]	@ (80021e0 <HAL_ADC_ConfigChannel+0x4c0>)
 800209c:	e012      	b.n	80020c4 <HAL_ADC_ConfigChannel+0x3a4>
 800209e:	2300      	movs	r3, #0
 80020a0:	e010      	b.n	80020c4 <HAL_ADC_ConfigChannel+0x3a4>
 80020a2:	4b51      	ldr	r3, [pc, #324]	@ (80021e8 <HAL_ADC_ConfigChannel+0x4c8>)
 80020a4:	e00e      	b.n	80020c4 <HAL_ADC_ConfigChannel+0x3a4>
 80020a6:	4b4b      	ldr	r3, [pc, #300]	@ (80021d4 <HAL_ADC_ConfigChannel+0x4b4>)
 80020a8:	e00c      	b.n	80020c4 <HAL_ADC_ConfigChannel+0x3a4>
 80020aa:	4b49      	ldr	r3, [pc, #292]	@ (80021d0 <HAL_ADC_ConfigChannel+0x4b0>)
 80020ac:	e00a      	b.n	80020c4 <HAL_ADC_ConfigChannel+0x3a4>
 80020ae:	4b4f      	ldr	r3, [pc, #316]	@ (80021ec <HAL_ADC_ConfigChannel+0x4cc>)
 80020b0:	e008      	b.n	80020c4 <HAL_ADC_ConfigChannel+0x3a4>
 80020b2:	4b4f      	ldr	r3, [pc, #316]	@ (80021f0 <HAL_ADC_ConfigChannel+0x4d0>)
 80020b4:	e006      	b.n	80020c4 <HAL_ADC_ConfigChannel+0x3a4>
 80020b6:	4b4f      	ldr	r3, [pc, #316]	@ (80021f4 <HAL_ADC_ConfigChannel+0x4d4>)
 80020b8:	e004      	b.n	80020c4 <HAL_ADC_ConfigChannel+0x3a4>
 80020ba:	4b4f      	ldr	r3, [pc, #316]	@ (80021f8 <HAL_ADC_ConfigChannel+0x4d8>)
 80020bc:	e002      	b.n	80020c4 <HAL_ADC_ConfigChannel+0x3a4>
 80020be:	2301      	movs	r3, #1
 80020c0:	e000      	b.n	80020c4 <HAL_ADC_ConfigChannel+0x3a4>
 80020c2:	2300      	movs	r3, #0
 80020c4:	4619      	mov	r1, r3
 80020c6:	4610      	mov	r0, r2
 80020c8:	f7ff f856 	bl	8001178 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	f280 80fc 	bge.w	80022ce <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4a36      	ldr	r2, [pc, #216]	@ (80021b4 <HAL_ADC_ConfigChannel+0x494>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d004      	beq.n	80020ea <HAL_ADC_ConfigChannel+0x3ca>
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a45      	ldr	r2, [pc, #276]	@ (80021fc <HAL_ADC_ConfigChannel+0x4dc>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d101      	bne.n	80020ee <HAL_ADC_ConfigChannel+0x3ce>
 80020ea:	4b45      	ldr	r3, [pc, #276]	@ (8002200 <HAL_ADC_ConfigChannel+0x4e0>)
 80020ec:	e000      	b.n	80020f0 <HAL_ADC_ConfigChannel+0x3d0>
 80020ee:	4b45      	ldr	r3, [pc, #276]	@ (8002204 <HAL_ADC_ConfigChannel+0x4e4>)
 80020f0:	4618      	mov	r0, r3
 80020f2:	f7ff f833 	bl	800115c <LL_ADC_GetCommonPathInternalCh>
 80020f6:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a2d      	ldr	r2, [pc, #180]	@ (80021b4 <HAL_ADC_ConfigChannel+0x494>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d004      	beq.n	800210c <HAL_ADC_ConfigChannel+0x3ec>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4a3d      	ldr	r2, [pc, #244]	@ (80021fc <HAL_ADC_ConfigChannel+0x4dc>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d10e      	bne.n	800212a <HAL_ADC_ConfigChannel+0x40a>
 800210c:	4829      	ldr	r0, [pc, #164]	@ (80021b4 <HAL_ADC_ConfigChannel+0x494>)
 800210e:	f7ff f9db 	bl	80014c8 <LL_ADC_IsEnabled>
 8002112:	4604      	mov	r4, r0
 8002114:	4839      	ldr	r0, [pc, #228]	@ (80021fc <HAL_ADC_ConfigChannel+0x4dc>)
 8002116:	f7ff f9d7 	bl	80014c8 <LL_ADC_IsEnabled>
 800211a:	4603      	mov	r3, r0
 800211c:	4323      	orrs	r3, r4
 800211e:	2b00      	cmp	r3, #0
 8002120:	bf0c      	ite	eq
 8002122:	2301      	moveq	r3, #1
 8002124:	2300      	movne	r3, #0
 8002126:	b2db      	uxtb	r3, r3
 8002128:	e008      	b.n	800213c <HAL_ADC_ConfigChannel+0x41c>
 800212a:	4837      	ldr	r0, [pc, #220]	@ (8002208 <HAL_ADC_ConfigChannel+0x4e8>)
 800212c:	f7ff f9cc 	bl	80014c8 <LL_ADC_IsEnabled>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	bf0c      	ite	eq
 8002136:	2301      	moveq	r3, #1
 8002138:	2300      	movne	r3, #0
 800213a:	b2db      	uxtb	r3, r3
 800213c:	2b00      	cmp	r3, #0
 800213e:	f000 80b3 	beq.w	80022a8 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4a31      	ldr	r2, [pc, #196]	@ (800220c <HAL_ADC_ConfigChannel+0x4ec>)
 8002148:	4293      	cmp	r3, r2
 800214a:	d165      	bne.n	8002218 <HAL_ADC_ConfigChannel+0x4f8>
 800214c:	69fb      	ldr	r3, [r7, #28]
 800214e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002152:	2b00      	cmp	r3, #0
 8002154:	d160      	bne.n	8002218 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4a2b      	ldr	r2, [pc, #172]	@ (8002208 <HAL_ADC_ConfigChannel+0x4e8>)
 800215c:	4293      	cmp	r3, r2
 800215e:	f040 80b6 	bne.w	80022ce <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4a13      	ldr	r2, [pc, #76]	@ (80021b4 <HAL_ADC_ConfigChannel+0x494>)
 8002168:	4293      	cmp	r3, r2
 800216a:	d004      	beq.n	8002176 <HAL_ADC_ConfigChannel+0x456>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a22      	ldr	r2, [pc, #136]	@ (80021fc <HAL_ADC_ConfigChannel+0x4dc>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d101      	bne.n	800217a <HAL_ADC_ConfigChannel+0x45a>
 8002176:	4a22      	ldr	r2, [pc, #136]	@ (8002200 <HAL_ADC_ConfigChannel+0x4e0>)
 8002178:	e000      	b.n	800217c <HAL_ADC_ConfigChannel+0x45c>
 800217a:	4a22      	ldr	r2, [pc, #136]	@ (8002204 <HAL_ADC_ConfigChannel+0x4e4>)
 800217c:	69fb      	ldr	r3, [r7, #28]
 800217e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002182:	4619      	mov	r1, r3
 8002184:	4610      	mov	r0, r2
 8002186:	f7fe ffd6 	bl	8001136 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800218a:	4b21      	ldr	r3, [pc, #132]	@ (8002210 <HAL_ADC_ConfigChannel+0x4f0>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	099b      	lsrs	r3, r3, #6
 8002190:	4a20      	ldr	r2, [pc, #128]	@ (8002214 <HAL_ADC_ConfigChannel+0x4f4>)
 8002192:	fba2 2303 	umull	r2, r3, r2, r3
 8002196:	099b      	lsrs	r3, r3, #6
 8002198:	3301      	adds	r3, #1
 800219a:	005b      	lsls	r3, r3, #1
 800219c:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800219e:	e002      	b.n	80021a6 <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	3b01      	subs	r3, #1
 80021a4:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d1f9      	bne.n	80021a0 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80021ac:	e08f      	b.n	80022ce <HAL_ADC_ConfigChannel+0x5ae>
 80021ae:	bf00      	nop
 80021b0:	47ff0000 	.word	0x47ff0000
 80021b4:	40022000 	.word	0x40022000
 80021b8:	04300002 	.word	0x04300002
 80021bc:	08600004 	.word	0x08600004
 80021c0:	0c900008 	.word	0x0c900008
 80021c4:	10c00010 	.word	0x10c00010
 80021c8:	14f00020 	.word	0x14f00020
 80021cc:	2a000400 	.word	0x2a000400
 80021d0:	2e300800 	.word	0x2e300800
 80021d4:	32601000 	.word	0x32601000
 80021d8:	43210000 	.word	0x43210000
 80021dc:	4b840000 	.word	0x4b840000
 80021e0:	4fb80000 	.word	0x4fb80000
 80021e4:	47520000 	.word	0x47520000
 80021e8:	36902000 	.word	0x36902000
 80021ec:	25b00200 	.word	0x25b00200
 80021f0:	21800100 	.word	0x21800100
 80021f4:	1d500080 	.word	0x1d500080
 80021f8:	19200040 	.word	0x19200040
 80021fc:	40022100 	.word	0x40022100
 8002200:	40022300 	.word	0x40022300
 8002204:	58026300 	.word	0x58026300
 8002208:	58026000 	.word	0x58026000
 800220c:	cb840000 	.word	0xcb840000
 8002210:	24000000 	.word	0x24000000
 8002214:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a31      	ldr	r2, [pc, #196]	@ (80022e4 <HAL_ADC_ConfigChannel+0x5c4>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d11e      	bne.n	8002260 <HAL_ADC_ConfigChannel+0x540>
 8002222:	69fb      	ldr	r3, [r7, #28]
 8002224:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002228:	2b00      	cmp	r3, #0
 800222a:	d119      	bne.n	8002260 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a2d      	ldr	r2, [pc, #180]	@ (80022e8 <HAL_ADC_ConfigChannel+0x5c8>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d14b      	bne.n	80022ce <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a2c      	ldr	r2, [pc, #176]	@ (80022ec <HAL_ADC_ConfigChannel+0x5cc>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d004      	beq.n	800224a <HAL_ADC_ConfigChannel+0x52a>
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a2a      	ldr	r2, [pc, #168]	@ (80022f0 <HAL_ADC_ConfigChannel+0x5d0>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d101      	bne.n	800224e <HAL_ADC_ConfigChannel+0x52e>
 800224a:	4a2a      	ldr	r2, [pc, #168]	@ (80022f4 <HAL_ADC_ConfigChannel+0x5d4>)
 800224c:	e000      	b.n	8002250 <HAL_ADC_ConfigChannel+0x530>
 800224e:	4a2a      	ldr	r2, [pc, #168]	@ (80022f8 <HAL_ADC_ConfigChannel+0x5d8>)
 8002250:	69fb      	ldr	r3, [r7, #28]
 8002252:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002256:	4619      	mov	r1, r3
 8002258:	4610      	mov	r0, r2
 800225a:	f7fe ff6c 	bl	8001136 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800225e:	e036      	b.n	80022ce <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a25      	ldr	r2, [pc, #148]	@ (80022fc <HAL_ADC_ConfigChannel+0x5dc>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d131      	bne.n	80022ce <HAL_ADC_ConfigChannel+0x5ae>
 800226a:	69fb      	ldr	r3, [r7, #28]
 800226c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002270:	2b00      	cmp	r3, #0
 8002272:	d12c      	bne.n	80022ce <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a1b      	ldr	r2, [pc, #108]	@ (80022e8 <HAL_ADC_ConfigChannel+0x5c8>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d127      	bne.n	80022ce <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a1a      	ldr	r2, [pc, #104]	@ (80022ec <HAL_ADC_ConfigChannel+0x5cc>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d004      	beq.n	8002292 <HAL_ADC_ConfigChannel+0x572>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a18      	ldr	r2, [pc, #96]	@ (80022f0 <HAL_ADC_ConfigChannel+0x5d0>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d101      	bne.n	8002296 <HAL_ADC_ConfigChannel+0x576>
 8002292:	4a18      	ldr	r2, [pc, #96]	@ (80022f4 <HAL_ADC_ConfigChannel+0x5d4>)
 8002294:	e000      	b.n	8002298 <HAL_ADC_ConfigChannel+0x578>
 8002296:	4a18      	ldr	r2, [pc, #96]	@ (80022f8 <HAL_ADC_ConfigChannel+0x5d8>)
 8002298:	69fb      	ldr	r3, [r7, #28]
 800229a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800229e:	4619      	mov	r1, r3
 80022a0:	4610      	mov	r0, r2
 80022a2:	f7fe ff48 	bl	8001136 <LL_ADC_SetCommonPathInternalCh>
 80022a6:	e012      	b.n	80022ce <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022ac:	f043 0220 	orr.w	r2, r3, #32
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 80022b4:	2301      	movs	r3, #1
 80022b6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80022ba:	e008      	b.n	80022ce <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022c0:	f043 0220 	orr.w	r2, r3, #32
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80022c8:	2301      	movs	r3, #1
 80022ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2200      	movs	r2, #0
 80022d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80022d6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80022da:	4618      	mov	r0, r3
 80022dc:	3734      	adds	r7, #52	@ 0x34
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd90      	pop	{r4, r7, pc}
 80022e2:	bf00      	nop
 80022e4:	c7520000 	.word	0xc7520000
 80022e8:	58026000 	.word	0x58026000
 80022ec:	40022000 	.word	0x40022000
 80022f0:	40022100 	.word	0x40022100
 80022f4:	40022300 	.word	0x40022300
 80022f8:	58026300 	.word	0x58026300
 80022fc:	cfb80000 	.word	0xcfb80000

08002300 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b088      	sub	sp, #32
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
 8002308:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800230a:	2300      	movs	r3, #0
 800230c:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4618      	mov	r0, r3
 8002318:	f7ff f924 	bl	8001564 <LL_ADC_REG_IsConversionOngoing>
 800231c:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4618      	mov	r0, r3
 8002324:	f7ff f946 	bl	80015b4 <LL_ADC_INJ_IsConversionOngoing>
 8002328:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d103      	bne.n	8002338 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	2b00      	cmp	r3, #0
 8002334:	f000 8098 	beq.w	8002468 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	68db      	ldr	r3, [r3, #12]
 800233e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002342:	2b00      	cmp	r3, #0
 8002344:	d02a      	beq.n	800239c <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	7d5b      	ldrb	r3, [r3, #21]
 800234a:	2b01      	cmp	r3, #1
 800234c:	d126      	bne.n	800239c <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	7d1b      	ldrb	r3, [r3, #20]
 8002352:	2b01      	cmp	r3, #1
 8002354:	d122      	bne.n	800239c <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8002356:	2301      	movs	r3, #1
 8002358:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800235a:	e014      	b.n	8002386 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800235c:	69fb      	ldr	r3, [r7, #28]
 800235e:	4a45      	ldr	r2, [pc, #276]	@ (8002474 <ADC_ConversionStop+0x174>)
 8002360:	4293      	cmp	r3, r2
 8002362:	d90d      	bls.n	8002380 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002368:	f043 0210 	orr.w	r2, r3, #16
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002374:	f043 0201 	orr.w	r2, r3, #1
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800237c:	2301      	movs	r3, #1
 800237e:	e074      	b.n	800246a <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	3301      	adds	r3, #1
 8002384:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002390:	2b40      	cmp	r3, #64	@ 0x40
 8002392:	d1e3      	bne.n	800235c <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	2240      	movs	r2, #64	@ 0x40
 800239a:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800239c:	69bb      	ldr	r3, [r7, #24]
 800239e:	2b02      	cmp	r3, #2
 80023a0:	d014      	beq.n	80023cc <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4618      	mov	r0, r3
 80023a8:	f7ff f8dc 	bl	8001564 <LL_ADC_REG_IsConversionOngoing>
 80023ac:	4603      	mov	r3, r0
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d00c      	beq.n	80023cc <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4618      	mov	r0, r3
 80023b8:	f7ff f899 	bl	80014ee <LL_ADC_IsDisableOngoing>
 80023bc:	4603      	mov	r3, r0
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d104      	bne.n	80023cc <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4618      	mov	r0, r3
 80023c8:	f7ff f8b8 	bl	800153c <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80023cc:	69bb      	ldr	r3, [r7, #24]
 80023ce:	2b01      	cmp	r3, #1
 80023d0:	d014      	beq.n	80023fc <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4618      	mov	r0, r3
 80023d8:	f7ff f8ec 	bl	80015b4 <LL_ADC_INJ_IsConversionOngoing>
 80023dc:	4603      	mov	r3, r0
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d00c      	beq.n	80023fc <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4618      	mov	r0, r3
 80023e8:	f7ff f881 	bl	80014ee <LL_ADC_IsDisableOngoing>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d104      	bne.n	80023fc <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4618      	mov	r0, r3
 80023f8:	f7ff f8c8 	bl	800158c <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80023fc:	69bb      	ldr	r3, [r7, #24]
 80023fe:	2b02      	cmp	r3, #2
 8002400:	d005      	beq.n	800240e <ADC_ConversionStop+0x10e>
 8002402:	69bb      	ldr	r3, [r7, #24]
 8002404:	2b03      	cmp	r3, #3
 8002406:	d105      	bne.n	8002414 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8002408:	230c      	movs	r3, #12
 800240a:	617b      	str	r3, [r7, #20]
        break;
 800240c:	e005      	b.n	800241a <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800240e:	2308      	movs	r3, #8
 8002410:	617b      	str	r3, [r7, #20]
        break;
 8002412:	e002      	b.n	800241a <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8002414:	2304      	movs	r3, #4
 8002416:	617b      	str	r3, [r7, #20]
        break;
 8002418:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800241a:	f7fe fe3d 	bl	8001098 <HAL_GetTick>
 800241e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002420:	e01b      	b.n	800245a <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002422:	f7fe fe39 	bl	8001098 <HAL_GetTick>
 8002426:	4602      	mov	r2, r0
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	1ad3      	subs	r3, r2, r3
 800242c:	2b05      	cmp	r3, #5
 800242e:	d914      	bls.n	800245a <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	689a      	ldr	r2, [r3, #8]
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	4013      	ands	r3, r2
 800243a:	2b00      	cmp	r3, #0
 800243c:	d00d      	beq.n	800245a <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002442:	f043 0210 	orr.w	r2, r3, #16
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800244e:	f043 0201 	orr.w	r2, r3, #1
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	e007      	b.n	800246a <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	689a      	ldr	r2, [r3, #8]
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	4013      	ands	r3, r2
 8002464:	2b00      	cmp	r3, #0
 8002466:	d1dc      	bne.n	8002422 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8002468:	2300      	movs	r3, #0
}
 800246a:	4618      	mov	r0, r3
 800246c:	3720      	adds	r7, #32
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	000cdbff 	.word	0x000cdbff

08002478 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b084      	sub	sp, #16
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4618      	mov	r0, r3
 8002486:	f7ff f81f 	bl	80014c8 <LL_ADC_IsEnabled>
 800248a:	4603      	mov	r3, r0
 800248c:	2b00      	cmp	r3, #0
 800248e:	d16e      	bne.n	800256e <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	689a      	ldr	r2, [r3, #8]
 8002496:	4b38      	ldr	r3, [pc, #224]	@ (8002578 <ADC_Enable+0x100>)
 8002498:	4013      	ands	r3, r2
 800249a:	2b00      	cmp	r3, #0
 800249c:	d00d      	beq.n	80024ba <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024a2:	f043 0210 	orr.w	r2, r3, #16
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024ae:	f043 0201 	orr.w	r2, r3, #1
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
 80024b8:	e05a      	b.n	8002570 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4618      	mov	r0, r3
 80024c0:	f7fe ffda 	bl	8001478 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80024c4:	f7fe fde8 	bl	8001098 <HAL_GetTick>
 80024c8:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a2b      	ldr	r2, [pc, #172]	@ (800257c <ADC_Enable+0x104>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d004      	beq.n	80024de <ADC_Enable+0x66>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a29      	ldr	r2, [pc, #164]	@ (8002580 <ADC_Enable+0x108>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d101      	bne.n	80024e2 <ADC_Enable+0x6a>
 80024de:	4b29      	ldr	r3, [pc, #164]	@ (8002584 <ADC_Enable+0x10c>)
 80024e0:	e000      	b.n	80024e4 <ADC_Enable+0x6c>
 80024e2:	4b29      	ldr	r3, [pc, #164]	@ (8002588 <ADC_Enable+0x110>)
 80024e4:	4618      	mov	r0, r3
 80024e6:	f7fe ff5d 	bl	80013a4 <LL_ADC_GetMultimode>
 80024ea:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a23      	ldr	r2, [pc, #140]	@ (8002580 <ADC_Enable+0x108>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d002      	beq.n	80024fc <ADC_Enable+0x84>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	e000      	b.n	80024fe <ADC_Enable+0x86>
 80024fc:	4b1f      	ldr	r3, [pc, #124]	@ (800257c <ADC_Enable+0x104>)
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	6812      	ldr	r2, [r2, #0]
 8002502:	4293      	cmp	r3, r2
 8002504:	d02c      	beq.n	8002560 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002506:	68bb      	ldr	r3, [r7, #8]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d130      	bne.n	800256e <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800250c:	e028      	b.n	8002560 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4618      	mov	r0, r3
 8002514:	f7fe ffd8 	bl	80014c8 <LL_ADC_IsEnabled>
 8002518:	4603      	mov	r3, r0
 800251a:	2b00      	cmp	r3, #0
 800251c:	d104      	bne.n	8002528 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4618      	mov	r0, r3
 8002524:	f7fe ffa8 	bl	8001478 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002528:	f7fe fdb6 	bl	8001098 <HAL_GetTick>
 800252c:	4602      	mov	r2, r0
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	1ad3      	subs	r3, r2, r3
 8002532:	2b02      	cmp	r3, #2
 8002534:	d914      	bls.n	8002560 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f003 0301 	and.w	r3, r3, #1
 8002540:	2b01      	cmp	r3, #1
 8002542:	d00d      	beq.n	8002560 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002548:	f043 0210 	orr.w	r2, r3, #16
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002554:	f043 0201 	orr.w	r2, r3, #1
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 800255c:	2301      	movs	r3, #1
 800255e:	e007      	b.n	8002570 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f003 0301 	and.w	r3, r3, #1
 800256a:	2b01      	cmp	r3, #1
 800256c:	d1cf      	bne.n	800250e <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800256e:	2300      	movs	r3, #0
}
 8002570:	4618      	mov	r0, r3
 8002572:	3710      	adds	r7, #16
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}
 8002578:	8000003f 	.word	0x8000003f
 800257c:	40022000 	.word	0x40022000
 8002580:	40022100 	.word	0x40022100
 8002584:	40022300 	.word	0x40022300
 8002588:	58026300 	.word	0x58026300

0800258c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b084      	sub	sp, #16
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4618      	mov	r0, r3
 800259a:	f7fe ffa8 	bl	80014ee <LL_ADC_IsDisableOngoing>
 800259e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4618      	mov	r0, r3
 80025a6:	f7fe ff8f 	bl	80014c8 <LL_ADC_IsEnabled>
 80025aa:	4603      	mov	r3, r0
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d047      	beq.n	8002640 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d144      	bne.n	8002640 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	f003 030d 	and.w	r3, r3, #13
 80025c0:	2b01      	cmp	r3, #1
 80025c2:	d10c      	bne.n	80025de <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4618      	mov	r0, r3
 80025ca:	f7fe ff69 	bl	80014a0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	2203      	movs	r2, #3
 80025d4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80025d6:	f7fe fd5f 	bl	8001098 <HAL_GetTick>
 80025da:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80025dc:	e029      	b.n	8002632 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025e2:	f043 0210 	orr.w	r2, r3, #16
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025ee:	f043 0201 	orr.w	r2, r3, #1
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 80025f6:	2301      	movs	r3, #1
 80025f8:	e023      	b.n	8002642 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80025fa:	f7fe fd4d 	bl	8001098 <HAL_GetTick>
 80025fe:	4602      	mov	r2, r0
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	1ad3      	subs	r3, r2, r3
 8002604:	2b02      	cmp	r3, #2
 8002606:	d914      	bls.n	8002632 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	689b      	ldr	r3, [r3, #8]
 800260e:	f003 0301 	and.w	r3, r3, #1
 8002612:	2b00      	cmp	r3, #0
 8002614:	d00d      	beq.n	8002632 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800261a:	f043 0210 	orr.w	r2, r3, #16
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002626:	f043 0201 	orr.w	r2, r3, #1
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800262e:	2301      	movs	r3, #1
 8002630:	e007      	b.n	8002642 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	689b      	ldr	r3, [r3, #8]
 8002638:	f003 0301 	and.w	r3, r3, #1
 800263c:	2b00      	cmp	r3, #0
 800263e:	d1dc      	bne.n	80025fa <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002640:	2300      	movs	r3, #0
}
 8002642:	4618      	mov	r0, r3
 8002644:	3710      	adds	r7, #16
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
	...

0800264c <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b084      	sub	sp, #16
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a7a      	ldr	r2, [pc, #488]	@ (8002844 <ADC_ConfigureBoostMode+0x1f8>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d004      	beq.n	8002668 <ADC_ConfigureBoostMode+0x1c>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a79      	ldr	r2, [pc, #484]	@ (8002848 <ADC_ConfigureBoostMode+0x1fc>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d109      	bne.n	800267c <ADC_ConfigureBoostMode+0x30>
 8002668:	4b78      	ldr	r3, [pc, #480]	@ (800284c <ADC_ConfigureBoostMode+0x200>)
 800266a:	689b      	ldr	r3, [r3, #8]
 800266c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002670:	2b00      	cmp	r3, #0
 8002672:	bf14      	ite	ne
 8002674:	2301      	movne	r3, #1
 8002676:	2300      	moveq	r3, #0
 8002678:	b2db      	uxtb	r3, r3
 800267a:	e008      	b.n	800268e <ADC_ConfigureBoostMode+0x42>
 800267c:	4b74      	ldr	r3, [pc, #464]	@ (8002850 <ADC_ConfigureBoostMode+0x204>)
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002684:	2b00      	cmp	r3, #0
 8002686:	bf14      	ite	ne
 8002688:	2301      	movne	r3, #1
 800268a:	2300      	moveq	r3, #0
 800268c:	b2db      	uxtb	r3, r3
 800268e:	2b00      	cmp	r3, #0
 8002690:	d01c      	beq.n	80026cc <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8002692:	f002 ffb7 	bl	8005604 <HAL_RCC_GetHCLKFreq>
 8002696:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80026a0:	d010      	beq.n	80026c4 <ADC_ConfigureBoostMode+0x78>
 80026a2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80026a6:	d873      	bhi.n	8002790 <ADC_ConfigureBoostMode+0x144>
 80026a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026ac:	d002      	beq.n	80026b4 <ADC_ConfigureBoostMode+0x68>
 80026ae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80026b2:	d16d      	bne.n	8002790 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	0c1b      	lsrs	r3, r3, #16
 80026ba:	68fa      	ldr	r2, [r7, #12]
 80026bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80026c0:	60fb      	str	r3, [r7, #12]
        break;
 80026c2:	e068      	b.n	8002796 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	089b      	lsrs	r3, r3, #2
 80026c8:	60fb      	str	r3, [r7, #12]
        break;
 80026ca:	e064      	b.n	8002796 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80026cc:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80026d0:	f04f 0100 	mov.w	r1, #0
 80026d4:	f004 f9e6 	bl	8006aa4 <HAL_RCCEx_GetPeriphCLKFreq>
 80026d8:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80026e2:	d051      	beq.n	8002788 <ADC_ConfigureBoostMode+0x13c>
 80026e4:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80026e8:	d854      	bhi.n	8002794 <ADC_ConfigureBoostMode+0x148>
 80026ea:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80026ee:	d047      	beq.n	8002780 <ADC_ConfigureBoostMode+0x134>
 80026f0:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80026f4:	d84e      	bhi.n	8002794 <ADC_ConfigureBoostMode+0x148>
 80026f6:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80026fa:	d03d      	beq.n	8002778 <ADC_ConfigureBoostMode+0x12c>
 80026fc:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002700:	d848      	bhi.n	8002794 <ADC_ConfigureBoostMode+0x148>
 8002702:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002706:	d033      	beq.n	8002770 <ADC_ConfigureBoostMode+0x124>
 8002708:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800270c:	d842      	bhi.n	8002794 <ADC_ConfigureBoostMode+0x148>
 800270e:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002712:	d029      	beq.n	8002768 <ADC_ConfigureBoostMode+0x11c>
 8002714:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002718:	d83c      	bhi.n	8002794 <ADC_ConfigureBoostMode+0x148>
 800271a:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800271e:	d01a      	beq.n	8002756 <ADC_ConfigureBoostMode+0x10a>
 8002720:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002724:	d836      	bhi.n	8002794 <ADC_ConfigureBoostMode+0x148>
 8002726:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800272a:	d014      	beq.n	8002756 <ADC_ConfigureBoostMode+0x10a>
 800272c:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002730:	d830      	bhi.n	8002794 <ADC_ConfigureBoostMode+0x148>
 8002732:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002736:	d00e      	beq.n	8002756 <ADC_ConfigureBoostMode+0x10a>
 8002738:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800273c:	d82a      	bhi.n	8002794 <ADC_ConfigureBoostMode+0x148>
 800273e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002742:	d008      	beq.n	8002756 <ADC_ConfigureBoostMode+0x10a>
 8002744:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002748:	d824      	bhi.n	8002794 <ADC_ConfigureBoostMode+0x148>
 800274a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800274e:	d002      	beq.n	8002756 <ADC_ConfigureBoostMode+0x10a>
 8002750:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002754:	d11e      	bne.n	8002794 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	0c9b      	lsrs	r3, r3, #18
 800275c:	005b      	lsls	r3, r3, #1
 800275e:	68fa      	ldr	r2, [r7, #12]
 8002760:	fbb2 f3f3 	udiv	r3, r2, r3
 8002764:	60fb      	str	r3, [r7, #12]
        break;
 8002766:	e016      	b.n	8002796 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	091b      	lsrs	r3, r3, #4
 800276c:	60fb      	str	r3, [r7, #12]
        break;
 800276e:	e012      	b.n	8002796 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	095b      	lsrs	r3, r3, #5
 8002774:	60fb      	str	r3, [r7, #12]
        break;
 8002776:	e00e      	b.n	8002796 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	099b      	lsrs	r3, r3, #6
 800277c:	60fb      	str	r3, [r7, #12]
        break;
 800277e:	e00a      	b.n	8002796 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	09db      	lsrs	r3, r3, #7
 8002784:	60fb      	str	r3, [r7, #12]
        break;
 8002786:	e006      	b.n	8002796 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	0a1b      	lsrs	r3, r3, #8
 800278c:	60fb      	str	r3, [r7, #12]
        break;
 800278e:	e002      	b.n	8002796 <ADC_ConfigureBoostMode+0x14a>
        break;
 8002790:	bf00      	nop
 8002792:	e000      	b.n	8002796 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8002794:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8002796:	f7fe fcaf 	bl	80010f8 <HAL_GetREVID>
 800279a:	4603      	mov	r3, r0
 800279c:	f241 0203 	movw	r2, #4099	@ 0x1003
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d815      	bhi.n	80027d0 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	4a2b      	ldr	r2, [pc, #172]	@ (8002854 <ADC_ConfigureBoostMode+0x208>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d908      	bls.n	80027be <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	689a      	ldr	r2, [r3, #8]
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80027ba:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80027bc:	e03e      	b.n	800283c <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	689a      	ldr	r2, [r3, #8]
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80027cc:	609a      	str	r2, [r3, #8]
}
 80027ce:	e035      	b.n	800283c <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	085b      	lsrs	r3, r3, #1
 80027d4:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	4a1f      	ldr	r2, [pc, #124]	@ (8002858 <ADC_ConfigureBoostMode+0x20c>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d808      	bhi.n	80027f0 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	689a      	ldr	r2, [r3, #8]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80027ec:	609a      	str	r2, [r3, #8]
}
 80027ee:	e025      	b.n	800283c <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	4a1a      	ldr	r2, [pc, #104]	@ (800285c <ADC_ConfigureBoostMode+0x210>)
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d80a      	bhi.n	800280e <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	689b      	ldr	r3, [r3, #8]
 80027fe:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800280a:	609a      	str	r2, [r3, #8]
}
 800280c:	e016      	b.n	800283c <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	4a13      	ldr	r2, [pc, #76]	@ (8002860 <ADC_ConfigureBoostMode+0x214>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d80a      	bhi.n	800282c <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	689b      	ldr	r3, [r3, #8]
 800281c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002828:	609a      	str	r2, [r3, #8]
}
 800282a:	e007      	b.n	800283c <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	689a      	ldr	r2, [r3, #8]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 800283a:	609a      	str	r2, [r3, #8]
}
 800283c:	bf00      	nop
 800283e:	3710      	adds	r7, #16
 8002840:	46bd      	mov	sp, r7
 8002842:	bd80      	pop	{r7, pc}
 8002844:	40022000 	.word	0x40022000
 8002848:	40022100 	.word	0x40022100
 800284c:	40022300 	.word	0x40022300
 8002850:	58026300 	.word	0x58026300
 8002854:	01312d00 	.word	0x01312d00
 8002858:	005f5e10 	.word	0x005f5e10
 800285c:	00bebc20 	.word	0x00bebc20
 8002860:	017d7840 	.word	0x017d7840

08002864 <LL_ADC_IsEnabled>:
{
 8002864:	b480      	push	{r7}
 8002866:	b083      	sub	sp, #12
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	f003 0301 	and.w	r3, r3, #1
 8002874:	2b01      	cmp	r3, #1
 8002876:	d101      	bne.n	800287c <LL_ADC_IsEnabled+0x18>
 8002878:	2301      	movs	r3, #1
 800287a:	e000      	b.n	800287e <LL_ADC_IsEnabled+0x1a>
 800287c:	2300      	movs	r3, #0
}
 800287e:	4618      	mov	r0, r3
 8002880:	370c      	adds	r7, #12
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr
	...

0800288c <LL_ADC_StartCalibration>:
{
 800288c:	b480      	push	{r7}
 800288e:	b085      	sub	sp, #20
 8002890:	af00      	add	r7, sp, #0
 8002892:	60f8      	str	r0, [r7, #12]
 8002894:	60b9      	str	r1, [r7, #8]
 8002896:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	689a      	ldr	r2, [r3, #8]
 800289c:	4b09      	ldr	r3, [pc, #36]	@ (80028c4 <LL_ADC_StartCalibration+0x38>)
 800289e:	4013      	ands	r3, r2
 80028a0:	68ba      	ldr	r2, [r7, #8]
 80028a2:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 80028a6:	687a      	ldr	r2, [r7, #4]
 80028a8:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80028ac:	430a      	orrs	r2, r1
 80028ae:	4313      	orrs	r3, r2
 80028b0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	609a      	str	r2, [r3, #8]
}
 80028b8:	bf00      	nop
 80028ba:	3714      	adds	r7, #20
 80028bc:	46bd      	mov	sp, r7
 80028be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c2:	4770      	bx	lr
 80028c4:	3ffeffc0 	.word	0x3ffeffc0

080028c8 <LL_ADC_IsCalibrationOnGoing>:
{
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80028d8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80028dc:	d101      	bne.n	80028e2 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80028de:	2301      	movs	r3, #1
 80028e0:	e000      	b.n	80028e4 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80028e2:	2300      	movs	r3, #0
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	370c      	adds	r7, #12
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr

080028f0 <LL_ADC_REG_IsConversionOngoing>:
{
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	f003 0304 	and.w	r3, r3, #4
 8002900:	2b04      	cmp	r3, #4
 8002902:	d101      	bne.n	8002908 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002904:	2301      	movs	r3, #1
 8002906:	e000      	b.n	800290a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002908:	2300      	movs	r3, #0
}
 800290a:	4618      	mov	r0, r3
 800290c:	370c      	adds	r7, #12
 800290e:	46bd      	mov	sp, r7
 8002910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002914:	4770      	bx	lr
	...

08002918 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b086      	sub	sp, #24
 800291c:	af00      	add	r7, sp, #0
 800291e:	60f8      	str	r0, [r7, #12]
 8002920:	60b9      	str	r1, [r7, #8]
 8002922:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002924:	2300      	movs	r3, #0
 8002926:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800292e:	2b01      	cmp	r3, #1
 8002930:	d101      	bne.n	8002936 <HAL_ADCEx_Calibration_Start+0x1e>
 8002932:	2302      	movs	r3, #2
 8002934:	e04c      	b.n	80029d0 <HAL_ADCEx_Calibration_Start+0xb8>
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	2201      	movs	r2, #1
 800293a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800293e:	68f8      	ldr	r0, [r7, #12]
 8002940:	f7ff fe24 	bl	800258c <ADC_Disable>
 8002944:	4603      	mov	r3, r0
 8002946:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002948:	7dfb      	ldrb	r3, [r7, #23]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d135      	bne.n	80029ba <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002952:	4b21      	ldr	r3, [pc, #132]	@ (80029d8 <HAL_ADCEx_Calibration_Start+0xc0>)
 8002954:	4013      	ands	r3, r2
 8002956:	f043 0202 	orr.w	r2, r3, #2
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	687a      	ldr	r2, [r7, #4]
 8002964:	68b9      	ldr	r1, [r7, #8]
 8002966:	4618      	mov	r0, r3
 8002968:	f7ff ff90 	bl	800288c <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800296c:	e014      	b.n	8002998 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800296e:	693b      	ldr	r3, [r7, #16]
 8002970:	3301      	adds	r3, #1
 8002972:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002974:	693b      	ldr	r3, [r7, #16]
 8002976:	4a19      	ldr	r2, [pc, #100]	@ (80029dc <HAL_ADCEx_Calibration_Start+0xc4>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d30d      	bcc.n	8002998 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002980:	f023 0312 	bic.w	r3, r3, #18
 8002984:	f043 0210 	orr.w	r2, r3, #16
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	2200      	movs	r2, #0
 8002990:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8002994:	2301      	movs	r3, #1
 8002996:	e01b      	b.n	80029d0 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4618      	mov	r0, r3
 800299e:	f7ff ff93 	bl	80028c8 <LL_ADC_IsCalibrationOnGoing>
 80029a2:	4603      	mov	r3, r0
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d1e2      	bne.n	800296e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029ac:	f023 0303 	bic.w	r3, r3, #3
 80029b0:	f043 0201 	orr.w	r2, r3, #1
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	655a      	str	r2, [r3, #84]	@ 0x54
 80029b8:	e005      	b.n	80029c6 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029be:	f043 0210 	orr.w	r2, r3, #16
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	2200      	movs	r2, #0
 80029ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80029ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	3718      	adds	r7, #24
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}
 80029d8:	ffffeefd 	.word	0xffffeefd
 80029dc:	25c3f800 	.word	0x25c3f800

080029e0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80029e0:	b590      	push	{r4, r7, lr}
 80029e2:	b09f      	sub	sp, #124	@ 0x7c
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
 80029e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029ea:	2300      	movs	r3, #0
 80029ec:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80029f6:	2b01      	cmp	r3, #1
 80029f8:	d101      	bne.n	80029fe <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80029fa:	2302      	movs	r3, #2
 80029fc:	e0be      	b.n	8002b7c <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2201      	movs	r2, #1
 8002a02:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8002a06:	2300      	movs	r3, #0
 8002a08:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4a5c      	ldr	r2, [pc, #368]	@ (8002b84 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d102      	bne.n	8002a1e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002a18:	4b5b      	ldr	r3, [pc, #364]	@ (8002b88 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002a1a:	60bb      	str	r3, [r7, #8]
 8002a1c:	e001      	b.n	8002a22 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002a1e:	2300      	movs	r3, #0
 8002a20:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8002a22:	68bb      	ldr	r3, [r7, #8]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d10b      	bne.n	8002a40 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a2c:	f043 0220 	orr.w	r2, r3, #32
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2200      	movs	r2, #0
 8002a38:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	e09d      	b.n	8002b7c <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	4618      	mov	r0, r3
 8002a44:	f7ff ff54 	bl	80028f0 <LL_ADC_REG_IsConversionOngoing>
 8002a48:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f7ff ff4e 	bl	80028f0 <LL_ADC_REG_IsConversionOngoing>
 8002a54:	4603      	mov	r3, r0
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d17f      	bne.n	8002b5a <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002a5a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d17c      	bne.n	8002b5a <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a47      	ldr	r2, [pc, #284]	@ (8002b84 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d004      	beq.n	8002a74 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a46      	ldr	r2, [pc, #280]	@ (8002b88 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d101      	bne.n	8002a78 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8002a74:	4b45      	ldr	r3, [pc, #276]	@ (8002b8c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8002a76:	e000      	b.n	8002a7a <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8002a78:	4b45      	ldr	r3, [pc, #276]	@ (8002b90 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8002a7a:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d039      	beq.n	8002af8 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8002a84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002a86:	689b      	ldr	r3, [r3, #8]
 8002a88:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	431a      	orrs	r2, r3
 8002a92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002a94:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a3a      	ldr	r2, [pc, #232]	@ (8002b84 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d004      	beq.n	8002aaa <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a38      	ldr	r2, [pc, #224]	@ (8002b88 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d10e      	bne.n	8002ac8 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8002aaa:	4836      	ldr	r0, [pc, #216]	@ (8002b84 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002aac:	f7ff feda 	bl	8002864 <LL_ADC_IsEnabled>
 8002ab0:	4604      	mov	r4, r0
 8002ab2:	4835      	ldr	r0, [pc, #212]	@ (8002b88 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002ab4:	f7ff fed6 	bl	8002864 <LL_ADC_IsEnabled>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	4323      	orrs	r3, r4
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	bf0c      	ite	eq
 8002ac0:	2301      	moveq	r3, #1
 8002ac2:	2300      	movne	r3, #0
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	e008      	b.n	8002ada <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8002ac8:	4832      	ldr	r0, [pc, #200]	@ (8002b94 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8002aca:	f7ff fecb 	bl	8002864 <LL_ADC_IsEnabled>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	bf0c      	ite	eq
 8002ad4:	2301      	moveq	r3, #1
 8002ad6:	2300      	movne	r3, #0
 8002ad8:	b2db      	uxtb	r3, r3
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d047      	beq.n	8002b6e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002ade:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002ae0:	689a      	ldr	r2, [r3, #8]
 8002ae2:	4b2d      	ldr	r3, [pc, #180]	@ (8002b98 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	683a      	ldr	r2, [r7, #0]
 8002ae8:	6811      	ldr	r1, [r2, #0]
 8002aea:	683a      	ldr	r2, [r7, #0]
 8002aec:	6892      	ldr	r2, [r2, #8]
 8002aee:	430a      	orrs	r2, r1
 8002af0:	431a      	orrs	r2, r3
 8002af2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002af4:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002af6:	e03a      	b.n	8002b6e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8002af8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002b00:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b02:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a1e      	ldr	r2, [pc, #120]	@ (8002b84 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d004      	beq.n	8002b18 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4a1d      	ldr	r2, [pc, #116]	@ (8002b88 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002b14:	4293      	cmp	r3, r2
 8002b16:	d10e      	bne.n	8002b36 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8002b18:	481a      	ldr	r0, [pc, #104]	@ (8002b84 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002b1a:	f7ff fea3 	bl	8002864 <LL_ADC_IsEnabled>
 8002b1e:	4604      	mov	r4, r0
 8002b20:	4819      	ldr	r0, [pc, #100]	@ (8002b88 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002b22:	f7ff fe9f 	bl	8002864 <LL_ADC_IsEnabled>
 8002b26:	4603      	mov	r3, r0
 8002b28:	4323      	orrs	r3, r4
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	bf0c      	ite	eq
 8002b2e:	2301      	moveq	r3, #1
 8002b30:	2300      	movne	r3, #0
 8002b32:	b2db      	uxtb	r3, r3
 8002b34:	e008      	b.n	8002b48 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8002b36:	4817      	ldr	r0, [pc, #92]	@ (8002b94 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8002b38:	f7ff fe94 	bl	8002864 <LL_ADC_IsEnabled>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	bf0c      	ite	eq
 8002b42:	2301      	moveq	r3, #1
 8002b44:	2300      	movne	r3, #0
 8002b46:	b2db      	uxtb	r3, r3
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d010      	beq.n	8002b6e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002b4c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b4e:	689a      	ldr	r2, [r3, #8]
 8002b50:	4b11      	ldr	r3, [pc, #68]	@ (8002b98 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8002b52:	4013      	ands	r3, r2
 8002b54:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002b56:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002b58:	e009      	b.n	8002b6e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b5e:	f043 0220 	orr.w	r2, r3, #32
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002b66:	2301      	movs	r3, #1
 8002b68:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8002b6c:	e000      	b.n	8002b70 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002b6e:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2200      	movs	r2, #0
 8002b74:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002b78:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	377c      	adds	r7, #124	@ 0x7c
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd90      	pop	{r4, r7, pc}
 8002b84:	40022000 	.word	0x40022000
 8002b88:	40022100 	.word	0x40022100
 8002b8c:	40022300 	.word	0x40022300
 8002b90:	58026300 	.word	0x58026300
 8002b94:	58026000 	.word	0x58026000
 8002b98:	fffff0e0 	.word	0xfffff0e0

08002b9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b085      	sub	sp, #20
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	f003 0307 	and.w	r3, r3, #7
 8002baa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002bac:	4b0b      	ldr	r3, [pc, #44]	@ (8002bdc <__NVIC_SetPriorityGrouping+0x40>)
 8002bae:	68db      	ldr	r3, [r3, #12]
 8002bb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002bb2:	68ba      	ldr	r2, [r7, #8]
 8002bb4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002bb8:	4013      	ands	r3, r2
 8002bba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002bc4:	4b06      	ldr	r3, [pc, #24]	@ (8002be0 <__NVIC_SetPriorityGrouping+0x44>)
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002bca:	4a04      	ldr	r2, [pc, #16]	@ (8002bdc <__NVIC_SetPriorityGrouping+0x40>)
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	60d3      	str	r3, [r2, #12]
}
 8002bd0:	bf00      	nop
 8002bd2:	3714      	adds	r7, #20
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bda:	4770      	bx	lr
 8002bdc:	e000ed00 	.word	0xe000ed00
 8002be0:	05fa0000 	.word	0x05fa0000

08002be4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002be4:	b480      	push	{r7}
 8002be6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002be8:	4b04      	ldr	r3, [pc, #16]	@ (8002bfc <__NVIC_GetPriorityGrouping+0x18>)
 8002bea:	68db      	ldr	r3, [r3, #12]
 8002bec:	0a1b      	lsrs	r3, r3, #8
 8002bee:	f003 0307 	and.w	r3, r3, #7
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfa:	4770      	bx	lr
 8002bfc:	e000ed00 	.word	0xe000ed00

08002c00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b083      	sub	sp, #12
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	4603      	mov	r3, r0
 8002c08:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002c0a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	db0b      	blt.n	8002c2a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c12:	88fb      	ldrh	r3, [r7, #6]
 8002c14:	f003 021f 	and.w	r2, r3, #31
 8002c18:	4907      	ldr	r1, [pc, #28]	@ (8002c38 <__NVIC_EnableIRQ+0x38>)
 8002c1a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c1e:	095b      	lsrs	r3, r3, #5
 8002c20:	2001      	movs	r0, #1
 8002c22:	fa00 f202 	lsl.w	r2, r0, r2
 8002c26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002c2a:	bf00      	nop
 8002c2c:	370c      	adds	r7, #12
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c34:	4770      	bx	lr
 8002c36:	bf00      	nop
 8002c38:	e000e100 	.word	0xe000e100

08002c3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b083      	sub	sp, #12
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	4603      	mov	r3, r0
 8002c44:	6039      	str	r1, [r7, #0]
 8002c46:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002c48:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	db0a      	blt.n	8002c66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	b2da      	uxtb	r2, r3
 8002c54:	490c      	ldr	r1, [pc, #48]	@ (8002c88 <__NVIC_SetPriority+0x4c>)
 8002c56:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c5a:	0112      	lsls	r2, r2, #4
 8002c5c:	b2d2      	uxtb	r2, r2
 8002c5e:	440b      	add	r3, r1
 8002c60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c64:	e00a      	b.n	8002c7c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	b2da      	uxtb	r2, r3
 8002c6a:	4908      	ldr	r1, [pc, #32]	@ (8002c8c <__NVIC_SetPriority+0x50>)
 8002c6c:	88fb      	ldrh	r3, [r7, #6]
 8002c6e:	f003 030f 	and.w	r3, r3, #15
 8002c72:	3b04      	subs	r3, #4
 8002c74:	0112      	lsls	r2, r2, #4
 8002c76:	b2d2      	uxtb	r2, r2
 8002c78:	440b      	add	r3, r1
 8002c7a:	761a      	strb	r2, [r3, #24]
}
 8002c7c:	bf00      	nop
 8002c7e:	370c      	adds	r7, #12
 8002c80:	46bd      	mov	sp, r7
 8002c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c86:	4770      	bx	lr
 8002c88:	e000e100 	.word	0xe000e100
 8002c8c:	e000ed00 	.word	0xe000ed00

08002c90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b089      	sub	sp, #36	@ 0x24
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	60f8      	str	r0, [r7, #12]
 8002c98:	60b9      	str	r1, [r7, #8]
 8002c9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	f003 0307 	and.w	r3, r3, #7
 8002ca2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ca4:	69fb      	ldr	r3, [r7, #28]
 8002ca6:	f1c3 0307 	rsb	r3, r3, #7
 8002caa:	2b04      	cmp	r3, #4
 8002cac:	bf28      	it	cs
 8002cae:	2304      	movcs	r3, #4
 8002cb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cb2:	69fb      	ldr	r3, [r7, #28]
 8002cb4:	3304      	adds	r3, #4
 8002cb6:	2b06      	cmp	r3, #6
 8002cb8:	d902      	bls.n	8002cc0 <NVIC_EncodePriority+0x30>
 8002cba:	69fb      	ldr	r3, [r7, #28]
 8002cbc:	3b03      	subs	r3, #3
 8002cbe:	e000      	b.n	8002cc2 <NVIC_EncodePriority+0x32>
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cc4:	f04f 32ff 	mov.w	r2, #4294967295
 8002cc8:	69bb      	ldr	r3, [r7, #24]
 8002cca:	fa02 f303 	lsl.w	r3, r2, r3
 8002cce:	43da      	mvns	r2, r3
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	401a      	ands	r2, r3
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002cd8:	f04f 31ff 	mov.w	r1, #4294967295
 8002cdc:	697b      	ldr	r3, [r7, #20]
 8002cde:	fa01 f303 	lsl.w	r3, r1, r3
 8002ce2:	43d9      	mvns	r1, r3
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ce8:	4313      	orrs	r3, r2
         );
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	3724      	adds	r7, #36	@ 0x24
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf4:	4770      	bx	lr
	...

08002cf8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b082      	sub	sp, #8
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	3b01      	subs	r3, #1
 8002d04:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d08:	d301      	bcc.n	8002d0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e00f      	b.n	8002d2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d0e:	4a0a      	ldr	r2, [pc, #40]	@ (8002d38 <SysTick_Config+0x40>)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	3b01      	subs	r3, #1
 8002d14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d16:	210f      	movs	r1, #15
 8002d18:	f04f 30ff 	mov.w	r0, #4294967295
 8002d1c:	f7ff ff8e 	bl	8002c3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d20:	4b05      	ldr	r3, [pc, #20]	@ (8002d38 <SysTick_Config+0x40>)
 8002d22:	2200      	movs	r2, #0
 8002d24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d26:	4b04      	ldr	r3, [pc, #16]	@ (8002d38 <SysTick_Config+0x40>)
 8002d28:	2207      	movs	r2, #7
 8002d2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d2c:	2300      	movs	r3, #0
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	3708      	adds	r7, #8
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop
 8002d38:	e000e010 	.word	0xe000e010

08002d3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b082      	sub	sp, #8
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d44:	6878      	ldr	r0, [r7, #4]
 8002d46:	f7ff ff29 	bl	8002b9c <__NVIC_SetPriorityGrouping>
}
 8002d4a:	bf00      	nop
 8002d4c:	3708      	adds	r7, #8
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}

08002d52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d52:	b580      	push	{r7, lr}
 8002d54:	b086      	sub	sp, #24
 8002d56:	af00      	add	r7, sp, #0
 8002d58:	4603      	mov	r3, r0
 8002d5a:	60b9      	str	r1, [r7, #8]
 8002d5c:	607a      	str	r2, [r7, #4]
 8002d5e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002d60:	f7ff ff40 	bl	8002be4 <__NVIC_GetPriorityGrouping>
 8002d64:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d66:	687a      	ldr	r2, [r7, #4]
 8002d68:	68b9      	ldr	r1, [r7, #8]
 8002d6a:	6978      	ldr	r0, [r7, #20]
 8002d6c:	f7ff ff90 	bl	8002c90 <NVIC_EncodePriority>
 8002d70:	4602      	mov	r2, r0
 8002d72:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002d76:	4611      	mov	r1, r2
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f7ff ff5f 	bl	8002c3c <__NVIC_SetPriority>
}
 8002d7e:	bf00      	nop
 8002d80:	3718      	adds	r7, #24
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}

08002d86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d86:	b580      	push	{r7, lr}
 8002d88:	b082      	sub	sp, #8
 8002d8a:	af00      	add	r7, sp, #0
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d90:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002d94:	4618      	mov	r0, r3
 8002d96:	f7ff ff33 	bl	8002c00 <__NVIC_EnableIRQ>
}
 8002d9a:	bf00      	nop
 8002d9c:	3708      	adds	r7, #8
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}

08002da2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002da2:	b580      	push	{r7, lr}
 8002da4:	b082      	sub	sp, #8
 8002da6:	af00      	add	r7, sp, #0
 8002da8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002daa:	6878      	ldr	r0, [r7, #4]
 8002dac:	f7ff ffa4 	bl	8002cf8 <SysTick_Config>
 8002db0:	4603      	mov	r3, r0
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	3708      	adds	r7, #8
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
	...

08002dbc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b089      	sub	sp, #36	@ 0x24
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
 8002dc4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002dca:	4b89      	ldr	r3, [pc, #548]	@ (8002ff0 <HAL_GPIO_Init+0x234>)
 8002dcc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002dce:	e194      	b.n	80030fa <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	681a      	ldr	r2, [r3, #0]
 8002dd4:	2101      	movs	r1, #1
 8002dd6:	69fb      	ldr	r3, [r7, #28]
 8002dd8:	fa01 f303 	lsl.w	r3, r1, r3
 8002ddc:	4013      	ands	r3, r2
 8002dde:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002de0:	693b      	ldr	r3, [r7, #16]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	f000 8186 	beq.w	80030f4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	f003 0303 	and.w	r3, r3, #3
 8002df0:	2b01      	cmp	r3, #1
 8002df2:	d005      	beq.n	8002e00 <HAL_GPIO_Init+0x44>
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	f003 0303 	and.w	r3, r3, #3
 8002dfc:	2b02      	cmp	r3, #2
 8002dfe:	d130      	bne.n	8002e62 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	689b      	ldr	r3, [r3, #8]
 8002e04:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002e06:	69fb      	ldr	r3, [r7, #28]
 8002e08:	005b      	lsls	r3, r3, #1
 8002e0a:	2203      	movs	r2, #3
 8002e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e10:	43db      	mvns	r3, r3
 8002e12:	69ba      	ldr	r2, [r7, #24]
 8002e14:	4013      	ands	r3, r2
 8002e16:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	68da      	ldr	r2, [r3, #12]
 8002e1c:	69fb      	ldr	r3, [r7, #28]
 8002e1e:	005b      	lsls	r3, r3, #1
 8002e20:	fa02 f303 	lsl.w	r3, r2, r3
 8002e24:	69ba      	ldr	r2, [r7, #24]
 8002e26:	4313      	orrs	r3, r2
 8002e28:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	69ba      	ldr	r2, [r7, #24]
 8002e2e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002e36:	2201      	movs	r2, #1
 8002e38:	69fb      	ldr	r3, [r7, #28]
 8002e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3e:	43db      	mvns	r3, r3
 8002e40:	69ba      	ldr	r2, [r7, #24]
 8002e42:	4013      	ands	r3, r2
 8002e44:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	091b      	lsrs	r3, r3, #4
 8002e4c:	f003 0201 	and.w	r2, r3, #1
 8002e50:	69fb      	ldr	r3, [r7, #28]
 8002e52:	fa02 f303 	lsl.w	r3, r2, r3
 8002e56:	69ba      	ldr	r2, [r7, #24]
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	69ba      	ldr	r2, [r7, #24]
 8002e60:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	f003 0303 	and.w	r3, r3, #3
 8002e6a:	2b03      	cmp	r3, #3
 8002e6c:	d017      	beq.n	8002e9e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	68db      	ldr	r3, [r3, #12]
 8002e72:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002e74:	69fb      	ldr	r3, [r7, #28]
 8002e76:	005b      	lsls	r3, r3, #1
 8002e78:	2203      	movs	r2, #3
 8002e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e7e:	43db      	mvns	r3, r3
 8002e80:	69ba      	ldr	r2, [r7, #24]
 8002e82:	4013      	ands	r3, r2
 8002e84:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	689a      	ldr	r2, [r3, #8]
 8002e8a:	69fb      	ldr	r3, [r7, #28]
 8002e8c:	005b      	lsls	r3, r3, #1
 8002e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e92:	69ba      	ldr	r2, [r7, #24]
 8002e94:	4313      	orrs	r3, r2
 8002e96:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	69ba      	ldr	r2, [r7, #24]
 8002e9c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	f003 0303 	and.w	r3, r3, #3
 8002ea6:	2b02      	cmp	r3, #2
 8002ea8:	d123      	bne.n	8002ef2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002eaa:	69fb      	ldr	r3, [r7, #28]
 8002eac:	08da      	lsrs	r2, r3, #3
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	3208      	adds	r2, #8
 8002eb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002eb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002eb8:	69fb      	ldr	r3, [r7, #28]
 8002eba:	f003 0307 	and.w	r3, r3, #7
 8002ebe:	009b      	lsls	r3, r3, #2
 8002ec0:	220f      	movs	r2, #15
 8002ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec6:	43db      	mvns	r3, r3
 8002ec8:	69ba      	ldr	r2, [r7, #24]
 8002eca:	4013      	ands	r3, r2
 8002ecc:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	691a      	ldr	r2, [r3, #16]
 8002ed2:	69fb      	ldr	r3, [r7, #28]
 8002ed4:	f003 0307 	and.w	r3, r3, #7
 8002ed8:	009b      	lsls	r3, r3, #2
 8002eda:	fa02 f303 	lsl.w	r3, r2, r3
 8002ede:	69ba      	ldr	r2, [r7, #24]
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002ee4:	69fb      	ldr	r3, [r7, #28]
 8002ee6:	08da      	lsrs	r2, r3, #3
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	3208      	adds	r2, #8
 8002eec:	69b9      	ldr	r1, [r7, #24]
 8002eee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002ef8:	69fb      	ldr	r3, [r7, #28]
 8002efa:	005b      	lsls	r3, r3, #1
 8002efc:	2203      	movs	r2, #3
 8002efe:	fa02 f303 	lsl.w	r3, r2, r3
 8002f02:	43db      	mvns	r3, r3
 8002f04:	69ba      	ldr	r2, [r7, #24]
 8002f06:	4013      	ands	r3, r2
 8002f08:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	f003 0203 	and.w	r2, r3, #3
 8002f12:	69fb      	ldr	r3, [r7, #28]
 8002f14:	005b      	lsls	r3, r3, #1
 8002f16:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1a:	69ba      	ldr	r2, [r7, #24]
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	69ba      	ldr	r2, [r7, #24]
 8002f24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	f000 80e0 	beq.w	80030f4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f34:	4b2f      	ldr	r3, [pc, #188]	@ (8002ff4 <HAL_GPIO_Init+0x238>)
 8002f36:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002f3a:	4a2e      	ldr	r2, [pc, #184]	@ (8002ff4 <HAL_GPIO_Init+0x238>)
 8002f3c:	f043 0302 	orr.w	r3, r3, #2
 8002f40:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002f44:	4b2b      	ldr	r3, [pc, #172]	@ (8002ff4 <HAL_GPIO_Init+0x238>)
 8002f46:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002f4a:	f003 0302 	and.w	r3, r3, #2
 8002f4e:	60fb      	str	r3, [r7, #12]
 8002f50:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f52:	4a29      	ldr	r2, [pc, #164]	@ (8002ff8 <HAL_GPIO_Init+0x23c>)
 8002f54:	69fb      	ldr	r3, [r7, #28]
 8002f56:	089b      	lsrs	r3, r3, #2
 8002f58:	3302      	adds	r3, #2
 8002f5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002f60:	69fb      	ldr	r3, [r7, #28]
 8002f62:	f003 0303 	and.w	r3, r3, #3
 8002f66:	009b      	lsls	r3, r3, #2
 8002f68:	220f      	movs	r2, #15
 8002f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6e:	43db      	mvns	r3, r3
 8002f70:	69ba      	ldr	r2, [r7, #24]
 8002f72:	4013      	ands	r3, r2
 8002f74:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	4a20      	ldr	r2, [pc, #128]	@ (8002ffc <HAL_GPIO_Init+0x240>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d052      	beq.n	8003024 <HAL_GPIO_Init+0x268>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	4a1f      	ldr	r2, [pc, #124]	@ (8003000 <HAL_GPIO_Init+0x244>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d031      	beq.n	8002fea <HAL_GPIO_Init+0x22e>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	4a1e      	ldr	r2, [pc, #120]	@ (8003004 <HAL_GPIO_Init+0x248>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d02b      	beq.n	8002fe6 <HAL_GPIO_Init+0x22a>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	4a1d      	ldr	r2, [pc, #116]	@ (8003008 <HAL_GPIO_Init+0x24c>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d025      	beq.n	8002fe2 <HAL_GPIO_Init+0x226>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	4a1c      	ldr	r2, [pc, #112]	@ (800300c <HAL_GPIO_Init+0x250>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d01f      	beq.n	8002fde <HAL_GPIO_Init+0x222>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	4a1b      	ldr	r2, [pc, #108]	@ (8003010 <HAL_GPIO_Init+0x254>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d019      	beq.n	8002fda <HAL_GPIO_Init+0x21e>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	4a1a      	ldr	r2, [pc, #104]	@ (8003014 <HAL_GPIO_Init+0x258>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d013      	beq.n	8002fd6 <HAL_GPIO_Init+0x21a>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	4a19      	ldr	r2, [pc, #100]	@ (8003018 <HAL_GPIO_Init+0x25c>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d00d      	beq.n	8002fd2 <HAL_GPIO_Init+0x216>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	4a18      	ldr	r2, [pc, #96]	@ (800301c <HAL_GPIO_Init+0x260>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d007      	beq.n	8002fce <HAL_GPIO_Init+0x212>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	4a17      	ldr	r2, [pc, #92]	@ (8003020 <HAL_GPIO_Init+0x264>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d101      	bne.n	8002fca <HAL_GPIO_Init+0x20e>
 8002fc6:	2309      	movs	r3, #9
 8002fc8:	e02d      	b.n	8003026 <HAL_GPIO_Init+0x26a>
 8002fca:	230a      	movs	r3, #10
 8002fcc:	e02b      	b.n	8003026 <HAL_GPIO_Init+0x26a>
 8002fce:	2308      	movs	r3, #8
 8002fd0:	e029      	b.n	8003026 <HAL_GPIO_Init+0x26a>
 8002fd2:	2307      	movs	r3, #7
 8002fd4:	e027      	b.n	8003026 <HAL_GPIO_Init+0x26a>
 8002fd6:	2306      	movs	r3, #6
 8002fd8:	e025      	b.n	8003026 <HAL_GPIO_Init+0x26a>
 8002fda:	2305      	movs	r3, #5
 8002fdc:	e023      	b.n	8003026 <HAL_GPIO_Init+0x26a>
 8002fde:	2304      	movs	r3, #4
 8002fe0:	e021      	b.n	8003026 <HAL_GPIO_Init+0x26a>
 8002fe2:	2303      	movs	r3, #3
 8002fe4:	e01f      	b.n	8003026 <HAL_GPIO_Init+0x26a>
 8002fe6:	2302      	movs	r3, #2
 8002fe8:	e01d      	b.n	8003026 <HAL_GPIO_Init+0x26a>
 8002fea:	2301      	movs	r3, #1
 8002fec:	e01b      	b.n	8003026 <HAL_GPIO_Init+0x26a>
 8002fee:	bf00      	nop
 8002ff0:	58000080 	.word	0x58000080
 8002ff4:	58024400 	.word	0x58024400
 8002ff8:	58000400 	.word	0x58000400
 8002ffc:	58020000 	.word	0x58020000
 8003000:	58020400 	.word	0x58020400
 8003004:	58020800 	.word	0x58020800
 8003008:	58020c00 	.word	0x58020c00
 800300c:	58021000 	.word	0x58021000
 8003010:	58021400 	.word	0x58021400
 8003014:	58021800 	.word	0x58021800
 8003018:	58021c00 	.word	0x58021c00
 800301c:	58022000 	.word	0x58022000
 8003020:	58022400 	.word	0x58022400
 8003024:	2300      	movs	r3, #0
 8003026:	69fa      	ldr	r2, [r7, #28]
 8003028:	f002 0203 	and.w	r2, r2, #3
 800302c:	0092      	lsls	r2, r2, #2
 800302e:	4093      	lsls	r3, r2
 8003030:	69ba      	ldr	r2, [r7, #24]
 8003032:	4313      	orrs	r3, r2
 8003034:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003036:	4938      	ldr	r1, [pc, #224]	@ (8003118 <HAL_GPIO_Init+0x35c>)
 8003038:	69fb      	ldr	r3, [r7, #28]
 800303a:	089b      	lsrs	r3, r3, #2
 800303c:	3302      	adds	r3, #2
 800303e:	69ba      	ldr	r2, [r7, #24]
 8003040:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003044:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800304c:	693b      	ldr	r3, [r7, #16]
 800304e:	43db      	mvns	r3, r3
 8003050:	69ba      	ldr	r2, [r7, #24]
 8003052:	4013      	ands	r3, r2
 8003054:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800305e:	2b00      	cmp	r3, #0
 8003060:	d003      	beq.n	800306a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003062:	69ba      	ldr	r2, [r7, #24]
 8003064:	693b      	ldr	r3, [r7, #16]
 8003066:	4313      	orrs	r3, r2
 8003068:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800306a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800306e:	69bb      	ldr	r3, [r7, #24]
 8003070:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003072:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800307a:	693b      	ldr	r3, [r7, #16]
 800307c:	43db      	mvns	r3, r3
 800307e:	69ba      	ldr	r2, [r7, #24]
 8003080:	4013      	ands	r3, r2
 8003082:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800308c:	2b00      	cmp	r3, #0
 800308e:	d003      	beq.n	8003098 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003090:	69ba      	ldr	r2, [r7, #24]
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	4313      	orrs	r3, r2
 8003096:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003098:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800309c:	69bb      	ldr	r3, [r7, #24]
 800309e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80030a0:	697b      	ldr	r3, [r7, #20]
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	43db      	mvns	r3, r3
 80030aa:	69ba      	ldr	r2, [r7, #24]
 80030ac:	4013      	ands	r3, r2
 80030ae:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d003      	beq.n	80030c4 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80030bc:	69ba      	ldr	r2, [r7, #24]
 80030be:	693b      	ldr	r3, [r7, #16]
 80030c0:	4313      	orrs	r3, r2
 80030c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	69ba      	ldr	r2, [r7, #24]
 80030c8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80030d0:	693b      	ldr	r3, [r7, #16]
 80030d2:	43db      	mvns	r3, r3
 80030d4:	69ba      	ldr	r2, [r7, #24]
 80030d6:	4013      	ands	r3, r2
 80030d8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d003      	beq.n	80030ee <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80030e6:	69ba      	ldr	r2, [r7, #24]
 80030e8:	693b      	ldr	r3, [r7, #16]
 80030ea:	4313      	orrs	r3, r2
 80030ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80030ee:	697b      	ldr	r3, [r7, #20]
 80030f0:	69ba      	ldr	r2, [r7, #24]
 80030f2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80030f4:	69fb      	ldr	r3, [r7, #28]
 80030f6:	3301      	adds	r3, #1
 80030f8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	681a      	ldr	r2, [r3, #0]
 80030fe:	69fb      	ldr	r3, [r7, #28]
 8003100:	fa22 f303 	lsr.w	r3, r2, r3
 8003104:	2b00      	cmp	r3, #0
 8003106:	f47f ae63 	bne.w	8002dd0 <HAL_GPIO_Init+0x14>
  }
}
 800310a:	bf00      	nop
 800310c:	bf00      	nop
 800310e:	3724      	adds	r7, #36	@ 0x24
 8003110:	46bd      	mov	sp, r7
 8003112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003116:	4770      	bx	lr
 8003118:	58000400 	.word	0x58000400

0800311c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b086      	sub	sp, #24
 8003120:	af02      	add	r7, sp, #8
 8003122:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d101      	bne.n	800312e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800312a:	2301      	movs	r3, #1
 800312c:	e0fe      	b.n	800332c <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003134:	b2db      	uxtb	r3, r3
 8003136:	2b00      	cmp	r3, #0
 8003138:	d106      	bne.n	8003148 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2200      	movs	r2, #0
 800313e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003142:	6878      	ldr	r0, [r7, #4]
 8003144:	f008 fcfe 	bl	800bb44 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2203      	movs	r2, #3
 800314c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4618      	mov	r0, r3
 8003156:	f005 f8be 	bl	80082d6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6818      	ldr	r0, [r3, #0]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	7c1a      	ldrb	r2, [r3, #16]
 8003162:	f88d 2000 	strb.w	r2, [sp]
 8003166:	3304      	adds	r3, #4
 8003168:	cb0e      	ldmia	r3, {r1, r2, r3}
 800316a:	f004 ff8f 	bl	800808c <USB_CoreInit>
 800316e:	4603      	mov	r3, r0
 8003170:	2b00      	cmp	r3, #0
 8003172:	d005      	beq.n	8003180 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2202      	movs	r2, #2
 8003178:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800317c:	2301      	movs	r3, #1
 800317e:	e0d5      	b.n	800332c <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	2100      	movs	r1, #0
 8003186:	4618      	mov	r0, r3
 8003188:	f005 f8b6 	bl	80082f8 <USB_SetCurrentMode>
 800318c:	4603      	mov	r3, r0
 800318e:	2b00      	cmp	r3, #0
 8003190:	d005      	beq.n	800319e <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2202      	movs	r2, #2
 8003196:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800319a:	2301      	movs	r3, #1
 800319c:	e0c6      	b.n	800332c <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800319e:	2300      	movs	r3, #0
 80031a0:	73fb      	strb	r3, [r7, #15]
 80031a2:	e04a      	b.n	800323a <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80031a4:	7bfa      	ldrb	r2, [r7, #15]
 80031a6:	6879      	ldr	r1, [r7, #4]
 80031a8:	4613      	mov	r3, r2
 80031aa:	00db      	lsls	r3, r3, #3
 80031ac:	4413      	add	r3, r2
 80031ae:	009b      	lsls	r3, r3, #2
 80031b0:	440b      	add	r3, r1
 80031b2:	3315      	adds	r3, #21
 80031b4:	2201      	movs	r2, #1
 80031b6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80031b8:	7bfa      	ldrb	r2, [r7, #15]
 80031ba:	6879      	ldr	r1, [r7, #4]
 80031bc:	4613      	mov	r3, r2
 80031be:	00db      	lsls	r3, r3, #3
 80031c0:	4413      	add	r3, r2
 80031c2:	009b      	lsls	r3, r3, #2
 80031c4:	440b      	add	r3, r1
 80031c6:	3314      	adds	r3, #20
 80031c8:	7bfa      	ldrb	r2, [r7, #15]
 80031ca:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80031cc:	7bfa      	ldrb	r2, [r7, #15]
 80031ce:	7bfb      	ldrb	r3, [r7, #15]
 80031d0:	b298      	uxth	r0, r3
 80031d2:	6879      	ldr	r1, [r7, #4]
 80031d4:	4613      	mov	r3, r2
 80031d6:	00db      	lsls	r3, r3, #3
 80031d8:	4413      	add	r3, r2
 80031da:	009b      	lsls	r3, r3, #2
 80031dc:	440b      	add	r3, r1
 80031de:	332e      	adds	r3, #46	@ 0x2e
 80031e0:	4602      	mov	r2, r0
 80031e2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80031e4:	7bfa      	ldrb	r2, [r7, #15]
 80031e6:	6879      	ldr	r1, [r7, #4]
 80031e8:	4613      	mov	r3, r2
 80031ea:	00db      	lsls	r3, r3, #3
 80031ec:	4413      	add	r3, r2
 80031ee:	009b      	lsls	r3, r3, #2
 80031f0:	440b      	add	r3, r1
 80031f2:	3318      	adds	r3, #24
 80031f4:	2200      	movs	r2, #0
 80031f6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80031f8:	7bfa      	ldrb	r2, [r7, #15]
 80031fa:	6879      	ldr	r1, [r7, #4]
 80031fc:	4613      	mov	r3, r2
 80031fe:	00db      	lsls	r3, r3, #3
 8003200:	4413      	add	r3, r2
 8003202:	009b      	lsls	r3, r3, #2
 8003204:	440b      	add	r3, r1
 8003206:	331c      	adds	r3, #28
 8003208:	2200      	movs	r2, #0
 800320a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800320c:	7bfa      	ldrb	r2, [r7, #15]
 800320e:	6879      	ldr	r1, [r7, #4]
 8003210:	4613      	mov	r3, r2
 8003212:	00db      	lsls	r3, r3, #3
 8003214:	4413      	add	r3, r2
 8003216:	009b      	lsls	r3, r3, #2
 8003218:	440b      	add	r3, r1
 800321a:	3320      	adds	r3, #32
 800321c:	2200      	movs	r2, #0
 800321e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003220:	7bfa      	ldrb	r2, [r7, #15]
 8003222:	6879      	ldr	r1, [r7, #4]
 8003224:	4613      	mov	r3, r2
 8003226:	00db      	lsls	r3, r3, #3
 8003228:	4413      	add	r3, r2
 800322a:	009b      	lsls	r3, r3, #2
 800322c:	440b      	add	r3, r1
 800322e:	3324      	adds	r3, #36	@ 0x24
 8003230:	2200      	movs	r2, #0
 8003232:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003234:	7bfb      	ldrb	r3, [r7, #15]
 8003236:	3301      	adds	r3, #1
 8003238:	73fb      	strb	r3, [r7, #15]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	791b      	ldrb	r3, [r3, #4]
 800323e:	7bfa      	ldrb	r2, [r7, #15]
 8003240:	429a      	cmp	r2, r3
 8003242:	d3af      	bcc.n	80031a4 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003244:	2300      	movs	r3, #0
 8003246:	73fb      	strb	r3, [r7, #15]
 8003248:	e044      	b.n	80032d4 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800324a:	7bfa      	ldrb	r2, [r7, #15]
 800324c:	6879      	ldr	r1, [r7, #4]
 800324e:	4613      	mov	r3, r2
 8003250:	00db      	lsls	r3, r3, #3
 8003252:	4413      	add	r3, r2
 8003254:	009b      	lsls	r3, r3, #2
 8003256:	440b      	add	r3, r1
 8003258:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800325c:	2200      	movs	r2, #0
 800325e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003260:	7bfa      	ldrb	r2, [r7, #15]
 8003262:	6879      	ldr	r1, [r7, #4]
 8003264:	4613      	mov	r3, r2
 8003266:	00db      	lsls	r3, r3, #3
 8003268:	4413      	add	r3, r2
 800326a:	009b      	lsls	r3, r3, #2
 800326c:	440b      	add	r3, r1
 800326e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003272:	7bfa      	ldrb	r2, [r7, #15]
 8003274:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003276:	7bfa      	ldrb	r2, [r7, #15]
 8003278:	6879      	ldr	r1, [r7, #4]
 800327a:	4613      	mov	r3, r2
 800327c:	00db      	lsls	r3, r3, #3
 800327e:	4413      	add	r3, r2
 8003280:	009b      	lsls	r3, r3, #2
 8003282:	440b      	add	r3, r1
 8003284:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003288:	2200      	movs	r2, #0
 800328a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800328c:	7bfa      	ldrb	r2, [r7, #15]
 800328e:	6879      	ldr	r1, [r7, #4]
 8003290:	4613      	mov	r3, r2
 8003292:	00db      	lsls	r3, r3, #3
 8003294:	4413      	add	r3, r2
 8003296:	009b      	lsls	r3, r3, #2
 8003298:	440b      	add	r3, r1
 800329a:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800329e:	2200      	movs	r2, #0
 80032a0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80032a2:	7bfa      	ldrb	r2, [r7, #15]
 80032a4:	6879      	ldr	r1, [r7, #4]
 80032a6:	4613      	mov	r3, r2
 80032a8:	00db      	lsls	r3, r3, #3
 80032aa:	4413      	add	r3, r2
 80032ac:	009b      	lsls	r3, r3, #2
 80032ae:	440b      	add	r3, r1
 80032b0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80032b4:	2200      	movs	r2, #0
 80032b6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80032b8:	7bfa      	ldrb	r2, [r7, #15]
 80032ba:	6879      	ldr	r1, [r7, #4]
 80032bc:	4613      	mov	r3, r2
 80032be:	00db      	lsls	r3, r3, #3
 80032c0:	4413      	add	r3, r2
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	440b      	add	r3, r1
 80032c6:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80032ca:	2200      	movs	r2, #0
 80032cc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80032ce:	7bfb      	ldrb	r3, [r7, #15]
 80032d0:	3301      	adds	r3, #1
 80032d2:	73fb      	strb	r3, [r7, #15]
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	791b      	ldrb	r3, [r3, #4]
 80032d8:	7bfa      	ldrb	r2, [r7, #15]
 80032da:	429a      	cmp	r2, r3
 80032dc:	d3b5      	bcc.n	800324a <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6818      	ldr	r0, [r3, #0]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	7c1a      	ldrb	r2, [r3, #16]
 80032e6:	f88d 2000 	strb.w	r2, [sp]
 80032ea:	3304      	adds	r3, #4
 80032ec:	cb0e      	ldmia	r3, {r1, r2, r3}
 80032ee:	f005 f84f 	bl	8008390 <USB_DevInit>
 80032f2:	4603      	mov	r3, r0
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d005      	beq.n	8003304 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2202      	movs	r2, #2
 80032fc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003300:	2301      	movs	r3, #1
 8003302:	e013      	b.n	800332c <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2200      	movs	r2, #0
 8003308:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2201      	movs	r2, #1
 800330e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	7b1b      	ldrb	r3, [r3, #12]
 8003316:	2b01      	cmp	r3, #1
 8003318:	d102      	bne.n	8003320 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800331a:	6878      	ldr	r0, [r7, #4]
 800331c:	f001 f96e 	bl	80045fc <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4618      	mov	r0, r3
 8003326:	f006 f892 	bl	800944e <USB_DevDisconnect>

  return HAL_OK;
 800332a:	2300      	movs	r3, #0
}
 800332c:	4618      	mov	r0, r3
 800332e:	3710      	adds	r7, #16
 8003330:	46bd      	mov	sp, r7
 8003332:	bd80      	pop	{r7, pc}

08003334 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b084      	sub	sp, #16
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003348:	2b01      	cmp	r3, #1
 800334a:	d101      	bne.n	8003350 <HAL_PCD_Start+0x1c>
 800334c:	2302      	movs	r3, #2
 800334e:	e022      	b.n	8003396 <HAL_PCD_Start+0x62>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2201      	movs	r2, #1
 8003354:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	68db      	ldr	r3, [r3, #12]
 800335c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003360:	2b00      	cmp	r3, #0
 8003362:	d009      	beq.n	8003378 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003368:	2b01      	cmp	r3, #1
 800336a:	d105      	bne.n	8003378 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003370:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4618      	mov	r0, r3
 800337e:	f004 ff99 	bl	80082b4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4618      	mov	r0, r3
 8003388:	f006 f840 	bl	800940c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2200      	movs	r2, #0
 8003390:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003394:	2300      	movs	r3, #0
}
 8003396:	4618      	mov	r0, r3
 8003398:	3710      	adds	r7, #16
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}

0800339e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800339e:	b590      	push	{r4, r7, lr}
 80033a0:	b08d      	sub	sp, #52	@ 0x34
 80033a2:	af00      	add	r7, sp, #0
 80033a4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80033ac:	6a3b      	ldr	r3, [r7, #32]
 80033ae:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4618      	mov	r0, r3
 80033b6:	f006 f8fe 	bl	80095b6 <USB_GetMode>
 80033ba:	4603      	mov	r3, r0
 80033bc:	2b00      	cmp	r3, #0
 80033be:	f040 84b9 	bne.w	8003d34 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4618      	mov	r0, r3
 80033c8:	f006 f862 	bl	8009490 <USB_ReadInterrupts>
 80033cc:	4603      	mov	r3, r0
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	f000 84af 	beq.w	8003d32 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80033d4:	69fb      	ldr	r3, [r7, #28]
 80033d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80033da:	689b      	ldr	r3, [r3, #8]
 80033dc:	0a1b      	lsrs	r3, r3, #8
 80033de:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4618      	mov	r0, r3
 80033ee:	f006 f84f 	bl	8009490 <USB_ReadInterrupts>
 80033f2:	4603      	mov	r3, r0
 80033f4:	f003 0302 	and.w	r3, r3, #2
 80033f8:	2b02      	cmp	r3, #2
 80033fa:	d107      	bne.n	800340c <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	695a      	ldr	r2, [r3, #20]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f002 0202 	and.w	r2, r2, #2
 800340a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4618      	mov	r0, r3
 8003412:	f006 f83d 	bl	8009490 <USB_ReadInterrupts>
 8003416:	4603      	mov	r3, r0
 8003418:	f003 0310 	and.w	r3, r3, #16
 800341c:	2b10      	cmp	r3, #16
 800341e:	d161      	bne.n	80034e4 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	699a      	ldr	r2, [r3, #24]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f022 0210 	bic.w	r2, r2, #16
 800342e:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003430:	6a3b      	ldr	r3, [r7, #32]
 8003432:	6a1b      	ldr	r3, [r3, #32]
 8003434:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003436:	69bb      	ldr	r3, [r7, #24]
 8003438:	f003 020f 	and.w	r2, r3, #15
 800343c:	4613      	mov	r3, r2
 800343e:	00db      	lsls	r3, r3, #3
 8003440:	4413      	add	r3, r2
 8003442:	009b      	lsls	r3, r3, #2
 8003444:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003448:	687a      	ldr	r2, [r7, #4]
 800344a:	4413      	add	r3, r2
 800344c:	3304      	adds	r3, #4
 800344e:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003450:	69bb      	ldr	r3, [r7, #24]
 8003452:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8003456:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800345a:	d124      	bne.n	80034a6 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800345c:	69ba      	ldr	r2, [r7, #24]
 800345e:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003462:	4013      	ands	r3, r2
 8003464:	2b00      	cmp	r3, #0
 8003466:	d035      	beq.n	80034d4 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003468:	697b      	ldr	r3, [r7, #20]
 800346a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800346c:	69bb      	ldr	r3, [r7, #24]
 800346e:	091b      	lsrs	r3, r3, #4
 8003470:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003472:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003476:	b29b      	uxth	r3, r3
 8003478:	461a      	mov	r2, r3
 800347a:	6a38      	ldr	r0, [r7, #32]
 800347c:	f005 fe74 	bl	8009168 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003480:	697b      	ldr	r3, [r7, #20]
 8003482:	68da      	ldr	r2, [r3, #12]
 8003484:	69bb      	ldr	r3, [r7, #24]
 8003486:	091b      	lsrs	r3, r3, #4
 8003488:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800348c:	441a      	add	r2, r3
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003492:	697b      	ldr	r3, [r7, #20]
 8003494:	695a      	ldr	r2, [r3, #20]
 8003496:	69bb      	ldr	r3, [r7, #24]
 8003498:	091b      	lsrs	r3, r3, #4
 800349a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800349e:	441a      	add	r2, r3
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	615a      	str	r2, [r3, #20]
 80034a4:	e016      	b.n	80034d4 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80034a6:	69bb      	ldr	r3, [r7, #24]
 80034a8:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80034ac:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80034b0:	d110      	bne.n	80034d4 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80034b8:	2208      	movs	r2, #8
 80034ba:	4619      	mov	r1, r3
 80034bc:	6a38      	ldr	r0, [r7, #32]
 80034be:	f005 fe53 	bl	8009168 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80034c2:	697b      	ldr	r3, [r7, #20]
 80034c4:	695a      	ldr	r2, [r3, #20]
 80034c6:	69bb      	ldr	r3, [r7, #24]
 80034c8:	091b      	lsrs	r3, r3, #4
 80034ca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80034ce:	441a      	add	r2, r3
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	699a      	ldr	r2, [r3, #24]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f042 0210 	orr.w	r2, r2, #16
 80034e2:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4618      	mov	r0, r3
 80034ea:	f005 ffd1 	bl	8009490 <USB_ReadInterrupts>
 80034ee:	4603      	mov	r3, r0
 80034f0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80034f4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80034f8:	f040 80a7 	bne.w	800364a <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80034fc:	2300      	movs	r3, #0
 80034fe:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4618      	mov	r0, r3
 8003506:	f005 ffd6 	bl	80094b6 <USB_ReadDevAllOutEpInterrupt>
 800350a:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800350c:	e099      	b.n	8003642 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800350e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003510:	f003 0301 	and.w	r3, r3, #1
 8003514:	2b00      	cmp	r3, #0
 8003516:	f000 808e 	beq.w	8003636 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003520:	b2d2      	uxtb	r2, r2
 8003522:	4611      	mov	r1, r2
 8003524:	4618      	mov	r0, r3
 8003526:	f005 fffa 	bl	800951e <USB_ReadDevOutEPInterrupt>
 800352a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	f003 0301 	and.w	r3, r3, #1
 8003532:	2b00      	cmp	r3, #0
 8003534:	d00c      	beq.n	8003550 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003538:	015a      	lsls	r2, r3, #5
 800353a:	69fb      	ldr	r3, [r7, #28]
 800353c:	4413      	add	r3, r2
 800353e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003542:	461a      	mov	r2, r3
 8003544:	2301      	movs	r3, #1
 8003546:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003548:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800354a:	6878      	ldr	r0, [r7, #4]
 800354c:	f000 fed0 	bl	80042f0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003550:	693b      	ldr	r3, [r7, #16]
 8003552:	f003 0308 	and.w	r3, r3, #8
 8003556:	2b00      	cmp	r3, #0
 8003558:	d00c      	beq.n	8003574 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800355a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800355c:	015a      	lsls	r2, r3, #5
 800355e:	69fb      	ldr	r3, [r7, #28]
 8003560:	4413      	add	r3, r2
 8003562:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003566:	461a      	mov	r2, r3
 8003568:	2308      	movs	r3, #8
 800356a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800356c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800356e:	6878      	ldr	r0, [r7, #4]
 8003570:	f000 ffa6 	bl	80044c0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003574:	693b      	ldr	r3, [r7, #16]
 8003576:	f003 0310 	and.w	r3, r3, #16
 800357a:	2b00      	cmp	r3, #0
 800357c:	d008      	beq.n	8003590 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800357e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003580:	015a      	lsls	r2, r3, #5
 8003582:	69fb      	ldr	r3, [r7, #28]
 8003584:	4413      	add	r3, r2
 8003586:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800358a:	461a      	mov	r2, r3
 800358c:	2310      	movs	r3, #16
 800358e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003590:	693b      	ldr	r3, [r7, #16]
 8003592:	f003 0302 	and.w	r3, r3, #2
 8003596:	2b00      	cmp	r3, #0
 8003598:	d030      	beq.n	80035fc <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800359a:	6a3b      	ldr	r3, [r7, #32]
 800359c:	695b      	ldr	r3, [r3, #20]
 800359e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035a2:	2b80      	cmp	r3, #128	@ 0x80
 80035a4:	d109      	bne.n	80035ba <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80035a6:	69fb      	ldr	r3, [r7, #28]
 80035a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	69fa      	ldr	r2, [r7, #28]
 80035b0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80035b4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80035b8:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80035ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035bc:	4613      	mov	r3, r2
 80035be:	00db      	lsls	r3, r3, #3
 80035c0:	4413      	add	r3, r2
 80035c2:	009b      	lsls	r3, r3, #2
 80035c4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80035c8:	687a      	ldr	r2, [r7, #4]
 80035ca:	4413      	add	r3, r2
 80035cc:	3304      	adds	r3, #4
 80035ce:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	78db      	ldrb	r3, [r3, #3]
 80035d4:	2b01      	cmp	r3, #1
 80035d6:	d108      	bne.n	80035ea <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	2200      	movs	r2, #0
 80035dc:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80035de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e0:	b2db      	uxtb	r3, r3
 80035e2:	4619      	mov	r1, r3
 80035e4:	6878      	ldr	r0, [r7, #4]
 80035e6:	f008 fbd3 	bl	800bd90 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80035ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035ec:	015a      	lsls	r2, r3, #5
 80035ee:	69fb      	ldr	r3, [r7, #28]
 80035f0:	4413      	add	r3, r2
 80035f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80035f6:	461a      	mov	r2, r3
 80035f8:	2302      	movs	r3, #2
 80035fa:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80035fc:	693b      	ldr	r3, [r7, #16]
 80035fe:	f003 0320 	and.w	r3, r3, #32
 8003602:	2b00      	cmp	r3, #0
 8003604:	d008      	beq.n	8003618 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003608:	015a      	lsls	r2, r3, #5
 800360a:	69fb      	ldr	r3, [r7, #28]
 800360c:	4413      	add	r3, r2
 800360e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003612:	461a      	mov	r2, r3
 8003614:	2320      	movs	r3, #32
 8003616:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800361e:	2b00      	cmp	r3, #0
 8003620:	d009      	beq.n	8003636 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003624:	015a      	lsls	r2, r3, #5
 8003626:	69fb      	ldr	r3, [r7, #28]
 8003628:	4413      	add	r3, r2
 800362a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800362e:	461a      	mov	r2, r3
 8003630:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003634:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003638:	3301      	adds	r3, #1
 800363a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800363c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800363e:	085b      	lsrs	r3, r3, #1
 8003640:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003644:	2b00      	cmp	r3, #0
 8003646:	f47f af62 	bne.w	800350e <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4618      	mov	r0, r3
 8003650:	f005 ff1e 	bl	8009490 <USB_ReadInterrupts>
 8003654:	4603      	mov	r3, r0
 8003656:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800365a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800365e:	f040 80db 	bne.w	8003818 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4618      	mov	r0, r3
 8003668:	f005 ff3f 	bl	80094ea <USB_ReadDevAllInEpInterrupt>
 800366c:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800366e:	2300      	movs	r3, #0
 8003670:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8003672:	e0cd      	b.n	8003810 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003674:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003676:	f003 0301 	and.w	r3, r3, #1
 800367a:	2b00      	cmp	r3, #0
 800367c:	f000 80c2 	beq.w	8003804 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003686:	b2d2      	uxtb	r2, r2
 8003688:	4611      	mov	r1, r2
 800368a:	4618      	mov	r0, r3
 800368c:	f005 ff65 	bl	800955a <USB_ReadDevInEPInterrupt>
 8003690:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	f003 0301 	and.w	r3, r3, #1
 8003698:	2b00      	cmp	r3, #0
 800369a:	d057      	beq.n	800374c <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800369c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800369e:	f003 030f 	and.w	r3, r3, #15
 80036a2:	2201      	movs	r2, #1
 80036a4:	fa02 f303 	lsl.w	r3, r2, r3
 80036a8:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80036aa:	69fb      	ldr	r3, [r7, #28]
 80036ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80036b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	43db      	mvns	r3, r3
 80036b6:	69f9      	ldr	r1, [r7, #28]
 80036b8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80036bc:	4013      	ands	r3, r2
 80036be:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80036c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036c2:	015a      	lsls	r2, r3, #5
 80036c4:	69fb      	ldr	r3, [r7, #28]
 80036c6:	4413      	add	r3, r2
 80036c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80036cc:	461a      	mov	r2, r3
 80036ce:	2301      	movs	r3, #1
 80036d0:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	799b      	ldrb	r3, [r3, #6]
 80036d6:	2b01      	cmp	r3, #1
 80036d8:	d132      	bne.n	8003740 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80036da:	6879      	ldr	r1, [r7, #4]
 80036dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036de:	4613      	mov	r3, r2
 80036e0:	00db      	lsls	r3, r3, #3
 80036e2:	4413      	add	r3, r2
 80036e4:	009b      	lsls	r3, r3, #2
 80036e6:	440b      	add	r3, r1
 80036e8:	3320      	adds	r3, #32
 80036ea:	6819      	ldr	r1, [r3, #0]
 80036ec:	6878      	ldr	r0, [r7, #4]
 80036ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036f0:	4613      	mov	r3, r2
 80036f2:	00db      	lsls	r3, r3, #3
 80036f4:	4413      	add	r3, r2
 80036f6:	009b      	lsls	r3, r3, #2
 80036f8:	4403      	add	r3, r0
 80036fa:	331c      	adds	r3, #28
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4419      	add	r1, r3
 8003700:	6878      	ldr	r0, [r7, #4]
 8003702:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003704:	4613      	mov	r3, r2
 8003706:	00db      	lsls	r3, r3, #3
 8003708:	4413      	add	r3, r2
 800370a:	009b      	lsls	r3, r3, #2
 800370c:	4403      	add	r3, r0
 800370e:	3320      	adds	r3, #32
 8003710:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003714:	2b00      	cmp	r3, #0
 8003716:	d113      	bne.n	8003740 <HAL_PCD_IRQHandler+0x3a2>
 8003718:	6879      	ldr	r1, [r7, #4]
 800371a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800371c:	4613      	mov	r3, r2
 800371e:	00db      	lsls	r3, r3, #3
 8003720:	4413      	add	r3, r2
 8003722:	009b      	lsls	r3, r3, #2
 8003724:	440b      	add	r3, r1
 8003726:	3324      	adds	r3, #36	@ 0x24
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d108      	bne.n	8003740 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6818      	ldr	r0, [r3, #0]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003738:	461a      	mov	r2, r3
 800373a:	2101      	movs	r1, #1
 800373c:	f005 ff6e 	bl	800961c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003742:	b2db      	uxtb	r3, r3
 8003744:	4619      	mov	r1, r3
 8003746:	6878      	ldr	r0, [r7, #4]
 8003748:	f008 fa9d 	bl	800bc86 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	f003 0308 	and.w	r3, r3, #8
 8003752:	2b00      	cmp	r3, #0
 8003754:	d008      	beq.n	8003768 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003758:	015a      	lsls	r2, r3, #5
 800375a:	69fb      	ldr	r3, [r7, #28]
 800375c:	4413      	add	r3, r2
 800375e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003762:	461a      	mov	r2, r3
 8003764:	2308      	movs	r3, #8
 8003766:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	f003 0310 	and.w	r3, r3, #16
 800376e:	2b00      	cmp	r3, #0
 8003770:	d008      	beq.n	8003784 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003774:	015a      	lsls	r2, r3, #5
 8003776:	69fb      	ldr	r3, [r7, #28]
 8003778:	4413      	add	r3, r2
 800377a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800377e:	461a      	mov	r2, r3
 8003780:	2310      	movs	r3, #16
 8003782:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003784:	693b      	ldr	r3, [r7, #16]
 8003786:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800378a:	2b00      	cmp	r3, #0
 800378c:	d008      	beq.n	80037a0 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800378e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003790:	015a      	lsls	r2, r3, #5
 8003792:	69fb      	ldr	r3, [r7, #28]
 8003794:	4413      	add	r3, r2
 8003796:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800379a:	461a      	mov	r2, r3
 800379c:	2340      	movs	r3, #64	@ 0x40
 800379e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80037a0:	693b      	ldr	r3, [r7, #16]
 80037a2:	f003 0302 	and.w	r3, r3, #2
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d023      	beq.n	80037f2 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80037aa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80037ac:	6a38      	ldr	r0, [r7, #32]
 80037ae:	f004 ff4d 	bl	800864c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80037b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037b4:	4613      	mov	r3, r2
 80037b6:	00db      	lsls	r3, r3, #3
 80037b8:	4413      	add	r3, r2
 80037ba:	009b      	lsls	r3, r3, #2
 80037bc:	3310      	adds	r3, #16
 80037be:	687a      	ldr	r2, [r7, #4]
 80037c0:	4413      	add	r3, r2
 80037c2:	3304      	adds	r3, #4
 80037c4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	78db      	ldrb	r3, [r3, #3]
 80037ca:	2b01      	cmp	r3, #1
 80037cc:	d108      	bne.n	80037e0 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80037ce:	697b      	ldr	r3, [r7, #20]
 80037d0:	2200      	movs	r2, #0
 80037d2:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80037d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037d6:	b2db      	uxtb	r3, r3
 80037d8:	4619      	mov	r1, r3
 80037da:	6878      	ldr	r0, [r7, #4]
 80037dc:	f008 faea 	bl	800bdb4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80037e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037e2:	015a      	lsls	r2, r3, #5
 80037e4:	69fb      	ldr	r3, [r7, #28]
 80037e6:	4413      	add	r3, r2
 80037e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80037ec:	461a      	mov	r2, r3
 80037ee:	2302      	movs	r3, #2
 80037f0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80037f2:	693b      	ldr	r3, [r7, #16]
 80037f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d003      	beq.n	8003804 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80037fc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80037fe:	6878      	ldr	r0, [r7, #4]
 8003800:	f000 fcea 	bl	80041d8 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003806:	3301      	adds	r3, #1
 8003808:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800380a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800380c:	085b      	lsrs	r3, r3, #1
 800380e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003812:	2b00      	cmp	r3, #0
 8003814:	f47f af2e 	bne.w	8003674 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4618      	mov	r0, r3
 800381e:	f005 fe37 	bl	8009490 <USB_ReadInterrupts>
 8003822:	4603      	mov	r3, r0
 8003824:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003828:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800382c:	d122      	bne.n	8003874 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800382e:	69fb      	ldr	r3, [r7, #28]
 8003830:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	69fa      	ldr	r2, [r7, #28]
 8003838:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800383c:	f023 0301 	bic.w	r3, r3, #1
 8003840:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8003848:	2b01      	cmp	r3, #1
 800384a:	d108      	bne.n	800385e <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2200      	movs	r2, #0
 8003850:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003854:	2100      	movs	r1, #0
 8003856:	6878      	ldr	r0, [r7, #4]
 8003858:	f000 fef4 	bl	8004644 <HAL_PCDEx_LPM_Callback>
 800385c:	e002      	b.n	8003864 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	f008 fa88 	bl	800bd74 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	695a      	ldr	r2, [r3, #20]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8003872:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4618      	mov	r0, r3
 800387a:	f005 fe09 	bl	8009490 <USB_ReadInterrupts>
 800387e:	4603      	mov	r3, r0
 8003880:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003884:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003888:	d112      	bne.n	80038b0 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800388a:	69fb      	ldr	r3, [r7, #28]
 800388c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003890:	689b      	ldr	r3, [r3, #8]
 8003892:	f003 0301 	and.w	r3, r3, #1
 8003896:	2b01      	cmp	r3, #1
 8003898:	d102      	bne.n	80038a0 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800389a:	6878      	ldr	r0, [r7, #4]
 800389c:	f008 fa44 	bl	800bd28 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	695a      	ldr	r2, [r3, #20]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80038ae:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4618      	mov	r0, r3
 80038b6:	f005 fdeb 	bl	8009490 <USB_ReadInterrupts>
 80038ba:	4603      	mov	r3, r0
 80038bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80038c0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80038c4:	d121      	bne.n	800390a <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	695a      	ldr	r2, [r3, #20]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 80038d4:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d111      	bne.n	8003904 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2201      	movs	r2, #1
 80038e4:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038ee:	089b      	lsrs	r3, r3, #2
 80038f0:	f003 020f 	and.w	r2, r3, #15
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80038fa:	2101      	movs	r1, #1
 80038fc:	6878      	ldr	r0, [r7, #4]
 80038fe:	f000 fea1 	bl	8004644 <HAL_PCDEx_LPM_Callback>
 8003902:	e002      	b.n	800390a <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003904:	6878      	ldr	r0, [r7, #4]
 8003906:	f008 fa0f 	bl	800bd28 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4618      	mov	r0, r3
 8003910:	f005 fdbe 	bl	8009490 <USB_ReadInterrupts>
 8003914:	4603      	mov	r3, r0
 8003916:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800391a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800391e:	f040 80b7 	bne.w	8003a90 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003922:	69fb      	ldr	r3, [r7, #28]
 8003924:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	69fa      	ldr	r2, [r7, #28]
 800392c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003930:	f023 0301 	bic.w	r3, r3, #1
 8003934:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	2110      	movs	r1, #16
 800393c:	4618      	mov	r0, r3
 800393e:	f004 fe85 	bl	800864c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003942:	2300      	movs	r3, #0
 8003944:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003946:	e046      	b.n	80039d6 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003948:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800394a:	015a      	lsls	r2, r3, #5
 800394c:	69fb      	ldr	r3, [r7, #28]
 800394e:	4413      	add	r3, r2
 8003950:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003954:	461a      	mov	r2, r3
 8003956:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800395a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800395c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800395e:	015a      	lsls	r2, r3, #5
 8003960:	69fb      	ldr	r3, [r7, #28]
 8003962:	4413      	add	r3, r2
 8003964:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800396c:	0151      	lsls	r1, r2, #5
 800396e:	69fa      	ldr	r2, [r7, #28]
 8003970:	440a      	add	r2, r1
 8003972:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8003976:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800397a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800397c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800397e:	015a      	lsls	r2, r3, #5
 8003980:	69fb      	ldr	r3, [r7, #28]
 8003982:	4413      	add	r3, r2
 8003984:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003988:	461a      	mov	r2, r3
 800398a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800398e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003990:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003992:	015a      	lsls	r2, r3, #5
 8003994:	69fb      	ldr	r3, [r7, #28]
 8003996:	4413      	add	r3, r2
 8003998:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80039a0:	0151      	lsls	r1, r2, #5
 80039a2:	69fa      	ldr	r2, [r7, #28]
 80039a4:	440a      	add	r2, r1
 80039a6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80039aa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80039ae:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80039b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039b2:	015a      	lsls	r2, r3, #5
 80039b4:	69fb      	ldr	r3, [r7, #28]
 80039b6:	4413      	add	r3, r2
 80039b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80039c0:	0151      	lsls	r1, r2, #5
 80039c2:	69fa      	ldr	r2, [r7, #28]
 80039c4:	440a      	add	r2, r1
 80039c6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80039ca:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80039ce:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039d2:	3301      	adds	r3, #1
 80039d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	791b      	ldrb	r3, [r3, #4]
 80039da:	461a      	mov	r2, r3
 80039dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039de:	4293      	cmp	r3, r2
 80039e0:	d3b2      	bcc.n	8003948 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80039e2:	69fb      	ldr	r3, [r7, #28]
 80039e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80039e8:	69db      	ldr	r3, [r3, #28]
 80039ea:	69fa      	ldr	r2, [r7, #28]
 80039ec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80039f0:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80039f4:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	7bdb      	ldrb	r3, [r3, #15]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d016      	beq.n	8003a2c <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80039fe:	69fb      	ldr	r3, [r7, #28]
 8003a00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003a04:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003a08:	69fa      	ldr	r2, [r7, #28]
 8003a0a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003a0e:	f043 030b 	orr.w	r3, r3, #11
 8003a12:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003a16:	69fb      	ldr	r3, [r7, #28]
 8003a18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003a1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a1e:	69fa      	ldr	r2, [r7, #28]
 8003a20:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003a24:	f043 030b 	orr.w	r3, r3, #11
 8003a28:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a2a:	e015      	b.n	8003a58 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003a2c:	69fb      	ldr	r3, [r7, #28]
 8003a2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003a32:	695a      	ldr	r2, [r3, #20]
 8003a34:	69fb      	ldr	r3, [r7, #28]
 8003a36:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003a3a:	4619      	mov	r1, r3
 8003a3c:	f242 032b 	movw	r3, #8235	@ 0x202b
 8003a40:	4313      	orrs	r3, r2
 8003a42:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003a44:	69fb      	ldr	r3, [r7, #28]
 8003a46:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003a4a:	691b      	ldr	r3, [r3, #16]
 8003a4c:	69fa      	ldr	r2, [r7, #28]
 8003a4e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003a52:	f043 030b 	orr.w	r3, r3, #11
 8003a56:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003a58:	69fb      	ldr	r3, [r7, #28]
 8003a5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	69fa      	ldr	r2, [r7, #28]
 8003a62:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003a66:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8003a6a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6818      	ldr	r0, [r3, #0]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003a7a:	461a      	mov	r2, r3
 8003a7c:	f005 fdce 	bl	800961c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	695a      	ldr	r2, [r3, #20]
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8003a8e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4618      	mov	r0, r3
 8003a96:	f005 fcfb 	bl	8009490 <USB_ReadInterrupts>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003aa0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003aa4:	d123      	bne.n	8003aee <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4618      	mov	r0, r3
 8003aac:	f005 fd92 	bl	80095d4 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	f004 fe42 	bl	800873e <USB_GetDevSpeed>
 8003aba:	4603      	mov	r3, r0
 8003abc:	461a      	mov	r2, r3
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681c      	ldr	r4, [r3, #0]
 8003ac6:	f001 fd9d 	bl	8005604 <HAL_RCC_GetHCLKFreq>
 8003aca:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003ad0:	461a      	mov	r2, r3
 8003ad2:	4620      	mov	r0, r4
 8003ad4:	f004 fb4c 	bl	8008170 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003ad8:	6878      	ldr	r0, [r7, #4]
 8003ada:	f008 f8fc 	bl	800bcd6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	695a      	ldr	r2, [r3, #20]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8003aec:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	4618      	mov	r0, r3
 8003af4:	f005 fccc 	bl	8009490 <USB_ReadInterrupts>
 8003af8:	4603      	mov	r3, r0
 8003afa:	f003 0308 	and.w	r3, r3, #8
 8003afe:	2b08      	cmp	r3, #8
 8003b00:	d10a      	bne.n	8003b18 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003b02:	6878      	ldr	r0, [r7, #4]
 8003b04:	f008 f8d9 	bl	800bcba <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	695a      	ldr	r2, [r3, #20]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f002 0208 	and.w	r2, r2, #8
 8003b16:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	f005 fcb7 	bl	8009490 <USB_ReadInterrupts>
 8003b22:	4603      	mov	r3, r0
 8003b24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b28:	2b80      	cmp	r3, #128	@ 0x80
 8003b2a:	d123      	bne.n	8003b74 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003b2c:	6a3b      	ldr	r3, [r7, #32]
 8003b2e:	699b      	ldr	r3, [r3, #24]
 8003b30:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003b34:	6a3b      	ldr	r3, [r7, #32]
 8003b36:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003b38:	2301      	movs	r3, #1
 8003b3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b3c:	e014      	b.n	8003b68 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003b3e:	6879      	ldr	r1, [r7, #4]
 8003b40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b42:	4613      	mov	r3, r2
 8003b44:	00db      	lsls	r3, r3, #3
 8003b46:	4413      	add	r3, r2
 8003b48:	009b      	lsls	r3, r3, #2
 8003b4a:	440b      	add	r3, r1
 8003b4c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003b50:	781b      	ldrb	r3, [r3, #0]
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	d105      	bne.n	8003b62 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	4619      	mov	r1, r3
 8003b5c:	6878      	ldr	r0, [r7, #4]
 8003b5e:	f000 fb0a 	bl	8004176 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b64:	3301      	adds	r3, #1
 8003b66:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	791b      	ldrb	r3, [r3, #4]
 8003b6c:	461a      	mov	r2, r3
 8003b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d3e4      	bcc.n	8003b3e <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4618      	mov	r0, r3
 8003b7a:	f005 fc89 	bl	8009490 <USB_ReadInterrupts>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b84:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003b88:	d13c      	bne.n	8003c04 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b8e:	e02b      	b.n	8003be8 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b92:	015a      	lsls	r2, r3, #5
 8003b94:	69fb      	ldr	r3, [r7, #28]
 8003b96:	4413      	add	r3, r2
 8003b98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003ba0:	6879      	ldr	r1, [r7, #4]
 8003ba2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ba4:	4613      	mov	r3, r2
 8003ba6:	00db      	lsls	r3, r3, #3
 8003ba8:	4413      	add	r3, r2
 8003baa:	009b      	lsls	r3, r3, #2
 8003bac:	440b      	add	r3, r1
 8003bae:	3318      	adds	r3, #24
 8003bb0:	781b      	ldrb	r3, [r3, #0]
 8003bb2:	2b01      	cmp	r3, #1
 8003bb4:	d115      	bne.n	8003be2 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003bb6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	da12      	bge.n	8003be2 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003bbc:	6879      	ldr	r1, [r7, #4]
 8003bbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bc0:	4613      	mov	r3, r2
 8003bc2:	00db      	lsls	r3, r3, #3
 8003bc4:	4413      	add	r3, r2
 8003bc6:	009b      	lsls	r3, r3, #2
 8003bc8:	440b      	add	r3, r1
 8003bca:	3317      	adds	r3, #23
 8003bcc:	2201      	movs	r2, #1
 8003bce:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bd2:	b2db      	uxtb	r3, r3
 8003bd4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003bd8:	b2db      	uxtb	r3, r3
 8003bda:	4619      	mov	r1, r3
 8003bdc:	6878      	ldr	r0, [r7, #4]
 8003bde:	f000 faca 	bl	8004176 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003be4:	3301      	adds	r3, #1
 8003be6:	627b      	str	r3, [r7, #36]	@ 0x24
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	791b      	ldrb	r3, [r3, #4]
 8003bec:	461a      	mov	r2, r3
 8003bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d3cd      	bcc.n	8003b90 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	695a      	ldr	r2, [r3, #20]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8003c02:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4618      	mov	r0, r3
 8003c0a:	f005 fc41 	bl	8009490 <USB_ReadInterrupts>
 8003c0e:	4603      	mov	r3, r0
 8003c10:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c14:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003c18:	d156      	bne.n	8003cc8 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c1e:	e045      	b.n	8003cac <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c22:	015a      	lsls	r2, r3, #5
 8003c24:	69fb      	ldr	r3, [r7, #28]
 8003c26:	4413      	add	r3, r2
 8003c28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003c30:	6879      	ldr	r1, [r7, #4]
 8003c32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c34:	4613      	mov	r3, r2
 8003c36:	00db      	lsls	r3, r3, #3
 8003c38:	4413      	add	r3, r2
 8003c3a:	009b      	lsls	r3, r3, #2
 8003c3c:	440b      	add	r3, r1
 8003c3e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003c42:	781b      	ldrb	r3, [r3, #0]
 8003c44:	2b01      	cmp	r3, #1
 8003c46:	d12e      	bne.n	8003ca6 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003c48:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	da2b      	bge.n	8003ca6 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8003c4e:	69bb      	ldr	r3, [r7, #24]
 8003c50:	0c1a      	lsrs	r2, r3, #16
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8003c58:	4053      	eors	r3, r2
 8003c5a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d121      	bne.n	8003ca6 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003c62:	6879      	ldr	r1, [r7, #4]
 8003c64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c66:	4613      	mov	r3, r2
 8003c68:	00db      	lsls	r3, r3, #3
 8003c6a:	4413      	add	r3, r2
 8003c6c:	009b      	lsls	r3, r3, #2
 8003c6e:	440b      	add	r3, r1
 8003c70:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003c74:	2201      	movs	r2, #1
 8003c76:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003c78:	6a3b      	ldr	r3, [r7, #32]
 8003c7a:	699b      	ldr	r3, [r3, #24]
 8003c7c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003c80:	6a3b      	ldr	r3, [r7, #32]
 8003c82:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003c84:	6a3b      	ldr	r3, [r7, #32]
 8003c86:	695b      	ldr	r3, [r3, #20]
 8003c88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d10a      	bne.n	8003ca6 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003c90:	69fb      	ldr	r3, [r7, #28]
 8003c92:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	69fa      	ldr	r2, [r7, #28]
 8003c9a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003c9e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003ca2:	6053      	str	r3, [r2, #4]
            break;
 8003ca4:	e008      	b.n	8003cb8 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ca8:	3301      	adds	r3, #1
 8003caa:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	791b      	ldrb	r3, [r3, #4]
 8003cb0:	461a      	mov	r2, r3
 8003cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d3b3      	bcc.n	8003c20 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	695a      	ldr	r2, [r3, #20]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8003cc6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f005 fbdf 	bl	8009490 <USB_ReadInterrupts>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003cd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003cdc:	d10a      	bne.n	8003cf4 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003cde:	6878      	ldr	r0, [r7, #4]
 8003ce0:	f008 f87a 	bl	800bdd8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	695a      	ldr	r2, [r3, #20]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003cf2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f005 fbc9 	bl	8009490 <USB_ReadInterrupts>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	f003 0304 	and.w	r3, r3, #4
 8003d04:	2b04      	cmp	r3, #4
 8003d06:	d115      	bne.n	8003d34 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003d10:	69bb      	ldr	r3, [r7, #24]
 8003d12:	f003 0304 	and.w	r3, r3, #4
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d002      	beq.n	8003d20 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003d1a:	6878      	ldr	r0, [r7, #4]
 8003d1c:	f008 f86a 	bl	800bdf4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	6859      	ldr	r1, [r3, #4]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	69ba      	ldr	r2, [r7, #24]
 8003d2c:	430a      	orrs	r2, r1
 8003d2e:	605a      	str	r2, [r3, #4]
 8003d30:	e000      	b.n	8003d34 <HAL_PCD_IRQHandler+0x996>
      return;
 8003d32:	bf00      	nop
    }
  }
}
 8003d34:	3734      	adds	r7, #52	@ 0x34
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd90      	pop	{r4, r7, pc}

08003d3a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003d3a:	b580      	push	{r7, lr}
 8003d3c:	b082      	sub	sp, #8
 8003d3e:	af00      	add	r7, sp, #0
 8003d40:	6078      	str	r0, [r7, #4]
 8003d42:	460b      	mov	r3, r1
 8003d44:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d101      	bne.n	8003d54 <HAL_PCD_SetAddress+0x1a>
 8003d50:	2302      	movs	r3, #2
 8003d52:	e012      	b.n	8003d7a <HAL_PCD_SetAddress+0x40>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2201      	movs	r2, #1
 8003d58:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	78fa      	ldrb	r2, [r7, #3]
 8003d60:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	78fa      	ldrb	r2, [r7, #3]
 8003d68:	4611      	mov	r1, r2
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f005 fb28 	bl	80093c0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2200      	movs	r2, #0
 8003d74:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003d78:	2300      	movs	r3, #0
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	3708      	adds	r7, #8
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}

08003d82 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003d82:	b580      	push	{r7, lr}
 8003d84:	b084      	sub	sp, #16
 8003d86:	af00      	add	r7, sp, #0
 8003d88:	6078      	str	r0, [r7, #4]
 8003d8a:	4608      	mov	r0, r1
 8003d8c:	4611      	mov	r1, r2
 8003d8e:	461a      	mov	r2, r3
 8003d90:	4603      	mov	r3, r0
 8003d92:	70fb      	strb	r3, [r7, #3]
 8003d94:	460b      	mov	r3, r1
 8003d96:	803b      	strh	r3, [r7, #0]
 8003d98:	4613      	mov	r3, r2
 8003d9a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003da0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	da0f      	bge.n	8003dc8 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003da8:	78fb      	ldrb	r3, [r7, #3]
 8003daa:	f003 020f 	and.w	r2, r3, #15
 8003dae:	4613      	mov	r3, r2
 8003db0:	00db      	lsls	r3, r3, #3
 8003db2:	4413      	add	r3, r2
 8003db4:	009b      	lsls	r3, r3, #2
 8003db6:	3310      	adds	r3, #16
 8003db8:	687a      	ldr	r2, [r7, #4]
 8003dba:	4413      	add	r3, r2
 8003dbc:	3304      	adds	r3, #4
 8003dbe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	2201      	movs	r2, #1
 8003dc4:	705a      	strb	r2, [r3, #1]
 8003dc6:	e00f      	b.n	8003de8 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003dc8:	78fb      	ldrb	r3, [r7, #3]
 8003dca:	f003 020f 	and.w	r2, r3, #15
 8003dce:	4613      	mov	r3, r2
 8003dd0:	00db      	lsls	r3, r3, #3
 8003dd2:	4413      	add	r3, r2
 8003dd4:	009b      	lsls	r3, r3, #2
 8003dd6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003dda:	687a      	ldr	r2, [r7, #4]
 8003ddc:	4413      	add	r3, r2
 8003dde:	3304      	adds	r3, #4
 8003de0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2200      	movs	r2, #0
 8003de6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003de8:	78fb      	ldrb	r3, [r7, #3]
 8003dea:	f003 030f 	and.w	r3, r3, #15
 8003dee:	b2da      	uxtb	r2, r3
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8003df4:	883b      	ldrh	r3, [r7, #0]
 8003df6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	78ba      	ldrb	r2, [r7, #2]
 8003e02:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	785b      	ldrb	r3, [r3, #1]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d004      	beq.n	8003e16 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	781b      	ldrb	r3, [r3, #0]
 8003e10:	461a      	mov	r2, r3
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003e16:	78bb      	ldrb	r3, [r7, #2]
 8003e18:	2b02      	cmp	r3, #2
 8003e1a:	d102      	bne.n	8003e22 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003e28:	2b01      	cmp	r3, #1
 8003e2a:	d101      	bne.n	8003e30 <HAL_PCD_EP_Open+0xae>
 8003e2c:	2302      	movs	r3, #2
 8003e2e:	e00e      	b.n	8003e4e <HAL_PCD_EP_Open+0xcc>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2201      	movs	r2, #1
 8003e34:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	68f9      	ldr	r1, [r7, #12]
 8003e3e:	4618      	mov	r0, r3
 8003e40:	f004 fca2 	bl	8008788 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2200      	movs	r2, #0
 8003e48:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8003e4c:	7afb      	ldrb	r3, [r7, #11]
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	3710      	adds	r7, #16
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd80      	pop	{r7, pc}

08003e56 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003e56:	b580      	push	{r7, lr}
 8003e58:	b084      	sub	sp, #16
 8003e5a:	af00      	add	r7, sp, #0
 8003e5c:	6078      	str	r0, [r7, #4]
 8003e5e:	460b      	mov	r3, r1
 8003e60:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003e62:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	da0f      	bge.n	8003e8a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003e6a:	78fb      	ldrb	r3, [r7, #3]
 8003e6c:	f003 020f 	and.w	r2, r3, #15
 8003e70:	4613      	mov	r3, r2
 8003e72:	00db      	lsls	r3, r3, #3
 8003e74:	4413      	add	r3, r2
 8003e76:	009b      	lsls	r3, r3, #2
 8003e78:	3310      	adds	r3, #16
 8003e7a:	687a      	ldr	r2, [r7, #4]
 8003e7c:	4413      	add	r3, r2
 8003e7e:	3304      	adds	r3, #4
 8003e80:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	2201      	movs	r2, #1
 8003e86:	705a      	strb	r2, [r3, #1]
 8003e88:	e00f      	b.n	8003eaa <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003e8a:	78fb      	ldrb	r3, [r7, #3]
 8003e8c:	f003 020f 	and.w	r2, r3, #15
 8003e90:	4613      	mov	r3, r2
 8003e92:	00db      	lsls	r3, r3, #3
 8003e94:	4413      	add	r3, r2
 8003e96:	009b      	lsls	r3, r3, #2
 8003e98:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003e9c:	687a      	ldr	r2, [r7, #4]
 8003e9e:	4413      	add	r3, r2
 8003ea0:	3304      	adds	r3, #4
 8003ea2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003eaa:	78fb      	ldrb	r3, [r7, #3]
 8003eac:	f003 030f 	and.w	r3, r3, #15
 8003eb0:	b2da      	uxtb	r2, r3
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003ebc:	2b01      	cmp	r3, #1
 8003ebe:	d101      	bne.n	8003ec4 <HAL_PCD_EP_Close+0x6e>
 8003ec0:	2302      	movs	r3, #2
 8003ec2:	e00e      	b.n	8003ee2 <HAL_PCD_EP_Close+0x8c>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2201      	movs	r2, #1
 8003ec8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	68f9      	ldr	r1, [r7, #12]
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	f004 fce0 	bl	8008898 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2200      	movs	r2, #0
 8003edc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8003ee0:	2300      	movs	r3, #0
}
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	3710      	adds	r7, #16
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}

08003eea <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003eea:	b580      	push	{r7, lr}
 8003eec:	b086      	sub	sp, #24
 8003eee:	af00      	add	r7, sp, #0
 8003ef0:	60f8      	str	r0, [r7, #12]
 8003ef2:	607a      	str	r2, [r7, #4]
 8003ef4:	603b      	str	r3, [r7, #0]
 8003ef6:	460b      	mov	r3, r1
 8003ef8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003efa:	7afb      	ldrb	r3, [r7, #11]
 8003efc:	f003 020f 	and.w	r2, r3, #15
 8003f00:	4613      	mov	r3, r2
 8003f02:	00db      	lsls	r3, r3, #3
 8003f04:	4413      	add	r3, r2
 8003f06:	009b      	lsls	r3, r3, #2
 8003f08:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003f0c:	68fa      	ldr	r2, [r7, #12]
 8003f0e:	4413      	add	r3, r2
 8003f10:	3304      	adds	r3, #4
 8003f12:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	687a      	ldr	r2, [r7, #4]
 8003f18:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	683a      	ldr	r2, [r7, #0]
 8003f1e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	2200      	movs	r2, #0
 8003f24:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8003f26:	697b      	ldr	r3, [r7, #20]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003f2c:	7afb      	ldrb	r3, [r7, #11]
 8003f2e:	f003 030f 	and.w	r3, r3, #15
 8003f32:	b2da      	uxtb	r2, r3
 8003f34:	697b      	ldr	r3, [r7, #20]
 8003f36:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	799b      	ldrb	r3, [r3, #6]
 8003f3c:	2b01      	cmp	r3, #1
 8003f3e:	d102      	bne.n	8003f46 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003f40:	687a      	ldr	r2, [r7, #4]
 8003f42:	697b      	ldr	r3, [r7, #20]
 8003f44:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	6818      	ldr	r0, [r3, #0]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	799b      	ldrb	r3, [r3, #6]
 8003f4e:	461a      	mov	r2, r3
 8003f50:	6979      	ldr	r1, [r7, #20]
 8003f52:	f004 fd7d 	bl	8008a50 <USB_EPStartXfer>

  return HAL_OK;
 8003f56:	2300      	movs	r3, #0
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	3718      	adds	r7, #24
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}

08003f60 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003f60:	b480      	push	{r7}
 8003f62:	b083      	sub	sp, #12
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
 8003f68:	460b      	mov	r3, r1
 8003f6a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003f6c:	78fb      	ldrb	r3, [r7, #3]
 8003f6e:	f003 020f 	and.w	r2, r3, #15
 8003f72:	6879      	ldr	r1, [r7, #4]
 8003f74:	4613      	mov	r3, r2
 8003f76:	00db      	lsls	r3, r3, #3
 8003f78:	4413      	add	r3, r2
 8003f7a:	009b      	lsls	r3, r3, #2
 8003f7c:	440b      	add	r3, r1
 8003f7e:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8003f82:	681b      	ldr	r3, [r3, #0]
}
 8003f84:	4618      	mov	r0, r3
 8003f86:	370c      	adds	r7, #12
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8e:	4770      	bx	lr

08003f90 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b086      	sub	sp, #24
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	60f8      	str	r0, [r7, #12]
 8003f98:	607a      	str	r2, [r7, #4]
 8003f9a:	603b      	str	r3, [r7, #0]
 8003f9c:	460b      	mov	r3, r1
 8003f9e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003fa0:	7afb      	ldrb	r3, [r7, #11]
 8003fa2:	f003 020f 	and.w	r2, r3, #15
 8003fa6:	4613      	mov	r3, r2
 8003fa8:	00db      	lsls	r3, r3, #3
 8003faa:	4413      	add	r3, r2
 8003fac:	009b      	lsls	r3, r3, #2
 8003fae:	3310      	adds	r3, #16
 8003fb0:	68fa      	ldr	r2, [r7, #12]
 8003fb2:	4413      	add	r3, r2
 8003fb4:	3304      	adds	r3, #4
 8003fb6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003fb8:	697b      	ldr	r3, [r7, #20]
 8003fba:	687a      	ldr	r2, [r7, #4]
 8003fbc:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	683a      	ldr	r2, [r7, #0]
 8003fc2:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003fc4:	697b      	ldr	r3, [r7, #20]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8003fca:	697b      	ldr	r3, [r7, #20]
 8003fcc:	2201      	movs	r2, #1
 8003fce:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003fd0:	7afb      	ldrb	r3, [r7, #11]
 8003fd2:	f003 030f 	and.w	r3, r3, #15
 8003fd6:	b2da      	uxtb	r2, r3
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	799b      	ldrb	r3, [r3, #6]
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	d102      	bne.n	8003fea <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003fe4:	687a      	ldr	r2, [r7, #4]
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	6818      	ldr	r0, [r3, #0]
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	799b      	ldrb	r3, [r3, #6]
 8003ff2:	461a      	mov	r2, r3
 8003ff4:	6979      	ldr	r1, [r7, #20]
 8003ff6:	f004 fd2b 	bl	8008a50 <USB_EPStartXfer>

  return HAL_OK;
 8003ffa:	2300      	movs	r3, #0
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	3718      	adds	r7, #24
 8004000:	46bd      	mov	sp, r7
 8004002:	bd80      	pop	{r7, pc}

08004004 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b084      	sub	sp, #16
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
 800400c:	460b      	mov	r3, r1
 800400e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004010:	78fb      	ldrb	r3, [r7, #3]
 8004012:	f003 030f 	and.w	r3, r3, #15
 8004016:	687a      	ldr	r2, [r7, #4]
 8004018:	7912      	ldrb	r2, [r2, #4]
 800401a:	4293      	cmp	r3, r2
 800401c:	d901      	bls.n	8004022 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800401e:	2301      	movs	r3, #1
 8004020:	e04f      	b.n	80040c2 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004022:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004026:	2b00      	cmp	r3, #0
 8004028:	da0f      	bge.n	800404a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800402a:	78fb      	ldrb	r3, [r7, #3]
 800402c:	f003 020f 	and.w	r2, r3, #15
 8004030:	4613      	mov	r3, r2
 8004032:	00db      	lsls	r3, r3, #3
 8004034:	4413      	add	r3, r2
 8004036:	009b      	lsls	r3, r3, #2
 8004038:	3310      	adds	r3, #16
 800403a:	687a      	ldr	r2, [r7, #4]
 800403c:	4413      	add	r3, r2
 800403e:	3304      	adds	r3, #4
 8004040:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	2201      	movs	r2, #1
 8004046:	705a      	strb	r2, [r3, #1]
 8004048:	e00d      	b.n	8004066 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800404a:	78fa      	ldrb	r2, [r7, #3]
 800404c:	4613      	mov	r3, r2
 800404e:	00db      	lsls	r3, r3, #3
 8004050:	4413      	add	r3, r2
 8004052:	009b      	lsls	r3, r3, #2
 8004054:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004058:	687a      	ldr	r2, [r7, #4]
 800405a:	4413      	add	r3, r2
 800405c:	3304      	adds	r3, #4
 800405e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2200      	movs	r2, #0
 8004064:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	2201      	movs	r2, #1
 800406a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800406c:	78fb      	ldrb	r3, [r7, #3]
 800406e:	f003 030f 	and.w	r3, r3, #15
 8004072:	b2da      	uxtb	r2, r3
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800407e:	2b01      	cmp	r3, #1
 8004080:	d101      	bne.n	8004086 <HAL_PCD_EP_SetStall+0x82>
 8004082:	2302      	movs	r3, #2
 8004084:	e01d      	b.n	80040c2 <HAL_PCD_EP_SetStall+0xbe>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2201      	movs	r2, #1
 800408a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	68f9      	ldr	r1, [r7, #12]
 8004094:	4618      	mov	r0, r3
 8004096:	f005 f8bf 	bl	8009218 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800409a:	78fb      	ldrb	r3, [r7, #3]
 800409c:	f003 030f 	and.w	r3, r3, #15
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d109      	bne.n	80040b8 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6818      	ldr	r0, [r3, #0]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	7999      	ldrb	r1, [r3, #6]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80040b2:	461a      	mov	r2, r3
 80040b4:	f005 fab2 	bl	800961c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2200      	movs	r2, #0
 80040bc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80040c0:	2300      	movs	r3, #0
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3710      	adds	r7, #16
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}

080040ca <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80040ca:	b580      	push	{r7, lr}
 80040cc:	b084      	sub	sp, #16
 80040ce:	af00      	add	r7, sp, #0
 80040d0:	6078      	str	r0, [r7, #4]
 80040d2:	460b      	mov	r3, r1
 80040d4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80040d6:	78fb      	ldrb	r3, [r7, #3]
 80040d8:	f003 030f 	and.w	r3, r3, #15
 80040dc:	687a      	ldr	r2, [r7, #4]
 80040de:	7912      	ldrb	r2, [r2, #4]
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d901      	bls.n	80040e8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80040e4:	2301      	movs	r3, #1
 80040e6:	e042      	b.n	800416e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80040e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	da0f      	bge.n	8004110 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80040f0:	78fb      	ldrb	r3, [r7, #3]
 80040f2:	f003 020f 	and.w	r2, r3, #15
 80040f6:	4613      	mov	r3, r2
 80040f8:	00db      	lsls	r3, r3, #3
 80040fa:	4413      	add	r3, r2
 80040fc:	009b      	lsls	r3, r3, #2
 80040fe:	3310      	adds	r3, #16
 8004100:	687a      	ldr	r2, [r7, #4]
 8004102:	4413      	add	r3, r2
 8004104:	3304      	adds	r3, #4
 8004106:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	2201      	movs	r2, #1
 800410c:	705a      	strb	r2, [r3, #1]
 800410e:	e00f      	b.n	8004130 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004110:	78fb      	ldrb	r3, [r7, #3]
 8004112:	f003 020f 	and.w	r2, r3, #15
 8004116:	4613      	mov	r3, r2
 8004118:	00db      	lsls	r3, r3, #3
 800411a:	4413      	add	r3, r2
 800411c:	009b      	lsls	r3, r3, #2
 800411e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004122:	687a      	ldr	r2, [r7, #4]
 8004124:	4413      	add	r3, r2
 8004126:	3304      	adds	r3, #4
 8004128:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	2200      	movs	r2, #0
 800412e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	2200      	movs	r2, #0
 8004134:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004136:	78fb      	ldrb	r3, [r7, #3]
 8004138:	f003 030f 	and.w	r3, r3, #15
 800413c:	b2da      	uxtb	r2, r3
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004148:	2b01      	cmp	r3, #1
 800414a:	d101      	bne.n	8004150 <HAL_PCD_EP_ClrStall+0x86>
 800414c:	2302      	movs	r3, #2
 800414e:	e00e      	b.n	800416e <HAL_PCD_EP_ClrStall+0xa4>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2201      	movs	r2, #1
 8004154:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	68f9      	ldr	r1, [r7, #12]
 800415e:	4618      	mov	r0, r3
 8004160:	f005 f8c8 	bl	80092f4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2200      	movs	r2, #0
 8004168:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800416c:	2300      	movs	r3, #0
}
 800416e:	4618      	mov	r0, r3
 8004170:	3710      	adds	r7, #16
 8004172:	46bd      	mov	sp, r7
 8004174:	bd80      	pop	{r7, pc}

08004176 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004176:	b580      	push	{r7, lr}
 8004178:	b084      	sub	sp, #16
 800417a:	af00      	add	r7, sp, #0
 800417c:	6078      	str	r0, [r7, #4]
 800417e:	460b      	mov	r3, r1
 8004180:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004182:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004186:	2b00      	cmp	r3, #0
 8004188:	da0c      	bge.n	80041a4 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800418a:	78fb      	ldrb	r3, [r7, #3]
 800418c:	f003 020f 	and.w	r2, r3, #15
 8004190:	4613      	mov	r3, r2
 8004192:	00db      	lsls	r3, r3, #3
 8004194:	4413      	add	r3, r2
 8004196:	009b      	lsls	r3, r3, #2
 8004198:	3310      	adds	r3, #16
 800419a:	687a      	ldr	r2, [r7, #4]
 800419c:	4413      	add	r3, r2
 800419e:	3304      	adds	r3, #4
 80041a0:	60fb      	str	r3, [r7, #12]
 80041a2:	e00c      	b.n	80041be <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80041a4:	78fb      	ldrb	r3, [r7, #3]
 80041a6:	f003 020f 	and.w	r2, r3, #15
 80041aa:	4613      	mov	r3, r2
 80041ac:	00db      	lsls	r3, r3, #3
 80041ae:	4413      	add	r3, r2
 80041b0:	009b      	lsls	r3, r3, #2
 80041b2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80041b6:	687a      	ldr	r2, [r7, #4]
 80041b8:	4413      	add	r3, r2
 80041ba:	3304      	adds	r3, #4
 80041bc:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	68f9      	ldr	r1, [r7, #12]
 80041c4:	4618      	mov	r0, r3
 80041c6:	f004 fee7 	bl	8008f98 <USB_EPStopXfer>
 80041ca:	4603      	mov	r3, r0
 80041cc:	72fb      	strb	r3, [r7, #11]

  return ret;
 80041ce:	7afb      	ldrb	r3, [r7, #11]
}
 80041d0:	4618      	mov	r0, r3
 80041d2:	3710      	adds	r7, #16
 80041d4:	46bd      	mov	sp, r7
 80041d6:	bd80      	pop	{r7, pc}

080041d8 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b08a      	sub	sp, #40	@ 0x28
 80041dc:	af02      	add	r7, sp, #8
 80041de:	6078      	str	r0, [r7, #4]
 80041e0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80041e8:	697b      	ldr	r3, [r7, #20]
 80041ea:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80041ec:	683a      	ldr	r2, [r7, #0]
 80041ee:	4613      	mov	r3, r2
 80041f0:	00db      	lsls	r3, r3, #3
 80041f2:	4413      	add	r3, r2
 80041f4:	009b      	lsls	r3, r3, #2
 80041f6:	3310      	adds	r3, #16
 80041f8:	687a      	ldr	r2, [r7, #4]
 80041fa:	4413      	add	r3, r2
 80041fc:	3304      	adds	r3, #4
 80041fe:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	695a      	ldr	r2, [r3, #20]
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	691b      	ldr	r3, [r3, #16]
 8004208:	429a      	cmp	r2, r3
 800420a:	d901      	bls.n	8004210 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800420c:	2301      	movs	r3, #1
 800420e:	e06b      	b.n	80042e8 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	691a      	ldr	r2, [r3, #16]
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	695b      	ldr	r3, [r3, #20]
 8004218:	1ad3      	subs	r3, r2, r3
 800421a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	689b      	ldr	r3, [r3, #8]
 8004220:	69fa      	ldr	r2, [r7, #28]
 8004222:	429a      	cmp	r2, r3
 8004224:	d902      	bls.n	800422c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	689b      	ldr	r3, [r3, #8]
 800422a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800422c:	69fb      	ldr	r3, [r7, #28]
 800422e:	3303      	adds	r3, #3
 8004230:	089b      	lsrs	r3, r3, #2
 8004232:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004234:	e02a      	b.n	800428c <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	691a      	ldr	r2, [r3, #16]
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	695b      	ldr	r3, [r3, #20]
 800423e:	1ad3      	subs	r3, r2, r3
 8004240:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	689b      	ldr	r3, [r3, #8]
 8004246:	69fa      	ldr	r2, [r7, #28]
 8004248:	429a      	cmp	r2, r3
 800424a:	d902      	bls.n	8004252 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	689b      	ldr	r3, [r3, #8]
 8004250:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004252:	69fb      	ldr	r3, [r7, #28]
 8004254:	3303      	adds	r3, #3
 8004256:	089b      	lsrs	r3, r3, #2
 8004258:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	68d9      	ldr	r1, [r3, #12]
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	b2da      	uxtb	r2, r3
 8004262:	69fb      	ldr	r3, [r7, #28]
 8004264:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800426a:	9300      	str	r3, [sp, #0]
 800426c:	4603      	mov	r3, r0
 800426e:	6978      	ldr	r0, [r7, #20]
 8004270:	f004 ff3c 	bl	80090ec <USB_WritePacket>

    ep->xfer_buff  += len;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	68da      	ldr	r2, [r3, #12]
 8004278:	69fb      	ldr	r3, [r7, #28]
 800427a:	441a      	add	r2, r3
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	695a      	ldr	r2, [r3, #20]
 8004284:	69fb      	ldr	r3, [r7, #28]
 8004286:	441a      	add	r2, r3
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	015a      	lsls	r2, r3, #5
 8004290:	693b      	ldr	r3, [r7, #16]
 8004292:	4413      	add	r3, r2
 8004294:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004298:	699b      	ldr	r3, [r3, #24]
 800429a:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800429c:	69ba      	ldr	r2, [r7, #24]
 800429e:	429a      	cmp	r2, r3
 80042a0:	d809      	bhi.n	80042b6 <PCD_WriteEmptyTxFifo+0xde>
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	695a      	ldr	r2, [r3, #20]
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80042aa:	429a      	cmp	r2, r3
 80042ac:	d203      	bcs.n	80042b6 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	691b      	ldr	r3, [r3, #16]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d1bf      	bne.n	8004236 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	691a      	ldr	r2, [r3, #16]
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	695b      	ldr	r3, [r3, #20]
 80042be:	429a      	cmp	r2, r3
 80042c0:	d811      	bhi.n	80042e6 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	f003 030f 	and.w	r3, r3, #15
 80042c8:	2201      	movs	r2, #1
 80042ca:	fa02 f303 	lsl.w	r3, r2, r3
 80042ce:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80042d0:	693b      	ldr	r3, [r7, #16]
 80042d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80042d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	43db      	mvns	r3, r3
 80042dc:	6939      	ldr	r1, [r7, #16]
 80042de:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80042e2:	4013      	ands	r3, r2
 80042e4:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80042e6:	2300      	movs	r3, #0
}
 80042e8:	4618      	mov	r0, r3
 80042ea:	3720      	adds	r7, #32
 80042ec:	46bd      	mov	sp, r7
 80042ee:	bd80      	pop	{r7, pc}

080042f0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b088      	sub	sp, #32
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
 80042f8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004300:	69fb      	ldr	r3, [r7, #28]
 8004302:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004304:	69fb      	ldr	r3, [r7, #28]
 8004306:	333c      	adds	r3, #60	@ 0x3c
 8004308:	3304      	adds	r3, #4
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	015a      	lsls	r2, r3, #5
 8004312:	69bb      	ldr	r3, [r7, #24]
 8004314:	4413      	add	r3, r2
 8004316:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800431a:	689b      	ldr	r3, [r3, #8]
 800431c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	799b      	ldrb	r3, [r3, #6]
 8004322:	2b01      	cmp	r3, #1
 8004324:	d17b      	bne.n	800441e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004326:	693b      	ldr	r3, [r7, #16]
 8004328:	f003 0308 	and.w	r3, r3, #8
 800432c:	2b00      	cmp	r3, #0
 800432e:	d015      	beq.n	800435c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004330:	697b      	ldr	r3, [r7, #20]
 8004332:	4a61      	ldr	r2, [pc, #388]	@ (80044b8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004334:	4293      	cmp	r3, r2
 8004336:	f240 80b9 	bls.w	80044ac <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004340:	2b00      	cmp	r3, #0
 8004342:	f000 80b3 	beq.w	80044ac <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	015a      	lsls	r2, r3, #5
 800434a:	69bb      	ldr	r3, [r7, #24]
 800434c:	4413      	add	r3, r2
 800434e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004352:	461a      	mov	r2, r3
 8004354:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004358:	6093      	str	r3, [r2, #8]
 800435a:	e0a7      	b.n	80044ac <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800435c:	693b      	ldr	r3, [r7, #16]
 800435e:	f003 0320 	and.w	r3, r3, #32
 8004362:	2b00      	cmp	r3, #0
 8004364:	d009      	beq.n	800437a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	015a      	lsls	r2, r3, #5
 800436a:	69bb      	ldr	r3, [r7, #24]
 800436c:	4413      	add	r3, r2
 800436e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004372:	461a      	mov	r2, r3
 8004374:	2320      	movs	r3, #32
 8004376:	6093      	str	r3, [r2, #8]
 8004378:	e098      	b.n	80044ac <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004380:	2b00      	cmp	r3, #0
 8004382:	f040 8093 	bne.w	80044ac <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004386:	697b      	ldr	r3, [r7, #20]
 8004388:	4a4b      	ldr	r2, [pc, #300]	@ (80044b8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d90f      	bls.n	80043ae <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800438e:	693b      	ldr	r3, [r7, #16]
 8004390:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004394:	2b00      	cmp	r3, #0
 8004396:	d00a      	beq.n	80043ae <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	015a      	lsls	r2, r3, #5
 800439c:	69bb      	ldr	r3, [r7, #24]
 800439e:	4413      	add	r3, r2
 80043a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80043a4:	461a      	mov	r2, r3
 80043a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80043aa:	6093      	str	r3, [r2, #8]
 80043ac:	e07e      	b.n	80044ac <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80043ae:	683a      	ldr	r2, [r7, #0]
 80043b0:	4613      	mov	r3, r2
 80043b2:	00db      	lsls	r3, r3, #3
 80043b4:	4413      	add	r3, r2
 80043b6:	009b      	lsls	r3, r3, #2
 80043b8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80043bc:	687a      	ldr	r2, [r7, #4]
 80043be:	4413      	add	r3, r2
 80043c0:	3304      	adds	r3, #4
 80043c2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	6a1a      	ldr	r2, [r3, #32]
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	0159      	lsls	r1, r3, #5
 80043cc:	69bb      	ldr	r3, [r7, #24]
 80043ce:	440b      	add	r3, r1
 80043d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80043d4:	691b      	ldr	r3, [r3, #16]
 80043d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043da:	1ad2      	subs	r2, r2, r3
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d114      	bne.n	8004410 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	691b      	ldr	r3, [r3, #16]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d109      	bne.n	8004402 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6818      	ldr	r0, [r3, #0]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80043f8:	461a      	mov	r2, r3
 80043fa:	2101      	movs	r1, #1
 80043fc:	f005 f90e 	bl	800961c <USB_EP0_OutStart>
 8004400:	e006      	b.n	8004410 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	68da      	ldr	r2, [r3, #12]
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	695b      	ldr	r3, [r3, #20]
 800440a:	441a      	add	r2, r3
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	b2db      	uxtb	r3, r3
 8004414:	4619      	mov	r1, r3
 8004416:	6878      	ldr	r0, [r7, #4]
 8004418:	f007 fc1a 	bl	800bc50 <HAL_PCD_DataOutStageCallback>
 800441c:	e046      	b.n	80044ac <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800441e:	697b      	ldr	r3, [r7, #20]
 8004420:	4a26      	ldr	r2, [pc, #152]	@ (80044bc <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d124      	bne.n	8004470 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800442c:	2b00      	cmp	r3, #0
 800442e:	d00a      	beq.n	8004446 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	015a      	lsls	r2, r3, #5
 8004434:	69bb      	ldr	r3, [r7, #24]
 8004436:	4413      	add	r3, r2
 8004438:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800443c:	461a      	mov	r2, r3
 800443e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004442:	6093      	str	r3, [r2, #8]
 8004444:	e032      	b.n	80044ac <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	f003 0320 	and.w	r3, r3, #32
 800444c:	2b00      	cmp	r3, #0
 800444e:	d008      	beq.n	8004462 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	015a      	lsls	r2, r3, #5
 8004454:	69bb      	ldr	r3, [r7, #24]
 8004456:	4413      	add	r3, r2
 8004458:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800445c:	461a      	mov	r2, r3
 800445e:	2320      	movs	r3, #32
 8004460:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	b2db      	uxtb	r3, r3
 8004466:	4619      	mov	r1, r3
 8004468:	6878      	ldr	r0, [r7, #4]
 800446a:	f007 fbf1 	bl	800bc50 <HAL_PCD_DataOutStageCallback>
 800446e:	e01d      	b.n	80044ac <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d114      	bne.n	80044a0 <PCD_EP_OutXfrComplete_int+0x1b0>
 8004476:	6879      	ldr	r1, [r7, #4]
 8004478:	683a      	ldr	r2, [r7, #0]
 800447a:	4613      	mov	r3, r2
 800447c:	00db      	lsls	r3, r3, #3
 800447e:	4413      	add	r3, r2
 8004480:	009b      	lsls	r3, r3, #2
 8004482:	440b      	add	r3, r1
 8004484:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d108      	bne.n	80044a0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6818      	ldr	r0, [r3, #0]
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004498:	461a      	mov	r2, r3
 800449a:	2100      	movs	r1, #0
 800449c:	f005 f8be 	bl	800961c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	b2db      	uxtb	r3, r3
 80044a4:	4619      	mov	r1, r3
 80044a6:	6878      	ldr	r0, [r7, #4]
 80044a8:	f007 fbd2 	bl	800bc50 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80044ac:	2300      	movs	r3, #0
}
 80044ae:	4618      	mov	r0, r3
 80044b0:	3720      	adds	r7, #32
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bd80      	pop	{r7, pc}
 80044b6:	bf00      	nop
 80044b8:	4f54300a 	.word	0x4f54300a
 80044bc:	4f54310a 	.word	0x4f54310a

080044c0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b086      	sub	sp, #24
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
 80044c8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80044d0:	697b      	ldr	r3, [r7, #20]
 80044d2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80044d4:	697b      	ldr	r3, [r7, #20]
 80044d6:	333c      	adds	r3, #60	@ 0x3c
 80044d8:	3304      	adds	r3, #4
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	015a      	lsls	r2, r3, #5
 80044e2:	693b      	ldr	r3, [r7, #16]
 80044e4:	4413      	add	r3, r2
 80044e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	4a15      	ldr	r2, [pc, #84]	@ (8004548 <PCD_EP_OutSetupPacket_int+0x88>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d90e      	bls.n	8004514 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d009      	beq.n	8004514 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	015a      	lsls	r2, r3, #5
 8004504:	693b      	ldr	r3, [r7, #16]
 8004506:	4413      	add	r3, r2
 8004508:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800450c:	461a      	mov	r2, r3
 800450e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004512:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004514:	6878      	ldr	r0, [r7, #4]
 8004516:	f007 fb89 	bl	800bc2c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	4a0a      	ldr	r2, [pc, #40]	@ (8004548 <PCD_EP_OutSetupPacket_int+0x88>)
 800451e:	4293      	cmp	r3, r2
 8004520:	d90c      	bls.n	800453c <PCD_EP_OutSetupPacket_int+0x7c>
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	799b      	ldrb	r3, [r3, #6]
 8004526:	2b01      	cmp	r3, #1
 8004528:	d108      	bne.n	800453c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6818      	ldr	r0, [r3, #0]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004534:	461a      	mov	r2, r3
 8004536:	2101      	movs	r1, #1
 8004538:	f005 f870 	bl	800961c <USB_EP0_OutStart>
  }

  return HAL_OK;
 800453c:	2300      	movs	r3, #0
}
 800453e:	4618      	mov	r0, r3
 8004540:	3718      	adds	r7, #24
 8004542:	46bd      	mov	sp, r7
 8004544:	bd80      	pop	{r7, pc}
 8004546:	bf00      	nop
 8004548:	4f54300a 	.word	0x4f54300a

0800454c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800454c:	b480      	push	{r7}
 800454e:	b085      	sub	sp, #20
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
 8004554:	460b      	mov	r3, r1
 8004556:	70fb      	strb	r3, [r7, #3]
 8004558:	4613      	mov	r3, r2
 800455a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004562:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004564:	78fb      	ldrb	r3, [r7, #3]
 8004566:	2b00      	cmp	r3, #0
 8004568:	d107      	bne.n	800457a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800456a:	883b      	ldrh	r3, [r7, #0]
 800456c:	0419      	lsls	r1, r3, #16
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	68ba      	ldr	r2, [r7, #8]
 8004574:	430a      	orrs	r2, r1
 8004576:	629a      	str	r2, [r3, #40]	@ 0x28
 8004578:	e028      	b.n	80045cc <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004580:	0c1b      	lsrs	r3, r3, #16
 8004582:	68ba      	ldr	r2, [r7, #8]
 8004584:	4413      	add	r3, r2
 8004586:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004588:	2300      	movs	r3, #0
 800458a:	73fb      	strb	r3, [r7, #15]
 800458c:	e00d      	b.n	80045aa <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681a      	ldr	r2, [r3, #0]
 8004592:	7bfb      	ldrb	r3, [r7, #15]
 8004594:	3340      	adds	r3, #64	@ 0x40
 8004596:	009b      	lsls	r3, r3, #2
 8004598:	4413      	add	r3, r2
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	0c1b      	lsrs	r3, r3, #16
 800459e:	68ba      	ldr	r2, [r7, #8]
 80045a0:	4413      	add	r3, r2
 80045a2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80045a4:	7bfb      	ldrb	r3, [r7, #15]
 80045a6:	3301      	adds	r3, #1
 80045a8:	73fb      	strb	r3, [r7, #15]
 80045aa:	7bfa      	ldrb	r2, [r7, #15]
 80045ac:	78fb      	ldrb	r3, [r7, #3]
 80045ae:	3b01      	subs	r3, #1
 80045b0:	429a      	cmp	r2, r3
 80045b2:	d3ec      	bcc.n	800458e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80045b4:	883b      	ldrh	r3, [r7, #0]
 80045b6:	0418      	lsls	r0, r3, #16
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6819      	ldr	r1, [r3, #0]
 80045bc:	78fb      	ldrb	r3, [r7, #3]
 80045be:	3b01      	subs	r3, #1
 80045c0:	68ba      	ldr	r2, [r7, #8]
 80045c2:	4302      	orrs	r2, r0
 80045c4:	3340      	adds	r3, #64	@ 0x40
 80045c6:	009b      	lsls	r3, r3, #2
 80045c8:	440b      	add	r3, r1
 80045ca:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80045cc:	2300      	movs	r3, #0
}
 80045ce:	4618      	mov	r0, r3
 80045d0:	3714      	adds	r7, #20
 80045d2:	46bd      	mov	sp, r7
 80045d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d8:	4770      	bx	lr

080045da <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80045da:	b480      	push	{r7}
 80045dc:	b083      	sub	sp, #12
 80045de:	af00      	add	r7, sp, #0
 80045e0:	6078      	str	r0, [r7, #4]
 80045e2:	460b      	mov	r3, r1
 80045e4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	887a      	ldrh	r2, [r7, #2]
 80045ec:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80045ee:	2300      	movs	r3, #0
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	370c      	adds	r7, #12
 80045f4:	46bd      	mov	sp, r7
 80045f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fa:	4770      	bx	lr

080045fc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b085      	sub	sp, #20
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2201      	movs	r2, #1
 800460e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2200      	movs	r2, #0
 8004616:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	699b      	ldr	r3, [r3, #24]
 800461e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800462a:	4b05      	ldr	r3, [pc, #20]	@ (8004640 <HAL_PCDEx_ActivateLPM+0x44>)
 800462c:	4313      	orrs	r3, r2
 800462e:	68fa      	ldr	r2, [r7, #12]
 8004630:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8004632:	2300      	movs	r3, #0
}
 8004634:	4618      	mov	r0, r3
 8004636:	3714      	adds	r7, #20
 8004638:	46bd      	mov	sp, r7
 800463a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463e:	4770      	bx	lr
 8004640:	10000003 	.word	0x10000003

08004644 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004644:	b480      	push	{r7}
 8004646:	b083      	sub	sp, #12
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
 800464c:	460b      	mov	r3, r1
 800464e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004650:	bf00      	nop
 8004652:	370c      	adds	r7, #12
 8004654:	46bd      	mov	sp, r7
 8004656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465a:	4770      	bx	lr

0800465c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b084      	sub	sp, #16
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8004664:	4b19      	ldr	r3, [pc, #100]	@ (80046cc <HAL_PWREx_ConfigSupply+0x70>)
 8004666:	68db      	ldr	r3, [r3, #12]
 8004668:	f003 0304 	and.w	r3, r3, #4
 800466c:	2b04      	cmp	r3, #4
 800466e:	d00a      	beq.n	8004686 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004670:	4b16      	ldr	r3, [pc, #88]	@ (80046cc <HAL_PWREx_ConfigSupply+0x70>)
 8004672:	68db      	ldr	r3, [r3, #12]
 8004674:	f003 0307 	and.w	r3, r3, #7
 8004678:	687a      	ldr	r2, [r7, #4]
 800467a:	429a      	cmp	r2, r3
 800467c:	d001      	beq.n	8004682 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800467e:	2301      	movs	r3, #1
 8004680:	e01f      	b.n	80046c2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8004682:	2300      	movs	r3, #0
 8004684:	e01d      	b.n	80046c2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004686:	4b11      	ldr	r3, [pc, #68]	@ (80046cc <HAL_PWREx_ConfigSupply+0x70>)
 8004688:	68db      	ldr	r3, [r3, #12]
 800468a:	f023 0207 	bic.w	r2, r3, #7
 800468e:	490f      	ldr	r1, [pc, #60]	@ (80046cc <HAL_PWREx_ConfigSupply+0x70>)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	4313      	orrs	r3, r2
 8004694:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8004696:	f7fc fcff 	bl	8001098 <HAL_GetTick>
 800469a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800469c:	e009      	b.n	80046b2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800469e:	f7fc fcfb 	bl	8001098 <HAL_GetTick>
 80046a2:	4602      	mov	r2, r0
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	1ad3      	subs	r3, r2, r3
 80046a8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80046ac:	d901      	bls.n	80046b2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	e007      	b.n	80046c2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80046b2:	4b06      	ldr	r3, [pc, #24]	@ (80046cc <HAL_PWREx_ConfigSupply+0x70>)
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80046ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046be:	d1ee      	bne.n	800469e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80046c0:	2300      	movs	r3, #0
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3710      	adds	r7, #16
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}
 80046ca:	bf00      	nop
 80046cc:	58024800 	.word	0x58024800

080046d0 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 80046d0:	b480      	push	{r7}
 80046d2:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 80046d4:	4b05      	ldr	r3, [pc, #20]	@ (80046ec <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80046d6:	68db      	ldr	r3, [r3, #12]
 80046d8:	4a04      	ldr	r2, [pc, #16]	@ (80046ec <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80046da:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80046de:	60d3      	str	r3, [r2, #12]
}
 80046e0:	bf00      	nop
 80046e2:	46bd      	mov	sp, r7
 80046e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e8:	4770      	bx	lr
 80046ea:	bf00      	nop
 80046ec:	58024800 	.word	0x58024800

080046f0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b08c      	sub	sp, #48	@ 0x30
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d102      	bne.n	8004704 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	f000 bc48 	b.w	8004f94 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f003 0301 	and.w	r3, r3, #1
 800470c:	2b00      	cmp	r3, #0
 800470e:	f000 8088 	beq.w	8004822 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004712:	4b99      	ldr	r3, [pc, #612]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 8004714:	691b      	ldr	r3, [r3, #16]
 8004716:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800471a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800471c:	4b96      	ldr	r3, [pc, #600]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 800471e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004720:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004722:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004724:	2b10      	cmp	r3, #16
 8004726:	d007      	beq.n	8004738 <HAL_RCC_OscConfig+0x48>
 8004728:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800472a:	2b18      	cmp	r3, #24
 800472c:	d111      	bne.n	8004752 <HAL_RCC_OscConfig+0x62>
 800472e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004730:	f003 0303 	and.w	r3, r3, #3
 8004734:	2b02      	cmp	r3, #2
 8004736:	d10c      	bne.n	8004752 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004738:	4b8f      	ldr	r3, [pc, #572]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004740:	2b00      	cmp	r3, #0
 8004742:	d06d      	beq.n	8004820 <HAL_RCC_OscConfig+0x130>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d169      	bne.n	8004820 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800474c:	2301      	movs	r3, #1
 800474e:	f000 bc21 	b.w	8004f94 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800475a:	d106      	bne.n	800476a <HAL_RCC_OscConfig+0x7a>
 800475c:	4b86      	ldr	r3, [pc, #536]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a85      	ldr	r2, [pc, #532]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 8004762:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004766:	6013      	str	r3, [r2, #0]
 8004768:	e02e      	b.n	80047c8 <HAL_RCC_OscConfig+0xd8>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d10c      	bne.n	800478c <HAL_RCC_OscConfig+0x9c>
 8004772:	4b81      	ldr	r3, [pc, #516]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4a80      	ldr	r2, [pc, #512]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 8004778:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800477c:	6013      	str	r3, [r2, #0]
 800477e:	4b7e      	ldr	r3, [pc, #504]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4a7d      	ldr	r2, [pc, #500]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 8004784:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004788:	6013      	str	r3, [r2, #0]
 800478a:	e01d      	b.n	80047c8 <HAL_RCC_OscConfig+0xd8>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004794:	d10c      	bne.n	80047b0 <HAL_RCC_OscConfig+0xc0>
 8004796:	4b78      	ldr	r3, [pc, #480]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4a77      	ldr	r2, [pc, #476]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 800479c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80047a0:	6013      	str	r3, [r2, #0]
 80047a2:	4b75      	ldr	r3, [pc, #468]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a74      	ldr	r2, [pc, #464]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 80047a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047ac:	6013      	str	r3, [r2, #0]
 80047ae:	e00b      	b.n	80047c8 <HAL_RCC_OscConfig+0xd8>
 80047b0:	4b71      	ldr	r3, [pc, #452]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a70      	ldr	r2, [pc, #448]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 80047b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047ba:	6013      	str	r3, [r2, #0]
 80047bc:	4b6e      	ldr	r3, [pc, #440]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a6d      	ldr	r2, [pc, #436]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 80047c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80047c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d013      	beq.n	80047f8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047d0:	f7fc fc62 	bl	8001098 <HAL_GetTick>
 80047d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80047d6:	e008      	b.n	80047ea <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047d8:	f7fc fc5e 	bl	8001098 <HAL_GetTick>
 80047dc:	4602      	mov	r2, r0
 80047de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047e0:	1ad3      	subs	r3, r2, r3
 80047e2:	2b64      	cmp	r3, #100	@ 0x64
 80047e4:	d901      	bls.n	80047ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80047e6:	2303      	movs	r3, #3
 80047e8:	e3d4      	b.n	8004f94 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80047ea:	4b63      	ldr	r3, [pc, #396]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d0f0      	beq.n	80047d8 <HAL_RCC_OscConfig+0xe8>
 80047f6:	e014      	b.n	8004822 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047f8:	f7fc fc4e 	bl	8001098 <HAL_GetTick>
 80047fc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80047fe:	e008      	b.n	8004812 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004800:	f7fc fc4a 	bl	8001098 <HAL_GetTick>
 8004804:	4602      	mov	r2, r0
 8004806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004808:	1ad3      	subs	r3, r2, r3
 800480a:	2b64      	cmp	r3, #100	@ 0x64
 800480c:	d901      	bls.n	8004812 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800480e:	2303      	movs	r3, #3
 8004810:	e3c0      	b.n	8004f94 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004812:	4b59      	ldr	r3, [pc, #356]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800481a:	2b00      	cmp	r3, #0
 800481c:	d1f0      	bne.n	8004800 <HAL_RCC_OscConfig+0x110>
 800481e:	e000      	b.n	8004822 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004820:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f003 0302 	and.w	r3, r3, #2
 800482a:	2b00      	cmp	r3, #0
 800482c:	f000 80ca 	beq.w	80049c4 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004830:	4b51      	ldr	r3, [pc, #324]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 8004832:	691b      	ldr	r3, [r3, #16]
 8004834:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004838:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800483a:	4b4f      	ldr	r3, [pc, #316]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 800483c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800483e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004840:	6a3b      	ldr	r3, [r7, #32]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d007      	beq.n	8004856 <HAL_RCC_OscConfig+0x166>
 8004846:	6a3b      	ldr	r3, [r7, #32]
 8004848:	2b18      	cmp	r3, #24
 800484a:	d156      	bne.n	80048fa <HAL_RCC_OscConfig+0x20a>
 800484c:	69fb      	ldr	r3, [r7, #28]
 800484e:	f003 0303 	and.w	r3, r3, #3
 8004852:	2b00      	cmp	r3, #0
 8004854:	d151      	bne.n	80048fa <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004856:	4b48      	ldr	r3, [pc, #288]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f003 0304 	and.w	r3, r3, #4
 800485e:	2b00      	cmp	r3, #0
 8004860:	d005      	beq.n	800486e <HAL_RCC_OscConfig+0x17e>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	68db      	ldr	r3, [r3, #12]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d101      	bne.n	800486e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800486a:	2301      	movs	r3, #1
 800486c:	e392      	b.n	8004f94 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800486e:	4b42      	ldr	r3, [pc, #264]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f023 0219 	bic.w	r2, r3, #25
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	68db      	ldr	r3, [r3, #12]
 800487a:	493f      	ldr	r1, [pc, #252]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 800487c:	4313      	orrs	r3, r2
 800487e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004880:	f7fc fc0a 	bl	8001098 <HAL_GetTick>
 8004884:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004886:	e008      	b.n	800489a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004888:	f7fc fc06 	bl	8001098 <HAL_GetTick>
 800488c:	4602      	mov	r2, r0
 800488e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004890:	1ad3      	subs	r3, r2, r3
 8004892:	2b02      	cmp	r3, #2
 8004894:	d901      	bls.n	800489a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004896:	2303      	movs	r3, #3
 8004898:	e37c      	b.n	8004f94 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800489a:	4b37      	ldr	r3, [pc, #220]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f003 0304 	and.w	r3, r3, #4
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d0f0      	beq.n	8004888 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048a6:	f7fc fc27 	bl	80010f8 <HAL_GetREVID>
 80048aa:	4603      	mov	r3, r0
 80048ac:	f241 0203 	movw	r2, #4099	@ 0x1003
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d817      	bhi.n	80048e4 <HAL_RCC_OscConfig+0x1f4>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	691b      	ldr	r3, [r3, #16]
 80048b8:	2b40      	cmp	r3, #64	@ 0x40
 80048ba:	d108      	bne.n	80048ce <HAL_RCC_OscConfig+0x1de>
 80048bc:	4b2e      	ldr	r3, [pc, #184]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80048c4:	4a2c      	ldr	r2, [pc, #176]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 80048c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80048ca:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80048cc:	e07a      	b.n	80049c4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048ce:	4b2a      	ldr	r3, [pc, #168]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	691b      	ldr	r3, [r3, #16]
 80048da:	031b      	lsls	r3, r3, #12
 80048dc:	4926      	ldr	r1, [pc, #152]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 80048de:	4313      	orrs	r3, r2
 80048e0:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80048e2:	e06f      	b.n	80049c4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048e4:	4b24      	ldr	r3, [pc, #144]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	691b      	ldr	r3, [r3, #16]
 80048f0:	061b      	lsls	r3, r3, #24
 80048f2:	4921      	ldr	r1, [pc, #132]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 80048f4:	4313      	orrs	r3, r2
 80048f6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80048f8:	e064      	b.n	80049c4 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	68db      	ldr	r3, [r3, #12]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d047      	beq.n	8004992 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004902:	4b1d      	ldr	r3, [pc, #116]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f023 0219 	bic.w	r2, r3, #25
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	68db      	ldr	r3, [r3, #12]
 800490e:	491a      	ldr	r1, [pc, #104]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 8004910:	4313      	orrs	r3, r2
 8004912:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004914:	f7fc fbc0 	bl	8001098 <HAL_GetTick>
 8004918:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800491a:	e008      	b.n	800492e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800491c:	f7fc fbbc 	bl	8001098 <HAL_GetTick>
 8004920:	4602      	mov	r2, r0
 8004922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004924:	1ad3      	subs	r3, r2, r3
 8004926:	2b02      	cmp	r3, #2
 8004928:	d901      	bls.n	800492e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800492a:	2303      	movs	r3, #3
 800492c:	e332      	b.n	8004f94 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800492e:	4b12      	ldr	r3, [pc, #72]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f003 0304 	and.w	r3, r3, #4
 8004936:	2b00      	cmp	r3, #0
 8004938:	d0f0      	beq.n	800491c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800493a:	f7fc fbdd 	bl	80010f8 <HAL_GetREVID>
 800493e:	4603      	mov	r3, r0
 8004940:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004944:	4293      	cmp	r3, r2
 8004946:	d819      	bhi.n	800497c <HAL_RCC_OscConfig+0x28c>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	691b      	ldr	r3, [r3, #16]
 800494c:	2b40      	cmp	r3, #64	@ 0x40
 800494e:	d108      	bne.n	8004962 <HAL_RCC_OscConfig+0x272>
 8004950:	4b09      	ldr	r3, [pc, #36]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004958:	4a07      	ldr	r2, [pc, #28]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 800495a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800495e:	6053      	str	r3, [r2, #4]
 8004960:	e030      	b.n	80049c4 <HAL_RCC_OscConfig+0x2d4>
 8004962:	4b05      	ldr	r3, [pc, #20]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	691b      	ldr	r3, [r3, #16]
 800496e:	031b      	lsls	r3, r3, #12
 8004970:	4901      	ldr	r1, [pc, #4]	@ (8004978 <HAL_RCC_OscConfig+0x288>)
 8004972:	4313      	orrs	r3, r2
 8004974:	604b      	str	r3, [r1, #4]
 8004976:	e025      	b.n	80049c4 <HAL_RCC_OscConfig+0x2d4>
 8004978:	58024400 	.word	0x58024400
 800497c:	4b9a      	ldr	r3, [pc, #616]	@ (8004be8 <HAL_RCC_OscConfig+0x4f8>)
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	691b      	ldr	r3, [r3, #16]
 8004988:	061b      	lsls	r3, r3, #24
 800498a:	4997      	ldr	r1, [pc, #604]	@ (8004be8 <HAL_RCC_OscConfig+0x4f8>)
 800498c:	4313      	orrs	r3, r2
 800498e:	604b      	str	r3, [r1, #4]
 8004990:	e018      	b.n	80049c4 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004992:	4b95      	ldr	r3, [pc, #596]	@ (8004be8 <HAL_RCC_OscConfig+0x4f8>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	4a94      	ldr	r2, [pc, #592]	@ (8004be8 <HAL_RCC_OscConfig+0x4f8>)
 8004998:	f023 0301 	bic.w	r3, r3, #1
 800499c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800499e:	f7fc fb7b 	bl	8001098 <HAL_GetTick>
 80049a2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80049a4:	e008      	b.n	80049b8 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049a6:	f7fc fb77 	bl	8001098 <HAL_GetTick>
 80049aa:	4602      	mov	r2, r0
 80049ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ae:	1ad3      	subs	r3, r2, r3
 80049b0:	2b02      	cmp	r3, #2
 80049b2:	d901      	bls.n	80049b8 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80049b4:	2303      	movs	r3, #3
 80049b6:	e2ed      	b.n	8004f94 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80049b8:	4b8b      	ldr	r3, [pc, #556]	@ (8004be8 <HAL_RCC_OscConfig+0x4f8>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f003 0304 	and.w	r3, r3, #4
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d1f0      	bne.n	80049a6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f003 0310 	and.w	r3, r3, #16
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	f000 80a9 	beq.w	8004b24 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80049d2:	4b85      	ldr	r3, [pc, #532]	@ (8004be8 <HAL_RCC_OscConfig+0x4f8>)
 80049d4:	691b      	ldr	r3, [r3, #16]
 80049d6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80049da:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80049dc:	4b82      	ldr	r3, [pc, #520]	@ (8004be8 <HAL_RCC_OscConfig+0x4f8>)
 80049de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049e0:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80049e2:	69bb      	ldr	r3, [r7, #24]
 80049e4:	2b08      	cmp	r3, #8
 80049e6:	d007      	beq.n	80049f8 <HAL_RCC_OscConfig+0x308>
 80049e8:	69bb      	ldr	r3, [r7, #24]
 80049ea:	2b18      	cmp	r3, #24
 80049ec:	d13a      	bne.n	8004a64 <HAL_RCC_OscConfig+0x374>
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	f003 0303 	and.w	r3, r3, #3
 80049f4:	2b01      	cmp	r3, #1
 80049f6:	d135      	bne.n	8004a64 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80049f8:	4b7b      	ldr	r3, [pc, #492]	@ (8004be8 <HAL_RCC_OscConfig+0x4f8>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d005      	beq.n	8004a10 <HAL_RCC_OscConfig+0x320>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	69db      	ldr	r3, [r3, #28]
 8004a08:	2b80      	cmp	r3, #128	@ 0x80
 8004a0a:	d001      	beq.n	8004a10 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	e2c1      	b.n	8004f94 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004a10:	f7fc fb72 	bl	80010f8 <HAL_GetREVID>
 8004a14:	4603      	mov	r3, r0
 8004a16:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d817      	bhi.n	8004a4e <HAL_RCC_OscConfig+0x35e>
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6a1b      	ldr	r3, [r3, #32]
 8004a22:	2b20      	cmp	r3, #32
 8004a24:	d108      	bne.n	8004a38 <HAL_RCC_OscConfig+0x348>
 8004a26:	4b70      	ldr	r3, [pc, #448]	@ (8004be8 <HAL_RCC_OscConfig+0x4f8>)
 8004a28:	685b      	ldr	r3, [r3, #4]
 8004a2a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004a2e:	4a6e      	ldr	r2, [pc, #440]	@ (8004be8 <HAL_RCC_OscConfig+0x4f8>)
 8004a30:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004a34:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004a36:	e075      	b.n	8004b24 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004a38:	4b6b      	ldr	r3, [pc, #428]	@ (8004be8 <HAL_RCC_OscConfig+0x4f8>)
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6a1b      	ldr	r3, [r3, #32]
 8004a44:	069b      	lsls	r3, r3, #26
 8004a46:	4968      	ldr	r1, [pc, #416]	@ (8004be8 <HAL_RCC_OscConfig+0x4f8>)
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004a4c:	e06a      	b.n	8004b24 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004a4e:	4b66      	ldr	r3, [pc, #408]	@ (8004be8 <HAL_RCC_OscConfig+0x4f8>)
 8004a50:	68db      	ldr	r3, [r3, #12]
 8004a52:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6a1b      	ldr	r3, [r3, #32]
 8004a5a:	061b      	lsls	r3, r3, #24
 8004a5c:	4962      	ldr	r1, [pc, #392]	@ (8004be8 <HAL_RCC_OscConfig+0x4f8>)
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004a62:	e05f      	b.n	8004b24 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	69db      	ldr	r3, [r3, #28]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d042      	beq.n	8004af2 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004a6c:	4b5e      	ldr	r3, [pc, #376]	@ (8004be8 <HAL_RCC_OscConfig+0x4f8>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4a5d      	ldr	r2, [pc, #372]	@ (8004be8 <HAL_RCC_OscConfig+0x4f8>)
 8004a72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a78:	f7fc fb0e 	bl	8001098 <HAL_GetTick>
 8004a7c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004a7e:	e008      	b.n	8004a92 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004a80:	f7fc fb0a 	bl	8001098 <HAL_GetTick>
 8004a84:	4602      	mov	r2, r0
 8004a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a88:	1ad3      	subs	r3, r2, r3
 8004a8a:	2b02      	cmp	r3, #2
 8004a8c:	d901      	bls.n	8004a92 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8004a8e:	2303      	movs	r3, #3
 8004a90:	e280      	b.n	8004f94 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004a92:	4b55      	ldr	r3, [pc, #340]	@ (8004be8 <HAL_RCC_OscConfig+0x4f8>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d0f0      	beq.n	8004a80 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004a9e:	f7fc fb2b 	bl	80010f8 <HAL_GetREVID>
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d817      	bhi.n	8004adc <HAL_RCC_OscConfig+0x3ec>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6a1b      	ldr	r3, [r3, #32]
 8004ab0:	2b20      	cmp	r3, #32
 8004ab2:	d108      	bne.n	8004ac6 <HAL_RCC_OscConfig+0x3d6>
 8004ab4:	4b4c      	ldr	r3, [pc, #304]	@ (8004be8 <HAL_RCC_OscConfig+0x4f8>)
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004abc:	4a4a      	ldr	r2, [pc, #296]	@ (8004be8 <HAL_RCC_OscConfig+0x4f8>)
 8004abe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004ac2:	6053      	str	r3, [r2, #4]
 8004ac4:	e02e      	b.n	8004b24 <HAL_RCC_OscConfig+0x434>
 8004ac6:	4b48      	ldr	r3, [pc, #288]	@ (8004be8 <HAL_RCC_OscConfig+0x4f8>)
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6a1b      	ldr	r3, [r3, #32]
 8004ad2:	069b      	lsls	r3, r3, #26
 8004ad4:	4944      	ldr	r1, [pc, #272]	@ (8004be8 <HAL_RCC_OscConfig+0x4f8>)
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	604b      	str	r3, [r1, #4]
 8004ada:	e023      	b.n	8004b24 <HAL_RCC_OscConfig+0x434>
 8004adc:	4b42      	ldr	r3, [pc, #264]	@ (8004be8 <HAL_RCC_OscConfig+0x4f8>)
 8004ade:	68db      	ldr	r3, [r3, #12]
 8004ae0:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6a1b      	ldr	r3, [r3, #32]
 8004ae8:	061b      	lsls	r3, r3, #24
 8004aea:	493f      	ldr	r1, [pc, #252]	@ (8004be8 <HAL_RCC_OscConfig+0x4f8>)
 8004aec:	4313      	orrs	r3, r2
 8004aee:	60cb      	str	r3, [r1, #12]
 8004af0:	e018      	b.n	8004b24 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8004af2:	4b3d      	ldr	r3, [pc, #244]	@ (8004be8 <HAL_RCC_OscConfig+0x4f8>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a3c      	ldr	r2, [pc, #240]	@ (8004be8 <HAL_RCC_OscConfig+0x4f8>)
 8004af8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004afc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004afe:	f7fc facb 	bl	8001098 <HAL_GetTick>
 8004b02:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004b04:	e008      	b.n	8004b18 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004b06:	f7fc fac7 	bl	8001098 <HAL_GetTick>
 8004b0a:	4602      	mov	r2, r0
 8004b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b0e:	1ad3      	subs	r3, r2, r3
 8004b10:	2b02      	cmp	r3, #2
 8004b12:	d901      	bls.n	8004b18 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004b14:	2303      	movs	r3, #3
 8004b16:	e23d      	b.n	8004f94 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004b18:	4b33      	ldr	r3, [pc, #204]	@ (8004be8 <HAL_RCC_OscConfig+0x4f8>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d1f0      	bne.n	8004b06 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f003 0308 	and.w	r3, r3, #8
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d036      	beq.n	8004b9e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	695b      	ldr	r3, [r3, #20]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d019      	beq.n	8004b6c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b38:	4b2b      	ldr	r3, [pc, #172]	@ (8004be8 <HAL_RCC_OscConfig+0x4f8>)
 8004b3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b3c:	4a2a      	ldr	r2, [pc, #168]	@ (8004be8 <HAL_RCC_OscConfig+0x4f8>)
 8004b3e:	f043 0301 	orr.w	r3, r3, #1
 8004b42:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b44:	f7fc faa8 	bl	8001098 <HAL_GetTick>
 8004b48:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004b4a:	e008      	b.n	8004b5e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b4c:	f7fc faa4 	bl	8001098 <HAL_GetTick>
 8004b50:	4602      	mov	r2, r0
 8004b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b54:	1ad3      	subs	r3, r2, r3
 8004b56:	2b02      	cmp	r3, #2
 8004b58:	d901      	bls.n	8004b5e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8004b5a:	2303      	movs	r3, #3
 8004b5c:	e21a      	b.n	8004f94 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004b5e:	4b22      	ldr	r3, [pc, #136]	@ (8004be8 <HAL_RCC_OscConfig+0x4f8>)
 8004b60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b62:	f003 0302 	and.w	r3, r3, #2
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d0f0      	beq.n	8004b4c <HAL_RCC_OscConfig+0x45c>
 8004b6a:	e018      	b.n	8004b9e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b6c:	4b1e      	ldr	r3, [pc, #120]	@ (8004be8 <HAL_RCC_OscConfig+0x4f8>)
 8004b6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b70:	4a1d      	ldr	r2, [pc, #116]	@ (8004be8 <HAL_RCC_OscConfig+0x4f8>)
 8004b72:	f023 0301 	bic.w	r3, r3, #1
 8004b76:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b78:	f7fc fa8e 	bl	8001098 <HAL_GetTick>
 8004b7c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004b7e:	e008      	b.n	8004b92 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b80:	f7fc fa8a 	bl	8001098 <HAL_GetTick>
 8004b84:	4602      	mov	r2, r0
 8004b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b88:	1ad3      	subs	r3, r2, r3
 8004b8a:	2b02      	cmp	r3, #2
 8004b8c:	d901      	bls.n	8004b92 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8004b8e:	2303      	movs	r3, #3
 8004b90:	e200      	b.n	8004f94 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004b92:	4b15      	ldr	r3, [pc, #84]	@ (8004be8 <HAL_RCC_OscConfig+0x4f8>)
 8004b94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b96:	f003 0302 	and.w	r3, r3, #2
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d1f0      	bne.n	8004b80 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 0320 	and.w	r3, r3, #32
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d039      	beq.n	8004c1e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	699b      	ldr	r3, [r3, #24]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d01c      	beq.n	8004bec <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004bb2:	4b0d      	ldr	r3, [pc, #52]	@ (8004be8 <HAL_RCC_OscConfig+0x4f8>)
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	4a0c      	ldr	r2, [pc, #48]	@ (8004be8 <HAL_RCC_OscConfig+0x4f8>)
 8004bb8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004bbc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004bbe:	f7fc fa6b 	bl	8001098 <HAL_GetTick>
 8004bc2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004bc4:	e008      	b.n	8004bd8 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004bc6:	f7fc fa67 	bl	8001098 <HAL_GetTick>
 8004bca:	4602      	mov	r2, r0
 8004bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bce:	1ad3      	subs	r3, r2, r3
 8004bd0:	2b02      	cmp	r3, #2
 8004bd2:	d901      	bls.n	8004bd8 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8004bd4:	2303      	movs	r3, #3
 8004bd6:	e1dd      	b.n	8004f94 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004bd8:	4b03      	ldr	r3, [pc, #12]	@ (8004be8 <HAL_RCC_OscConfig+0x4f8>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d0f0      	beq.n	8004bc6 <HAL_RCC_OscConfig+0x4d6>
 8004be4:	e01b      	b.n	8004c1e <HAL_RCC_OscConfig+0x52e>
 8004be6:	bf00      	nop
 8004be8:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004bec:	4b9b      	ldr	r3, [pc, #620]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4a9a      	ldr	r2, [pc, #616]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004bf2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004bf6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004bf8:	f7fc fa4e 	bl	8001098 <HAL_GetTick>
 8004bfc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004bfe:	e008      	b.n	8004c12 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004c00:	f7fc fa4a 	bl	8001098 <HAL_GetTick>
 8004c04:	4602      	mov	r2, r0
 8004c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c08:	1ad3      	subs	r3, r2, r3
 8004c0a:	2b02      	cmp	r3, #2
 8004c0c:	d901      	bls.n	8004c12 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8004c0e:	2303      	movs	r3, #3
 8004c10:	e1c0      	b.n	8004f94 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004c12:	4b92      	ldr	r3, [pc, #584]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d1f0      	bne.n	8004c00 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f003 0304 	and.w	r3, r3, #4
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	f000 8081 	beq.w	8004d2e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004c2c:	4b8c      	ldr	r3, [pc, #560]	@ (8004e60 <HAL_RCC_OscConfig+0x770>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4a8b      	ldr	r2, [pc, #556]	@ (8004e60 <HAL_RCC_OscConfig+0x770>)
 8004c32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c36:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004c38:	f7fc fa2e 	bl	8001098 <HAL_GetTick>
 8004c3c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004c3e:	e008      	b.n	8004c52 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c40:	f7fc fa2a 	bl	8001098 <HAL_GetTick>
 8004c44:	4602      	mov	r2, r0
 8004c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c48:	1ad3      	subs	r3, r2, r3
 8004c4a:	2b64      	cmp	r3, #100	@ 0x64
 8004c4c:	d901      	bls.n	8004c52 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8004c4e:	2303      	movs	r3, #3
 8004c50:	e1a0      	b.n	8004f94 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004c52:	4b83      	ldr	r3, [pc, #524]	@ (8004e60 <HAL_RCC_OscConfig+0x770>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d0f0      	beq.n	8004c40 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	689b      	ldr	r3, [r3, #8]
 8004c62:	2b01      	cmp	r3, #1
 8004c64:	d106      	bne.n	8004c74 <HAL_RCC_OscConfig+0x584>
 8004c66:	4b7d      	ldr	r3, [pc, #500]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004c68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c6a:	4a7c      	ldr	r2, [pc, #496]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004c6c:	f043 0301 	orr.w	r3, r3, #1
 8004c70:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c72:	e02d      	b.n	8004cd0 <HAL_RCC_OscConfig+0x5e0>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	689b      	ldr	r3, [r3, #8]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d10c      	bne.n	8004c96 <HAL_RCC_OscConfig+0x5a6>
 8004c7c:	4b77      	ldr	r3, [pc, #476]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004c7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c80:	4a76      	ldr	r2, [pc, #472]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004c82:	f023 0301 	bic.w	r3, r3, #1
 8004c86:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c88:	4b74      	ldr	r3, [pc, #464]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004c8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c8c:	4a73      	ldr	r2, [pc, #460]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004c8e:	f023 0304 	bic.w	r3, r3, #4
 8004c92:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c94:	e01c      	b.n	8004cd0 <HAL_RCC_OscConfig+0x5e0>
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	689b      	ldr	r3, [r3, #8]
 8004c9a:	2b05      	cmp	r3, #5
 8004c9c:	d10c      	bne.n	8004cb8 <HAL_RCC_OscConfig+0x5c8>
 8004c9e:	4b6f      	ldr	r3, [pc, #444]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004ca0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ca2:	4a6e      	ldr	r2, [pc, #440]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004ca4:	f043 0304 	orr.w	r3, r3, #4
 8004ca8:	6713      	str	r3, [r2, #112]	@ 0x70
 8004caa:	4b6c      	ldr	r3, [pc, #432]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004cac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cae:	4a6b      	ldr	r2, [pc, #428]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004cb0:	f043 0301 	orr.w	r3, r3, #1
 8004cb4:	6713      	str	r3, [r2, #112]	@ 0x70
 8004cb6:	e00b      	b.n	8004cd0 <HAL_RCC_OscConfig+0x5e0>
 8004cb8:	4b68      	ldr	r3, [pc, #416]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004cba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cbc:	4a67      	ldr	r2, [pc, #412]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004cbe:	f023 0301 	bic.w	r3, r3, #1
 8004cc2:	6713      	str	r3, [r2, #112]	@ 0x70
 8004cc4:	4b65      	ldr	r3, [pc, #404]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004cc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cc8:	4a64      	ldr	r2, [pc, #400]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004cca:	f023 0304 	bic.w	r3, r3, #4
 8004cce:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d015      	beq.n	8004d04 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cd8:	f7fc f9de 	bl	8001098 <HAL_GetTick>
 8004cdc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004cde:	e00a      	b.n	8004cf6 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ce0:	f7fc f9da 	bl	8001098 <HAL_GetTick>
 8004ce4:	4602      	mov	r2, r0
 8004ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ce8:	1ad3      	subs	r3, r2, r3
 8004cea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d901      	bls.n	8004cf6 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8004cf2:	2303      	movs	r3, #3
 8004cf4:	e14e      	b.n	8004f94 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004cf6:	4b59      	ldr	r3, [pc, #356]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004cf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cfa:	f003 0302 	and.w	r3, r3, #2
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d0ee      	beq.n	8004ce0 <HAL_RCC_OscConfig+0x5f0>
 8004d02:	e014      	b.n	8004d2e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d04:	f7fc f9c8 	bl	8001098 <HAL_GetTick>
 8004d08:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004d0a:	e00a      	b.n	8004d22 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d0c:	f7fc f9c4 	bl	8001098 <HAL_GetTick>
 8004d10:	4602      	mov	r2, r0
 8004d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d14:	1ad3      	subs	r3, r2, r3
 8004d16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d901      	bls.n	8004d22 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8004d1e:	2303      	movs	r3, #3
 8004d20:	e138      	b.n	8004f94 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004d22:	4b4e      	ldr	r3, [pc, #312]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004d24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d26:	f003 0302 	and.w	r3, r3, #2
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d1ee      	bne.n	8004d0c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	f000 812d 	beq.w	8004f92 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004d38:	4b48      	ldr	r3, [pc, #288]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004d3a:	691b      	ldr	r3, [r3, #16]
 8004d3c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004d40:	2b18      	cmp	r3, #24
 8004d42:	f000 80bd 	beq.w	8004ec0 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d4a:	2b02      	cmp	r3, #2
 8004d4c:	f040 809e 	bne.w	8004e8c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d50:	4b42      	ldr	r3, [pc, #264]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a41      	ldr	r2, [pc, #260]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004d56:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d5c:	f7fc f99c 	bl	8001098 <HAL_GetTick>
 8004d60:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004d62:	e008      	b.n	8004d76 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d64:	f7fc f998 	bl	8001098 <HAL_GetTick>
 8004d68:	4602      	mov	r2, r0
 8004d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d6c:	1ad3      	subs	r3, r2, r3
 8004d6e:	2b02      	cmp	r3, #2
 8004d70:	d901      	bls.n	8004d76 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8004d72:	2303      	movs	r3, #3
 8004d74:	e10e      	b.n	8004f94 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004d76:	4b39      	ldr	r3, [pc, #228]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d1f0      	bne.n	8004d64 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004d82:	4b36      	ldr	r3, [pc, #216]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004d84:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004d86:	4b37      	ldr	r3, [pc, #220]	@ (8004e64 <HAL_RCC_OscConfig+0x774>)
 8004d88:	4013      	ands	r3, r2
 8004d8a:	687a      	ldr	r2, [r7, #4]
 8004d8c:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8004d8e:	687a      	ldr	r2, [r7, #4]
 8004d90:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004d92:	0112      	lsls	r2, r2, #4
 8004d94:	430a      	orrs	r2, r1
 8004d96:	4931      	ldr	r1, [pc, #196]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	628b      	str	r3, [r1, #40]	@ 0x28
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004da0:	3b01      	subs	r3, #1
 8004da2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004daa:	3b01      	subs	r3, #1
 8004dac:	025b      	lsls	r3, r3, #9
 8004dae:	b29b      	uxth	r3, r3
 8004db0:	431a      	orrs	r2, r3
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004db6:	3b01      	subs	r3, #1
 8004db8:	041b      	lsls	r3, r3, #16
 8004dba:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004dbe:	431a      	orrs	r2, r3
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dc4:	3b01      	subs	r3, #1
 8004dc6:	061b      	lsls	r3, r3, #24
 8004dc8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004dcc:	4923      	ldr	r1, [pc, #140]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004dce:	4313      	orrs	r3, r2
 8004dd0:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8004dd2:	4b22      	ldr	r3, [pc, #136]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004dd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dd6:	4a21      	ldr	r2, [pc, #132]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004dd8:	f023 0301 	bic.w	r3, r3, #1
 8004ddc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004dde:	4b1f      	ldr	r3, [pc, #124]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004de0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004de2:	4b21      	ldr	r3, [pc, #132]	@ (8004e68 <HAL_RCC_OscConfig+0x778>)
 8004de4:	4013      	ands	r3, r2
 8004de6:	687a      	ldr	r2, [r7, #4]
 8004de8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004dea:	00d2      	lsls	r2, r2, #3
 8004dec:	491b      	ldr	r1, [pc, #108]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004dee:	4313      	orrs	r3, r2
 8004df0:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004df2:	4b1a      	ldr	r3, [pc, #104]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004df4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004df6:	f023 020c 	bic.w	r2, r3, #12
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dfe:	4917      	ldr	r1, [pc, #92]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004e00:	4313      	orrs	r3, r2
 8004e02:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004e04:	4b15      	ldr	r3, [pc, #84]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004e06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e08:	f023 0202 	bic.w	r2, r3, #2
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e10:	4912      	ldr	r1, [pc, #72]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004e12:	4313      	orrs	r3, r2
 8004e14:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004e16:	4b11      	ldr	r3, [pc, #68]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004e18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e1a:	4a10      	ldr	r2, [pc, #64]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004e1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e20:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e22:	4b0e      	ldr	r3, [pc, #56]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004e24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e26:	4a0d      	ldr	r2, [pc, #52]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004e28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e2c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004e2e:	4b0b      	ldr	r3, [pc, #44]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004e30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e32:	4a0a      	ldr	r2, [pc, #40]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004e34:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004e38:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8004e3a:	4b08      	ldr	r3, [pc, #32]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004e3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e3e:	4a07      	ldr	r2, [pc, #28]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004e40:	f043 0301 	orr.w	r3, r3, #1
 8004e44:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e46:	4b05      	ldr	r3, [pc, #20]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4a04      	ldr	r2, [pc, #16]	@ (8004e5c <HAL_RCC_OscConfig+0x76c>)
 8004e4c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e52:	f7fc f921 	bl	8001098 <HAL_GetTick>
 8004e56:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004e58:	e011      	b.n	8004e7e <HAL_RCC_OscConfig+0x78e>
 8004e5a:	bf00      	nop
 8004e5c:	58024400 	.word	0x58024400
 8004e60:	58024800 	.word	0x58024800
 8004e64:	fffffc0c 	.word	0xfffffc0c
 8004e68:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e6c:	f7fc f914 	bl	8001098 <HAL_GetTick>
 8004e70:	4602      	mov	r2, r0
 8004e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e74:	1ad3      	subs	r3, r2, r3
 8004e76:	2b02      	cmp	r3, #2
 8004e78:	d901      	bls.n	8004e7e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8004e7a:	2303      	movs	r3, #3
 8004e7c:	e08a      	b.n	8004f94 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004e7e:	4b47      	ldr	r3, [pc, #284]	@ (8004f9c <HAL_RCC_OscConfig+0x8ac>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d0f0      	beq.n	8004e6c <HAL_RCC_OscConfig+0x77c>
 8004e8a:	e082      	b.n	8004f92 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e8c:	4b43      	ldr	r3, [pc, #268]	@ (8004f9c <HAL_RCC_OscConfig+0x8ac>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4a42      	ldr	r2, [pc, #264]	@ (8004f9c <HAL_RCC_OscConfig+0x8ac>)
 8004e92:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004e96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e98:	f7fc f8fe 	bl	8001098 <HAL_GetTick>
 8004e9c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004e9e:	e008      	b.n	8004eb2 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ea0:	f7fc f8fa 	bl	8001098 <HAL_GetTick>
 8004ea4:	4602      	mov	r2, r0
 8004ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ea8:	1ad3      	subs	r3, r2, r3
 8004eaa:	2b02      	cmp	r3, #2
 8004eac:	d901      	bls.n	8004eb2 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8004eae:	2303      	movs	r3, #3
 8004eb0:	e070      	b.n	8004f94 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004eb2:	4b3a      	ldr	r3, [pc, #232]	@ (8004f9c <HAL_RCC_OscConfig+0x8ac>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d1f0      	bne.n	8004ea0 <HAL_RCC_OscConfig+0x7b0>
 8004ebe:	e068      	b.n	8004f92 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004ec0:	4b36      	ldr	r3, [pc, #216]	@ (8004f9c <HAL_RCC_OscConfig+0x8ac>)
 8004ec2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ec4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004ec6:	4b35      	ldr	r3, [pc, #212]	@ (8004f9c <HAL_RCC_OscConfig+0x8ac>)
 8004ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eca:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ed0:	2b01      	cmp	r3, #1
 8004ed2:	d031      	beq.n	8004f38 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ed4:	693b      	ldr	r3, [r7, #16]
 8004ed6:	f003 0203 	and.w	r2, r3, #3
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ede:	429a      	cmp	r2, r3
 8004ee0:	d12a      	bne.n	8004f38 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004ee2:	693b      	ldr	r3, [r7, #16]
 8004ee4:	091b      	lsrs	r3, r3, #4
 8004ee6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004eee:	429a      	cmp	r2, r3
 8004ef0:	d122      	bne.n	8004f38 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004efc:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004efe:	429a      	cmp	r2, r3
 8004f00:	d11a      	bne.n	8004f38 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	0a5b      	lsrs	r3, r3, #9
 8004f06:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f0e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004f10:	429a      	cmp	r2, r3
 8004f12:	d111      	bne.n	8004f38 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	0c1b      	lsrs	r3, r3, #16
 8004f18:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f20:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004f22:	429a      	cmp	r2, r3
 8004f24:	d108      	bne.n	8004f38 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	0e1b      	lsrs	r3, r3, #24
 8004f2a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f32:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004f34:	429a      	cmp	r2, r3
 8004f36:	d001      	beq.n	8004f3c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8004f38:	2301      	movs	r3, #1
 8004f3a:	e02b      	b.n	8004f94 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004f3c:	4b17      	ldr	r3, [pc, #92]	@ (8004f9c <HAL_RCC_OscConfig+0x8ac>)
 8004f3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f40:	08db      	lsrs	r3, r3, #3
 8004f42:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004f46:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f4c:	693a      	ldr	r2, [r7, #16]
 8004f4e:	429a      	cmp	r2, r3
 8004f50:	d01f      	beq.n	8004f92 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8004f52:	4b12      	ldr	r3, [pc, #72]	@ (8004f9c <HAL_RCC_OscConfig+0x8ac>)
 8004f54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f56:	4a11      	ldr	r2, [pc, #68]	@ (8004f9c <HAL_RCC_OscConfig+0x8ac>)
 8004f58:	f023 0301 	bic.w	r3, r3, #1
 8004f5c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004f5e:	f7fc f89b 	bl	8001098 <HAL_GetTick>
 8004f62:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8004f64:	bf00      	nop
 8004f66:	f7fc f897 	bl	8001098 <HAL_GetTick>
 8004f6a:	4602      	mov	r2, r0
 8004f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d0f9      	beq.n	8004f66 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004f72:	4b0a      	ldr	r3, [pc, #40]	@ (8004f9c <HAL_RCC_OscConfig+0x8ac>)
 8004f74:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004f76:	4b0a      	ldr	r3, [pc, #40]	@ (8004fa0 <HAL_RCC_OscConfig+0x8b0>)
 8004f78:	4013      	ands	r3, r2
 8004f7a:	687a      	ldr	r2, [r7, #4]
 8004f7c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004f7e:	00d2      	lsls	r2, r2, #3
 8004f80:	4906      	ldr	r1, [pc, #24]	@ (8004f9c <HAL_RCC_OscConfig+0x8ac>)
 8004f82:	4313      	orrs	r3, r2
 8004f84:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8004f86:	4b05      	ldr	r3, [pc, #20]	@ (8004f9c <HAL_RCC_OscConfig+0x8ac>)
 8004f88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f8a:	4a04      	ldr	r2, [pc, #16]	@ (8004f9c <HAL_RCC_OscConfig+0x8ac>)
 8004f8c:	f043 0301 	orr.w	r3, r3, #1
 8004f90:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8004f92:	2300      	movs	r3, #0
}
 8004f94:	4618      	mov	r0, r3
 8004f96:	3730      	adds	r7, #48	@ 0x30
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bd80      	pop	{r7, pc}
 8004f9c:	58024400 	.word	0x58024400
 8004fa0:	ffff0007 	.word	0xffff0007

08004fa4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b086      	sub	sp, #24
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
 8004fac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d101      	bne.n	8004fb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	e19c      	b.n	80052f2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004fb8:	4b8a      	ldr	r3, [pc, #552]	@ (80051e4 <HAL_RCC_ClockConfig+0x240>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f003 030f 	and.w	r3, r3, #15
 8004fc0:	683a      	ldr	r2, [r7, #0]
 8004fc2:	429a      	cmp	r2, r3
 8004fc4:	d910      	bls.n	8004fe8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fc6:	4b87      	ldr	r3, [pc, #540]	@ (80051e4 <HAL_RCC_ClockConfig+0x240>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f023 020f 	bic.w	r2, r3, #15
 8004fce:	4985      	ldr	r1, [pc, #532]	@ (80051e4 <HAL_RCC_ClockConfig+0x240>)
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fd6:	4b83      	ldr	r3, [pc, #524]	@ (80051e4 <HAL_RCC_ClockConfig+0x240>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f003 030f 	and.w	r3, r3, #15
 8004fde:	683a      	ldr	r2, [r7, #0]
 8004fe0:	429a      	cmp	r2, r3
 8004fe2:	d001      	beq.n	8004fe8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	e184      	b.n	80052f2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f003 0304 	and.w	r3, r3, #4
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d010      	beq.n	8005016 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	691a      	ldr	r2, [r3, #16]
 8004ff8:	4b7b      	ldr	r3, [pc, #492]	@ (80051e8 <HAL_RCC_ClockConfig+0x244>)
 8004ffa:	699b      	ldr	r3, [r3, #24]
 8004ffc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005000:	429a      	cmp	r2, r3
 8005002:	d908      	bls.n	8005016 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005004:	4b78      	ldr	r3, [pc, #480]	@ (80051e8 <HAL_RCC_ClockConfig+0x244>)
 8005006:	699b      	ldr	r3, [r3, #24]
 8005008:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	691b      	ldr	r3, [r3, #16]
 8005010:	4975      	ldr	r1, [pc, #468]	@ (80051e8 <HAL_RCC_ClockConfig+0x244>)
 8005012:	4313      	orrs	r3, r2
 8005014:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f003 0308 	and.w	r3, r3, #8
 800501e:	2b00      	cmp	r3, #0
 8005020:	d010      	beq.n	8005044 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	695a      	ldr	r2, [r3, #20]
 8005026:	4b70      	ldr	r3, [pc, #448]	@ (80051e8 <HAL_RCC_ClockConfig+0x244>)
 8005028:	69db      	ldr	r3, [r3, #28]
 800502a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800502e:	429a      	cmp	r2, r3
 8005030:	d908      	bls.n	8005044 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005032:	4b6d      	ldr	r3, [pc, #436]	@ (80051e8 <HAL_RCC_ClockConfig+0x244>)
 8005034:	69db      	ldr	r3, [r3, #28]
 8005036:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	695b      	ldr	r3, [r3, #20]
 800503e:	496a      	ldr	r1, [pc, #424]	@ (80051e8 <HAL_RCC_ClockConfig+0x244>)
 8005040:	4313      	orrs	r3, r2
 8005042:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f003 0310 	and.w	r3, r3, #16
 800504c:	2b00      	cmp	r3, #0
 800504e:	d010      	beq.n	8005072 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	699a      	ldr	r2, [r3, #24]
 8005054:	4b64      	ldr	r3, [pc, #400]	@ (80051e8 <HAL_RCC_ClockConfig+0x244>)
 8005056:	69db      	ldr	r3, [r3, #28]
 8005058:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800505c:	429a      	cmp	r2, r3
 800505e:	d908      	bls.n	8005072 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005060:	4b61      	ldr	r3, [pc, #388]	@ (80051e8 <HAL_RCC_ClockConfig+0x244>)
 8005062:	69db      	ldr	r3, [r3, #28]
 8005064:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	699b      	ldr	r3, [r3, #24]
 800506c:	495e      	ldr	r1, [pc, #376]	@ (80051e8 <HAL_RCC_ClockConfig+0x244>)
 800506e:	4313      	orrs	r3, r2
 8005070:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f003 0320 	and.w	r3, r3, #32
 800507a:	2b00      	cmp	r3, #0
 800507c:	d010      	beq.n	80050a0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	69da      	ldr	r2, [r3, #28]
 8005082:	4b59      	ldr	r3, [pc, #356]	@ (80051e8 <HAL_RCC_ClockConfig+0x244>)
 8005084:	6a1b      	ldr	r3, [r3, #32]
 8005086:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800508a:	429a      	cmp	r2, r3
 800508c:	d908      	bls.n	80050a0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800508e:	4b56      	ldr	r3, [pc, #344]	@ (80051e8 <HAL_RCC_ClockConfig+0x244>)
 8005090:	6a1b      	ldr	r3, [r3, #32]
 8005092:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	69db      	ldr	r3, [r3, #28]
 800509a:	4953      	ldr	r1, [pc, #332]	@ (80051e8 <HAL_RCC_ClockConfig+0x244>)
 800509c:	4313      	orrs	r3, r2
 800509e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f003 0302 	and.w	r3, r3, #2
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d010      	beq.n	80050ce <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	68da      	ldr	r2, [r3, #12]
 80050b0:	4b4d      	ldr	r3, [pc, #308]	@ (80051e8 <HAL_RCC_ClockConfig+0x244>)
 80050b2:	699b      	ldr	r3, [r3, #24]
 80050b4:	f003 030f 	and.w	r3, r3, #15
 80050b8:	429a      	cmp	r2, r3
 80050ba:	d908      	bls.n	80050ce <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80050bc:	4b4a      	ldr	r3, [pc, #296]	@ (80051e8 <HAL_RCC_ClockConfig+0x244>)
 80050be:	699b      	ldr	r3, [r3, #24]
 80050c0:	f023 020f 	bic.w	r2, r3, #15
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	68db      	ldr	r3, [r3, #12]
 80050c8:	4947      	ldr	r1, [pc, #284]	@ (80051e8 <HAL_RCC_ClockConfig+0x244>)
 80050ca:	4313      	orrs	r3, r2
 80050cc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f003 0301 	and.w	r3, r3, #1
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d055      	beq.n	8005186 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80050da:	4b43      	ldr	r3, [pc, #268]	@ (80051e8 <HAL_RCC_ClockConfig+0x244>)
 80050dc:	699b      	ldr	r3, [r3, #24]
 80050de:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	689b      	ldr	r3, [r3, #8]
 80050e6:	4940      	ldr	r1, [pc, #256]	@ (80051e8 <HAL_RCC_ClockConfig+0x244>)
 80050e8:	4313      	orrs	r3, r2
 80050ea:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	685b      	ldr	r3, [r3, #4]
 80050f0:	2b02      	cmp	r3, #2
 80050f2:	d107      	bne.n	8005104 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80050f4:	4b3c      	ldr	r3, [pc, #240]	@ (80051e8 <HAL_RCC_ClockConfig+0x244>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d121      	bne.n	8005144 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005100:	2301      	movs	r3, #1
 8005102:	e0f6      	b.n	80052f2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	685b      	ldr	r3, [r3, #4]
 8005108:	2b03      	cmp	r3, #3
 800510a:	d107      	bne.n	800511c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800510c:	4b36      	ldr	r3, [pc, #216]	@ (80051e8 <HAL_RCC_ClockConfig+0x244>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005114:	2b00      	cmp	r3, #0
 8005116:	d115      	bne.n	8005144 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005118:	2301      	movs	r3, #1
 800511a:	e0ea      	b.n	80052f2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	685b      	ldr	r3, [r3, #4]
 8005120:	2b01      	cmp	r3, #1
 8005122:	d107      	bne.n	8005134 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005124:	4b30      	ldr	r3, [pc, #192]	@ (80051e8 <HAL_RCC_ClockConfig+0x244>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800512c:	2b00      	cmp	r3, #0
 800512e:	d109      	bne.n	8005144 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005130:	2301      	movs	r3, #1
 8005132:	e0de      	b.n	80052f2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005134:	4b2c      	ldr	r3, [pc, #176]	@ (80051e8 <HAL_RCC_ClockConfig+0x244>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f003 0304 	and.w	r3, r3, #4
 800513c:	2b00      	cmp	r3, #0
 800513e:	d101      	bne.n	8005144 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005140:	2301      	movs	r3, #1
 8005142:	e0d6      	b.n	80052f2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005144:	4b28      	ldr	r3, [pc, #160]	@ (80051e8 <HAL_RCC_ClockConfig+0x244>)
 8005146:	691b      	ldr	r3, [r3, #16]
 8005148:	f023 0207 	bic.w	r2, r3, #7
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	4925      	ldr	r1, [pc, #148]	@ (80051e8 <HAL_RCC_ClockConfig+0x244>)
 8005152:	4313      	orrs	r3, r2
 8005154:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005156:	f7fb ff9f 	bl	8001098 <HAL_GetTick>
 800515a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800515c:	e00a      	b.n	8005174 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800515e:	f7fb ff9b 	bl	8001098 <HAL_GetTick>
 8005162:	4602      	mov	r2, r0
 8005164:	697b      	ldr	r3, [r7, #20]
 8005166:	1ad3      	subs	r3, r2, r3
 8005168:	f241 3288 	movw	r2, #5000	@ 0x1388
 800516c:	4293      	cmp	r3, r2
 800516e:	d901      	bls.n	8005174 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8005170:	2303      	movs	r3, #3
 8005172:	e0be      	b.n	80052f2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005174:	4b1c      	ldr	r3, [pc, #112]	@ (80051e8 <HAL_RCC_ClockConfig+0x244>)
 8005176:	691b      	ldr	r3, [r3, #16]
 8005178:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	00db      	lsls	r3, r3, #3
 8005182:	429a      	cmp	r2, r3
 8005184:	d1eb      	bne.n	800515e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f003 0302 	and.w	r3, r3, #2
 800518e:	2b00      	cmp	r3, #0
 8005190:	d010      	beq.n	80051b4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	68da      	ldr	r2, [r3, #12]
 8005196:	4b14      	ldr	r3, [pc, #80]	@ (80051e8 <HAL_RCC_ClockConfig+0x244>)
 8005198:	699b      	ldr	r3, [r3, #24]
 800519a:	f003 030f 	and.w	r3, r3, #15
 800519e:	429a      	cmp	r2, r3
 80051a0:	d208      	bcs.n	80051b4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80051a2:	4b11      	ldr	r3, [pc, #68]	@ (80051e8 <HAL_RCC_ClockConfig+0x244>)
 80051a4:	699b      	ldr	r3, [r3, #24]
 80051a6:	f023 020f 	bic.w	r2, r3, #15
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	68db      	ldr	r3, [r3, #12]
 80051ae:	490e      	ldr	r1, [pc, #56]	@ (80051e8 <HAL_RCC_ClockConfig+0x244>)
 80051b0:	4313      	orrs	r3, r2
 80051b2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80051b4:	4b0b      	ldr	r3, [pc, #44]	@ (80051e4 <HAL_RCC_ClockConfig+0x240>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f003 030f 	and.w	r3, r3, #15
 80051bc:	683a      	ldr	r2, [r7, #0]
 80051be:	429a      	cmp	r2, r3
 80051c0:	d214      	bcs.n	80051ec <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051c2:	4b08      	ldr	r3, [pc, #32]	@ (80051e4 <HAL_RCC_ClockConfig+0x240>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f023 020f 	bic.w	r2, r3, #15
 80051ca:	4906      	ldr	r1, [pc, #24]	@ (80051e4 <HAL_RCC_ClockConfig+0x240>)
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	4313      	orrs	r3, r2
 80051d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051d2:	4b04      	ldr	r3, [pc, #16]	@ (80051e4 <HAL_RCC_ClockConfig+0x240>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f003 030f 	and.w	r3, r3, #15
 80051da:	683a      	ldr	r2, [r7, #0]
 80051dc:	429a      	cmp	r2, r3
 80051de:	d005      	beq.n	80051ec <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80051e0:	2301      	movs	r3, #1
 80051e2:	e086      	b.n	80052f2 <HAL_RCC_ClockConfig+0x34e>
 80051e4:	52002000 	.word	0x52002000
 80051e8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f003 0304 	and.w	r3, r3, #4
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d010      	beq.n	800521a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	691a      	ldr	r2, [r3, #16]
 80051fc:	4b3f      	ldr	r3, [pc, #252]	@ (80052fc <HAL_RCC_ClockConfig+0x358>)
 80051fe:	699b      	ldr	r3, [r3, #24]
 8005200:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005204:	429a      	cmp	r2, r3
 8005206:	d208      	bcs.n	800521a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005208:	4b3c      	ldr	r3, [pc, #240]	@ (80052fc <HAL_RCC_ClockConfig+0x358>)
 800520a:	699b      	ldr	r3, [r3, #24]
 800520c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	691b      	ldr	r3, [r3, #16]
 8005214:	4939      	ldr	r1, [pc, #228]	@ (80052fc <HAL_RCC_ClockConfig+0x358>)
 8005216:	4313      	orrs	r3, r2
 8005218:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f003 0308 	and.w	r3, r3, #8
 8005222:	2b00      	cmp	r3, #0
 8005224:	d010      	beq.n	8005248 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	695a      	ldr	r2, [r3, #20]
 800522a:	4b34      	ldr	r3, [pc, #208]	@ (80052fc <HAL_RCC_ClockConfig+0x358>)
 800522c:	69db      	ldr	r3, [r3, #28]
 800522e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005232:	429a      	cmp	r2, r3
 8005234:	d208      	bcs.n	8005248 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005236:	4b31      	ldr	r3, [pc, #196]	@ (80052fc <HAL_RCC_ClockConfig+0x358>)
 8005238:	69db      	ldr	r3, [r3, #28]
 800523a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	695b      	ldr	r3, [r3, #20]
 8005242:	492e      	ldr	r1, [pc, #184]	@ (80052fc <HAL_RCC_ClockConfig+0x358>)
 8005244:	4313      	orrs	r3, r2
 8005246:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f003 0310 	and.w	r3, r3, #16
 8005250:	2b00      	cmp	r3, #0
 8005252:	d010      	beq.n	8005276 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	699a      	ldr	r2, [r3, #24]
 8005258:	4b28      	ldr	r3, [pc, #160]	@ (80052fc <HAL_RCC_ClockConfig+0x358>)
 800525a:	69db      	ldr	r3, [r3, #28]
 800525c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005260:	429a      	cmp	r2, r3
 8005262:	d208      	bcs.n	8005276 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005264:	4b25      	ldr	r3, [pc, #148]	@ (80052fc <HAL_RCC_ClockConfig+0x358>)
 8005266:	69db      	ldr	r3, [r3, #28]
 8005268:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	699b      	ldr	r3, [r3, #24]
 8005270:	4922      	ldr	r1, [pc, #136]	@ (80052fc <HAL_RCC_ClockConfig+0x358>)
 8005272:	4313      	orrs	r3, r2
 8005274:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f003 0320 	and.w	r3, r3, #32
 800527e:	2b00      	cmp	r3, #0
 8005280:	d010      	beq.n	80052a4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	69da      	ldr	r2, [r3, #28]
 8005286:	4b1d      	ldr	r3, [pc, #116]	@ (80052fc <HAL_RCC_ClockConfig+0x358>)
 8005288:	6a1b      	ldr	r3, [r3, #32]
 800528a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800528e:	429a      	cmp	r2, r3
 8005290:	d208      	bcs.n	80052a4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005292:	4b1a      	ldr	r3, [pc, #104]	@ (80052fc <HAL_RCC_ClockConfig+0x358>)
 8005294:	6a1b      	ldr	r3, [r3, #32]
 8005296:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	69db      	ldr	r3, [r3, #28]
 800529e:	4917      	ldr	r1, [pc, #92]	@ (80052fc <HAL_RCC_ClockConfig+0x358>)
 80052a0:	4313      	orrs	r3, r2
 80052a2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80052a4:	f000 f834 	bl	8005310 <HAL_RCC_GetSysClockFreq>
 80052a8:	4602      	mov	r2, r0
 80052aa:	4b14      	ldr	r3, [pc, #80]	@ (80052fc <HAL_RCC_ClockConfig+0x358>)
 80052ac:	699b      	ldr	r3, [r3, #24]
 80052ae:	0a1b      	lsrs	r3, r3, #8
 80052b0:	f003 030f 	and.w	r3, r3, #15
 80052b4:	4912      	ldr	r1, [pc, #72]	@ (8005300 <HAL_RCC_ClockConfig+0x35c>)
 80052b6:	5ccb      	ldrb	r3, [r1, r3]
 80052b8:	f003 031f 	and.w	r3, r3, #31
 80052bc:	fa22 f303 	lsr.w	r3, r2, r3
 80052c0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80052c2:	4b0e      	ldr	r3, [pc, #56]	@ (80052fc <HAL_RCC_ClockConfig+0x358>)
 80052c4:	699b      	ldr	r3, [r3, #24]
 80052c6:	f003 030f 	and.w	r3, r3, #15
 80052ca:	4a0d      	ldr	r2, [pc, #52]	@ (8005300 <HAL_RCC_ClockConfig+0x35c>)
 80052cc:	5cd3      	ldrb	r3, [r2, r3]
 80052ce:	f003 031f 	and.w	r3, r3, #31
 80052d2:	693a      	ldr	r2, [r7, #16]
 80052d4:	fa22 f303 	lsr.w	r3, r2, r3
 80052d8:	4a0a      	ldr	r2, [pc, #40]	@ (8005304 <HAL_RCC_ClockConfig+0x360>)
 80052da:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80052dc:	4a0a      	ldr	r2, [pc, #40]	@ (8005308 <HAL_RCC_ClockConfig+0x364>)
 80052de:	693b      	ldr	r3, [r7, #16]
 80052e0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80052e2:	4b0a      	ldr	r3, [pc, #40]	@ (800530c <HAL_RCC_ClockConfig+0x368>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4618      	mov	r0, r3
 80052e8:	f7fb fe8c 	bl	8001004 <HAL_InitTick>
 80052ec:	4603      	mov	r3, r0
 80052ee:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80052f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80052f2:	4618      	mov	r0, r3
 80052f4:	3718      	adds	r7, #24
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bd80      	pop	{r7, pc}
 80052fa:	bf00      	nop
 80052fc:	58024400 	.word	0x58024400
 8005300:	08010794 	.word	0x08010794
 8005304:	24000004 	.word	0x24000004
 8005308:	24000000 	.word	0x24000000
 800530c:	24000008 	.word	0x24000008

08005310 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005310:	b480      	push	{r7}
 8005312:	b089      	sub	sp, #36	@ 0x24
 8005314:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005316:	4bb3      	ldr	r3, [pc, #716]	@ (80055e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005318:	691b      	ldr	r3, [r3, #16]
 800531a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800531e:	2b18      	cmp	r3, #24
 8005320:	f200 8155 	bhi.w	80055ce <HAL_RCC_GetSysClockFreq+0x2be>
 8005324:	a201      	add	r2, pc, #4	@ (adr r2, 800532c <HAL_RCC_GetSysClockFreq+0x1c>)
 8005326:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800532a:	bf00      	nop
 800532c:	08005391 	.word	0x08005391
 8005330:	080055cf 	.word	0x080055cf
 8005334:	080055cf 	.word	0x080055cf
 8005338:	080055cf 	.word	0x080055cf
 800533c:	080055cf 	.word	0x080055cf
 8005340:	080055cf 	.word	0x080055cf
 8005344:	080055cf 	.word	0x080055cf
 8005348:	080055cf 	.word	0x080055cf
 800534c:	080053b7 	.word	0x080053b7
 8005350:	080055cf 	.word	0x080055cf
 8005354:	080055cf 	.word	0x080055cf
 8005358:	080055cf 	.word	0x080055cf
 800535c:	080055cf 	.word	0x080055cf
 8005360:	080055cf 	.word	0x080055cf
 8005364:	080055cf 	.word	0x080055cf
 8005368:	080055cf 	.word	0x080055cf
 800536c:	080053bd 	.word	0x080053bd
 8005370:	080055cf 	.word	0x080055cf
 8005374:	080055cf 	.word	0x080055cf
 8005378:	080055cf 	.word	0x080055cf
 800537c:	080055cf 	.word	0x080055cf
 8005380:	080055cf 	.word	0x080055cf
 8005384:	080055cf 	.word	0x080055cf
 8005388:	080055cf 	.word	0x080055cf
 800538c:	080053c3 	.word	0x080053c3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005390:	4b94      	ldr	r3, [pc, #592]	@ (80055e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f003 0320 	and.w	r3, r3, #32
 8005398:	2b00      	cmp	r3, #0
 800539a:	d009      	beq.n	80053b0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800539c:	4b91      	ldr	r3, [pc, #580]	@ (80055e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	08db      	lsrs	r3, r3, #3
 80053a2:	f003 0303 	and.w	r3, r3, #3
 80053a6:	4a90      	ldr	r2, [pc, #576]	@ (80055e8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80053a8:	fa22 f303 	lsr.w	r3, r2, r3
 80053ac:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80053ae:	e111      	b.n	80055d4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80053b0:	4b8d      	ldr	r3, [pc, #564]	@ (80055e8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80053b2:	61bb      	str	r3, [r7, #24]
      break;
 80053b4:	e10e      	b.n	80055d4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80053b6:	4b8d      	ldr	r3, [pc, #564]	@ (80055ec <HAL_RCC_GetSysClockFreq+0x2dc>)
 80053b8:	61bb      	str	r3, [r7, #24]
      break;
 80053ba:	e10b      	b.n	80055d4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80053bc:	4b8c      	ldr	r3, [pc, #560]	@ (80055f0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80053be:	61bb      	str	r3, [r7, #24]
      break;
 80053c0:	e108      	b.n	80055d4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80053c2:	4b88      	ldr	r3, [pc, #544]	@ (80055e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80053c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053c6:	f003 0303 	and.w	r3, r3, #3
 80053ca:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80053cc:	4b85      	ldr	r3, [pc, #532]	@ (80055e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80053ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053d0:	091b      	lsrs	r3, r3, #4
 80053d2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80053d6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80053d8:	4b82      	ldr	r3, [pc, #520]	@ (80055e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80053da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053dc:	f003 0301 	and.w	r3, r3, #1
 80053e0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80053e2:	4b80      	ldr	r3, [pc, #512]	@ (80055e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80053e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053e6:	08db      	lsrs	r3, r3, #3
 80053e8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80053ec:	68fa      	ldr	r2, [r7, #12]
 80053ee:	fb02 f303 	mul.w	r3, r2, r3
 80053f2:	ee07 3a90 	vmov	s15, r3
 80053f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053fa:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80053fe:	693b      	ldr	r3, [r7, #16]
 8005400:	2b00      	cmp	r3, #0
 8005402:	f000 80e1 	beq.w	80055c8 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8005406:	697b      	ldr	r3, [r7, #20]
 8005408:	2b02      	cmp	r3, #2
 800540a:	f000 8083 	beq.w	8005514 <HAL_RCC_GetSysClockFreq+0x204>
 800540e:	697b      	ldr	r3, [r7, #20]
 8005410:	2b02      	cmp	r3, #2
 8005412:	f200 80a1 	bhi.w	8005558 <HAL_RCC_GetSysClockFreq+0x248>
 8005416:	697b      	ldr	r3, [r7, #20]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d003      	beq.n	8005424 <HAL_RCC_GetSysClockFreq+0x114>
 800541c:	697b      	ldr	r3, [r7, #20]
 800541e:	2b01      	cmp	r3, #1
 8005420:	d056      	beq.n	80054d0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8005422:	e099      	b.n	8005558 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005424:	4b6f      	ldr	r3, [pc, #444]	@ (80055e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f003 0320 	and.w	r3, r3, #32
 800542c:	2b00      	cmp	r3, #0
 800542e:	d02d      	beq.n	800548c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005430:	4b6c      	ldr	r3, [pc, #432]	@ (80055e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	08db      	lsrs	r3, r3, #3
 8005436:	f003 0303 	and.w	r3, r3, #3
 800543a:	4a6b      	ldr	r2, [pc, #428]	@ (80055e8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800543c:	fa22 f303 	lsr.w	r3, r2, r3
 8005440:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	ee07 3a90 	vmov	s15, r3
 8005448:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800544c:	693b      	ldr	r3, [r7, #16]
 800544e:	ee07 3a90 	vmov	s15, r3
 8005452:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005456:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800545a:	4b62      	ldr	r3, [pc, #392]	@ (80055e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800545c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800545e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005462:	ee07 3a90 	vmov	s15, r3
 8005466:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800546a:	ed97 6a02 	vldr	s12, [r7, #8]
 800546e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80055f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005472:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005476:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800547a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800547e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005482:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005486:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800548a:	e087      	b.n	800559c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800548c:	693b      	ldr	r3, [r7, #16]
 800548e:	ee07 3a90 	vmov	s15, r3
 8005492:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005496:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80055f8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800549a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800549e:	4b51      	ldr	r3, [pc, #324]	@ (80055e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80054a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054a6:	ee07 3a90 	vmov	s15, r3
 80054aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80054ae:	ed97 6a02 	vldr	s12, [r7, #8]
 80054b2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80055f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80054b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80054ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80054be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80054c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80054c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054ca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80054ce:	e065      	b.n	800559c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80054d0:	693b      	ldr	r3, [r7, #16]
 80054d2:	ee07 3a90 	vmov	s15, r3
 80054d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054da:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80055fc <HAL_RCC_GetSysClockFreq+0x2ec>
 80054de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80054e2:	4b40      	ldr	r3, [pc, #256]	@ (80055e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80054e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054ea:	ee07 3a90 	vmov	s15, r3
 80054ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80054f2:	ed97 6a02 	vldr	s12, [r7, #8]
 80054f6:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80055f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80054fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80054fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005502:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005506:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800550a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800550e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005512:	e043      	b.n	800559c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005514:	693b      	ldr	r3, [r7, #16]
 8005516:	ee07 3a90 	vmov	s15, r3
 800551a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800551e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8005600 <HAL_RCC_GetSysClockFreq+0x2f0>
 8005522:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005526:	4b2f      	ldr	r3, [pc, #188]	@ (80055e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800552a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800552e:	ee07 3a90 	vmov	s15, r3
 8005532:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005536:	ed97 6a02 	vldr	s12, [r7, #8]
 800553a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80055f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800553e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005542:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005546:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800554a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800554e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005552:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005556:	e021      	b.n	800559c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005558:	693b      	ldr	r3, [r7, #16]
 800555a:	ee07 3a90 	vmov	s15, r3
 800555e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005562:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80055fc <HAL_RCC_GetSysClockFreq+0x2ec>
 8005566:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800556a:	4b1e      	ldr	r3, [pc, #120]	@ (80055e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800556c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800556e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005572:	ee07 3a90 	vmov	s15, r3
 8005576:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800557a:	ed97 6a02 	vldr	s12, [r7, #8]
 800557e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80055f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005582:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005586:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800558a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800558e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005592:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005596:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800559a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800559c:	4b11      	ldr	r3, [pc, #68]	@ (80055e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800559e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055a0:	0a5b      	lsrs	r3, r3, #9
 80055a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80055a6:	3301      	adds	r3, #1
 80055a8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	ee07 3a90 	vmov	s15, r3
 80055b0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80055b4:	edd7 6a07 	vldr	s13, [r7, #28]
 80055b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80055bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80055c0:	ee17 3a90 	vmov	r3, s15
 80055c4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80055c6:	e005      	b.n	80055d4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80055c8:	2300      	movs	r3, #0
 80055ca:	61bb      	str	r3, [r7, #24]
      break;
 80055cc:	e002      	b.n	80055d4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80055ce:	4b07      	ldr	r3, [pc, #28]	@ (80055ec <HAL_RCC_GetSysClockFreq+0x2dc>)
 80055d0:	61bb      	str	r3, [r7, #24]
      break;
 80055d2:	bf00      	nop
  }

  return sysclockfreq;
 80055d4:	69bb      	ldr	r3, [r7, #24]
}
 80055d6:	4618      	mov	r0, r3
 80055d8:	3724      	adds	r7, #36	@ 0x24
 80055da:	46bd      	mov	sp, r7
 80055dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e0:	4770      	bx	lr
 80055e2:	bf00      	nop
 80055e4:	58024400 	.word	0x58024400
 80055e8:	03d09000 	.word	0x03d09000
 80055ec:	003d0900 	.word	0x003d0900
 80055f0:	017d7840 	.word	0x017d7840
 80055f4:	46000000 	.word	0x46000000
 80055f8:	4c742400 	.word	0x4c742400
 80055fc:	4a742400 	.word	0x4a742400
 8005600:	4bbebc20 	.word	0x4bbebc20

08005604 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	b082      	sub	sp, #8
 8005608:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800560a:	f7ff fe81 	bl	8005310 <HAL_RCC_GetSysClockFreq>
 800560e:	4602      	mov	r2, r0
 8005610:	4b10      	ldr	r3, [pc, #64]	@ (8005654 <HAL_RCC_GetHCLKFreq+0x50>)
 8005612:	699b      	ldr	r3, [r3, #24]
 8005614:	0a1b      	lsrs	r3, r3, #8
 8005616:	f003 030f 	and.w	r3, r3, #15
 800561a:	490f      	ldr	r1, [pc, #60]	@ (8005658 <HAL_RCC_GetHCLKFreq+0x54>)
 800561c:	5ccb      	ldrb	r3, [r1, r3]
 800561e:	f003 031f 	and.w	r3, r3, #31
 8005622:	fa22 f303 	lsr.w	r3, r2, r3
 8005626:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005628:	4b0a      	ldr	r3, [pc, #40]	@ (8005654 <HAL_RCC_GetHCLKFreq+0x50>)
 800562a:	699b      	ldr	r3, [r3, #24]
 800562c:	f003 030f 	and.w	r3, r3, #15
 8005630:	4a09      	ldr	r2, [pc, #36]	@ (8005658 <HAL_RCC_GetHCLKFreq+0x54>)
 8005632:	5cd3      	ldrb	r3, [r2, r3]
 8005634:	f003 031f 	and.w	r3, r3, #31
 8005638:	687a      	ldr	r2, [r7, #4]
 800563a:	fa22 f303 	lsr.w	r3, r2, r3
 800563e:	4a07      	ldr	r2, [pc, #28]	@ (800565c <HAL_RCC_GetHCLKFreq+0x58>)
 8005640:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005642:	4a07      	ldr	r2, [pc, #28]	@ (8005660 <HAL_RCC_GetHCLKFreq+0x5c>)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8005648:	4b04      	ldr	r3, [pc, #16]	@ (800565c <HAL_RCC_GetHCLKFreq+0x58>)
 800564a:	681b      	ldr	r3, [r3, #0]
}
 800564c:	4618      	mov	r0, r3
 800564e:	3708      	adds	r7, #8
 8005650:	46bd      	mov	sp, r7
 8005652:	bd80      	pop	{r7, pc}
 8005654:	58024400 	.word	0x58024400
 8005658:	08010794 	.word	0x08010794
 800565c:	24000004 	.word	0x24000004
 8005660:	24000000 	.word	0x24000000

08005664 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005664:	b580      	push	{r7, lr}
 8005666:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8005668:	f7ff ffcc 	bl	8005604 <HAL_RCC_GetHCLKFreq>
 800566c:	4602      	mov	r2, r0
 800566e:	4b06      	ldr	r3, [pc, #24]	@ (8005688 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005670:	69db      	ldr	r3, [r3, #28]
 8005672:	091b      	lsrs	r3, r3, #4
 8005674:	f003 0307 	and.w	r3, r3, #7
 8005678:	4904      	ldr	r1, [pc, #16]	@ (800568c <HAL_RCC_GetPCLK1Freq+0x28>)
 800567a:	5ccb      	ldrb	r3, [r1, r3]
 800567c:	f003 031f 	and.w	r3, r3, #31
 8005680:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8005684:	4618      	mov	r0, r3
 8005686:	bd80      	pop	{r7, pc}
 8005688:	58024400 	.word	0x58024400
 800568c:	08010794 	.word	0x08010794

08005690 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005690:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005694:	b0ca      	sub	sp, #296	@ 0x128
 8005696:	af00      	add	r7, sp, #0
 8005698:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800569c:	2300      	movs	r3, #0
 800569e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80056a2:	2300      	movs	r3, #0
 80056a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80056a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056b0:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80056b4:	2500      	movs	r5, #0
 80056b6:	ea54 0305 	orrs.w	r3, r4, r5
 80056ba:	d049      	beq.n	8005750 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80056bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056c0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80056c2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80056c6:	d02f      	beq.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80056c8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80056cc:	d828      	bhi.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80056ce:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80056d2:	d01a      	beq.n	800570a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80056d4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80056d8:	d822      	bhi.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d003      	beq.n	80056e6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80056de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80056e2:	d007      	beq.n	80056f4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80056e4:	e01c      	b.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80056e6:	4bb8      	ldr	r3, [pc, #736]	@ (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80056e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056ea:	4ab7      	ldr	r2, [pc, #732]	@ (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80056ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80056f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80056f2:	e01a      	b.n	800572a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80056f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056f8:	3308      	adds	r3, #8
 80056fa:	2102      	movs	r1, #2
 80056fc:	4618      	mov	r0, r3
 80056fe:	f002 fb61 	bl	8007dc4 <RCCEx_PLL2_Config>
 8005702:	4603      	mov	r3, r0
 8005704:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005708:	e00f      	b.n	800572a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800570a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800570e:	3328      	adds	r3, #40	@ 0x28
 8005710:	2102      	movs	r1, #2
 8005712:	4618      	mov	r0, r3
 8005714:	f002 fc08 	bl	8007f28 <RCCEx_PLL3_Config>
 8005718:	4603      	mov	r3, r0
 800571a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800571e:	e004      	b.n	800572a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005720:	2301      	movs	r3, #1
 8005722:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005726:	e000      	b.n	800572a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8005728:	bf00      	nop
    }

    if (ret == HAL_OK)
 800572a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800572e:	2b00      	cmp	r3, #0
 8005730:	d10a      	bne.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005732:	4ba5      	ldr	r3, [pc, #660]	@ (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005734:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005736:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800573a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800573e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005740:	4aa1      	ldr	r2, [pc, #644]	@ (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005742:	430b      	orrs	r3, r1
 8005744:	6513      	str	r3, [r2, #80]	@ 0x50
 8005746:	e003      	b.n	8005750 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005748:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800574c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005750:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005754:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005758:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800575c:	f04f 0900 	mov.w	r9, #0
 8005760:	ea58 0309 	orrs.w	r3, r8, r9
 8005764:	d047      	beq.n	80057f6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8005766:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800576a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800576c:	2b04      	cmp	r3, #4
 800576e:	d82a      	bhi.n	80057c6 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8005770:	a201      	add	r2, pc, #4	@ (adr r2, 8005778 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8005772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005776:	bf00      	nop
 8005778:	0800578d 	.word	0x0800578d
 800577c:	0800579b 	.word	0x0800579b
 8005780:	080057b1 	.word	0x080057b1
 8005784:	080057cf 	.word	0x080057cf
 8005788:	080057cf 	.word	0x080057cf
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800578c:	4b8e      	ldr	r3, [pc, #568]	@ (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800578e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005790:	4a8d      	ldr	r2, [pc, #564]	@ (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005792:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005796:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005798:	e01a      	b.n	80057d0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800579a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800579e:	3308      	adds	r3, #8
 80057a0:	2100      	movs	r1, #0
 80057a2:	4618      	mov	r0, r3
 80057a4:	f002 fb0e 	bl	8007dc4 <RCCEx_PLL2_Config>
 80057a8:	4603      	mov	r3, r0
 80057aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80057ae:	e00f      	b.n	80057d0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80057b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057b4:	3328      	adds	r3, #40	@ 0x28
 80057b6:	2100      	movs	r1, #0
 80057b8:	4618      	mov	r0, r3
 80057ba:	f002 fbb5 	bl	8007f28 <RCCEx_PLL3_Config>
 80057be:	4603      	mov	r3, r0
 80057c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80057c4:	e004      	b.n	80057d0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80057c6:	2301      	movs	r3, #1
 80057c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80057cc:	e000      	b.n	80057d0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80057ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d10a      	bne.n	80057ee <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80057d8:	4b7b      	ldr	r3, [pc, #492]	@ (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80057da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057dc:	f023 0107 	bic.w	r1, r3, #7
 80057e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057e6:	4a78      	ldr	r2, [pc, #480]	@ (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80057e8:	430b      	orrs	r3, r1
 80057ea:	6513      	str	r3, [r2, #80]	@ 0x50
 80057ec:	e003      	b.n	80057f6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80057f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057fe:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8005802:	f04f 0b00 	mov.w	fp, #0
 8005806:	ea5a 030b 	orrs.w	r3, sl, fp
 800580a:	d04c      	beq.n	80058a6 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800580c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005810:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005812:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005816:	d030      	beq.n	800587a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8005818:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800581c:	d829      	bhi.n	8005872 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800581e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005820:	d02d      	beq.n	800587e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8005822:	2bc0      	cmp	r3, #192	@ 0xc0
 8005824:	d825      	bhi.n	8005872 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005826:	2b80      	cmp	r3, #128	@ 0x80
 8005828:	d018      	beq.n	800585c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800582a:	2b80      	cmp	r3, #128	@ 0x80
 800582c:	d821      	bhi.n	8005872 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800582e:	2b00      	cmp	r3, #0
 8005830:	d002      	beq.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8005832:	2b40      	cmp	r3, #64	@ 0x40
 8005834:	d007      	beq.n	8005846 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8005836:	e01c      	b.n	8005872 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005838:	4b63      	ldr	r3, [pc, #396]	@ (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800583a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800583c:	4a62      	ldr	r2, [pc, #392]	@ (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800583e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005842:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005844:	e01c      	b.n	8005880 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005846:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800584a:	3308      	adds	r3, #8
 800584c:	2100      	movs	r1, #0
 800584e:	4618      	mov	r0, r3
 8005850:	f002 fab8 	bl	8007dc4 <RCCEx_PLL2_Config>
 8005854:	4603      	mov	r3, r0
 8005856:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800585a:	e011      	b.n	8005880 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800585c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005860:	3328      	adds	r3, #40	@ 0x28
 8005862:	2100      	movs	r1, #0
 8005864:	4618      	mov	r0, r3
 8005866:	f002 fb5f 	bl	8007f28 <RCCEx_PLL3_Config>
 800586a:	4603      	mov	r3, r0
 800586c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005870:	e006      	b.n	8005880 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005872:	2301      	movs	r3, #1
 8005874:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005878:	e002      	b.n	8005880 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800587a:	bf00      	nop
 800587c:	e000      	b.n	8005880 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800587e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005880:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005884:	2b00      	cmp	r3, #0
 8005886:	d10a      	bne.n	800589e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8005888:	4b4f      	ldr	r3, [pc, #316]	@ (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800588a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800588c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8005890:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005894:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005896:	4a4c      	ldr	r2, [pc, #304]	@ (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005898:	430b      	orrs	r3, r1
 800589a:	6513      	str	r3, [r2, #80]	@ 0x50
 800589c:	e003      	b.n	80058a6 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800589e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80058a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058ae:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80058b2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80058b6:	2300      	movs	r3, #0
 80058b8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80058bc:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80058c0:	460b      	mov	r3, r1
 80058c2:	4313      	orrs	r3, r2
 80058c4:	d053      	beq.n	800596e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80058c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058ca:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80058ce:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80058d2:	d035      	beq.n	8005940 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80058d4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80058d8:	d82e      	bhi.n	8005938 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80058da:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80058de:	d031      	beq.n	8005944 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80058e0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80058e4:	d828      	bhi.n	8005938 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80058e6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80058ea:	d01a      	beq.n	8005922 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80058ec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80058f0:	d822      	bhi.n	8005938 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d003      	beq.n	80058fe <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80058f6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80058fa:	d007      	beq.n	800590c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80058fc:	e01c      	b.n	8005938 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80058fe:	4b32      	ldr	r3, [pc, #200]	@ (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005900:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005902:	4a31      	ldr	r2, [pc, #196]	@ (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005904:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005908:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800590a:	e01c      	b.n	8005946 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800590c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005910:	3308      	adds	r3, #8
 8005912:	2100      	movs	r1, #0
 8005914:	4618      	mov	r0, r3
 8005916:	f002 fa55 	bl	8007dc4 <RCCEx_PLL2_Config>
 800591a:	4603      	mov	r3, r0
 800591c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8005920:	e011      	b.n	8005946 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005922:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005926:	3328      	adds	r3, #40	@ 0x28
 8005928:	2100      	movs	r1, #0
 800592a:	4618      	mov	r0, r3
 800592c:	f002 fafc 	bl	8007f28 <RCCEx_PLL3_Config>
 8005930:	4603      	mov	r3, r0
 8005932:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005936:	e006      	b.n	8005946 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005938:	2301      	movs	r3, #1
 800593a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800593e:	e002      	b.n	8005946 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005940:	bf00      	nop
 8005942:	e000      	b.n	8005946 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005944:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005946:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800594a:	2b00      	cmp	r3, #0
 800594c:	d10b      	bne.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800594e:	4b1e      	ldr	r3, [pc, #120]	@ (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005950:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005952:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8005956:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800595a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800595e:	4a1a      	ldr	r2, [pc, #104]	@ (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005960:	430b      	orrs	r3, r1
 8005962:	6593      	str	r3, [r2, #88]	@ 0x58
 8005964:	e003      	b.n	800596e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005966:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800596a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800596e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005976:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800597a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800597e:	2300      	movs	r3, #0
 8005980:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005984:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8005988:	460b      	mov	r3, r1
 800598a:	4313      	orrs	r3, r2
 800598c:	d056      	beq.n	8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800598e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005992:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005996:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800599a:	d038      	beq.n	8005a0e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800599c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80059a0:	d831      	bhi.n	8005a06 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80059a2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80059a6:	d034      	beq.n	8005a12 <HAL_RCCEx_PeriphCLKConfig+0x382>
 80059a8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80059ac:	d82b      	bhi.n	8005a06 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80059ae:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80059b2:	d01d      	beq.n	80059f0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80059b4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80059b8:	d825      	bhi.n	8005a06 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d006      	beq.n	80059cc <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80059be:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80059c2:	d00a      	beq.n	80059da <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80059c4:	e01f      	b.n	8005a06 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80059c6:	bf00      	nop
 80059c8:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80059cc:	4ba2      	ldr	r3, [pc, #648]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80059ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059d0:	4aa1      	ldr	r2, [pc, #644]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80059d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80059d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80059d8:	e01c      	b.n	8005a14 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80059da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059de:	3308      	adds	r3, #8
 80059e0:	2100      	movs	r1, #0
 80059e2:	4618      	mov	r0, r3
 80059e4:	f002 f9ee 	bl	8007dc4 <RCCEx_PLL2_Config>
 80059e8:	4603      	mov	r3, r0
 80059ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80059ee:	e011      	b.n	8005a14 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80059f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059f4:	3328      	adds	r3, #40	@ 0x28
 80059f6:	2100      	movs	r1, #0
 80059f8:	4618      	mov	r0, r3
 80059fa:	f002 fa95 	bl	8007f28 <RCCEx_PLL3_Config>
 80059fe:	4603      	mov	r3, r0
 8005a00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005a04:	e006      	b.n	8005a14 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005a06:	2301      	movs	r3, #1
 8005a08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a0c:	e002      	b.n	8005a14 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8005a0e:	bf00      	nop
 8005a10:	e000      	b.n	8005a14 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8005a12:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d10b      	bne.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005a1c:	4b8e      	ldr	r3, [pc, #568]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005a1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a20:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005a24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a28:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005a2c:	4a8a      	ldr	r2, [pc, #552]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005a2e:	430b      	orrs	r3, r1
 8005a30:	6593      	str	r3, [r2, #88]	@ 0x58
 8005a32:	e003      	b.n	8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a34:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a38:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005a3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a44:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005a48:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005a52:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8005a56:	460b      	mov	r3, r1
 8005a58:	4313      	orrs	r3, r2
 8005a5a:	d03a      	beq.n	8005ad2 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8005a5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a62:	2b30      	cmp	r3, #48	@ 0x30
 8005a64:	d01f      	beq.n	8005aa6 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8005a66:	2b30      	cmp	r3, #48	@ 0x30
 8005a68:	d819      	bhi.n	8005a9e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005a6a:	2b20      	cmp	r3, #32
 8005a6c:	d00c      	beq.n	8005a88 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8005a6e:	2b20      	cmp	r3, #32
 8005a70:	d815      	bhi.n	8005a9e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d019      	beq.n	8005aaa <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8005a76:	2b10      	cmp	r3, #16
 8005a78:	d111      	bne.n	8005a9e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a7a:	4b77      	ldr	r3, [pc, #476]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005a7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a7e:	4a76      	ldr	r2, [pc, #472]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005a80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a84:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005a86:	e011      	b.n	8005aac <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005a88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a8c:	3308      	adds	r3, #8
 8005a8e:	2102      	movs	r1, #2
 8005a90:	4618      	mov	r0, r3
 8005a92:	f002 f997 	bl	8007dc4 <RCCEx_PLL2_Config>
 8005a96:	4603      	mov	r3, r0
 8005a98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005a9c:	e006      	b.n	8005aac <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005aa4:	e002      	b.n	8005aac <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005aa6:	bf00      	nop
 8005aa8:	e000      	b.n	8005aac <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005aaa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005aac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d10a      	bne.n	8005aca <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005ab4:	4b68      	ldr	r3, [pc, #416]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005ab6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ab8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005abc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ac0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ac2:	4a65      	ldr	r2, [pc, #404]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005ac4:	430b      	orrs	r3, r1
 8005ac6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005ac8:	e003      	b.n	8005ad2 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005aca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ace:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005ad2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ada:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8005ade:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005ae8:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8005aec:	460b      	mov	r3, r1
 8005aee:	4313      	orrs	r3, r2
 8005af0:	d051      	beq.n	8005b96 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8005af2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005af6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005af8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005afc:	d035      	beq.n	8005b6a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8005afe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005b02:	d82e      	bhi.n	8005b62 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005b04:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005b08:	d031      	beq.n	8005b6e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8005b0a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005b0e:	d828      	bhi.n	8005b62 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005b10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b14:	d01a      	beq.n	8005b4c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8005b16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b1a:	d822      	bhi.n	8005b62 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d003      	beq.n	8005b28 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8005b20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b24:	d007      	beq.n	8005b36 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8005b26:	e01c      	b.n	8005b62 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b28:	4b4b      	ldr	r3, [pc, #300]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005b2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b2c:	4a4a      	ldr	r2, [pc, #296]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005b2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b32:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005b34:	e01c      	b.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005b36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b3a:	3308      	adds	r3, #8
 8005b3c:	2100      	movs	r1, #0
 8005b3e:	4618      	mov	r0, r3
 8005b40:	f002 f940 	bl	8007dc4 <RCCEx_PLL2_Config>
 8005b44:	4603      	mov	r3, r0
 8005b46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005b4a:	e011      	b.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005b4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b50:	3328      	adds	r3, #40	@ 0x28
 8005b52:	2100      	movs	r1, #0
 8005b54:	4618      	mov	r0, r3
 8005b56:	f002 f9e7 	bl	8007f28 <RCCEx_PLL3_Config>
 8005b5a:	4603      	mov	r3, r0
 8005b5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005b60:	e006      	b.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b62:	2301      	movs	r3, #1
 8005b64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005b68:	e002      	b.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8005b6a:	bf00      	nop
 8005b6c:	e000      	b.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8005b6e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b70:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d10a      	bne.n	8005b8e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005b78:	4b37      	ldr	r3, [pc, #220]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005b7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b7c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005b80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b86:	4a34      	ldr	r2, [pc, #208]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005b88:	430b      	orrs	r3, r1
 8005b8a:	6513      	str	r3, [r2, #80]	@ 0x50
 8005b8c:	e003      	b.n	8005b96 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b92:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005b96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b9e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005ba2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005bac:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8005bb0:	460b      	mov	r3, r1
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	d056      	beq.n	8005c64 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8005bb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005bbc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005bc0:	d033      	beq.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8005bc2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005bc6:	d82c      	bhi.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005bc8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005bcc:	d02f      	beq.n	8005c2e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8005bce:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005bd2:	d826      	bhi.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005bd4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005bd8:	d02b      	beq.n	8005c32 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8005bda:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005bde:	d820      	bhi.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005be0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005be4:	d012      	beq.n	8005c0c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8005be6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005bea:	d81a      	bhi.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d022      	beq.n	8005c36 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8005bf0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005bf4:	d115      	bne.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005bf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bfa:	3308      	adds	r3, #8
 8005bfc:	2101      	movs	r1, #1
 8005bfe:	4618      	mov	r0, r3
 8005c00:	f002 f8e0 	bl	8007dc4 <RCCEx_PLL2_Config>
 8005c04:	4603      	mov	r3, r0
 8005c06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005c0a:	e015      	b.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005c0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c10:	3328      	adds	r3, #40	@ 0x28
 8005c12:	2101      	movs	r1, #1
 8005c14:	4618      	mov	r0, r3
 8005c16:	f002 f987 	bl	8007f28 <RCCEx_PLL3_Config>
 8005c1a:	4603      	mov	r3, r0
 8005c1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005c20:	e00a      	b.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c22:	2301      	movs	r3, #1
 8005c24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005c28:	e006      	b.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005c2a:	bf00      	nop
 8005c2c:	e004      	b.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005c2e:	bf00      	nop
 8005c30:	e002      	b.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005c32:	bf00      	nop
 8005c34:	e000      	b.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005c36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d10d      	bne.n	8005c5c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005c40:	4b05      	ldr	r3, [pc, #20]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005c42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c44:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005c48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c4c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c4e:	4a02      	ldr	r2, [pc, #8]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005c50:	430b      	orrs	r3, r1
 8005c52:	6513      	str	r3, [r2, #80]	@ 0x50
 8005c54:	e006      	b.n	8005c64 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8005c56:	bf00      	nop
 8005c58:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c5c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c60:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005c64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c6c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8005c70:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005c74:	2300      	movs	r3, #0
 8005c76:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005c7a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8005c7e:	460b      	mov	r3, r1
 8005c80:	4313      	orrs	r3, r2
 8005c82:	d055      	beq.n	8005d30 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005c84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c88:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005c8c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005c90:	d033      	beq.n	8005cfa <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8005c92:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005c96:	d82c      	bhi.n	8005cf2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005c98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c9c:	d02f      	beq.n	8005cfe <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8005c9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ca2:	d826      	bhi.n	8005cf2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005ca4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005ca8:	d02b      	beq.n	8005d02 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8005caa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005cae:	d820      	bhi.n	8005cf2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005cb0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005cb4:	d012      	beq.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8005cb6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005cba:	d81a      	bhi.n	8005cf2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d022      	beq.n	8005d06 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8005cc0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005cc4:	d115      	bne.n	8005cf2 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005cc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cca:	3308      	adds	r3, #8
 8005ccc:	2101      	movs	r1, #1
 8005cce:	4618      	mov	r0, r3
 8005cd0:	f002 f878 	bl	8007dc4 <RCCEx_PLL2_Config>
 8005cd4:	4603      	mov	r3, r0
 8005cd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005cda:	e015      	b.n	8005d08 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005cdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ce0:	3328      	adds	r3, #40	@ 0x28
 8005ce2:	2101      	movs	r1, #1
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	f002 f91f 	bl	8007f28 <RCCEx_PLL3_Config>
 8005cea:	4603      	mov	r3, r0
 8005cec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005cf0:	e00a      	b.n	8005d08 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005cf8:	e006      	b.n	8005d08 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005cfa:	bf00      	nop
 8005cfc:	e004      	b.n	8005d08 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005cfe:	bf00      	nop
 8005d00:	e002      	b.n	8005d08 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005d02:	bf00      	nop
 8005d04:	e000      	b.n	8005d08 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005d06:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d08:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d10b      	bne.n	8005d28 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005d10:	4ba3      	ldr	r3, [pc, #652]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005d12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d14:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005d18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d1c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005d20:	4a9f      	ldr	r2, [pc, #636]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005d22:	430b      	orrs	r3, r1
 8005d24:	6593      	str	r3, [r2, #88]	@ 0x58
 8005d26:	e003      	b.n	8005d30 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d2c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005d30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d38:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005d3c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005d40:	2300      	movs	r3, #0
 8005d42:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005d46:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005d4a:	460b      	mov	r3, r1
 8005d4c:	4313      	orrs	r3, r2
 8005d4e:	d037      	beq.n	8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8005d50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d56:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d5a:	d00e      	beq.n	8005d7a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8005d5c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d60:	d816      	bhi.n	8005d90 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d018      	beq.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8005d66:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005d6a:	d111      	bne.n	8005d90 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d6c:	4b8c      	ldr	r3, [pc, #560]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005d6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d70:	4a8b      	ldr	r2, [pc, #556]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005d72:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d76:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005d78:	e00f      	b.n	8005d9a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005d7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d7e:	3308      	adds	r3, #8
 8005d80:	2101      	movs	r1, #1
 8005d82:	4618      	mov	r0, r3
 8005d84:	f002 f81e 	bl	8007dc4 <RCCEx_PLL2_Config>
 8005d88:	4603      	mov	r3, r0
 8005d8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005d8e:	e004      	b.n	8005d9a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d90:	2301      	movs	r3, #1
 8005d92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005d96:	e000      	b.n	8005d9a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8005d98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d10a      	bne.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005da2:	4b7f      	ldr	r3, [pc, #508]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005da4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005da6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005daa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005db0:	4a7b      	ldr	r2, [pc, #492]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005db2:	430b      	orrs	r3, r1
 8005db4:	6513      	str	r3, [r2, #80]	@ 0x50
 8005db6:	e003      	b.n	8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005db8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dbc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005dc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dc8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005dcc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005dd6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8005dda:	460b      	mov	r3, r1
 8005ddc:	4313      	orrs	r3, r2
 8005dde:	d039      	beq.n	8005e54 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8005de0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005de4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005de6:	2b03      	cmp	r3, #3
 8005de8:	d81c      	bhi.n	8005e24 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8005dea:	a201      	add	r2, pc, #4	@ (adr r2, 8005df0 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8005dec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005df0:	08005e2d 	.word	0x08005e2d
 8005df4:	08005e01 	.word	0x08005e01
 8005df8:	08005e0f 	.word	0x08005e0f
 8005dfc:	08005e2d 	.word	0x08005e2d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e00:	4b67      	ldr	r3, [pc, #412]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005e02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e04:	4a66      	ldr	r2, [pc, #408]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005e06:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005e0a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005e0c:	e00f      	b.n	8005e2e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005e0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e12:	3308      	adds	r3, #8
 8005e14:	2102      	movs	r1, #2
 8005e16:	4618      	mov	r0, r3
 8005e18:	f001 ffd4 	bl	8007dc4 <RCCEx_PLL2_Config>
 8005e1c:	4603      	mov	r3, r0
 8005e1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005e22:	e004      	b.n	8005e2e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005e24:	2301      	movs	r3, #1
 8005e26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005e2a:	e000      	b.n	8005e2e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8005e2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d10a      	bne.n	8005e4c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005e36:	4b5a      	ldr	r3, [pc, #360]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005e38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e3a:	f023 0103 	bic.w	r1, r3, #3
 8005e3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e44:	4a56      	ldr	r2, [pc, #344]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005e46:	430b      	orrs	r3, r1
 8005e48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005e4a:	e003      	b.n	8005e54 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e50:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005e54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e5c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005e60:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005e64:	2300      	movs	r3, #0
 8005e66:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005e6a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8005e6e:	460b      	mov	r3, r1
 8005e70:	4313      	orrs	r3, r2
 8005e72:	f000 809f 	beq.w	8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005e76:	4b4b      	ldr	r3, [pc, #300]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	4a4a      	ldr	r2, [pc, #296]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005e7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e80:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005e82:	f7fb f909 	bl	8001098 <HAL_GetTick>
 8005e86:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005e8a:	e00b      	b.n	8005ea4 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e8c:	f7fb f904 	bl	8001098 <HAL_GetTick>
 8005e90:	4602      	mov	r2, r0
 8005e92:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005e96:	1ad3      	subs	r3, r2, r3
 8005e98:	2b64      	cmp	r3, #100	@ 0x64
 8005e9a:	d903      	bls.n	8005ea4 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8005e9c:	2303      	movs	r3, #3
 8005e9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005ea2:	e005      	b.n	8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005ea4:	4b3f      	ldr	r3, [pc, #252]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d0ed      	beq.n	8005e8c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8005eb0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d179      	bne.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005eb8:	4b39      	ldr	r3, [pc, #228]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005eba:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005ebc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ec0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005ec4:	4053      	eors	r3, r2
 8005ec6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d015      	beq.n	8005efa <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005ece:	4b34      	ldr	r3, [pc, #208]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005ed0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ed2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ed6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005eda:	4b31      	ldr	r3, [pc, #196]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005edc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ede:	4a30      	ldr	r2, [pc, #192]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005ee0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ee4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005ee6:	4b2e      	ldr	r3, [pc, #184]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005ee8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005eea:	4a2d      	ldr	r2, [pc, #180]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005eec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ef0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8005ef2:	4a2b      	ldr	r2, [pc, #172]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005ef4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005ef8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005efa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005efe:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005f02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f06:	d118      	bne.n	8005f3a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f08:	f7fb f8c6 	bl	8001098 <HAL_GetTick>
 8005f0c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005f10:	e00d      	b.n	8005f2e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f12:	f7fb f8c1 	bl	8001098 <HAL_GetTick>
 8005f16:	4602      	mov	r2, r0
 8005f18:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005f1c:	1ad2      	subs	r2, r2, r3
 8005f1e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005f22:	429a      	cmp	r2, r3
 8005f24:	d903      	bls.n	8005f2e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8005f26:	2303      	movs	r3, #3
 8005f28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8005f2c:	e005      	b.n	8005f3a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005f2e:	4b1c      	ldr	r3, [pc, #112]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005f30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f32:	f003 0302 	and.w	r3, r3, #2
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d0eb      	beq.n	8005f12 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8005f3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d129      	bne.n	8005f96 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005f42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f46:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005f4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f4e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005f52:	d10e      	bne.n	8005f72 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8005f54:	4b12      	ldr	r3, [pc, #72]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005f56:	691b      	ldr	r3, [r3, #16]
 8005f58:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005f5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f60:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005f64:	091a      	lsrs	r2, r3, #4
 8005f66:	4b10      	ldr	r3, [pc, #64]	@ (8005fa8 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8005f68:	4013      	ands	r3, r2
 8005f6a:	4a0d      	ldr	r2, [pc, #52]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005f6c:	430b      	orrs	r3, r1
 8005f6e:	6113      	str	r3, [r2, #16]
 8005f70:	e005      	b.n	8005f7e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8005f72:	4b0b      	ldr	r3, [pc, #44]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005f74:	691b      	ldr	r3, [r3, #16]
 8005f76:	4a0a      	ldr	r2, [pc, #40]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005f78:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005f7c:	6113      	str	r3, [r2, #16]
 8005f7e:	4b08      	ldr	r3, [pc, #32]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005f80:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005f82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f86:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005f8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f8e:	4a04      	ldr	r2, [pc, #16]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005f90:	430b      	orrs	r3, r1
 8005f92:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f94:	e00e      	b.n	8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005f96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f9a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8005f9e:	e009      	b.n	8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8005fa0:	58024400 	.word	0x58024400
 8005fa4:	58024800 	.word	0x58024800
 8005fa8:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005fb0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005fb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fbc:	f002 0301 	and.w	r3, r2, #1
 8005fc0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005fca:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005fce:	460b      	mov	r3, r1
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	f000 8089 	beq.w	80060e8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8005fd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fda:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005fdc:	2b28      	cmp	r3, #40	@ 0x28
 8005fde:	d86b      	bhi.n	80060b8 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8005fe0:	a201      	add	r2, pc, #4	@ (adr r2, 8005fe8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005fe2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fe6:	bf00      	nop
 8005fe8:	080060c1 	.word	0x080060c1
 8005fec:	080060b9 	.word	0x080060b9
 8005ff0:	080060b9 	.word	0x080060b9
 8005ff4:	080060b9 	.word	0x080060b9
 8005ff8:	080060b9 	.word	0x080060b9
 8005ffc:	080060b9 	.word	0x080060b9
 8006000:	080060b9 	.word	0x080060b9
 8006004:	080060b9 	.word	0x080060b9
 8006008:	0800608d 	.word	0x0800608d
 800600c:	080060b9 	.word	0x080060b9
 8006010:	080060b9 	.word	0x080060b9
 8006014:	080060b9 	.word	0x080060b9
 8006018:	080060b9 	.word	0x080060b9
 800601c:	080060b9 	.word	0x080060b9
 8006020:	080060b9 	.word	0x080060b9
 8006024:	080060b9 	.word	0x080060b9
 8006028:	080060a3 	.word	0x080060a3
 800602c:	080060b9 	.word	0x080060b9
 8006030:	080060b9 	.word	0x080060b9
 8006034:	080060b9 	.word	0x080060b9
 8006038:	080060b9 	.word	0x080060b9
 800603c:	080060b9 	.word	0x080060b9
 8006040:	080060b9 	.word	0x080060b9
 8006044:	080060b9 	.word	0x080060b9
 8006048:	080060c1 	.word	0x080060c1
 800604c:	080060b9 	.word	0x080060b9
 8006050:	080060b9 	.word	0x080060b9
 8006054:	080060b9 	.word	0x080060b9
 8006058:	080060b9 	.word	0x080060b9
 800605c:	080060b9 	.word	0x080060b9
 8006060:	080060b9 	.word	0x080060b9
 8006064:	080060b9 	.word	0x080060b9
 8006068:	080060c1 	.word	0x080060c1
 800606c:	080060b9 	.word	0x080060b9
 8006070:	080060b9 	.word	0x080060b9
 8006074:	080060b9 	.word	0x080060b9
 8006078:	080060b9 	.word	0x080060b9
 800607c:	080060b9 	.word	0x080060b9
 8006080:	080060b9 	.word	0x080060b9
 8006084:	080060b9 	.word	0x080060b9
 8006088:	080060c1 	.word	0x080060c1
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800608c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006090:	3308      	adds	r3, #8
 8006092:	2101      	movs	r1, #1
 8006094:	4618      	mov	r0, r3
 8006096:	f001 fe95 	bl	8007dc4 <RCCEx_PLL2_Config>
 800609a:	4603      	mov	r3, r0
 800609c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80060a0:	e00f      	b.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80060a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060a6:	3328      	adds	r3, #40	@ 0x28
 80060a8:	2101      	movs	r1, #1
 80060aa:	4618      	mov	r0, r3
 80060ac:	f001 ff3c 	bl	8007f28 <RCCEx_PLL3_Config>
 80060b0:	4603      	mov	r3, r0
 80060b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80060b6:	e004      	b.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80060b8:	2301      	movs	r3, #1
 80060ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80060be:	e000      	b.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80060c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80060c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d10a      	bne.n	80060e0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80060ca:	4bbf      	ldr	r3, [pc, #764]	@ (80063c8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80060cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060ce:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80060d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060d6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80060d8:	4abb      	ldr	r2, [pc, #748]	@ (80063c8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80060da:	430b      	orrs	r3, r1
 80060dc:	6553      	str	r3, [r2, #84]	@ 0x54
 80060de:	e003      	b.n	80060e8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060e4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80060e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060f0:	f002 0302 	and.w	r3, r2, #2
 80060f4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80060f8:	2300      	movs	r3, #0
 80060fa:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80060fe:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8006102:	460b      	mov	r3, r1
 8006104:	4313      	orrs	r3, r2
 8006106:	d041      	beq.n	800618c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8006108:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800610c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800610e:	2b05      	cmp	r3, #5
 8006110:	d824      	bhi.n	800615c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8006112:	a201      	add	r2, pc, #4	@ (adr r2, 8006118 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8006114:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006118:	08006165 	.word	0x08006165
 800611c:	08006131 	.word	0x08006131
 8006120:	08006147 	.word	0x08006147
 8006124:	08006165 	.word	0x08006165
 8006128:	08006165 	.word	0x08006165
 800612c:	08006165 	.word	0x08006165
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006130:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006134:	3308      	adds	r3, #8
 8006136:	2101      	movs	r1, #1
 8006138:	4618      	mov	r0, r3
 800613a:	f001 fe43 	bl	8007dc4 <RCCEx_PLL2_Config>
 800613e:	4603      	mov	r3, r0
 8006140:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006144:	e00f      	b.n	8006166 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006146:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800614a:	3328      	adds	r3, #40	@ 0x28
 800614c:	2101      	movs	r1, #1
 800614e:	4618      	mov	r0, r3
 8006150:	f001 feea 	bl	8007f28 <RCCEx_PLL3_Config>
 8006154:	4603      	mov	r3, r0
 8006156:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800615a:	e004      	b.n	8006166 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800615c:	2301      	movs	r3, #1
 800615e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006162:	e000      	b.n	8006166 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8006164:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006166:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800616a:	2b00      	cmp	r3, #0
 800616c:	d10a      	bne.n	8006184 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800616e:	4b96      	ldr	r3, [pc, #600]	@ (80063c8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006170:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006172:	f023 0107 	bic.w	r1, r3, #7
 8006176:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800617a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800617c:	4a92      	ldr	r2, [pc, #584]	@ (80063c8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800617e:	430b      	orrs	r3, r1
 8006180:	6553      	str	r3, [r2, #84]	@ 0x54
 8006182:	e003      	b.n	800618c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006184:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006188:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800618c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006194:	f002 0304 	and.w	r3, r2, #4
 8006198:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800619c:	2300      	movs	r3, #0
 800619e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80061a2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80061a6:	460b      	mov	r3, r1
 80061a8:	4313      	orrs	r3, r2
 80061aa:	d044      	beq.n	8006236 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80061ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80061b4:	2b05      	cmp	r3, #5
 80061b6:	d825      	bhi.n	8006204 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80061b8:	a201      	add	r2, pc, #4	@ (adr r2, 80061c0 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80061ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061be:	bf00      	nop
 80061c0:	0800620d 	.word	0x0800620d
 80061c4:	080061d9 	.word	0x080061d9
 80061c8:	080061ef 	.word	0x080061ef
 80061cc:	0800620d 	.word	0x0800620d
 80061d0:	0800620d 	.word	0x0800620d
 80061d4:	0800620d 	.word	0x0800620d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80061d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061dc:	3308      	adds	r3, #8
 80061de:	2101      	movs	r1, #1
 80061e0:	4618      	mov	r0, r3
 80061e2:	f001 fdef 	bl	8007dc4 <RCCEx_PLL2_Config>
 80061e6:	4603      	mov	r3, r0
 80061e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80061ec:	e00f      	b.n	800620e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80061ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061f2:	3328      	adds	r3, #40	@ 0x28
 80061f4:	2101      	movs	r1, #1
 80061f6:	4618      	mov	r0, r3
 80061f8:	f001 fe96 	bl	8007f28 <RCCEx_PLL3_Config>
 80061fc:	4603      	mov	r3, r0
 80061fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006202:	e004      	b.n	800620e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006204:	2301      	movs	r3, #1
 8006206:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800620a:	e000      	b.n	800620e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800620c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800620e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006212:	2b00      	cmp	r3, #0
 8006214:	d10b      	bne.n	800622e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006216:	4b6c      	ldr	r3, [pc, #432]	@ (80063c8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006218:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800621a:	f023 0107 	bic.w	r1, r3, #7
 800621e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006222:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006226:	4a68      	ldr	r2, [pc, #416]	@ (80063c8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006228:	430b      	orrs	r3, r1
 800622a:	6593      	str	r3, [r2, #88]	@ 0x58
 800622c:	e003      	b.n	8006236 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800622e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006232:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006236:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800623a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800623e:	f002 0320 	and.w	r3, r2, #32
 8006242:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006246:	2300      	movs	r3, #0
 8006248:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800624c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006250:	460b      	mov	r3, r1
 8006252:	4313      	orrs	r3, r2
 8006254:	d055      	beq.n	8006302 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8006256:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800625a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800625e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006262:	d033      	beq.n	80062cc <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8006264:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006268:	d82c      	bhi.n	80062c4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800626a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800626e:	d02f      	beq.n	80062d0 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8006270:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006274:	d826      	bhi.n	80062c4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006276:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800627a:	d02b      	beq.n	80062d4 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800627c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006280:	d820      	bhi.n	80062c4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006282:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006286:	d012      	beq.n	80062ae <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8006288:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800628c:	d81a      	bhi.n	80062c4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800628e:	2b00      	cmp	r3, #0
 8006290:	d022      	beq.n	80062d8 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8006292:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006296:	d115      	bne.n	80062c4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006298:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800629c:	3308      	adds	r3, #8
 800629e:	2100      	movs	r1, #0
 80062a0:	4618      	mov	r0, r3
 80062a2:	f001 fd8f 	bl	8007dc4 <RCCEx_PLL2_Config>
 80062a6:	4603      	mov	r3, r0
 80062a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80062ac:	e015      	b.n	80062da <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80062ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062b2:	3328      	adds	r3, #40	@ 0x28
 80062b4:	2102      	movs	r1, #2
 80062b6:	4618      	mov	r0, r3
 80062b8:	f001 fe36 	bl	8007f28 <RCCEx_PLL3_Config>
 80062bc:	4603      	mov	r3, r0
 80062be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80062c2:	e00a      	b.n	80062da <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80062c4:	2301      	movs	r3, #1
 80062c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80062ca:	e006      	b.n	80062da <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80062cc:	bf00      	nop
 80062ce:	e004      	b.n	80062da <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80062d0:	bf00      	nop
 80062d2:	e002      	b.n	80062da <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80062d4:	bf00      	nop
 80062d6:	e000      	b.n	80062da <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80062d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80062da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d10b      	bne.n	80062fa <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80062e2:	4b39      	ldr	r3, [pc, #228]	@ (80063c8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80062e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062e6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80062ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062f2:	4a35      	ldr	r2, [pc, #212]	@ (80063c8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80062f4:	430b      	orrs	r3, r1
 80062f6:	6553      	str	r3, [r2, #84]	@ 0x54
 80062f8:	e003      	b.n	8006302 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006302:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800630a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800630e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006312:	2300      	movs	r3, #0
 8006314:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006318:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800631c:	460b      	mov	r3, r1
 800631e:	4313      	orrs	r3, r2
 8006320:	d058      	beq.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8006322:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006326:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800632a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800632e:	d033      	beq.n	8006398 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8006330:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006334:	d82c      	bhi.n	8006390 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006336:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800633a:	d02f      	beq.n	800639c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800633c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006340:	d826      	bhi.n	8006390 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006342:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006346:	d02b      	beq.n	80063a0 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8006348:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800634c:	d820      	bhi.n	8006390 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800634e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006352:	d012      	beq.n	800637a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8006354:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006358:	d81a      	bhi.n	8006390 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800635a:	2b00      	cmp	r3, #0
 800635c:	d022      	beq.n	80063a4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800635e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006362:	d115      	bne.n	8006390 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006364:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006368:	3308      	adds	r3, #8
 800636a:	2100      	movs	r1, #0
 800636c:	4618      	mov	r0, r3
 800636e:	f001 fd29 	bl	8007dc4 <RCCEx_PLL2_Config>
 8006372:	4603      	mov	r3, r0
 8006374:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006378:	e015      	b.n	80063a6 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800637a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800637e:	3328      	adds	r3, #40	@ 0x28
 8006380:	2102      	movs	r1, #2
 8006382:	4618      	mov	r0, r3
 8006384:	f001 fdd0 	bl	8007f28 <RCCEx_PLL3_Config>
 8006388:	4603      	mov	r3, r0
 800638a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800638e:	e00a      	b.n	80063a6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006390:	2301      	movs	r3, #1
 8006392:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006396:	e006      	b.n	80063a6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006398:	bf00      	nop
 800639a:	e004      	b.n	80063a6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800639c:	bf00      	nop
 800639e:	e002      	b.n	80063a6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80063a0:	bf00      	nop
 80063a2:	e000      	b.n	80063a6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80063a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80063a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d10e      	bne.n	80063cc <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80063ae:	4b06      	ldr	r3, [pc, #24]	@ (80063c8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80063b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063b2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80063b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80063be:	4a02      	ldr	r2, [pc, #8]	@ (80063c8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80063c0:	430b      	orrs	r3, r1
 80063c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80063c4:	e006      	b.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80063c6:	bf00      	nop
 80063c8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80063d0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80063d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063dc:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80063e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80063e4:	2300      	movs	r3, #0
 80063e6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80063ea:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80063ee:	460b      	mov	r3, r1
 80063f0:	4313      	orrs	r3, r2
 80063f2:	d055      	beq.n	80064a0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80063f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063f8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80063fc:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006400:	d033      	beq.n	800646a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8006402:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006406:	d82c      	bhi.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006408:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800640c:	d02f      	beq.n	800646e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800640e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006412:	d826      	bhi.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006414:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006418:	d02b      	beq.n	8006472 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800641a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800641e:	d820      	bhi.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006420:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006424:	d012      	beq.n	800644c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8006426:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800642a:	d81a      	bhi.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800642c:	2b00      	cmp	r3, #0
 800642e:	d022      	beq.n	8006476 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8006430:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006434:	d115      	bne.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006436:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800643a:	3308      	adds	r3, #8
 800643c:	2100      	movs	r1, #0
 800643e:	4618      	mov	r0, r3
 8006440:	f001 fcc0 	bl	8007dc4 <RCCEx_PLL2_Config>
 8006444:	4603      	mov	r3, r0
 8006446:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800644a:	e015      	b.n	8006478 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800644c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006450:	3328      	adds	r3, #40	@ 0x28
 8006452:	2102      	movs	r1, #2
 8006454:	4618      	mov	r0, r3
 8006456:	f001 fd67 	bl	8007f28 <RCCEx_PLL3_Config>
 800645a:	4603      	mov	r3, r0
 800645c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006460:	e00a      	b.n	8006478 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006462:	2301      	movs	r3, #1
 8006464:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006468:	e006      	b.n	8006478 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800646a:	bf00      	nop
 800646c:	e004      	b.n	8006478 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800646e:	bf00      	nop
 8006470:	e002      	b.n	8006478 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006472:	bf00      	nop
 8006474:	e000      	b.n	8006478 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006476:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006478:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800647c:	2b00      	cmp	r3, #0
 800647e:	d10b      	bne.n	8006498 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006480:	4ba1      	ldr	r3, [pc, #644]	@ (8006708 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006482:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006484:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8006488:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800648c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006490:	4a9d      	ldr	r2, [pc, #628]	@ (8006708 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006492:	430b      	orrs	r3, r1
 8006494:	6593      	str	r3, [r2, #88]	@ 0x58
 8006496:	e003      	b.n	80064a0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006498:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800649c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80064a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064a8:	f002 0308 	and.w	r3, r2, #8
 80064ac:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80064b0:	2300      	movs	r3, #0
 80064b2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80064b6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80064ba:	460b      	mov	r3, r1
 80064bc:	4313      	orrs	r3, r2
 80064be:	d01e      	beq.n	80064fe <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80064c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80064c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064cc:	d10c      	bne.n	80064e8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80064ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064d2:	3328      	adds	r3, #40	@ 0x28
 80064d4:	2102      	movs	r1, #2
 80064d6:	4618      	mov	r0, r3
 80064d8:	f001 fd26 	bl	8007f28 <RCCEx_PLL3_Config>
 80064dc:	4603      	mov	r3, r0
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d002      	beq.n	80064e8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80064e2:	2301      	movs	r3, #1
 80064e4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80064e8:	4b87      	ldr	r3, [pc, #540]	@ (8006708 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80064ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064ec:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80064f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80064f8:	4a83      	ldr	r2, [pc, #524]	@ (8006708 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80064fa:	430b      	orrs	r3, r1
 80064fc:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80064fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006502:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006506:	f002 0310 	and.w	r3, r2, #16
 800650a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800650e:	2300      	movs	r3, #0
 8006510:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006514:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8006518:	460b      	mov	r3, r1
 800651a:	4313      	orrs	r3, r2
 800651c:	d01e      	beq.n	800655c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800651e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006522:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006526:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800652a:	d10c      	bne.n	8006546 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800652c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006530:	3328      	adds	r3, #40	@ 0x28
 8006532:	2102      	movs	r1, #2
 8006534:	4618      	mov	r0, r3
 8006536:	f001 fcf7 	bl	8007f28 <RCCEx_PLL3_Config>
 800653a:	4603      	mov	r3, r0
 800653c:	2b00      	cmp	r3, #0
 800653e:	d002      	beq.n	8006546 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8006540:	2301      	movs	r3, #1
 8006542:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006546:	4b70      	ldr	r3, [pc, #448]	@ (8006708 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006548:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800654a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800654e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006552:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006556:	4a6c      	ldr	r2, [pc, #432]	@ (8006708 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006558:	430b      	orrs	r3, r1
 800655a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800655c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006564:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8006568:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800656c:	2300      	movs	r3, #0
 800656e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006572:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006576:	460b      	mov	r3, r1
 8006578:	4313      	orrs	r3, r2
 800657a:	d03e      	beq.n	80065fa <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800657c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006580:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006584:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006588:	d022      	beq.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800658a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800658e:	d81b      	bhi.n	80065c8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8006590:	2b00      	cmp	r3, #0
 8006592:	d003      	beq.n	800659c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8006594:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006598:	d00b      	beq.n	80065b2 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800659a:	e015      	b.n	80065c8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800659c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065a0:	3308      	adds	r3, #8
 80065a2:	2100      	movs	r1, #0
 80065a4:	4618      	mov	r0, r3
 80065a6:	f001 fc0d 	bl	8007dc4 <RCCEx_PLL2_Config>
 80065aa:	4603      	mov	r3, r0
 80065ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80065b0:	e00f      	b.n	80065d2 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80065b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065b6:	3328      	adds	r3, #40	@ 0x28
 80065b8:	2102      	movs	r1, #2
 80065ba:	4618      	mov	r0, r3
 80065bc:	f001 fcb4 	bl	8007f28 <RCCEx_PLL3_Config>
 80065c0:	4603      	mov	r3, r0
 80065c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80065c6:	e004      	b.n	80065d2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80065c8:	2301      	movs	r3, #1
 80065ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80065ce:	e000      	b.n	80065d2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80065d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80065d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d10b      	bne.n	80065f2 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80065da:	4b4b      	ldr	r3, [pc, #300]	@ (8006708 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80065dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065de:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80065e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065e6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80065ea:	4a47      	ldr	r2, [pc, #284]	@ (8006708 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80065ec:	430b      	orrs	r3, r1
 80065ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80065f0:	e003      	b.n	80065fa <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80065fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006602:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8006606:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006608:	2300      	movs	r3, #0
 800660a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800660c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8006610:	460b      	mov	r3, r1
 8006612:	4313      	orrs	r3, r2
 8006614:	d03b      	beq.n	800668e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8006616:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800661a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800661e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006622:	d01f      	beq.n	8006664 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8006624:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006628:	d818      	bhi.n	800665c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800662a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800662e:	d003      	beq.n	8006638 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8006630:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006634:	d007      	beq.n	8006646 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8006636:	e011      	b.n	800665c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006638:	4b33      	ldr	r3, [pc, #204]	@ (8006708 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800663a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800663c:	4a32      	ldr	r2, [pc, #200]	@ (8006708 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800663e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006642:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8006644:	e00f      	b.n	8006666 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006646:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800664a:	3328      	adds	r3, #40	@ 0x28
 800664c:	2101      	movs	r1, #1
 800664e:	4618      	mov	r0, r3
 8006650:	f001 fc6a 	bl	8007f28 <RCCEx_PLL3_Config>
 8006654:	4603      	mov	r3, r0
 8006656:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800665a:	e004      	b.n	8006666 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800665c:	2301      	movs	r3, #1
 800665e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006662:	e000      	b.n	8006666 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8006664:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006666:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800666a:	2b00      	cmp	r3, #0
 800666c:	d10b      	bne.n	8006686 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800666e:	4b26      	ldr	r3, [pc, #152]	@ (8006708 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006670:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006672:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006676:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800667a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800667e:	4a22      	ldr	r2, [pc, #136]	@ (8006708 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006680:	430b      	orrs	r3, r1
 8006682:	6553      	str	r3, [r2, #84]	@ 0x54
 8006684:	e003      	b.n	800668e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006686:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800668a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800668e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006696:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800669a:	673b      	str	r3, [r7, #112]	@ 0x70
 800669c:	2300      	movs	r3, #0
 800669e:	677b      	str	r3, [r7, #116]	@ 0x74
 80066a0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80066a4:	460b      	mov	r3, r1
 80066a6:	4313      	orrs	r3, r2
 80066a8:	d034      	beq.n	8006714 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80066aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d003      	beq.n	80066bc <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80066b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80066b8:	d007      	beq.n	80066ca <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80066ba:	e011      	b.n	80066e0 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80066bc:	4b12      	ldr	r3, [pc, #72]	@ (8006708 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80066be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066c0:	4a11      	ldr	r2, [pc, #68]	@ (8006708 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80066c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80066c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80066c8:	e00e      	b.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80066ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066ce:	3308      	adds	r3, #8
 80066d0:	2102      	movs	r1, #2
 80066d2:	4618      	mov	r0, r3
 80066d4:	f001 fb76 	bl	8007dc4 <RCCEx_PLL2_Config>
 80066d8:	4603      	mov	r3, r0
 80066da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80066de:	e003      	b.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80066e0:	2301      	movs	r3, #1
 80066e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80066e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80066e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d10d      	bne.n	800670c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80066f0:	4b05      	ldr	r3, [pc, #20]	@ (8006708 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80066f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066f4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80066f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066fe:	4a02      	ldr	r2, [pc, #8]	@ (8006708 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006700:	430b      	orrs	r3, r1
 8006702:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006704:	e006      	b.n	8006714 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8006706:	bf00      	nop
 8006708:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800670c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006710:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006714:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800671c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8006720:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006722:	2300      	movs	r3, #0
 8006724:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006726:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800672a:	460b      	mov	r3, r1
 800672c:	4313      	orrs	r3, r2
 800672e:	d00c      	beq.n	800674a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006730:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006734:	3328      	adds	r3, #40	@ 0x28
 8006736:	2102      	movs	r1, #2
 8006738:	4618      	mov	r0, r3
 800673a:	f001 fbf5 	bl	8007f28 <RCCEx_PLL3_Config>
 800673e:	4603      	mov	r3, r0
 8006740:	2b00      	cmp	r3, #0
 8006742:	d002      	beq.n	800674a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8006744:	2301      	movs	r3, #1
 8006746:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800674a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800674e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006752:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8006756:	663b      	str	r3, [r7, #96]	@ 0x60
 8006758:	2300      	movs	r3, #0
 800675a:	667b      	str	r3, [r7, #100]	@ 0x64
 800675c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006760:	460b      	mov	r3, r1
 8006762:	4313      	orrs	r3, r2
 8006764:	d038      	beq.n	80067d8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8006766:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800676a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800676e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006772:	d018      	beq.n	80067a6 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8006774:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006778:	d811      	bhi.n	800679e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800677a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800677e:	d014      	beq.n	80067aa <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8006780:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006784:	d80b      	bhi.n	800679e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8006786:	2b00      	cmp	r3, #0
 8006788:	d011      	beq.n	80067ae <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800678a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800678e:	d106      	bne.n	800679e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006790:	4bc3      	ldr	r3, [pc, #780]	@ (8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006792:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006794:	4ac2      	ldr	r2, [pc, #776]	@ (8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006796:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800679a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800679c:	e008      	b.n	80067b0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800679e:	2301      	movs	r3, #1
 80067a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80067a4:	e004      	b.n	80067b0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80067a6:	bf00      	nop
 80067a8:	e002      	b.n	80067b0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80067aa:	bf00      	nop
 80067ac:	e000      	b.n	80067b0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80067ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80067b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d10b      	bne.n	80067d0 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80067b8:	4bb9      	ldr	r3, [pc, #740]	@ (8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80067ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067bc:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80067c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067c8:	4ab5      	ldr	r2, [pc, #724]	@ (8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80067ca:	430b      	orrs	r3, r1
 80067cc:	6553      	str	r3, [r2, #84]	@ 0x54
 80067ce:	e003      	b.n	80067d8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80067d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80067d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067e0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80067e4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80067e6:	2300      	movs	r3, #0
 80067e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80067ea:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80067ee:	460b      	mov	r3, r1
 80067f0:	4313      	orrs	r3, r2
 80067f2:	d009      	beq.n	8006808 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80067f4:	4baa      	ldr	r3, [pc, #680]	@ (8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80067f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067f8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80067fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006800:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006802:	4aa7      	ldr	r2, [pc, #668]	@ (8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006804:	430b      	orrs	r3, r1
 8006806:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8006808:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800680c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006810:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8006814:	653b      	str	r3, [r7, #80]	@ 0x50
 8006816:	2300      	movs	r3, #0
 8006818:	657b      	str	r3, [r7, #84]	@ 0x54
 800681a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800681e:	460b      	mov	r3, r1
 8006820:	4313      	orrs	r3, r2
 8006822:	d00a      	beq.n	800683a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8006824:	4b9e      	ldr	r3, [pc, #632]	@ (8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006826:	691b      	ldr	r3, [r3, #16]
 8006828:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800682c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006830:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006834:	4a9a      	ldr	r2, [pc, #616]	@ (8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006836:	430b      	orrs	r3, r1
 8006838:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800683a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800683e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006842:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8006846:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006848:	2300      	movs	r3, #0
 800684a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800684c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006850:	460b      	mov	r3, r1
 8006852:	4313      	orrs	r3, r2
 8006854:	d009      	beq.n	800686a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006856:	4b92      	ldr	r3, [pc, #584]	@ (8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006858:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800685a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800685e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006862:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006864:	4a8e      	ldr	r2, [pc, #568]	@ (8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006866:	430b      	orrs	r3, r1
 8006868:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800686a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800686e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006872:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8006876:	643b      	str	r3, [r7, #64]	@ 0x40
 8006878:	2300      	movs	r3, #0
 800687a:	647b      	str	r3, [r7, #68]	@ 0x44
 800687c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006880:	460b      	mov	r3, r1
 8006882:	4313      	orrs	r3, r2
 8006884:	d00e      	beq.n	80068a4 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006886:	4b86      	ldr	r3, [pc, #536]	@ (8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006888:	691b      	ldr	r3, [r3, #16]
 800688a:	4a85      	ldr	r2, [pc, #532]	@ (8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800688c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006890:	6113      	str	r3, [r2, #16]
 8006892:	4b83      	ldr	r3, [pc, #524]	@ (8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006894:	6919      	ldr	r1, [r3, #16]
 8006896:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800689a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800689e:	4a80      	ldr	r2, [pc, #512]	@ (8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80068a0:	430b      	orrs	r3, r1
 80068a2:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80068a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068ac:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80068b0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80068b2:	2300      	movs	r3, #0
 80068b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80068b6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80068ba:	460b      	mov	r3, r1
 80068bc:	4313      	orrs	r3, r2
 80068be:	d009      	beq.n	80068d4 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80068c0:	4b77      	ldr	r3, [pc, #476]	@ (8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80068c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068c4:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80068c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068ce:	4a74      	ldr	r2, [pc, #464]	@ (8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80068d0:	430b      	orrs	r3, r1
 80068d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80068d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068dc:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80068e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80068e2:	2300      	movs	r3, #0
 80068e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80068e6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80068ea:	460b      	mov	r3, r1
 80068ec:	4313      	orrs	r3, r2
 80068ee:	d00a      	beq.n	8006906 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80068f0:	4b6b      	ldr	r3, [pc, #428]	@ (8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80068f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068f4:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80068f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006900:	4a67      	ldr	r2, [pc, #412]	@ (8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006902:	430b      	orrs	r3, r1
 8006904:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8006906:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800690a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800690e:	2100      	movs	r1, #0
 8006910:	62b9      	str	r1, [r7, #40]	@ 0x28
 8006912:	f003 0301 	and.w	r3, r3, #1
 8006916:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006918:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800691c:	460b      	mov	r3, r1
 800691e:	4313      	orrs	r3, r2
 8006920:	d011      	beq.n	8006946 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006922:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006926:	3308      	adds	r3, #8
 8006928:	2100      	movs	r1, #0
 800692a:	4618      	mov	r0, r3
 800692c:	f001 fa4a 	bl	8007dc4 <RCCEx_PLL2_Config>
 8006930:	4603      	mov	r3, r0
 8006932:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006936:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800693a:	2b00      	cmp	r3, #0
 800693c:	d003      	beq.n	8006946 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800693e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006942:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8006946:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800694a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800694e:	2100      	movs	r1, #0
 8006950:	6239      	str	r1, [r7, #32]
 8006952:	f003 0302 	and.w	r3, r3, #2
 8006956:	627b      	str	r3, [r7, #36]	@ 0x24
 8006958:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800695c:	460b      	mov	r3, r1
 800695e:	4313      	orrs	r3, r2
 8006960:	d011      	beq.n	8006986 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006962:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006966:	3308      	adds	r3, #8
 8006968:	2101      	movs	r1, #1
 800696a:	4618      	mov	r0, r3
 800696c:	f001 fa2a 	bl	8007dc4 <RCCEx_PLL2_Config>
 8006970:	4603      	mov	r3, r0
 8006972:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006976:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800697a:	2b00      	cmp	r3, #0
 800697c:	d003      	beq.n	8006986 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800697e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006982:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8006986:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800698a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800698e:	2100      	movs	r1, #0
 8006990:	61b9      	str	r1, [r7, #24]
 8006992:	f003 0304 	and.w	r3, r3, #4
 8006996:	61fb      	str	r3, [r7, #28]
 8006998:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800699c:	460b      	mov	r3, r1
 800699e:	4313      	orrs	r3, r2
 80069a0:	d011      	beq.n	80069c6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80069a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069a6:	3308      	adds	r3, #8
 80069a8:	2102      	movs	r1, #2
 80069aa:	4618      	mov	r0, r3
 80069ac:	f001 fa0a 	bl	8007dc4 <RCCEx_PLL2_Config>
 80069b0:	4603      	mov	r3, r0
 80069b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80069b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d003      	beq.n	80069c6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80069c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80069c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069ce:	2100      	movs	r1, #0
 80069d0:	6139      	str	r1, [r7, #16]
 80069d2:	f003 0308 	and.w	r3, r3, #8
 80069d6:	617b      	str	r3, [r7, #20]
 80069d8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80069dc:	460b      	mov	r3, r1
 80069de:	4313      	orrs	r3, r2
 80069e0:	d011      	beq.n	8006a06 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80069e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069e6:	3328      	adds	r3, #40	@ 0x28
 80069e8:	2100      	movs	r1, #0
 80069ea:	4618      	mov	r0, r3
 80069ec:	f001 fa9c 	bl	8007f28 <RCCEx_PLL3_Config>
 80069f0:	4603      	mov	r3, r0
 80069f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80069f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d003      	beq.n	8006a06 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a02:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8006a06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a0e:	2100      	movs	r1, #0
 8006a10:	60b9      	str	r1, [r7, #8]
 8006a12:	f003 0310 	and.w	r3, r3, #16
 8006a16:	60fb      	str	r3, [r7, #12]
 8006a18:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006a1c:	460b      	mov	r3, r1
 8006a1e:	4313      	orrs	r3, r2
 8006a20:	d011      	beq.n	8006a46 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006a22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a26:	3328      	adds	r3, #40	@ 0x28
 8006a28:	2101      	movs	r1, #1
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	f001 fa7c 	bl	8007f28 <RCCEx_PLL3_Config>
 8006a30:	4603      	mov	r3, r0
 8006a32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006a36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d003      	beq.n	8006a46 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a42:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8006a46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a4e:	2100      	movs	r1, #0
 8006a50:	6039      	str	r1, [r7, #0]
 8006a52:	f003 0320 	and.w	r3, r3, #32
 8006a56:	607b      	str	r3, [r7, #4]
 8006a58:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006a5c:	460b      	mov	r3, r1
 8006a5e:	4313      	orrs	r3, r2
 8006a60:	d011      	beq.n	8006a86 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006a62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a66:	3328      	adds	r3, #40	@ 0x28
 8006a68:	2102      	movs	r1, #2
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	f001 fa5c 	bl	8007f28 <RCCEx_PLL3_Config>
 8006a70:	4603      	mov	r3, r0
 8006a72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006a76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d003      	beq.n	8006a86 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a82:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8006a86:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d101      	bne.n	8006a92 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8006a8e:	2300      	movs	r3, #0
 8006a90:	e000      	b.n	8006a94 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8006a92:	2301      	movs	r3, #1
}
 8006a94:	4618      	mov	r0, r3
 8006a96:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006aa0:	58024400 	.word	0x58024400

08006aa4 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b090      	sub	sp, #64	@ 0x40
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8006aae:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ab2:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8006ab6:	430b      	orrs	r3, r1
 8006ab8:	f040 8094 	bne.w	8006be4 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8006abc:	4b9e      	ldr	r3, [pc, #632]	@ (8006d38 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006abe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ac0:	f003 0307 	and.w	r3, r3, #7
 8006ac4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006ac6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ac8:	2b04      	cmp	r3, #4
 8006aca:	f200 8087 	bhi.w	8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8006ace:	a201      	add	r2, pc, #4	@ (adr r2, 8006ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8006ad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ad4:	08006ae9 	.word	0x08006ae9
 8006ad8:	08006b11 	.word	0x08006b11
 8006adc:	08006b39 	.word	0x08006b39
 8006ae0:	08006bd5 	.word	0x08006bd5
 8006ae4:	08006b61 	.word	0x08006b61
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006ae8:	4b93      	ldr	r3, [pc, #588]	@ (8006d38 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006af0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006af4:	d108      	bne.n	8006b08 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006af6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006afa:	4618      	mov	r0, r3
 8006afc:	f001 f810 	bl	8007b20 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006b00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006b04:	f000 bd45 	b.w	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006b08:	2300      	movs	r3, #0
 8006b0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b0c:	f000 bd41 	b.w	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006b10:	4b89      	ldr	r3, [pc, #548]	@ (8006d38 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b18:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006b1c:	d108      	bne.n	8006b30 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006b1e:	f107 0318 	add.w	r3, r7, #24
 8006b22:	4618      	mov	r0, r3
 8006b24:	f000 fd54 	bl	80075d0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006b28:	69bb      	ldr	r3, [r7, #24]
 8006b2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006b2c:	f000 bd31 	b.w	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006b30:	2300      	movs	r3, #0
 8006b32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b34:	f000 bd2d 	b.w	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006b38:	4b7f      	ldr	r3, [pc, #508]	@ (8006d38 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006b40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006b44:	d108      	bne.n	8006b58 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006b46:	f107 030c 	add.w	r3, r7, #12
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	f000 fe94 	bl	8007878 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006b54:	f000 bd1d 	b.w	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006b58:	2300      	movs	r3, #0
 8006b5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b5c:	f000 bd19 	b.w	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006b60:	4b75      	ldr	r3, [pc, #468]	@ (8006d38 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006b62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b64:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006b68:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006b6a:	4b73      	ldr	r3, [pc, #460]	@ (8006d38 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f003 0304 	and.w	r3, r3, #4
 8006b72:	2b04      	cmp	r3, #4
 8006b74:	d10c      	bne.n	8006b90 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8006b76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d109      	bne.n	8006b90 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006b7c:	4b6e      	ldr	r3, [pc, #440]	@ (8006d38 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	08db      	lsrs	r3, r3, #3
 8006b82:	f003 0303 	and.w	r3, r3, #3
 8006b86:	4a6d      	ldr	r2, [pc, #436]	@ (8006d3c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006b88:	fa22 f303 	lsr.w	r3, r2, r3
 8006b8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006b8e:	e01f      	b.n	8006bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006b90:	4b69      	ldr	r3, [pc, #420]	@ (8006d38 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b98:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b9c:	d106      	bne.n	8006bac <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8006b9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ba0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006ba4:	d102      	bne.n	8006bac <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006ba6:	4b66      	ldr	r3, [pc, #408]	@ (8006d40 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8006ba8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006baa:	e011      	b.n	8006bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006bac:	4b62      	ldr	r3, [pc, #392]	@ (8006d38 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006bb4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006bb8:	d106      	bne.n	8006bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8006bba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bbc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006bc0:	d102      	bne.n	8006bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006bc2:	4b60      	ldr	r3, [pc, #384]	@ (8006d44 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8006bc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006bc6:	e003      	b.n	8006bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006bc8:	2300      	movs	r3, #0
 8006bca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006bcc:	f000 bce1 	b.w	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006bd0:	f000 bcdf 	b.w	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006bd4:	4b5c      	ldr	r3, [pc, #368]	@ (8006d48 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8006bd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006bd8:	f000 bcdb 	b.w	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006bdc:	2300      	movs	r3, #0
 8006bde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006be0:	f000 bcd7 	b.w	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8006be4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006be8:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8006bec:	430b      	orrs	r3, r1
 8006bee:	f040 80ad 	bne.w	8006d4c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8006bf2:	4b51      	ldr	r3, [pc, #324]	@ (8006d38 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006bf4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006bf6:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8006bfa:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006bfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bfe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c02:	d056      	beq.n	8006cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8006c04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c06:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c0a:	f200 8090 	bhi.w	8006d2e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8006c0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c10:	2bc0      	cmp	r3, #192	@ 0xc0
 8006c12:	f000 8088 	beq.w	8006d26 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8006c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c18:	2bc0      	cmp	r3, #192	@ 0xc0
 8006c1a:	f200 8088 	bhi.w	8006d2e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8006c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c20:	2b80      	cmp	r3, #128	@ 0x80
 8006c22:	d032      	beq.n	8006c8a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8006c24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c26:	2b80      	cmp	r3, #128	@ 0x80
 8006c28:	f200 8081 	bhi.w	8006d2e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8006c2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d003      	beq.n	8006c3a <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8006c32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c34:	2b40      	cmp	r3, #64	@ 0x40
 8006c36:	d014      	beq.n	8006c62 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8006c38:	e079      	b.n	8006d2e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006c3a:	4b3f      	ldr	r3, [pc, #252]	@ (8006d38 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c42:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006c46:	d108      	bne.n	8006c5a <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006c48:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006c4c:	4618      	mov	r0, r3
 8006c4e:	f000 ff67 	bl	8007b20 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006c52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006c56:	f000 bc9c 	b.w	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c5e:	f000 bc98 	b.w	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006c62:	4b35      	ldr	r3, [pc, #212]	@ (8006d38 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c6a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006c6e:	d108      	bne.n	8006c82 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006c70:	f107 0318 	add.w	r3, r7, #24
 8006c74:	4618      	mov	r0, r3
 8006c76:	f000 fcab 	bl	80075d0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006c7a:	69bb      	ldr	r3, [r7, #24]
 8006c7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006c7e:	f000 bc88 	b.w	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006c82:	2300      	movs	r3, #0
 8006c84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c86:	f000 bc84 	b.w	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006c8a:	4b2b      	ldr	r3, [pc, #172]	@ (8006d38 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006c92:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006c96:	d108      	bne.n	8006caa <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006c98:	f107 030c 	add.w	r3, r7, #12
 8006c9c:	4618      	mov	r0, r3
 8006c9e:	f000 fdeb 	bl	8007878 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006ca6:	f000 bc74 	b.w	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006caa:	2300      	movs	r3, #0
 8006cac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006cae:	f000 bc70 	b.w	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006cb2:	4b21      	ldr	r3, [pc, #132]	@ (8006d38 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006cb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006cb6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006cba:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006cbc:	4b1e      	ldr	r3, [pc, #120]	@ (8006d38 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f003 0304 	and.w	r3, r3, #4
 8006cc4:	2b04      	cmp	r3, #4
 8006cc6:	d10c      	bne.n	8006ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8006cc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d109      	bne.n	8006ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006cce:	4b1a      	ldr	r3, [pc, #104]	@ (8006d38 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	08db      	lsrs	r3, r3, #3
 8006cd4:	f003 0303 	and.w	r3, r3, #3
 8006cd8:	4a18      	ldr	r2, [pc, #96]	@ (8006d3c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006cda:	fa22 f303 	lsr.w	r3, r2, r3
 8006cde:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006ce0:	e01f      	b.n	8006d22 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006ce2:	4b15      	ldr	r3, [pc, #84]	@ (8006d38 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006cea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006cee:	d106      	bne.n	8006cfe <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8006cf0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cf2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006cf6:	d102      	bne.n	8006cfe <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006cf8:	4b11      	ldr	r3, [pc, #68]	@ (8006d40 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8006cfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006cfc:	e011      	b.n	8006d22 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006cfe:	4b0e      	ldr	r3, [pc, #56]	@ (8006d38 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d06:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006d0a:	d106      	bne.n	8006d1a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8006d0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d0e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d12:	d102      	bne.n	8006d1a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006d14:	4b0b      	ldr	r3, [pc, #44]	@ (8006d44 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8006d16:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006d18:	e003      	b.n	8006d22 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006d1e:	f000 bc38 	b.w	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006d22:	f000 bc36 	b.w	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006d26:	4b08      	ldr	r3, [pc, #32]	@ (8006d48 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8006d28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d2a:	f000 bc32 	b.w	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006d2e:	2300      	movs	r3, #0
 8006d30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d32:	f000 bc2e 	b.w	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006d36:	bf00      	nop
 8006d38:	58024400 	.word	0x58024400
 8006d3c:	03d09000 	.word	0x03d09000
 8006d40:	003d0900 	.word	0x003d0900
 8006d44:	017d7840 	.word	0x017d7840
 8006d48:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8006d4c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d50:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8006d54:	430b      	orrs	r3, r1
 8006d56:	f040 809c 	bne.w	8006e92 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8006d5a:	4b9e      	ldr	r3, [pc, #632]	@ (8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006d5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d5e:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8006d62:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006d64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d66:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006d6a:	d054      	beq.n	8006e16 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8006d6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d6e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006d72:	f200 808b 	bhi.w	8006e8c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006d76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d78:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006d7c:	f000 8083 	beq.w	8006e86 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8006d80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d82:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006d86:	f200 8081 	bhi.w	8006e8c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006d8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d8c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006d90:	d02f      	beq.n	8006df2 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8006d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d94:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006d98:	d878      	bhi.n	8006e8c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006d9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d004      	beq.n	8006daa <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8006da0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006da2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006da6:	d012      	beq.n	8006dce <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8006da8:	e070      	b.n	8006e8c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006daa:	4b8a      	ldr	r3, [pc, #552]	@ (8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006db2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006db6:	d107      	bne.n	8006dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006db8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	f000 feaf 	bl	8007b20 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006dc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006dc6:	e3e4      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006dc8:	2300      	movs	r3, #0
 8006dca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006dcc:	e3e1      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006dce:	4b81      	ldr	r3, [pc, #516]	@ (8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006dd6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006dda:	d107      	bne.n	8006dec <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006ddc:	f107 0318 	add.w	r3, r7, #24
 8006de0:	4618      	mov	r0, r3
 8006de2:	f000 fbf5 	bl	80075d0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006de6:	69bb      	ldr	r3, [r7, #24]
 8006de8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006dea:	e3d2      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006dec:	2300      	movs	r3, #0
 8006dee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006df0:	e3cf      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006df2:	4b78      	ldr	r3, [pc, #480]	@ (8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006dfa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006dfe:	d107      	bne.n	8006e10 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006e00:	f107 030c 	add.w	r3, r7, #12
 8006e04:	4618      	mov	r0, r3
 8006e06:	f000 fd37 	bl	8007878 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006e0e:	e3c0      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006e10:	2300      	movs	r3, #0
 8006e12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e14:	e3bd      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006e16:	4b6f      	ldr	r3, [pc, #444]	@ (8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006e18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e1a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006e1e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006e20:	4b6c      	ldr	r3, [pc, #432]	@ (8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f003 0304 	and.w	r3, r3, #4
 8006e28:	2b04      	cmp	r3, #4
 8006e2a:	d10c      	bne.n	8006e46 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8006e2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d109      	bne.n	8006e46 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006e32:	4b68      	ldr	r3, [pc, #416]	@ (8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	08db      	lsrs	r3, r3, #3
 8006e38:	f003 0303 	and.w	r3, r3, #3
 8006e3c:	4a66      	ldr	r2, [pc, #408]	@ (8006fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8006e3e:	fa22 f303 	lsr.w	r3, r2, r3
 8006e42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006e44:	e01e      	b.n	8006e84 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006e46:	4b63      	ldr	r3, [pc, #396]	@ (8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e52:	d106      	bne.n	8006e62 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8006e54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e56:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006e5a:	d102      	bne.n	8006e62 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006e5c:	4b5f      	ldr	r3, [pc, #380]	@ (8006fdc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8006e5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006e60:	e010      	b.n	8006e84 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006e62:	4b5c      	ldr	r3, [pc, #368]	@ (8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e6a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006e6e:	d106      	bne.n	8006e7e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8006e70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e72:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006e76:	d102      	bne.n	8006e7e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006e78:	4b59      	ldr	r3, [pc, #356]	@ (8006fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8006e7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006e7c:	e002      	b.n	8006e84 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006e7e:	2300      	movs	r3, #0
 8006e80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006e82:	e386      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006e84:	e385      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006e86:	4b57      	ldr	r3, [pc, #348]	@ (8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8006e88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e8a:	e382      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e90:	e37f      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8006e92:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e96:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8006e9a:	430b      	orrs	r3, r1
 8006e9c:	f040 80a7 	bne.w	8006fee <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8006ea0:	4b4c      	ldr	r3, [pc, #304]	@ (8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006ea2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ea4:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8006ea8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006eaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eac:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006eb0:	d055      	beq.n	8006f5e <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8006eb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eb4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006eb8:	f200 8096 	bhi.w	8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8006ebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ebe:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006ec2:	f000 8084 	beq.w	8006fce <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8006ec6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ec8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006ecc:	f200 808c 	bhi.w	8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8006ed0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ed2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006ed6:	d030      	beq.n	8006f3a <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8006ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eda:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006ede:	f200 8083 	bhi.w	8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8006ee2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d004      	beq.n	8006ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8006ee8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006eee:	d012      	beq.n	8006f16 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8006ef0:	e07a      	b.n	8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006ef2:	4b38      	ldr	r3, [pc, #224]	@ (8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006efa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006efe:	d107      	bne.n	8006f10 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006f00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006f04:	4618      	mov	r0, r3
 8006f06:	f000 fe0b 	bl	8007b20 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006f0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006f0e:	e340      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006f10:	2300      	movs	r3, #0
 8006f12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f14:	e33d      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006f16:	4b2f      	ldr	r3, [pc, #188]	@ (8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006f1e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006f22:	d107      	bne.n	8006f34 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006f24:	f107 0318 	add.w	r3, r7, #24
 8006f28:	4618      	mov	r0, r3
 8006f2a:	f000 fb51 	bl	80075d0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006f2e:	69bb      	ldr	r3, [r7, #24]
 8006f30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006f32:	e32e      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006f34:	2300      	movs	r3, #0
 8006f36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f38:	e32b      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006f3a:	4b26      	ldr	r3, [pc, #152]	@ (8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006f42:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006f46:	d107      	bne.n	8006f58 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006f48:	f107 030c 	add.w	r3, r7, #12
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	f000 fc93 	bl	8007878 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006f56:	e31c      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006f58:	2300      	movs	r3, #0
 8006f5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f5c:	e319      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006f5e:	4b1d      	ldr	r3, [pc, #116]	@ (8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006f60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f62:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006f66:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006f68:	4b1a      	ldr	r3, [pc, #104]	@ (8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f003 0304 	and.w	r3, r3, #4
 8006f70:	2b04      	cmp	r3, #4
 8006f72:	d10c      	bne.n	8006f8e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8006f74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d109      	bne.n	8006f8e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006f7a:	4b16      	ldr	r3, [pc, #88]	@ (8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	08db      	lsrs	r3, r3, #3
 8006f80:	f003 0303 	and.w	r3, r3, #3
 8006f84:	4a14      	ldr	r2, [pc, #80]	@ (8006fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8006f86:	fa22 f303 	lsr.w	r3, r2, r3
 8006f8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006f8c:	e01e      	b.n	8006fcc <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006f8e:	4b11      	ldr	r3, [pc, #68]	@ (8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f9a:	d106      	bne.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8006f9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f9e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006fa2:	d102      	bne.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006fa4:	4b0d      	ldr	r3, [pc, #52]	@ (8006fdc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8006fa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006fa8:	e010      	b.n	8006fcc <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006faa:	4b0a      	ldr	r3, [pc, #40]	@ (8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006fb2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006fb6:	d106      	bne.n	8006fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8006fb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006fbe:	d102      	bne.n	8006fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006fc0:	4b07      	ldr	r3, [pc, #28]	@ (8006fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8006fc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006fc4:	e002      	b.n	8006fcc <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006fca:	e2e2      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006fcc:	e2e1      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006fce:	4b05      	ldr	r3, [pc, #20]	@ (8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8006fd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006fd2:	e2de      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006fd4:	58024400 	.word	0x58024400
 8006fd8:	03d09000 	.word	0x03d09000
 8006fdc:	003d0900 	.word	0x003d0900
 8006fe0:	017d7840 	.word	0x017d7840
 8006fe4:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8006fe8:	2300      	movs	r3, #0
 8006fea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006fec:	e2d1      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8006fee:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ff2:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8006ff6:	430b      	orrs	r3, r1
 8006ff8:	f040 809c 	bne.w	8007134 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8006ffc:	4b93      	ldr	r3, [pc, #588]	@ (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006ffe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007000:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8007004:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8007006:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007008:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800700c:	d054      	beq.n	80070b8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800700e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007010:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007014:	f200 808b 	bhi.w	800712e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8007018:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800701a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800701e:	f000 8083 	beq.w	8007128 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8007022:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007024:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007028:	f200 8081 	bhi.w	800712e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800702c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800702e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007032:	d02f      	beq.n	8007094 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8007034:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007036:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800703a:	d878      	bhi.n	800712e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800703c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800703e:	2b00      	cmp	r3, #0
 8007040:	d004      	beq.n	800704c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8007042:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007044:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007048:	d012      	beq.n	8007070 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800704a:	e070      	b.n	800712e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800704c:	4b7f      	ldr	r3, [pc, #508]	@ (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007054:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007058:	d107      	bne.n	800706a <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800705a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800705e:	4618      	mov	r0, r3
 8007060:	f000 fd5e 	bl	8007b20 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007064:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007066:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007068:	e293      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800706a:	2300      	movs	r3, #0
 800706c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800706e:	e290      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007070:	4b76      	ldr	r3, [pc, #472]	@ (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007078:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800707c:	d107      	bne.n	800708e <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800707e:	f107 0318 	add.w	r3, r7, #24
 8007082:	4618      	mov	r0, r3
 8007084:	f000 faa4 	bl	80075d0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007088:	69bb      	ldr	r3, [r7, #24]
 800708a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800708c:	e281      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800708e:	2300      	movs	r3, #0
 8007090:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007092:	e27e      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007094:	4b6d      	ldr	r3, [pc, #436]	@ (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800709c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80070a0:	d107      	bne.n	80070b2 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80070a2:	f107 030c 	add.w	r3, r7, #12
 80070a6:	4618      	mov	r0, r3
 80070a8:	f000 fbe6 	bl	8007878 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80070b0:	e26f      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80070b2:	2300      	movs	r3, #0
 80070b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80070b6:	e26c      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80070b8:	4b64      	ldr	r3, [pc, #400]	@ (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80070ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80070bc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80070c0:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80070c2:	4b62      	ldr	r3, [pc, #392]	@ (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f003 0304 	and.w	r3, r3, #4
 80070ca:	2b04      	cmp	r3, #4
 80070cc:	d10c      	bne.n	80070e8 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 80070ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d109      	bne.n	80070e8 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80070d4:	4b5d      	ldr	r3, [pc, #372]	@ (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	08db      	lsrs	r3, r3, #3
 80070da:	f003 0303 	and.w	r3, r3, #3
 80070de:	4a5c      	ldr	r2, [pc, #368]	@ (8007250 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80070e0:	fa22 f303 	lsr.w	r3, r2, r3
 80070e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80070e6:	e01e      	b.n	8007126 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80070e8:	4b58      	ldr	r3, [pc, #352]	@ (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80070f4:	d106      	bne.n	8007104 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 80070f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070f8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80070fc:	d102      	bne.n	8007104 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80070fe:	4b55      	ldr	r3, [pc, #340]	@ (8007254 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8007100:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007102:	e010      	b.n	8007126 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007104:	4b51      	ldr	r3, [pc, #324]	@ (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800710c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007110:	d106      	bne.n	8007120 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8007112:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007114:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007118:	d102      	bne.n	8007120 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800711a:	4b4f      	ldr	r3, [pc, #316]	@ (8007258 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800711c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800711e:	e002      	b.n	8007126 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007120:	2300      	movs	r3, #0
 8007122:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007124:	e235      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007126:	e234      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007128:	4b4c      	ldr	r3, [pc, #304]	@ (800725c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800712a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800712c:	e231      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800712e:	2300      	movs	r3, #0
 8007130:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007132:	e22e      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8007134:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007138:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800713c:	430b      	orrs	r3, r1
 800713e:	f040 808f 	bne.w	8007260 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8007142:	4b42      	ldr	r3, [pc, #264]	@ (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007144:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007146:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800714a:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800714c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800714e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007152:	d06b      	beq.n	800722c <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8007154:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007156:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800715a:	d874      	bhi.n	8007246 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800715c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800715e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007162:	d056      	beq.n	8007212 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8007164:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007166:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800716a:	d86c      	bhi.n	8007246 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800716c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800716e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007172:	d03b      	beq.n	80071ec <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8007174:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007176:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800717a:	d864      	bhi.n	8007246 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800717c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800717e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007182:	d021      	beq.n	80071c8 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8007184:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007186:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800718a:	d85c      	bhi.n	8007246 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800718c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800718e:	2b00      	cmp	r3, #0
 8007190:	d004      	beq.n	800719c <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8007192:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007194:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007198:	d004      	beq.n	80071a4 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800719a:	e054      	b.n	8007246 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800719c:	f7fe fa62 	bl	8005664 <HAL_RCC_GetPCLK1Freq>
 80071a0:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80071a2:	e1f6      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80071a4:	4b29      	ldr	r3, [pc, #164]	@ (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80071ac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80071b0:	d107      	bne.n	80071c2 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80071b2:	f107 0318 	add.w	r3, r7, #24
 80071b6:	4618      	mov	r0, r3
 80071b8:	f000 fa0a 	bl	80075d0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80071bc:	69fb      	ldr	r3, [r7, #28]
 80071be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80071c0:	e1e7      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80071c2:	2300      	movs	r3, #0
 80071c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80071c6:	e1e4      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80071c8:	4b20      	ldr	r3, [pc, #128]	@ (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80071d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80071d4:	d107      	bne.n	80071e6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80071d6:	f107 030c 	add.w	r3, r7, #12
 80071da:	4618      	mov	r0, r3
 80071dc:	f000 fb4c 	bl	8007878 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80071e0:	693b      	ldr	r3, [r7, #16]
 80071e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80071e4:	e1d5      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80071e6:	2300      	movs	r3, #0
 80071e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80071ea:	e1d2      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80071ec:	4b17      	ldr	r3, [pc, #92]	@ (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f003 0304 	and.w	r3, r3, #4
 80071f4:	2b04      	cmp	r3, #4
 80071f6:	d109      	bne.n	800720c <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80071f8:	4b14      	ldr	r3, [pc, #80]	@ (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	08db      	lsrs	r3, r3, #3
 80071fe:	f003 0303 	and.w	r3, r3, #3
 8007202:	4a13      	ldr	r2, [pc, #76]	@ (8007250 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8007204:	fa22 f303 	lsr.w	r3, r2, r3
 8007208:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800720a:	e1c2      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800720c:	2300      	movs	r3, #0
 800720e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007210:	e1bf      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8007212:	4b0e      	ldr	r3, [pc, #56]	@ (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800721a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800721e:	d102      	bne.n	8007226 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8007220:	4b0c      	ldr	r3, [pc, #48]	@ (8007254 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8007222:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007224:	e1b5      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007226:	2300      	movs	r3, #0
 8007228:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800722a:	e1b2      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800722c:	4b07      	ldr	r3, [pc, #28]	@ (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007234:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007238:	d102      	bne.n	8007240 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800723a:	4b07      	ldr	r3, [pc, #28]	@ (8007258 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800723c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800723e:	e1a8      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007240:	2300      	movs	r3, #0
 8007242:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007244:	e1a5      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8007246:	2300      	movs	r3, #0
 8007248:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800724a:	e1a2      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800724c:	58024400 	.word	0x58024400
 8007250:	03d09000 	.word	0x03d09000
 8007254:	003d0900 	.word	0x003d0900
 8007258:	017d7840 	.word	0x017d7840
 800725c:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8007260:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007264:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8007268:	430b      	orrs	r3, r1
 800726a:	d173      	bne.n	8007354 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800726c:	4b9c      	ldr	r3, [pc, #624]	@ (80074e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800726e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007270:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007274:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8007276:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007278:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800727c:	d02f      	beq.n	80072de <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800727e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007280:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007284:	d863      	bhi.n	800734e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8007286:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007288:	2b00      	cmp	r3, #0
 800728a:	d004      	beq.n	8007296 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800728c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800728e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007292:	d012      	beq.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8007294:	e05b      	b.n	800734e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007296:	4b92      	ldr	r3, [pc, #584]	@ (80074e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800729e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80072a2:	d107      	bne.n	80072b4 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80072a4:	f107 0318 	add.w	r3, r7, #24
 80072a8:	4618      	mov	r0, r3
 80072aa:	f000 f991 	bl	80075d0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80072ae:	69bb      	ldr	r3, [r7, #24]
 80072b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80072b2:	e16e      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80072b4:	2300      	movs	r3, #0
 80072b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80072b8:	e16b      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80072ba:	4b89      	ldr	r3, [pc, #548]	@ (80074e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80072c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80072c6:	d107      	bne.n	80072d8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80072c8:	f107 030c 	add.w	r3, r7, #12
 80072cc:	4618      	mov	r0, r3
 80072ce:	f000 fad3 	bl	8007878 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80072d2:	697b      	ldr	r3, [r7, #20]
 80072d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80072d6:	e15c      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80072d8:	2300      	movs	r3, #0
 80072da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80072dc:	e159      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80072de:	4b80      	ldr	r3, [pc, #512]	@ (80074e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80072e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80072e2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80072e6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80072e8:	4b7d      	ldr	r3, [pc, #500]	@ (80074e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f003 0304 	and.w	r3, r3, #4
 80072f0:	2b04      	cmp	r3, #4
 80072f2:	d10c      	bne.n	800730e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 80072f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d109      	bne.n	800730e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80072fa:	4b79      	ldr	r3, [pc, #484]	@ (80074e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	08db      	lsrs	r3, r3, #3
 8007300:	f003 0303 	and.w	r3, r3, #3
 8007304:	4a77      	ldr	r2, [pc, #476]	@ (80074e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8007306:	fa22 f303 	lsr.w	r3, r2, r3
 800730a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800730c:	e01e      	b.n	800734c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800730e:	4b74      	ldr	r3, [pc, #464]	@ (80074e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007316:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800731a:	d106      	bne.n	800732a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800731c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800731e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007322:	d102      	bne.n	800732a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007324:	4b70      	ldr	r3, [pc, #448]	@ (80074e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8007326:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007328:	e010      	b.n	800734c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800732a:	4b6d      	ldr	r3, [pc, #436]	@ (80074e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007332:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007336:	d106      	bne.n	8007346 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8007338:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800733a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800733e:	d102      	bne.n	8007346 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007340:	4b6a      	ldr	r3, [pc, #424]	@ (80074ec <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8007342:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007344:	e002      	b.n	800734c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007346:	2300      	movs	r3, #0
 8007348:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800734a:	e122      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800734c:	e121      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800734e:	2300      	movs	r3, #0
 8007350:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007352:	e11e      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8007354:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007358:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800735c:	430b      	orrs	r3, r1
 800735e:	d133      	bne.n	80073c8 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8007360:	4b5f      	ldr	r3, [pc, #380]	@ (80074e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007362:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007364:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007368:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800736a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800736c:	2b00      	cmp	r3, #0
 800736e:	d004      	beq.n	800737a <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8007370:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007372:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007376:	d012      	beq.n	800739e <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8007378:	e023      	b.n	80073c2 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800737a:	4b59      	ldr	r3, [pc, #356]	@ (80074e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007382:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007386:	d107      	bne.n	8007398 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007388:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800738c:	4618      	mov	r0, r3
 800738e:	f000 fbc7 	bl	8007b20 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007394:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007396:	e0fc      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007398:	2300      	movs	r3, #0
 800739a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800739c:	e0f9      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800739e:	4b50      	ldr	r3, [pc, #320]	@ (80074e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80073a6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80073aa:	d107      	bne.n	80073bc <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80073ac:	f107 0318 	add.w	r3, r7, #24
 80073b0:	4618      	mov	r0, r3
 80073b2:	f000 f90d 	bl	80075d0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80073b6:	6a3b      	ldr	r3, [r7, #32]
 80073b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80073ba:	e0ea      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80073bc:	2300      	movs	r3, #0
 80073be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80073c0:	e0e7      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80073c2:	2300      	movs	r3, #0
 80073c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80073c6:	e0e4      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 80073c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80073cc:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 80073d0:	430b      	orrs	r3, r1
 80073d2:	f040 808d 	bne.w	80074f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 80073d6:	4b42      	ldr	r3, [pc, #264]	@ (80074e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80073d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073da:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 80073de:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80073e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80073e6:	d06b      	beq.n	80074c0 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 80073e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80073ee:	d874      	bhi.n	80074da <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80073f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073f6:	d056      	beq.n	80074a6 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 80073f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073fe:	d86c      	bhi.n	80074da <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8007400:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007402:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007406:	d03b      	beq.n	8007480 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8007408:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800740a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800740e:	d864      	bhi.n	80074da <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8007410:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007412:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007416:	d021      	beq.n	800745c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8007418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800741a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800741e:	d85c      	bhi.n	80074da <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8007420:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007422:	2b00      	cmp	r3, #0
 8007424:	d004      	beq.n	8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8007426:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007428:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800742c:	d004      	beq.n	8007438 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800742e:	e054      	b.n	80074da <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8007430:	f000 f8b8 	bl	80075a4 <HAL_RCCEx_GetD3PCLK1Freq>
 8007434:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007436:	e0ac      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007438:	4b29      	ldr	r3, [pc, #164]	@ (80074e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007440:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007444:	d107      	bne.n	8007456 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007446:	f107 0318 	add.w	r3, r7, #24
 800744a:	4618      	mov	r0, r3
 800744c:	f000 f8c0 	bl	80075d0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007450:	69fb      	ldr	r3, [r7, #28]
 8007452:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007454:	e09d      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007456:	2300      	movs	r3, #0
 8007458:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800745a:	e09a      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800745c:	4b20      	ldr	r3, [pc, #128]	@ (80074e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007464:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007468:	d107      	bne.n	800747a <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800746a:	f107 030c 	add.w	r3, r7, #12
 800746e:	4618      	mov	r0, r3
 8007470:	f000 fa02 	bl	8007878 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007474:	693b      	ldr	r3, [r7, #16]
 8007476:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007478:	e08b      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800747a:	2300      	movs	r3, #0
 800747c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800747e:	e088      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007480:	4b17      	ldr	r3, [pc, #92]	@ (80074e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	f003 0304 	and.w	r3, r3, #4
 8007488:	2b04      	cmp	r3, #4
 800748a:	d109      	bne.n	80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800748c:	4b14      	ldr	r3, [pc, #80]	@ (80074e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	08db      	lsrs	r3, r3, #3
 8007492:	f003 0303 	and.w	r3, r3, #3
 8007496:	4a13      	ldr	r2, [pc, #76]	@ (80074e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8007498:	fa22 f303 	lsr.w	r3, r2, r3
 800749c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800749e:	e078      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80074a0:	2300      	movs	r3, #0
 80074a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80074a4:	e075      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80074a6:	4b0e      	ldr	r3, [pc, #56]	@ (80074e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80074b2:	d102      	bne.n	80074ba <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 80074b4:	4b0c      	ldr	r3, [pc, #48]	@ (80074e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 80074b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80074b8:	e06b      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80074ba:	2300      	movs	r3, #0
 80074bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80074be:	e068      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80074c0:	4b07      	ldr	r3, [pc, #28]	@ (80074e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80074c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80074cc:	d102      	bne.n	80074d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 80074ce:	4b07      	ldr	r3, [pc, #28]	@ (80074ec <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 80074d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80074d2:	e05e      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80074d4:	2300      	movs	r3, #0
 80074d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80074d8:	e05b      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 80074da:	2300      	movs	r3, #0
 80074dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80074de:	e058      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80074e0:	58024400 	.word	0x58024400
 80074e4:	03d09000 	.word	0x03d09000
 80074e8:	003d0900 	.word	0x003d0900
 80074ec:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80074f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80074f4:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 80074f8:	430b      	orrs	r3, r1
 80074fa:	d148      	bne.n	800758e <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80074fc:	4b27      	ldr	r3, [pc, #156]	@ (800759c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80074fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007500:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007504:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8007506:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007508:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800750c:	d02a      	beq.n	8007564 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800750e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007510:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007514:	d838      	bhi.n	8007588 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8007516:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007518:	2b00      	cmp	r3, #0
 800751a:	d004      	beq.n	8007526 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800751c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800751e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007522:	d00d      	beq.n	8007540 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8007524:	e030      	b.n	8007588 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007526:	4b1d      	ldr	r3, [pc, #116]	@ (800759c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800752e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007532:	d102      	bne.n	800753a <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8007534:	4b1a      	ldr	r3, [pc, #104]	@ (80075a0 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8007536:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007538:	e02b      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800753a:	2300      	movs	r3, #0
 800753c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800753e:	e028      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007540:	4b16      	ldr	r3, [pc, #88]	@ (800759c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007548:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800754c:	d107      	bne.n	800755e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800754e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007552:	4618      	mov	r0, r3
 8007554:	f000 fae4 	bl	8007b20 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800755a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800755c:	e019      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800755e:	2300      	movs	r3, #0
 8007560:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007562:	e016      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007564:	4b0d      	ldr	r3, [pc, #52]	@ (800759c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800756c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007570:	d107      	bne.n	8007582 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007572:	f107 0318 	add.w	r3, r7, #24
 8007576:	4618      	mov	r0, r3
 8007578:	f000 f82a 	bl	80075d0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800757c:	69fb      	ldr	r3, [r7, #28]
 800757e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007580:	e007      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007582:	2300      	movs	r3, #0
 8007584:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007586:	e004      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8007588:	2300      	movs	r3, #0
 800758a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800758c:	e001      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800758e:	2300      	movs	r3, #0
 8007590:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8007592:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007594:	4618      	mov	r0, r3
 8007596:	3740      	adds	r7, #64	@ 0x40
 8007598:	46bd      	mov	sp, r7
 800759a:	bd80      	pop	{r7, pc}
 800759c:	58024400 	.word	0x58024400
 80075a0:	017d7840 	.word	0x017d7840

080075a4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80075a4:	b580      	push	{r7, lr}
 80075a6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80075a8:	f7fe f82c 	bl	8005604 <HAL_RCC_GetHCLKFreq>
 80075ac:	4602      	mov	r2, r0
 80075ae:	4b06      	ldr	r3, [pc, #24]	@ (80075c8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80075b0:	6a1b      	ldr	r3, [r3, #32]
 80075b2:	091b      	lsrs	r3, r3, #4
 80075b4:	f003 0307 	and.w	r3, r3, #7
 80075b8:	4904      	ldr	r1, [pc, #16]	@ (80075cc <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80075ba:	5ccb      	ldrb	r3, [r1, r3]
 80075bc:	f003 031f 	and.w	r3, r3, #31
 80075c0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80075c4:	4618      	mov	r0, r3
 80075c6:	bd80      	pop	{r7, pc}
 80075c8:	58024400 	.word	0x58024400
 80075cc:	08010794 	.word	0x08010794

080075d0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80075d0:	b480      	push	{r7}
 80075d2:	b089      	sub	sp, #36	@ 0x24
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80075d8:	4ba1      	ldr	r3, [pc, #644]	@ (8007860 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80075da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075dc:	f003 0303 	and.w	r3, r3, #3
 80075e0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80075e2:	4b9f      	ldr	r3, [pc, #636]	@ (8007860 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80075e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075e6:	0b1b      	lsrs	r3, r3, #12
 80075e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80075ec:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80075ee:	4b9c      	ldr	r3, [pc, #624]	@ (8007860 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80075f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075f2:	091b      	lsrs	r3, r3, #4
 80075f4:	f003 0301 	and.w	r3, r3, #1
 80075f8:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80075fa:	4b99      	ldr	r3, [pc, #612]	@ (8007860 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80075fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075fe:	08db      	lsrs	r3, r3, #3
 8007600:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007604:	693a      	ldr	r2, [r7, #16]
 8007606:	fb02 f303 	mul.w	r3, r2, r3
 800760a:	ee07 3a90 	vmov	s15, r3
 800760e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007612:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8007616:	697b      	ldr	r3, [r7, #20]
 8007618:	2b00      	cmp	r3, #0
 800761a:	f000 8111 	beq.w	8007840 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800761e:	69bb      	ldr	r3, [r7, #24]
 8007620:	2b02      	cmp	r3, #2
 8007622:	f000 8083 	beq.w	800772c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8007626:	69bb      	ldr	r3, [r7, #24]
 8007628:	2b02      	cmp	r3, #2
 800762a:	f200 80a1 	bhi.w	8007770 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800762e:	69bb      	ldr	r3, [r7, #24]
 8007630:	2b00      	cmp	r3, #0
 8007632:	d003      	beq.n	800763c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8007634:	69bb      	ldr	r3, [r7, #24]
 8007636:	2b01      	cmp	r3, #1
 8007638:	d056      	beq.n	80076e8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800763a:	e099      	b.n	8007770 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800763c:	4b88      	ldr	r3, [pc, #544]	@ (8007860 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f003 0320 	and.w	r3, r3, #32
 8007644:	2b00      	cmp	r3, #0
 8007646:	d02d      	beq.n	80076a4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007648:	4b85      	ldr	r3, [pc, #532]	@ (8007860 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	08db      	lsrs	r3, r3, #3
 800764e:	f003 0303 	and.w	r3, r3, #3
 8007652:	4a84      	ldr	r2, [pc, #528]	@ (8007864 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007654:	fa22 f303 	lsr.w	r3, r2, r3
 8007658:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800765a:	68bb      	ldr	r3, [r7, #8]
 800765c:	ee07 3a90 	vmov	s15, r3
 8007660:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007664:	697b      	ldr	r3, [r7, #20]
 8007666:	ee07 3a90 	vmov	s15, r3
 800766a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800766e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007672:	4b7b      	ldr	r3, [pc, #492]	@ (8007860 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007674:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007676:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800767a:	ee07 3a90 	vmov	s15, r3
 800767e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007682:	ed97 6a03 	vldr	s12, [r7, #12]
 8007686:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007868 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800768a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800768e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007692:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007696:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800769a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800769e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80076a2:	e087      	b.n	80077b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80076a4:	697b      	ldr	r3, [r7, #20]
 80076a6:	ee07 3a90 	vmov	s15, r3
 80076aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076ae:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800786c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80076b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80076b6:	4b6a      	ldr	r3, [pc, #424]	@ (8007860 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80076b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076be:	ee07 3a90 	vmov	s15, r3
 80076c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80076c6:	ed97 6a03 	vldr	s12, [r7, #12]
 80076ca:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007868 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80076ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80076d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80076d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80076da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80076de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80076e2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80076e6:	e065      	b.n	80077b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80076e8:	697b      	ldr	r3, [r7, #20]
 80076ea:	ee07 3a90 	vmov	s15, r3
 80076ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076f2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007870 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80076f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80076fa:	4b59      	ldr	r3, [pc, #356]	@ (8007860 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80076fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007702:	ee07 3a90 	vmov	s15, r3
 8007706:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800770a:	ed97 6a03 	vldr	s12, [r7, #12]
 800770e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007868 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007712:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007716:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800771a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800771e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007722:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007726:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800772a:	e043      	b.n	80077b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800772c:	697b      	ldr	r3, [r7, #20]
 800772e:	ee07 3a90 	vmov	s15, r3
 8007732:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007736:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007874 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800773a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800773e:	4b48      	ldr	r3, [pc, #288]	@ (8007860 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007740:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007742:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007746:	ee07 3a90 	vmov	s15, r3
 800774a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800774e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007752:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007868 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007756:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800775a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800775e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007762:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007766:	ee67 7a27 	vmul.f32	s15, s14, s15
 800776a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800776e:	e021      	b.n	80077b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007770:	697b      	ldr	r3, [r7, #20]
 8007772:	ee07 3a90 	vmov	s15, r3
 8007776:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800777a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007870 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800777e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007782:	4b37      	ldr	r3, [pc, #220]	@ (8007860 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007784:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007786:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800778a:	ee07 3a90 	vmov	s15, r3
 800778e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007792:	ed97 6a03 	vldr	s12, [r7, #12]
 8007796:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007868 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800779a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800779e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80077a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80077a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80077aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80077ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80077b2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80077b4:	4b2a      	ldr	r3, [pc, #168]	@ (8007860 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80077b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077b8:	0a5b      	lsrs	r3, r3, #9
 80077ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80077be:	ee07 3a90 	vmov	s15, r3
 80077c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80077ca:	ee37 7a87 	vadd.f32	s14, s15, s14
 80077ce:	edd7 6a07 	vldr	s13, [r7, #28]
 80077d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80077d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80077da:	ee17 2a90 	vmov	r2, s15
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80077e2:	4b1f      	ldr	r3, [pc, #124]	@ (8007860 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80077e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077e6:	0c1b      	lsrs	r3, r3, #16
 80077e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80077ec:	ee07 3a90 	vmov	s15, r3
 80077f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077f4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80077f8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80077fc:	edd7 6a07 	vldr	s13, [r7, #28]
 8007800:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007804:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007808:	ee17 2a90 	vmov	r2, s15
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8007810:	4b13      	ldr	r3, [pc, #76]	@ (8007860 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007812:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007814:	0e1b      	lsrs	r3, r3, #24
 8007816:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800781a:	ee07 3a90 	vmov	s15, r3
 800781e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007822:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007826:	ee37 7a87 	vadd.f32	s14, s15, s14
 800782a:	edd7 6a07 	vldr	s13, [r7, #28]
 800782e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007832:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007836:	ee17 2a90 	vmov	r2, s15
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800783e:	e008      	b.n	8007852 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2200      	movs	r2, #0
 8007844:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	2200      	movs	r2, #0
 800784a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2200      	movs	r2, #0
 8007850:	609a      	str	r2, [r3, #8]
}
 8007852:	bf00      	nop
 8007854:	3724      	adds	r7, #36	@ 0x24
 8007856:	46bd      	mov	sp, r7
 8007858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785c:	4770      	bx	lr
 800785e:	bf00      	nop
 8007860:	58024400 	.word	0x58024400
 8007864:	03d09000 	.word	0x03d09000
 8007868:	46000000 	.word	0x46000000
 800786c:	4c742400 	.word	0x4c742400
 8007870:	4a742400 	.word	0x4a742400
 8007874:	4bbebc20 	.word	0x4bbebc20

08007878 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8007878:	b480      	push	{r7}
 800787a:	b089      	sub	sp, #36	@ 0x24
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007880:	4ba1      	ldr	r3, [pc, #644]	@ (8007b08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007882:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007884:	f003 0303 	and.w	r3, r3, #3
 8007888:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800788a:	4b9f      	ldr	r3, [pc, #636]	@ (8007b08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800788c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800788e:	0d1b      	lsrs	r3, r3, #20
 8007890:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007894:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007896:	4b9c      	ldr	r3, [pc, #624]	@ (8007b08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007898:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800789a:	0a1b      	lsrs	r3, r3, #8
 800789c:	f003 0301 	and.w	r3, r3, #1
 80078a0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80078a2:	4b99      	ldr	r3, [pc, #612]	@ (8007b08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80078a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078a6:	08db      	lsrs	r3, r3, #3
 80078a8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80078ac:	693a      	ldr	r2, [r7, #16]
 80078ae:	fb02 f303 	mul.w	r3, r2, r3
 80078b2:	ee07 3a90 	vmov	s15, r3
 80078b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078ba:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80078be:	697b      	ldr	r3, [r7, #20]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	f000 8111 	beq.w	8007ae8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80078c6:	69bb      	ldr	r3, [r7, #24]
 80078c8:	2b02      	cmp	r3, #2
 80078ca:	f000 8083 	beq.w	80079d4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80078ce:	69bb      	ldr	r3, [r7, #24]
 80078d0:	2b02      	cmp	r3, #2
 80078d2:	f200 80a1 	bhi.w	8007a18 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80078d6:	69bb      	ldr	r3, [r7, #24]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d003      	beq.n	80078e4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80078dc:	69bb      	ldr	r3, [r7, #24]
 80078de:	2b01      	cmp	r3, #1
 80078e0:	d056      	beq.n	8007990 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80078e2:	e099      	b.n	8007a18 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80078e4:	4b88      	ldr	r3, [pc, #544]	@ (8007b08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	f003 0320 	and.w	r3, r3, #32
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d02d      	beq.n	800794c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80078f0:	4b85      	ldr	r3, [pc, #532]	@ (8007b08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	08db      	lsrs	r3, r3, #3
 80078f6:	f003 0303 	and.w	r3, r3, #3
 80078fa:	4a84      	ldr	r2, [pc, #528]	@ (8007b0c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80078fc:	fa22 f303 	lsr.w	r3, r2, r3
 8007900:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007902:	68bb      	ldr	r3, [r7, #8]
 8007904:	ee07 3a90 	vmov	s15, r3
 8007908:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800790c:	697b      	ldr	r3, [r7, #20]
 800790e:	ee07 3a90 	vmov	s15, r3
 8007912:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007916:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800791a:	4b7b      	ldr	r3, [pc, #492]	@ (8007b08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800791c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800791e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007922:	ee07 3a90 	vmov	s15, r3
 8007926:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800792a:	ed97 6a03 	vldr	s12, [r7, #12]
 800792e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007b10 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007932:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007936:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800793a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800793e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007942:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007946:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800794a:	e087      	b.n	8007a5c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800794c:	697b      	ldr	r3, [r7, #20]
 800794e:	ee07 3a90 	vmov	s15, r3
 8007952:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007956:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007b14 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800795a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800795e:	4b6a      	ldr	r3, [pc, #424]	@ (8007b08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007962:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007966:	ee07 3a90 	vmov	s15, r3
 800796a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800796e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007972:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007b10 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007976:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800797a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800797e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007982:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007986:	ee67 7a27 	vmul.f32	s15, s14, s15
 800798a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800798e:	e065      	b.n	8007a5c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007990:	697b      	ldr	r3, [r7, #20]
 8007992:	ee07 3a90 	vmov	s15, r3
 8007996:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800799a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007b18 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800799e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80079a2:	4b59      	ldr	r3, [pc, #356]	@ (8007b08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80079a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079aa:	ee07 3a90 	vmov	s15, r3
 80079ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079b2:	ed97 6a03 	vldr	s12, [r7, #12]
 80079b6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007b10 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80079ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80079be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80079c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80079c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80079ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079ce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80079d2:	e043      	b.n	8007a5c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80079d4:	697b      	ldr	r3, [r7, #20]
 80079d6:	ee07 3a90 	vmov	s15, r3
 80079da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079de:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007b1c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80079e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80079e6:	4b48      	ldr	r3, [pc, #288]	@ (8007b08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80079e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079ee:	ee07 3a90 	vmov	s15, r3
 80079f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079f6:	ed97 6a03 	vldr	s12, [r7, #12]
 80079fa:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007b10 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80079fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a06:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007a0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a12:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007a16:	e021      	b.n	8007a5c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007a18:	697b      	ldr	r3, [r7, #20]
 8007a1a:	ee07 3a90 	vmov	s15, r3
 8007a1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a22:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007b18 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007a26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a2a:	4b37      	ldr	r3, [pc, #220]	@ (8007b08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a32:	ee07 3a90 	vmov	s15, r3
 8007a36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a3a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a3e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007b10 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007a42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007a4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a56:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007a5a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8007a5c:	4b2a      	ldr	r3, [pc, #168]	@ (8007b08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a60:	0a5b      	lsrs	r3, r3, #9
 8007a62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a66:	ee07 3a90 	vmov	s15, r3
 8007a6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a6e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007a72:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007a76:	edd7 6a07 	vldr	s13, [r7, #28]
 8007a7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007a7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007a82:	ee17 2a90 	vmov	r2, s15
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8007a8a:	4b1f      	ldr	r3, [pc, #124]	@ (8007b08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a8e:	0c1b      	lsrs	r3, r3, #16
 8007a90:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a94:	ee07 3a90 	vmov	s15, r3
 8007a98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a9c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007aa0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007aa4:	edd7 6a07 	vldr	s13, [r7, #28]
 8007aa8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007aac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007ab0:	ee17 2a90 	vmov	r2, s15
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8007ab8:	4b13      	ldr	r3, [pc, #76]	@ (8007b08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007aba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007abc:	0e1b      	lsrs	r3, r3, #24
 8007abe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ac2:	ee07 3a90 	vmov	s15, r3
 8007ac6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007aca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007ace:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007ad2:	edd7 6a07 	vldr	s13, [r7, #28]
 8007ad6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007ada:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007ade:	ee17 2a90 	vmov	r2, s15
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007ae6:	e008      	b.n	8007afa <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2200      	movs	r2, #0
 8007aec:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2200      	movs	r2, #0
 8007af2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2200      	movs	r2, #0
 8007af8:	609a      	str	r2, [r3, #8]
}
 8007afa:	bf00      	nop
 8007afc:	3724      	adds	r7, #36	@ 0x24
 8007afe:	46bd      	mov	sp, r7
 8007b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b04:	4770      	bx	lr
 8007b06:	bf00      	nop
 8007b08:	58024400 	.word	0x58024400
 8007b0c:	03d09000 	.word	0x03d09000
 8007b10:	46000000 	.word	0x46000000
 8007b14:	4c742400 	.word	0x4c742400
 8007b18:	4a742400 	.word	0x4a742400
 8007b1c:	4bbebc20 	.word	0x4bbebc20

08007b20 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8007b20:	b480      	push	{r7}
 8007b22:	b089      	sub	sp, #36	@ 0x24
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007b28:	4ba0      	ldr	r3, [pc, #640]	@ (8007dac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007b2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b2c:	f003 0303 	and.w	r3, r3, #3
 8007b30:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8007b32:	4b9e      	ldr	r3, [pc, #632]	@ (8007dac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007b34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b36:	091b      	lsrs	r3, r3, #4
 8007b38:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007b3c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8007b3e:	4b9b      	ldr	r3, [pc, #620]	@ (8007dac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007b40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b42:	f003 0301 	and.w	r3, r3, #1
 8007b46:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8007b48:	4b98      	ldr	r3, [pc, #608]	@ (8007dac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007b4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b4c:	08db      	lsrs	r3, r3, #3
 8007b4e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007b52:	693a      	ldr	r2, [r7, #16]
 8007b54:	fb02 f303 	mul.w	r3, r2, r3
 8007b58:	ee07 3a90 	vmov	s15, r3
 8007b5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b60:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8007b64:	697b      	ldr	r3, [r7, #20]
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	f000 8111 	beq.w	8007d8e <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8007b6c:	69bb      	ldr	r3, [r7, #24]
 8007b6e:	2b02      	cmp	r3, #2
 8007b70:	f000 8083 	beq.w	8007c7a <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8007b74:	69bb      	ldr	r3, [r7, #24]
 8007b76:	2b02      	cmp	r3, #2
 8007b78:	f200 80a1 	bhi.w	8007cbe <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8007b7c:	69bb      	ldr	r3, [r7, #24]
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d003      	beq.n	8007b8a <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8007b82:	69bb      	ldr	r3, [r7, #24]
 8007b84:	2b01      	cmp	r3, #1
 8007b86:	d056      	beq.n	8007c36 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8007b88:	e099      	b.n	8007cbe <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007b8a:	4b88      	ldr	r3, [pc, #544]	@ (8007dac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	f003 0320 	and.w	r3, r3, #32
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d02d      	beq.n	8007bf2 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007b96:	4b85      	ldr	r3, [pc, #532]	@ (8007dac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	08db      	lsrs	r3, r3, #3
 8007b9c:	f003 0303 	and.w	r3, r3, #3
 8007ba0:	4a83      	ldr	r2, [pc, #524]	@ (8007db0 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8007ba2:	fa22 f303 	lsr.w	r3, r2, r3
 8007ba6:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007ba8:	68bb      	ldr	r3, [r7, #8]
 8007baa:	ee07 3a90 	vmov	s15, r3
 8007bae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007bb2:	697b      	ldr	r3, [r7, #20]
 8007bb4:	ee07 3a90 	vmov	s15, r3
 8007bb8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bbc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007bc0:	4b7a      	ldr	r3, [pc, #488]	@ (8007dac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007bc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bc8:	ee07 3a90 	vmov	s15, r3
 8007bcc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007bd0:	ed97 6a03 	vldr	s12, [r7, #12]
 8007bd4:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8007db4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007bd8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007bdc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007be0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007be4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007be8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007bec:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007bf0:	e087      	b.n	8007d02 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007bf2:	697b      	ldr	r3, [r7, #20]
 8007bf4:	ee07 3a90 	vmov	s15, r3
 8007bf8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bfc:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8007db8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007c00:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c04:	4b69      	ldr	r3, [pc, #420]	@ (8007dac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007c06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c0c:	ee07 3a90 	vmov	s15, r3
 8007c10:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c14:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c18:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8007db4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007c1c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c20:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c24:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c28:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c30:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007c34:	e065      	b.n	8007d02 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007c36:	697b      	ldr	r3, [r7, #20]
 8007c38:	ee07 3a90 	vmov	s15, r3
 8007c3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c40:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8007dbc <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8007c44:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c48:	4b58      	ldr	r3, [pc, #352]	@ (8007dac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007c4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c50:	ee07 3a90 	vmov	s15, r3
 8007c54:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c58:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c5c:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8007db4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007c60:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c64:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c68:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c6c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c70:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c74:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007c78:	e043      	b.n	8007d02 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007c7a:	697b      	ldr	r3, [r7, #20]
 8007c7c:	ee07 3a90 	vmov	s15, r3
 8007c80:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c84:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8007dc0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8007c88:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c8c:	4b47      	ldr	r3, [pc, #284]	@ (8007dac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007c8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c94:	ee07 3a90 	vmov	s15, r3
 8007c98:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c9c:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ca0:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8007db4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007ca4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ca8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007cac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007cb0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007cb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007cb8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007cbc:	e021      	b.n	8007d02 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007cbe:	697b      	ldr	r3, [r7, #20]
 8007cc0:	ee07 3a90 	vmov	s15, r3
 8007cc4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cc8:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8007db8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007ccc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007cd0:	4b36      	ldr	r3, [pc, #216]	@ (8007dac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007cd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cd4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cd8:	ee07 3a90 	vmov	s15, r3
 8007cdc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ce0:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ce4:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8007db4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007ce8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007cec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007cf0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007cf4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007cf8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007cfc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007d00:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8007d02:	4b2a      	ldr	r3, [pc, #168]	@ (8007dac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d06:	0a5b      	lsrs	r3, r3, #9
 8007d08:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d0c:	ee07 3a90 	vmov	s15, r3
 8007d10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d14:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007d18:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007d1c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007d20:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d24:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d28:	ee17 2a90 	vmov	r2, s15
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8007d30:	4b1e      	ldr	r3, [pc, #120]	@ (8007dac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007d32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d34:	0c1b      	lsrs	r3, r3, #16
 8007d36:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d3a:	ee07 3a90 	vmov	s15, r3
 8007d3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d42:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007d46:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007d4a:	edd7 6a07 	vldr	s13, [r7, #28]
 8007d4e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d52:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d56:	ee17 2a90 	vmov	r2, s15
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8007d5e:	4b13      	ldr	r3, [pc, #76]	@ (8007dac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d62:	0e1b      	lsrs	r3, r3, #24
 8007d64:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d68:	ee07 3a90 	vmov	s15, r3
 8007d6c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d70:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007d74:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007d78:	edd7 6a07 	vldr	s13, [r7, #28]
 8007d7c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d80:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d84:	ee17 2a90 	vmov	r2, s15
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8007d8c:	e008      	b.n	8007da0 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	2200      	movs	r2, #0
 8007d92:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	2200      	movs	r2, #0
 8007d98:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	2200      	movs	r2, #0
 8007d9e:	609a      	str	r2, [r3, #8]
}
 8007da0:	bf00      	nop
 8007da2:	3724      	adds	r7, #36	@ 0x24
 8007da4:	46bd      	mov	sp, r7
 8007da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007daa:	4770      	bx	lr
 8007dac:	58024400 	.word	0x58024400
 8007db0:	03d09000 	.word	0x03d09000
 8007db4:	46000000 	.word	0x46000000
 8007db8:	4c742400 	.word	0x4c742400
 8007dbc:	4a742400 	.word	0x4a742400
 8007dc0:	4bbebc20 	.word	0x4bbebc20

08007dc4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b084      	sub	sp, #16
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
 8007dcc:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007dce:	2300      	movs	r3, #0
 8007dd0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007dd2:	4b53      	ldr	r3, [pc, #332]	@ (8007f20 <RCCEx_PLL2_Config+0x15c>)
 8007dd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dd6:	f003 0303 	and.w	r3, r3, #3
 8007dda:	2b03      	cmp	r3, #3
 8007ddc:	d101      	bne.n	8007de2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8007dde:	2301      	movs	r3, #1
 8007de0:	e099      	b.n	8007f16 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007de2:	4b4f      	ldr	r3, [pc, #316]	@ (8007f20 <RCCEx_PLL2_Config+0x15c>)
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	4a4e      	ldr	r2, [pc, #312]	@ (8007f20 <RCCEx_PLL2_Config+0x15c>)
 8007de8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007dec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007dee:	f7f9 f953 	bl	8001098 <HAL_GetTick>
 8007df2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007df4:	e008      	b.n	8007e08 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007df6:	f7f9 f94f 	bl	8001098 <HAL_GetTick>
 8007dfa:	4602      	mov	r2, r0
 8007dfc:	68bb      	ldr	r3, [r7, #8]
 8007dfe:	1ad3      	subs	r3, r2, r3
 8007e00:	2b02      	cmp	r3, #2
 8007e02:	d901      	bls.n	8007e08 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007e04:	2303      	movs	r3, #3
 8007e06:	e086      	b.n	8007f16 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007e08:	4b45      	ldr	r3, [pc, #276]	@ (8007f20 <RCCEx_PLL2_Config+0x15c>)
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d1f0      	bne.n	8007df6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007e14:	4b42      	ldr	r3, [pc, #264]	@ (8007f20 <RCCEx_PLL2_Config+0x15c>)
 8007e16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e18:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	031b      	lsls	r3, r3, #12
 8007e22:	493f      	ldr	r1, [pc, #252]	@ (8007f20 <RCCEx_PLL2_Config+0x15c>)
 8007e24:	4313      	orrs	r3, r2
 8007e26:	628b      	str	r3, [r1, #40]	@ 0x28
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	685b      	ldr	r3, [r3, #4]
 8007e2c:	3b01      	subs	r3, #1
 8007e2e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	689b      	ldr	r3, [r3, #8]
 8007e36:	3b01      	subs	r3, #1
 8007e38:	025b      	lsls	r3, r3, #9
 8007e3a:	b29b      	uxth	r3, r3
 8007e3c:	431a      	orrs	r2, r3
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	68db      	ldr	r3, [r3, #12]
 8007e42:	3b01      	subs	r3, #1
 8007e44:	041b      	lsls	r3, r3, #16
 8007e46:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007e4a:	431a      	orrs	r2, r3
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	691b      	ldr	r3, [r3, #16]
 8007e50:	3b01      	subs	r3, #1
 8007e52:	061b      	lsls	r3, r3, #24
 8007e54:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007e58:	4931      	ldr	r1, [pc, #196]	@ (8007f20 <RCCEx_PLL2_Config+0x15c>)
 8007e5a:	4313      	orrs	r3, r2
 8007e5c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8007e5e:	4b30      	ldr	r3, [pc, #192]	@ (8007f20 <RCCEx_PLL2_Config+0x15c>)
 8007e60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e62:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	695b      	ldr	r3, [r3, #20]
 8007e6a:	492d      	ldr	r1, [pc, #180]	@ (8007f20 <RCCEx_PLL2_Config+0x15c>)
 8007e6c:	4313      	orrs	r3, r2
 8007e6e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007e70:	4b2b      	ldr	r3, [pc, #172]	@ (8007f20 <RCCEx_PLL2_Config+0x15c>)
 8007e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e74:	f023 0220 	bic.w	r2, r3, #32
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	699b      	ldr	r3, [r3, #24]
 8007e7c:	4928      	ldr	r1, [pc, #160]	@ (8007f20 <RCCEx_PLL2_Config+0x15c>)
 8007e7e:	4313      	orrs	r3, r2
 8007e80:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007e82:	4b27      	ldr	r3, [pc, #156]	@ (8007f20 <RCCEx_PLL2_Config+0x15c>)
 8007e84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e86:	4a26      	ldr	r2, [pc, #152]	@ (8007f20 <RCCEx_PLL2_Config+0x15c>)
 8007e88:	f023 0310 	bic.w	r3, r3, #16
 8007e8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007e8e:	4b24      	ldr	r3, [pc, #144]	@ (8007f20 <RCCEx_PLL2_Config+0x15c>)
 8007e90:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007e92:	4b24      	ldr	r3, [pc, #144]	@ (8007f24 <RCCEx_PLL2_Config+0x160>)
 8007e94:	4013      	ands	r3, r2
 8007e96:	687a      	ldr	r2, [r7, #4]
 8007e98:	69d2      	ldr	r2, [r2, #28]
 8007e9a:	00d2      	lsls	r2, r2, #3
 8007e9c:	4920      	ldr	r1, [pc, #128]	@ (8007f20 <RCCEx_PLL2_Config+0x15c>)
 8007e9e:	4313      	orrs	r3, r2
 8007ea0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007ea2:	4b1f      	ldr	r3, [pc, #124]	@ (8007f20 <RCCEx_PLL2_Config+0x15c>)
 8007ea4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ea6:	4a1e      	ldr	r2, [pc, #120]	@ (8007f20 <RCCEx_PLL2_Config+0x15c>)
 8007ea8:	f043 0310 	orr.w	r3, r3, #16
 8007eac:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007eae:	683b      	ldr	r3, [r7, #0]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d106      	bne.n	8007ec2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007eb4:	4b1a      	ldr	r3, [pc, #104]	@ (8007f20 <RCCEx_PLL2_Config+0x15c>)
 8007eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007eb8:	4a19      	ldr	r2, [pc, #100]	@ (8007f20 <RCCEx_PLL2_Config+0x15c>)
 8007eba:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007ebe:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007ec0:	e00f      	b.n	8007ee2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007ec2:	683b      	ldr	r3, [r7, #0]
 8007ec4:	2b01      	cmp	r3, #1
 8007ec6:	d106      	bne.n	8007ed6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007ec8:	4b15      	ldr	r3, [pc, #84]	@ (8007f20 <RCCEx_PLL2_Config+0x15c>)
 8007eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ecc:	4a14      	ldr	r2, [pc, #80]	@ (8007f20 <RCCEx_PLL2_Config+0x15c>)
 8007ece:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007ed2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007ed4:	e005      	b.n	8007ee2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007ed6:	4b12      	ldr	r3, [pc, #72]	@ (8007f20 <RCCEx_PLL2_Config+0x15c>)
 8007ed8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007eda:	4a11      	ldr	r2, [pc, #68]	@ (8007f20 <RCCEx_PLL2_Config+0x15c>)
 8007edc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007ee0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007ee2:	4b0f      	ldr	r3, [pc, #60]	@ (8007f20 <RCCEx_PLL2_Config+0x15c>)
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	4a0e      	ldr	r2, [pc, #56]	@ (8007f20 <RCCEx_PLL2_Config+0x15c>)
 8007ee8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007eec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007eee:	f7f9 f8d3 	bl	8001098 <HAL_GetTick>
 8007ef2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007ef4:	e008      	b.n	8007f08 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007ef6:	f7f9 f8cf 	bl	8001098 <HAL_GetTick>
 8007efa:	4602      	mov	r2, r0
 8007efc:	68bb      	ldr	r3, [r7, #8]
 8007efe:	1ad3      	subs	r3, r2, r3
 8007f00:	2b02      	cmp	r3, #2
 8007f02:	d901      	bls.n	8007f08 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007f04:	2303      	movs	r3, #3
 8007f06:	e006      	b.n	8007f16 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007f08:	4b05      	ldr	r3, [pc, #20]	@ (8007f20 <RCCEx_PLL2_Config+0x15c>)
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d0f0      	beq.n	8007ef6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007f14:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f16:	4618      	mov	r0, r3
 8007f18:	3710      	adds	r7, #16
 8007f1a:	46bd      	mov	sp, r7
 8007f1c:	bd80      	pop	{r7, pc}
 8007f1e:	bf00      	nop
 8007f20:	58024400 	.word	0x58024400
 8007f24:	ffff0007 	.word	0xffff0007

08007f28 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007f28:	b580      	push	{r7, lr}
 8007f2a:	b084      	sub	sp, #16
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	6078      	str	r0, [r7, #4]
 8007f30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007f32:	2300      	movs	r3, #0
 8007f34:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007f36:	4b53      	ldr	r3, [pc, #332]	@ (8008084 <RCCEx_PLL3_Config+0x15c>)
 8007f38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f3a:	f003 0303 	and.w	r3, r3, #3
 8007f3e:	2b03      	cmp	r3, #3
 8007f40:	d101      	bne.n	8007f46 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8007f42:	2301      	movs	r3, #1
 8007f44:	e099      	b.n	800807a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007f46:	4b4f      	ldr	r3, [pc, #316]	@ (8008084 <RCCEx_PLL3_Config+0x15c>)
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	4a4e      	ldr	r2, [pc, #312]	@ (8008084 <RCCEx_PLL3_Config+0x15c>)
 8007f4c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007f50:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007f52:	f7f9 f8a1 	bl	8001098 <HAL_GetTick>
 8007f56:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007f58:	e008      	b.n	8007f6c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007f5a:	f7f9 f89d 	bl	8001098 <HAL_GetTick>
 8007f5e:	4602      	mov	r2, r0
 8007f60:	68bb      	ldr	r3, [r7, #8]
 8007f62:	1ad3      	subs	r3, r2, r3
 8007f64:	2b02      	cmp	r3, #2
 8007f66:	d901      	bls.n	8007f6c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007f68:	2303      	movs	r3, #3
 8007f6a:	e086      	b.n	800807a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007f6c:	4b45      	ldr	r3, [pc, #276]	@ (8008084 <RCCEx_PLL3_Config+0x15c>)
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d1f0      	bne.n	8007f5a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007f78:	4b42      	ldr	r3, [pc, #264]	@ (8008084 <RCCEx_PLL3_Config+0x15c>)
 8007f7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f7c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	051b      	lsls	r3, r3, #20
 8007f86:	493f      	ldr	r1, [pc, #252]	@ (8008084 <RCCEx_PLL3_Config+0x15c>)
 8007f88:	4313      	orrs	r3, r2
 8007f8a:	628b      	str	r3, [r1, #40]	@ 0x28
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	685b      	ldr	r3, [r3, #4]
 8007f90:	3b01      	subs	r3, #1
 8007f92:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	689b      	ldr	r3, [r3, #8]
 8007f9a:	3b01      	subs	r3, #1
 8007f9c:	025b      	lsls	r3, r3, #9
 8007f9e:	b29b      	uxth	r3, r3
 8007fa0:	431a      	orrs	r2, r3
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	68db      	ldr	r3, [r3, #12]
 8007fa6:	3b01      	subs	r3, #1
 8007fa8:	041b      	lsls	r3, r3, #16
 8007faa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007fae:	431a      	orrs	r2, r3
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	691b      	ldr	r3, [r3, #16]
 8007fb4:	3b01      	subs	r3, #1
 8007fb6:	061b      	lsls	r3, r3, #24
 8007fb8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007fbc:	4931      	ldr	r1, [pc, #196]	@ (8008084 <RCCEx_PLL3_Config+0x15c>)
 8007fbe:	4313      	orrs	r3, r2
 8007fc0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8007fc2:	4b30      	ldr	r3, [pc, #192]	@ (8008084 <RCCEx_PLL3_Config+0x15c>)
 8007fc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fc6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	695b      	ldr	r3, [r3, #20]
 8007fce:	492d      	ldr	r1, [pc, #180]	@ (8008084 <RCCEx_PLL3_Config+0x15c>)
 8007fd0:	4313      	orrs	r3, r2
 8007fd2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007fd4:	4b2b      	ldr	r3, [pc, #172]	@ (8008084 <RCCEx_PLL3_Config+0x15c>)
 8007fd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fd8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	699b      	ldr	r3, [r3, #24]
 8007fe0:	4928      	ldr	r1, [pc, #160]	@ (8008084 <RCCEx_PLL3_Config+0x15c>)
 8007fe2:	4313      	orrs	r3, r2
 8007fe4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8007fe6:	4b27      	ldr	r3, [pc, #156]	@ (8008084 <RCCEx_PLL3_Config+0x15c>)
 8007fe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fea:	4a26      	ldr	r2, [pc, #152]	@ (8008084 <RCCEx_PLL3_Config+0x15c>)
 8007fec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007ff0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007ff2:	4b24      	ldr	r3, [pc, #144]	@ (8008084 <RCCEx_PLL3_Config+0x15c>)
 8007ff4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007ff6:	4b24      	ldr	r3, [pc, #144]	@ (8008088 <RCCEx_PLL3_Config+0x160>)
 8007ff8:	4013      	ands	r3, r2
 8007ffa:	687a      	ldr	r2, [r7, #4]
 8007ffc:	69d2      	ldr	r2, [r2, #28]
 8007ffe:	00d2      	lsls	r2, r2, #3
 8008000:	4920      	ldr	r1, [pc, #128]	@ (8008084 <RCCEx_PLL3_Config+0x15c>)
 8008002:	4313      	orrs	r3, r2
 8008004:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8008006:	4b1f      	ldr	r3, [pc, #124]	@ (8008084 <RCCEx_PLL3_Config+0x15c>)
 8008008:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800800a:	4a1e      	ldr	r2, [pc, #120]	@ (8008084 <RCCEx_PLL3_Config+0x15c>)
 800800c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008010:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008012:	683b      	ldr	r3, [r7, #0]
 8008014:	2b00      	cmp	r3, #0
 8008016:	d106      	bne.n	8008026 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008018:	4b1a      	ldr	r3, [pc, #104]	@ (8008084 <RCCEx_PLL3_Config+0x15c>)
 800801a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800801c:	4a19      	ldr	r2, [pc, #100]	@ (8008084 <RCCEx_PLL3_Config+0x15c>)
 800801e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008022:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008024:	e00f      	b.n	8008046 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008026:	683b      	ldr	r3, [r7, #0]
 8008028:	2b01      	cmp	r3, #1
 800802a:	d106      	bne.n	800803a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800802c:	4b15      	ldr	r3, [pc, #84]	@ (8008084 <RCCEx_PLL3_Config+0x15c>)
 800802e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008030:	4a14      	ldr	r2, [pc, #80]	@ (8008084 <RCCEx_PLL3_Config+0x15c>)
 8008032:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008036:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008038:	e005      	b.n	8008046 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800803a:	4b12      	ldr	r3, [pc, #72]	@ (8008084 <RCCEx_PLL3_Config+0x15c>)
 800803c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800803e:	4a11      	ldr	r2, [pc, #68]	@ (8008084 <RCCEx_PLL3_Config+0x15c>)
 8008040:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008044:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008046:	4b0f      	ldr	r3, [pc, #60]	@ (8008084 <RCCEx_PLL3_Config+0x15c>)
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	4a0e      	ldr	r2, [pc, #56]	@ (8008084 <RCCEx_PLL3_Config+0x15c>)
 800804c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008050:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008052:	f7f9 f821 	bl	8001098 <HAL_GetTick>
 8008056:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008058:	e008      	b.n	800806c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800805a:	f7f9 f81d 	bl	8001098 <HAL_GetTick>
 800805e:	4602      	mov	r2, r0
 8008060:	68bb      	ldr	r3, [r7, #8]
 8008062:	1ad3      	subs	r3, r2, r3
 8008064:	2b02      	cmp	r3, #2
 8008066:	d901      	bls.n	800806c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008068:	2303      	movs	r3, #3
 800806a:	e006      	b.n	800807a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800806c:	4b05      	ldr	r3, [pc, #20]	@ (8008084 <RCCEx_PLL3_Config+0x15c>)
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008074:	2b00      	cmp	r3, #0
 8008076:	d0f0      	beq.n	800805a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008078:	7bfb      	ldrb	r3, [r7, #15]
}
 800807a:	4618      	mov	r0, r3
 800807c:	3710      	adds	r7, #16
 800807e:	46bd      	mov	sp, r7
 8008080:	bd80      	pop	{r7, pc}
 8008082:	bf00      	nop
 8008084:	58024400 	.word	0x58024400
 8008088:	ffff0007 	.word	0xffff0007

0800808c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800808c:	b084      	sub	sp, #16
 800808e:	b580      	push	{r7, lr}
 8008090:	b084      	sub	sp, #16
 8008092:	af00      	add	r7, sp, #0
 8008094:	6078      	str	r0, [r7, #4]
 8008096:	f107 001c 	add.w	r0, r7, #28
 800809a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800809e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80080a2:	2b01      	cmp	r3, #1
 80080a4:	d121      	bne.n	80080ea <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080aa:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	68da      	ldr	r2, [r3, #12]
 80080b6:	4b2c      	ldr	r3, [pc, #176]	@ (8008168 <USB_CoreInit+0xdc>)
 80080b8:	4013      	ands	r3, r2
 80080ba:	687a      	ldr	r2, [r7, #4]
 80080bc:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	68db      	ldr	r3, [r3, #12]
 80080c2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80080ca:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80080ce:	2b01      	cmp	r3, #1
 80080d0:	d105      	bne.n	80080de <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	68db      	ldr	r3, [r3, #12]
 80080d6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80080de:	6878      	ldr	r0, [r7, #4]
 80080e0:	f001 fafa 	bl	80096d8 <USB_CoreReset>
 80080e4:	4603      	mov	r3, r0
 80080e6:	73fb      	strb	r3, [r7, #15]
 80080e8:	e01b      	b.n	8008122 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	68db      	ldr	r3, [r3, #12]
 80080ee:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80080f6:	6878      	ldr	r0, [r7, #4]
 80080f8:	f001 faee 	bl	80096d8 <USB_CoreReset>
 80080fc:	4603      	mov	r3, r0
 80080fe:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008100:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008104:	2b00      	cmp	r3, #0
 8008106:	d106      	bne.n	8008116 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800810c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	639a      	str	r2, [r3, #56]	@ 0x38
 8008114:	e005      	b.n	8008122 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800811a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008122:	7fbb      	ldrb	r3, [r7, #30]
 8008124:	2b01      	cmp	r3, #1
 8008126:	d116      	bne.n	8008156 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800812c:	b29a      	uxth	r2, r3
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008136:	4b0d      	ldr	r3, [pc, #52]	@ (800816c <USB_CoreInit+0xe0>)
 8008138:	4313      	orrs	r3, r2
 800813a:	687a      	ldr	r2, [r7, #4]
 800813c:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	689b      	ldr	r3, [r3, #8]
 8008142:	f043 0206 	orr.w	r2, r3, #6
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	689b      	ldr	r3, [r3, #8]
 800814e:	f043 0220 	orr.w	r2, r3, #32
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008156:	7bfb      	ldrb	r3, [r7, #15]
}
 8008158:	4618      	mov	r0, r3
 800815a:	3710      	adds	r7, #16
 800815c:	46bd      	mov	sp, r7
 800815e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008162:	b004      	add	sp, #16
 8008164:	4770      	bx	lr
 8008166:	bf00      	nop
 8008168:	ffbdffbf 	.word	0xffbdffbf
 800816c:	03ee0000 	.word	0x03ee0000

08008170 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008170:	b480      	push	{r7}
 8008172:	b087      	sub	sp, #28
 8008174:	af00      	add	r7, sp, #0
 8008176:	60f8      	str	r0, [r7, #12]
 8008178:	60b9      	str	r1, [r7, #8]
 800817a:	4613      	mov	r3, r2
 800817c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800817e:	79fb      	ldrb	r3, [r7, #7]
 8008180:	2b02      	cmp	r3, #2
 8008182:	d165      	bne.n	8008250 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8008184:	68bb      	ldr	r3, [r7, #8]
 8008186:	4a41      	ldr	r2, [pc, #260]	@ (800828c <USB_SetTurnaroundTime+0x11c>)
 8008188:	4293      	cmp	r3, r2
 800818a:	d906      	bls.n	800819a <USB_SetTurnaroundTime+0x2a>
 800818c:	68bb      	ldr	r3, [r7, #8]
 800818e:	4a40      	ldr	r2, [pc, #256]	@ (8008290 <USB_SetTurnaroundTime+0x120>)
 8008190:	4293      	cmp	r3, r2
 8008192:	d202      	bcs.n	800819a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8008194:	230f      	movs	r3, #15
 8008196:	617b      	str	r3, [r7, #20]
 8008198:	e062      	b.n	8008260 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800819a:	68bb      	ldr	r3, [r7, #8]
 800819c:	4a3c      	ldr	r2, [pc, #240]	@ (8008290 <USB_SetTurnaroundTime+0x120>)
 800819e:	4293      	cmp	r3, r2
 80081a0:	d306      	bcc.n	80081b0 <USB_SetTurnaroundTime+0x40>
 80081a2:	68bb      	ldr	r3, [r7, #8]
 80081a4:	4a3b      	ldr	r2, [pc, #236]	@ (8008294 <USB_SetTurnaroundTime+0x124>)
 80081a6:	4293      	cmp	r3, r2
 80081a8:	d202      	bcs.n	80081b0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80081aa:	230e      	movs	r3, #14
 80081ac:	617b      	str	r3, [r7, #20]
 80081ae:	e057      	b.n	8008260 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80081b0:	68bb      	ldr	r3, [r7, #8]
 80081b2:	4a38      	ldr	r2, [pc, #224]	@ (8008294 <USB_SetTurnaroundTime+0x124>)
 80081b4:	4293      	cmp	r3, r2
 80081b6:	d306      	bcc.n	80081c6 <USB_SetTurnaroundTime+0x56>
 80081b8:	68bb      	ldr	r3, [r7, #8]
 80081ba:	4a37      	ldr	r2, [pc, #220]	@ (8008298 <USB_SetTurnaroundTime+0x128>)
 80081bc:	4293      	cmp	r3, r2
 80081be:	d202      	bcs.n	80081c6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80081c0:	230d      	movs	r3, #13
 80081c2:	617b      	str	r3, [r7, #20]
 80081c4:	e04c      	b.n	8008260 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80081c6:	68bb      	ldr	r3, [r7, #8]
 80081c8:	4a33      	ldr	r2, [pc, #204]	@ (8008298 <USB_SetTurnaroundTime+0x128>)
 80081ca:	4293      	cmp	r3, r2
 80081cc:	d306      	bcc.n	80081dc <USB_SetTurnaroundTime+0x6c>
 80081ce:	68bb      	ldr	r3, [r7, #8]
 80081d0:	4a32      	ldr	r2, [pc, #200]	@ (800829c <USB_SetTurnaroundTime+0x12c>)
 80081d2:	4293      	cmp	r3, r2
 80081d4:	d802      	bhi.n	80081dc <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80081d6:	230c      	movs	r3, #12
 80081d8:	617b      	str	r3, [r7, #20]
 80081da:	e041      	b.n	8008260 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80081dc:	68bb      	ldr	r3, [r7, #8]
 80081de:	4a2f      	ldr	r2, [pc, #188]	@ (800829c <USB_SetTurnaroundTime+0x12c>)
 80081e0:	4293      	cmp	r3, r2
 80081e2:	d906      	bls.n	80081f2 <USB_SetTurnaroundTime+0x82>
 80081e4:	68bb      	ldr	r3, [r7, #8]
 80081e6:	4a2e      	ldr	r2, [pc, #184]	@ (80082a0 <USB_SetTurnaroundTime+0x130>)
 80081e8:	4293      	cmp	r3, r2
 80081ea:	d802      	bhi.n	80081f2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80081ec:	230b      	movs	r3, #11
 80081ee:	617b      	str	r3, [r7, #20]
 80081f0:	e036      	b.n	8008260 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80081f2:	68bb      	ldr	r3, [r7, #8]
 80081f4:	4a2a      	ldr	r2, [pc, #168]	@ (80082a0 <USB_SetTurnaroundTime+0x130>)
 80081f6:	4293      	cmp	r3, r2
 80081f8:	d906      	bls.n	8008208 <USB_SetTurnaroundTime+0x98>
 80081fa:	68bb      	ldr	r3, [r7, #8]
 80081fc:	4a29      	ldr	r2, [pc, #164]	@ (80082a4 <USB_SetTurnaroundTime+0x134>)
 80081fe:	4293      	cmp	r3, r2
 8008200:	d802      	bhi.n	8008208 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008202:	230a      	movs	r3, #10
 8008204:	617b      	str	r3, [r7, #20]
 8008206:	e02b      	b.n	8008260 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008208:	68bb      	ldr	r3, [r7, #8]
 800820a:	4a26      	ldr	r2, [pc, #152]	@ (80082a4 <USB_SetTurnaroundTime+0x134>)
 800820c:	4293      	cmp	r3, r2
 800820e:	d906      	bls.n	800821e <USB_SetTurnaroundTime+0xae>
 8008210:	68bb      	ldr	r3, [r7, #8]
 8008212:	4a25      	ldr	r2, [pc, #148]	@ (80082a8 <USB_SetTurnaroundTime+0x138>)
 8008214:	4293      	cmp	r3, r2
 8008216:	d202      	bcs.n	800821e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008218:	2309      	movs	r3, #9
 800821a:	617b      	str	r3, [r7, #20]
 800821c:	e020      	b.n	8008260 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800821e:	68bb      	ldr	r3, [r7, #8]
 8008220:	4a21      	ldr	r2, [pc, #132]	@ (80082a8 <USB_SetTurnaroundTime+0x138>)
 8008222:	4293      	cmp	r3, r2
 8008224:	d306      	bcc.n	8008234 <USB_SetTurnaroundTime+0xc4>
 8008226:	68bb      	ldr	r3, [r7, #8]
 8008228:	4a20      	ldr	r2, [pc, #128]	@ (80082ac <USB_SetTurnaroundTime+0x13c>)
 800822a:	4293      	cmp	r3, r2
 800822c:	d802      	bhi.n	8008234 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800822e:	2308      	movs	r3, #8
 8008230:	617b      	str	r3, [r7, #20]
 8008232:	e015      	b.n	8008260 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008234:	68bb      	ldr	r3, [r7, #8]
 8008236:	4a1d      	ldr	r2, [pc, #116]	@ (80082ac <USB_SetTurnaroundTime+0x13c>)
 8008238:	4293      	cmp	r3, r2
 800823a:	d906      	bls.n	800824a <USB_SetTurnaroundTime+0xda>
 800823c:	68bb      	ldr	r3, [r7, #8]
 800823e:	4a1c      	ldr	r2, [pc, #112]	@ (80082b0 <USB_SetTurnaroundTime+0x140>)
 8008240:	4293      	cmp	r3, r2
 8008242:	d202      	bcs.n	800824a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008244:	2307      	movs	r3, #7
 8008246:	617b      	str	r3, [r7, #20]
 8008248:	e00a      	b.n	8008260 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800824a:	2306      	movs	r3, #6
 800824c:	617b      	str	r3, [r7, #20]
 800824e:	e007      	b.n	8008260 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008250:	79fb      	ldrb	r3, [r7, #7]
 8008252:	2b00      	cmp	r3, #0
 8008254:	d102      	bne.n	800825c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8008256:	2309      	movs	r3, #9
 8008258:	617b      	str	r3, [r7, #20]
 800825a:	e001      	b.n	8008260 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800825c:	2309      	movs	r3, #9
 800825e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	68db      	ldr	r3, [r3, #12]
 8008264:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	68da      	ldr	r2, [r3, #12]
 8008270:	697b      	ldr	r3, [r7, #20]
 8008272:	029b      	lsls	r3, r3, #10
 8008274:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8008278:	431a      	orrs	r2, r3
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800827e:	2300      	movs	r3, #0
}
 8008280:	4618      	mov	r0, r3
 8008282:	371c      	adds	r7, #28
 8008284:	46bd      	mov	sp, r7
 8008286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828a:	4770      	bx	lr
 800828c:	00d8acbf 	.word	0x00d8acbf
 8008290:	00e4e1c0 	.word	0x00e4e1c0
 8008294:	00f42400 	.word	0x00f42400
 8008298:	01067380 	.word	0x01067380
 800829c:	011a499f 	.word	0x011a499f
 80082a0:	01312cff 	.word	0x01312cff
 80082a4:	014ca43f 	.word	0x014ca43f
 80082a8:	016e3600 	.word	0x016e3600
 80082ac:	01a6ab1f 	.word	0x01a6ab1f
 80082b0:	01e84800 	.word	0x01e84800

080082b4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80082b4:	b480      	push	{r7}
 80082b6:	b083      	sub	sp, #12
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	689b      	ldr	r3, [r3, #8]
 80082c0:	f043 0201 	orr.w	r2, r3, #1
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80082c8:	2300      	movs	r3, #0
}
 80082ca:	4618      	mov	r0, r3
 80082cc:	370c      	adds	r7, #12
 80082ce:	46bd      	mov	sp, r7
 80082d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d4:	4770      	bx	lr

080082d6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80082d6:	b480      	push	{r7}
 80082d8:	b083      	sub	sp, #12
 80082da:	af00      	add	r7, sp, #0
 80082dc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	689b      	ldr	r3, [r3, #8]
 80082e2:	f023 0201 	bic.w	r2, r3, #1
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80082ea:	2300      	movs	r3, #0
}
 80082ec:	4618      	mov	r0, r3
 80082ee:	370c      	adds	r7, #12
 80082f0:	46bd      	mov	sp, r7
 80082f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f6:	4770      	bx	lr

080082f8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b084      	sub	sp, #16
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
 8008300:	460b      	mov	r3, r1
 8008302:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008304:	2300      	movs	r3, #0
 8008306:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	68db      	ldr	r3, [r3, #12]
 800830c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008314:	78fb      	ldrb	r3, [r7, #3]
 8008316:	2b01      	cmp	r3, #1
 8008318:	d115      	bne.n	8008346 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	68db      	ldr	r3, [r3, #12]
 800831e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008326:	200a      	movs	r0, #10
 8008328:	f7f8 fec2 	bl	80010b0 <HAL_Delay>
      ms += 10U;
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	330a      	adds	r3, #10
 8008330:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008332:	6878      	ldr	r0, [r7, #4]
 8008334:	f001 f93f 	bl	80095b6 <USB_GetMode>
 8008338:	4603      	mov	r3, r0
 800833a:	2b01      	cmp	r3, #1
 800833c:	d01e      	beq.n	800837c <USB_SetCurrentMode+0x84>
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	2bc7      	cmp	r3, #199	@ 0xc7
 8008342:	d9f0      	bls.n	8008326 <USB_SetCurrentMode+0x2e>
 8008344:	e01a      	b.n	800837c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008346:	78fb      	ldrb	r3, [r7, #3]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d115      	bne.n	8008378 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	68db      	ldr	r3, [r3, #12]
 8008350:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008358:	200a      	movs	r0, #10
 800835a:	f7f8 fea9 	bl	80010b0 <HAL_Delay>
      ms += 10U;
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	330a      	adds	r3, #10
 8008362:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008364:	6878      	ldr	r0, [r7, #4]
 8008366:	f001 f926 	bl	80095b6 <USB_GetMode>
 800836a:	4603      	mov	r3, r0
 800836c:	2b00      	cmp	r3, #0
 800836e:	d005      	beq.n	800837c <USB_SetCurrentMode+0x84>
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	2bc7      	cmp	r3, #199	@ 0xc7
 8008374:	d9f0      	bls.n	8008358 <USB_SetCurrentMode+0x60>
 8008376:	e001      	b.n	800837c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008378:	2301      	movs	r3, #1
 800837a:	e005      	b.n	8008388 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	2bc8      	cmp	r3, #200	@ 0xc8
 8008380:	d101      	bne.n	8008386 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008382:	2301      	movs	r3, #1
 8008384:	e000      	b.n	8008388 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008386:	2300      	movs	r3, #0
}
 8008388:	4618      	mov	r0, r3
 800838a:	3710      	adds	r7, #16
 800838c:	46bd      	mov	sp, r7
 800838e:	bd80      	pop	{r7, pc}

08008390 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008390:	b084      	sub	sp, #16
 8008392:	b580      	push	{r7, lr}
 8008394:	b086      	sub	sp, #24
 8008396:	af00      	add	r7, sp, #0
 8008398:	6078      	str	r0, [r7, #4]
 800839a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800839e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80083a2:	2300      	movs	r3, #0
 80083a4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80083aa:	2300      	movs	r3, #0
 80083ac:	613b      	str	r3, [r7, #16]
 80083ae:	e009      	b.n	80083c4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80083b0:	687a      	ldr	r2, [r7, #4]
 80083b2:	693b      	ldr	r3, [r7, #16]
 80083b4:	3340      	adds	r3, #64	@ 0x40
 80083b6:	009b      	lsls	r3, r3, #2
 80083b8:	4413      	add	r3, r2
 80083ba:	2200      	movs	r2, #0
 80083bc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80083be:	693b      	ldr	r3, [r7, #16]
 80083c0:	3301      	adds	r3, #1
 80083c2:	613b      	str	r3, [r7, #16]
 80083c4:	693b      	ldr	r3, [r7, #16]
 80083c6:	2b0e      	cmp	r3, #14
 80083c8:	d9f2      	bls.n	80083b0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80083ca:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d11c      	bne.n	800840c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083d8:	685b      	ldr	r3, [r3, #4]
 80083da:	68fa      	ldr	r2, [r7, #12]
 80083dc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80083e0:	f043 0302 	orr.w	r3, r3, #2
 80083e4:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083ea:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	601a      	str	r2, [r3, #0]
 800840a:	e005      	b.n	8008418 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008410:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800841e:	461a      	mov	r2, r3
 8008420:	2300      	movs	r3, #0
 8008422:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008424:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8008428:	2b01      	cmp	r3, #1
 800842a:	d10d      	bne.n	8008448 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800842c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008430:	2b00      	cmp	r3, #0
 8008432:	d104      	bne.n	800843e <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008434:	2100      	movs	r1, #0
 8008436:	6878      	ldr	r0, [r7, #4]
 8008438:	f000 f968 	bl	800870c <USB_SetDevSpeed>
 800843c:	e008      	b.n	8008450 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800843e:	2101      	movs	r1, #1
 8008440:	6878      	ldr	r0, [r7, #4]
 8008442:	f000 f963 	bl	800870c <USB_SetDevSpeed>
 8008446:	e003      	b.n	8008450 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008448:	2103      	movs	r1, #3
 800844a:	6878      	ldr	r0, [r7, #4]
 800844c:	f000 f95e 	bl	800870c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008450:	2110      	movs	r1, #16
 8008452:	6878      	ldr	r0, [r7, #4]
 8008454:	f000 f8fa 	bl	800864c <USB_FlushTxFifo>
 8008458:	4603      	mov	r3, r0
 800845a:	2b00      	cmp	r3, #0
 800845c:	d001      	beq.n	8008462 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800845e:	2301      	movs	r3, #1
 8008460:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008462:	6878      	ldr	r0, [r7, #4]
 8008464:	f000 f924 	bl	80086b0 <USB_FlushRxFifo>
 8008468:	4603      	mov	r3, r0
 800846a:	2b00      	cmp	r3, #0
 800846c:	d001      	beq.n	8008472 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800846e:	2301      	movs	r3, #1
 8008470:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008478:	461a      	mov	r2, r3
 800847a:	2300      	movs	r3, #0
 800847c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008484:	461a      	mov	r2, r3
 8008486:	2300      	movs	r3, #0
 8008488:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008490:	461a      	mov	r2, r3
 8008492:	2300      	movs	r3, #0
 8008494:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008496:	2300      	movs	r3, #0
 8008498:	613b      	str	r3, [r7, #16]
 800849a:	e043      	b.n	8008524 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800849c:	693b      	ldr	r3, [r7, #16]
 800849e:	015a      	lsls	r2, r3, #5
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	4413      	add	r3, r2
 80084a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80084ae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80084b2:	d118      	bne.n	80084e6 <USB_DevInit+0x156>
    {
      if (i == 0U)
 80084b4:	693b      	ldr	r3, [r7, #16]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d10a      	bne.n	80084d0 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80084ba:	693b      	ldr	r3, [r7, #16]
 80084bc:	015a      	lsls	r2, r3, #5
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	4413      	add	r3, r2
 80084c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084c6:	461a      	mov	r2, r3
 80084c8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80084cc:	6013      	str	r3, [r2, #0]
 80084ce:	e013      	b.n	80084f8 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80084d0:	693b      	ldr	r3, [r7, #16]
 80084d2:	015a      	lsls	r2, r3, #5
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	4413      	add	r3, r2
 80084d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084dc:	461a      	mov	r2, r3
 80084de:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80084e2:	6013      	str	r3, [r2, #0]
 80084e4:	e008      	b.n	80084f8 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80084e6:	693b      	ldr	r3, [r7, #16]
 80084e8:	015a      	lsls	r2, r3, #5
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	4413      	add	r3, r2
 80084ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084f2:	461a      	mov	r2, r3
 80084f4:	2300      	movs	r3, #0
 80084f6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80084f8:	693b      	ldr	r3, [r7, #16]
 80084fa:	015a      	lsls	r2, r3, #5
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	4413      	add	r3, r2
 8008500:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008504:	461a      	mov	r2, r3
 8008506:	2300      	movs	r3, #0
 8008508:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800850a:	693b      	ldr	r3, [r7, #16]
 800850c:	015a      	lsls	r2, r3, #5
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	4413      	add	r3, r2
 8008512:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008516:	461a      	mov	r2, r3
 8008518:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800851c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800851e:	693b      	ldr	r3, [r7, #16]
 8008520:	3301      	adds	r3, #1
 8008522:	613b      	str	r3, [r7, #16]
 8008524:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008528:	461a      	mov	r2, r3
 800852a:	693b      	ldr	r3, [r7, #16]
 800852c:	4293      	cmp	r3, r2
 800852e:	d3b5      	bcc.n	800849c <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008530:	2300      	movs	r3, #0
 8008532:	613b      	str	r3, [r7, #16]
 8008534:	e043      	b.n	80085be <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008536:	693b      	ldr	r3, [r7, #16]
 8008538:	015a      	lsls	r2, r3, #5
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	4413      	add	r3, r2
 800853e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008548:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800854c:	d118      	bne.n	8008580 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800854e:	693b      	ldr	r3, [r7, #16]
 8008550:	2b00      	cmp	r3, #0
 8008552:	d10a      	bne.n	800856a <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008554:	693b      	ldr	r3, [r7, #16]
 8008556:	015a      	lsls	r2, r3, #5
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	4413      	add	r3, r2
 800855c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008560:	461a      	mov	r2, r3
 8008562:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008566:	6013      	str	r3, [r2, #0]
 8008568:	e013      	b.n	8008592 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800856a:	693b      	ldr	r3, [r7, #16]
 800856c:	015a      	lsls	r2, r3, #5
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	4413      	add	r3, r2
 8008572:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008576:	461a      	mov	r2, r3
 8008578:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800857c:	6013      	str	r3, [r2, #0]
 800857e:	e008      	b.n	8008592 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008580:	693b      	ldr	r3, [r7, #16]
 8008582:	015a      	lsls	r2, r3, #5
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	4413      	add	r3, r2
 8008588:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800858c:	461a      	mov	r2, r3
 800858e:	2300      	movs	r3, #0
 8008590:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008592:	693b      	ldr	r3, [r7, #16]
 8008594:	015a      	lsls	r2, r3, #5
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	4413      	add	r3, r2
 800859a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800859e:	461a      	mov	r2, r3
 80085a0:	2300      	movs	r3, #0
 80085a2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80085a4:	693b      	ldr	r3, [r7, #16]
 80085a6:	015a      	lsls	r2, r3, #5
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	4413      	add	r3, r2
 80085ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085b0:	461a      	mov	r2, r3
 80085b2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80085b6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80085b8:	693b      	ldr	r3, [r7, #16]
 80085ba:	3301      	adds	r3, #1
 80085bc:	613b      	str	r3, [r7, #16]
 80085be:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80085c2:	461a      	mov	r2, r3
 80085c4:	693b      	ldr	r3, [r7, #16]
 80085c6:	4293      	cmp	r3, r2
 80085c8:	d3b5      	bcc.n	8008536 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80085d0:	691b      	ldr	r3, [r3, #16]
 80085d2:	68fa      	ldr	r2, [r7, #12]
 80085d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80085d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80085dc:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	2200      	movs	r2, #0
 80085e2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80085ea:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80085ec:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d105      	bne.n	8008600 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	699b      	ldr	r3, [r3, #24]
 80085f8:	f043 0210 	orr.w	r2, r3, #16
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	699a      	ldr	r2, [r3, #24]
 8008604:	4b0f      	ldr	r3, [pc, #60]	@ (8008644 <USB_DevInit+0x2b4>)
 8008606:	4313      	orrs	r3, r2
 8008608:	687a      	ldr	r2, [r7, #4]
 800860a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800860c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008610:	2b00      	cmp	r3, #0
 8008612:	d005      	beq.n	8008620 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	699b      	ldr	r3, [r3, #24]
 8008618:	f043 0208 	orr.w	r2, r3, #8
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008620:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008624:	2b01      	cmp	r3, #1
 8008626:	d105      	bne.n	8008634 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	699a      	ldr	r2, [r3, #24]
 800862c:	4b06      	ldr	r3, [pc, #24]	@ (8008648 <USB_DevInit+0x2b8>)
 800862e:	4313      	orrs	r3, r2
 8008630:	687a      	ldr	r2, [r7, #4]
 8008632:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008634:	7dfb      	ldrb	r3, [r7, #23]
}
 8008636:	4618      	mov	r0, r3
 8008638:	3718      	adds	r7, #24
 800863a:	46bd      	mov	sp, r7
 800863c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008640:	b004      	add	sp, #16
 8008642:	4770      	bx	lr
 8008644:	803c3800 	.word	0x803c3800
 8008648:	40000004 	.word	0x40000004

0800864c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800864c:	b480      	push	{r7}
 800864e:	b085      	sub	sp, #20
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
 8008654:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008656:	2300      	movs	r3, #0
 8008658:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	3301      	adds	r3, #1
 800865e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008666:	d901      	bls.n	800866c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008668:	2303      	movs	r3, #3
 800866a:	e01b      	b.n	80086a4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	691b      	ldr	r3, [r3, #16]
 8008670:	2b00      	cmp	r3, #0
 8008672:	daf2      	bge.n	800865a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008674:	2300      	movs	r3, #0
 8008676:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008678:	683b      	ldr	r3, [r7, #0]
 800867a:	019b      	lsls	r3, r3, #6
 800867c:	f043 0220 	orr.w	r2, r3, #32
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	3301      	adds	r3, #1
 8008688:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008690:	d901      	bls.n	8008696 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008692:	2303      	movs	r3, #3
 8008694:	e006      	b.n	80086a4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	691b      	ldr	r3, [r3, #16]
 800869a:	f003 0320 	and.w	r3, r3, #32
 800869e:	2b20      	cmp	r3, #32
 80086a0:	d0f0      	beq.n	8008684 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80086a2:	2300      	movs	r3, #0
}
 80086a4:	4618      	mov	r0, r3
 80086a6:	3714      	adds	r7, #20
 80086a8:	46bd      	mov	sp, r7
 80086aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ae:	4770      	bx	lr

080086b0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80086b0:	b480      	push	{r7}
 80086b2:	b085      	sub	sp, #20
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80086b8:	2300      	movs	r3, #0
 80086ba:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	3301      	adds	r3, #1
 80086c0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80086c8:	d901      	bls.n	80086ce <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80086ca:	2303      	movs	r3, #3
 80086cc:	e018      	b.n	8008700 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	691b      	ldr	r3, [r3, #16]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	daf2      	bge.n	80086bc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80086d6:	2300      	movs	r3, #0
 80086d8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	2210      	movs	r2, #16
 80086de:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	3301      	adds	r3, #1
 80086e4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80086ec:	d901      	bls.n	80086f2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80086ee:	2303      	movs	r3, #3
 80086f0:	e006      	b.n	8008700 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	691b      	ldr	r3, [r3, #16]
 80086f6:	f003 0310 	and.w	r3, r3, #16
 80086fa:	2b10      	cmp	r3, #16
 80086fc:	d0f0      	beq.n	80086e0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80086fe:	2300      	movs	r3, #0
}
 8008700:	4618      	mov	r0, r3
 8008702:	3714      	adds	r7, #20
 8008704:	46bd      	mov	sp, r7
 8008706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870a:	4770      	bx	lr

0800870c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800870c:	b480      	push	{r7}
 800870e:	b085      	sub	sp, #20
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
 8008714:	460b      	mov	r3, r1
 8008716:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008722:	681a      	ldr	r2, [r3, #0]
 8008724:	78fb      	ldrb	r3, [r7, #3]
 8008726:	68f9      	ldr	r1, [r7, #12]
 8008728:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800872c:	4313      	orrs	r3, r2
 800872e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008730:	2300      	movs	r3, #0
}
 8008732:	4618      	mov	r0, r3
 8008734:	3714      	adds	r7, #20
 8008736:	46bd      	mov	sp, r7
 8008738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873c:	4770      	bx	lr

0800873e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800873e:	b480      	push	{r7}
 8008740:	b087      	sub	sp, #28
 8008742:	af00      	add	r7, sp, #0
 8008744:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800874a:	693b      	ldr	r3, [r7, #16]
 800874c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008750:	689b      	ldr	r3, [r3, #8]
 8008752:	f003 0306 	and.w	r3, r3, #6
 8008756:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	2b00      	cmp	r3, #0
 800875c:	d102      	bne.n	8008764 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800875e:	2300      	movs	r3, #0
 8008760:	75fb      	strb	r3, [r7, #23]
 8008762:	e00a      	b.n	800877a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	2b02      	cmp	r3, #2
 8008768:	d002      	beq.n	8008770 <USB_GetDevSpeed+0x32>
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	2b06      	cmp	r3, #6
 800876e:	d102      	bne.n	8008776 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008770:	2302      	movs	r3, #2
 8008772:	75fb      	strb	r3, [r7, #23]
 8008774:	e001      	b.n	800877a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8008776:	230f      	movs	r3, #15
 8008778:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800877a:	7dfb      	ldrb	r3, [r7, #23]
}
 800877c:	4618      	mov	r0, r3
 800877e:	371c      	adds	r7, #28
 8008780:	46bd      	mov	sp, r7
 8008782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008786:	4770      	bx	lr

08008788 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008788:	b480      	push	{r7}
 800878a:	b085      	sub	sp, #20
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
 8008790:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008796:	683b      	ldr	r3, [r7, #0]
 8008798:	781b      	ldrb	r3, [r3, #0]
 800879a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	785b      	ldrb	r3, [r3, #1]
 80087a0:	2b01      	cmp	r3, #1
 80087a2:	d139      	bne.n	8008818 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80087aa:	69da      	ldr	r2, [r3, #28]
 80087ac:	683b      	ldr	r3, [r7, #0]
 80087ae:	781b      	ldrb	r3, [r3, #0]
 80087b0:	f003 030f 	and.w	r3, r3, #15
 80087b4:	2101      	movs	r1, #1
 80087b6:	fa01 f303 	lsl.w	r3, r1, r3
 80087ba:	b29b      	uxth	r3, r3
 80087bc:	68f9      	ldr	r1, [r7, #12]
 80087be:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80087c2:	4313      	orrs	r3, r2
 80087c4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80087c6:	68bb      	ldr	r3, [r7, #8]
 80087c8:	015a      	lsls	r2, r3, #5
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	4413      	add	r3, r2
 80087ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d153      	bne.n	8008884 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80087dc:	68bb      	ldr	r3, [r7, #8]
 80087de:	015a      	lsls	r2, r3, #5
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	4413      	add	r3, r2
 80087e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087e8:	681a      	ldr	r2, [r3, #0]
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	689b      	ldr	r3, [r3, #8]
 80087ee:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80087f2:	683b      	ldr	r3, [r7, #0]
 80087f4:	791b      	ldrb	r3, [r3, #4]
 80087f6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80087f8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80087fa:	68bb      	ldr	r3, [r7, #8]
 80087fc:	059b      	lsls	r3, r3, #22
 80087fe:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008800:	431a      	orrs	r2, r3
 8008802:	68bb      	ldr	r3, [r7, #8]
 8008804:	0159      	lsls	r1, r3, #5
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	440b      	add	r3, r1
 800880a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800880e:	4619      	mov	r1, r3
 8008810:	4b20      	ldr	r3, [pc, #128]	@ (8008894 <USB_ActivateEndpoint+0x10c>)
 8008812:	4313      	orrs	r3, r2
 8008814:	600b      	str	r3, [r1, #0]
 8008816:	e035      	b.n	8008884 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800881e:	69da      	ldr	r2, [r3, #28]
 8008820:	683b      	ldr	r3, [r7, #0]
 8008822:	781b      	ldrb	r3, [r3, #0]
 8008824:	f003 030f 	and.w	r3, r3, #15
 8008828:	2101      	movs	r1, #1
 800882a:	fa01 f303 	lsl.w	r3, r1, r3
 800882e:	041b      	lsls	r3, r3, #16
 8008830:	68f9      	ldr	r1, [r7, #12]
 8008832:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008836:	4313      	orrs	r3, r2
 8008838:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800883a:	68bb      	ldr	r3, [r7, #8]
 800883c:	015a      	lsls	r2, r3, #5
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	4413      	add	r3, r2
 8008842:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800884c:	2b00      	cmp	r3, #0
 800884e:	d119      	bne.n	8008884 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008850:	68bb      	ldr	r3, [r7, #8]
 8008852:	015a      	lsls	r2, r3, #5
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	4413      	add	r3, r2
 8008858:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800885c:	681a      	ldr	r2, [r3, #0]
 800885e:	683b      	ldr	r3, [r7, #0]
 8008860:	689b      	ldr	r3, [r3, #8]
 8008862:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	791b      	ldrb	r3, [r3, #4]
 800886a:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800886c:	430b      	orrs	r3, r1
 800886e:	431a      	orrs	r2, r3
 8008870:	68bb      	ldr	r3, [r7, #8]
 8008872:	0159      	lsls	r1, r3, #5
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	440b      	add	r3, r1
 8008878:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800887c:	4619      	mov	r1, r3
 800887e:	4b05      	ldr	r3, [pc, #20]	@ (8008894 <USB_ActivateEndpoint+0x10c>)
 8008880:	4313      	orrs	r3, r2
 8008882:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8008884:	2300      	movs	r3, #0
}
 8008886:	4618      	mov	r0, r3
 8008888:	3714      	adds	r7, #20
 800888a:	46bd      	mov	sp, r7
 800888c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008890:	4770      	bx	lr
 8008892:	bf00      	nop
 8008894:	10008000 	.word	0x10008000

08008898 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008898:	b480      	push	{r7}
 800889a:	b085      	sub	sp, #20
 800889c:	af00      	add	r7, sp, #0
 800889e:	6078      	str	r0, [r7, #4]
 80088a0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80088a6:	683b      	ldr	r3, [r7, #0]
 80088a8:	781b      	ldrb	r3, [r3, #0]
 80088aa:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80088ac:	683b      	ldr	r3, [r7, #0]
 80088ae:	785b      	ldrb	r3, [r3, #1]
 80088b0:	2b01      	cmp	r3, #1
 80088b2:	d161      	bne.n	8008978 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80088b4:	68bb      	ldr	r3, [r7, #8]
 80088b6:	015a      	lsls	r2, r3, #5
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	4413      	add	r3, r2
 80088bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80088c6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80088ca:	d11f      	bne.n	800890c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80088cc:	68bb      	ldr	r3, [r7, #8]
 80088ce:	015a      	lsls	r2, r3, #5
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	4413      	add	r3, r2
 80088d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	68ba      	ldr	r2, [r7, #8]
 80088dc:	0151      	lsls	r1, r2, #5
 80088de:	68fa      	ldr	r2, [r7, #12]
 80088e0:	440a      	add	r2, r1
 80088e2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80088e6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80088ea:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80088ec:	68bb      	ldr	r3, [r7, #8]
 80088ee:	015a      	lsls	r2, r3, #5
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	4413      	add	r3, r2
 80088f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	68ba      	ldr	r2, [r7, #8]
 80088fc:	0151      	lsls	r1, r2, #5
 80088fe:	68fa      	ldr	r2, [r7, #12]
 8008900:	440a      	add	r2, r1
 8008902:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008906:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800890a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008912:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	781b      	ldrb	r3, [r3, #0]
 8008918:	f003 030f 	and.w	r3, r3, #15
 800891c:	2101      	movs	r1, #1
 800891e:	fa01 f303 	lsl.w	r3, r1, r3
 8008922:	b29b      	uxth	r3, r3
 8008924:	43db      	mvns	r3, r3
 8008926:	68f9      	ldr	r1, [r7, #12]
 8008928:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800892c:	4013      	ands	r3, r2
 800892e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008936:	69da      	ldr	r2, [r3, #28]
 8008938:	683b      	ldr	r3, [r7, #0]
 800893a:	781b      	ldrb	r3, [r3, #0]
 800893c:	f003 030f 	and.w	r3, r3, #15
 8008940:	2101      	movs	r1, #1
 8008942:	fa01 f303 	lsl.w	r3, r1, r3
 8008946:	b29b      	uxth	r3, r3
 8008948:	43db      	mvns	r3, r3
 800894a:	68f9      	ldr	r1, [r7, #12]
 800894c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008950:	4013      	ands	r3, r2
 8008952:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008954:	68bb      	ldr	r3, [r7, #8]
 8008956:	015a      	lsls	r2, r3, #5
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	4413      	add	r3, r2
 800895c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008960:	681a      	ldr	r2, [r3, #0]
 8008962:	68bb      	ldr	r3, [r7, #8]
 8008964:	0159      	lsls	r1, r3, #5
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	440b      	add	r3, r1
 800896a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800896e:	4619      	mov	r1, r3
 8008970:	4b35      	ldr	r3, [pc, #212]	@ (8008a48 <USB_DeactivateEndpoint+0x1b0>)
 8008972:	4013      	ands	r3, r2
 8008974:	600b      	str	r3, [r1, #0]
 8008976:	e060      	b.n	8008a3a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008978:	68bb      	ldr	r3, [r7, #8]
 800897a:	015a      	lsls	r2, r3, #5
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	4413      	add	r3, r2
 8008980:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800898a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800898e:	d11f      	bne.n	80089d0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008990:	68bb      	ldr	r3, [r7, #8]
 8008992:	015a      	lsls	r2, r3, #5
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	4413      	add	r3, r2
 8008998:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	68ba      	ldr	r2, [r7, #8]
 80089a0:	0151      	lsls	r1, r2, #5
 80089a2:	68fa      	ldr	r2, [r7, #12]
 80089a4:	440a      	add	r2, r1
 80089a6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80089aa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80089ae:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80089b0:	68bb      	ldr	r3, [r7, #8]
 80089b2:	015a      	lsls	r2, r3, #5
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	4413      	add	r3, r2
 80089b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	68ba      	ldr	r2, [r7, #8]
 80089c0:	0151      	lsls	r1, r2, #5
 80089c2:	68fa      	ldr	r2, [r7, #12]
 80089c4:	440a      	add	r2, r1
 80089c6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80089ca:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80089ce:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80089d6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80089d8:	683b      	ldr	r3, [r7, #0]
 80089da:	781b      	ldrb	r3, [r3, #0]
 80089dc:	f003 030f 	and.w	r3, r3, #15
 80089e0:	2101      	movs	r1, #1
 80089e2:	fa01 f303 	lsl.w	r3, r1, r3
 80089e6:	041b      	lsls	r3, r3, #16
 80089e8:	43db      	mvns	r3, r3
 80089ea:	68f9      	ldr	r1, [r7, #12]
 80089ec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80089f0:	4013      	ands	r3, r2
 80089f2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80089fa:	69da      	ldr	r2, [r3, #28]
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	781b      	ldrb	r3, [r3, #0]
 8008a00:	f003 030f 	and.w	r3, r3, #15
 8008a04:	2101      	movs	r1, #1
 8008a06:	fa01 f303 	lsl.w	r3, r1, r3
 8008a0a:	041b      	lsls	r3, r3, #16
 8008a0c:	43db      	mvns	r3, r3
 8008a0e:	68f9      	ldr	r1, [r7, #12]
 8008a10:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008a14:	4013      	ands	r3, r2
 8008a16:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008a18:	68bb      	ldr	r3, [r7, #8]
 8008a1a:	015a      	lsls	r2, r3, #5
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	4413      	add	r3, r2
 8008a20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a24:	681a      	ldr	r2, [r3, #0]
 8008a26:	68bb      	ldr	r3, [r7, #8]
 8008a28:	0159      	lsls	r1, r3, #5
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	440b      	add	r3, r1
 8008a2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a32:	4619      	mov	r1, r3
 8008a34:	4b05      	ldr	r3, [pc, #20]	@ (8008a4c <USB_DeactivateEndpoint+0x1b4>)
 8008a36:	4013      	ands	r3, r2
 8008a38:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8008a3a:	2300      	movs	r3, #0
}
 8008a3c:	4618      	mov	r0, r3
 8008a3e:	3714      	adds	r7, #20
 8008a40:	46bd      	mov	sp, r7
 8008a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a46:	4770      	bx	lr
 8008a48:	ec337800 	.word	0xec337800
 8008a4c:	eff37800 	.word	0xeff37800

08008a50 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008a50:	b580      	push	{r7, lr}
 8008a52:	b08a      	sub	sp, #40	@ 0x28
 8008a54:	af02      	add	r7, sp, #8
 8008a56:	60f8      	str	r0, [r7, #12]
 8008a58:	60b9      	str	r1, [r7, #8]
 8008a5a:	4613      	mov	r3, r2
 8008a5c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8008a62:	68bb      	ldr	r3, [r7, #8]
 8008a64:	781b      	ldrb	r3, [r3, #0]
 8008a66:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008a68:	68bb      	ldr	r3, [r7, #8]
 8008a6a:	785b      	ldrb	r3, [r3, #1]
 8008a6c:	2b01      	cmp	r3, #1
 8008a6e:	f040 8185 	bne.w	8008d7c <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008a72:	68bb      	ldr	r3, [r7, #8]
 8008a74:	691b      	ldr	r3, [r3, #16]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d132      	bne.n	8008ae0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008a7a:	69bb      	ldr	r3, [r7, #24]
 8008a7c:	015a      	lsls	r2, r3, #5
 8008a7e:	69fb      	ldr	r3, [r7, #28]
 8008a80:	4413      	add	r3, r2
 8008a82:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a86:	691a      	ldr	r2, [r3, #16]
 8008a88:	69bb      	ldr	r3, [r7, #24]
 8008a8a:	0159      	lsls	r1, r3, #5
 8008a8c:	69fb      	ldr	r3, [r7, #28]
 8008a8e:	440b      	add	r3, r1
 8008a90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a94:	4619      	mov	r1, r3
 8008a96:	4ba7      	ldr	r3, [pc, #668]	@ (8008d34 <USB_EPStartXfer+0x2e4>)
 8008a98:	4013      	ands	r3, r2
 8008a9a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008a9c:	69bb      	ldr	r3, [r7, #24]
 8008a9e:	015a      	lsls	r2, r3, #5
 8008aa0:	69fb      	ldr	r3, [r7, #28]
 8008aa2:	4413      	add	r3, r2
 8008aa4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008aa8:	691b      	ldr	r3, [r3, #16]
 8008aaa:	69ba      	ldr	r2, [r7, #24]
 8008aac:	0151      	lsls	r1, r2, #5
 8008aae:	69fa      	ldr	r2, [r7, #28]
 8008ab0:	440a      	add	r2, r1
 8008ab2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008ab6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008aba:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008abc:	69bb      	ldr	r3, [r7, #24]
 8008abe:	015a      	lsls	r2, r3, #5
 8008ac0:	69fb      	ldr	r3, [r7, #28]
 8008ac2:	4413      	add	r3, r2
 8008ac4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ac8:	691a      	ldr	r2, [r3, #16]
 8008aca:	69bb      	ldr	r3, [r7, #24]
 8008acc:	0159      	lsls	r1, r3, #5
 8008ace:	69fb      	ldr	r3, [r7, #28]
 8008ad0:	440b      	add	r3, r1
 8008ad2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ad6:	4619      	mov	r1, r3
 8008ad8:	4b97      	ldr	r3, [pc, #604]	@ (8008d38 <USB_EPStartXfer+0x2e8>)
 8008ada:	4013      	ands	r3, r2
 8008adc:	610b      	str	r3, [r1, #16]
 8008ade:	e097      	b.n	8008c10 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008ae0:	69bb      	ldr	r3, [r7, #24]
 8008ae2:	015a      	lsls	r2, r3, #5
 8008ae4:	69fb      	ldr	r3, [r7, #28]
 8008ae6:	4413      	add	r3, r2
 8008ae8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008aec:	691a      	ldr	r2, [r3, #16]
 8008aee:	69bb      	ldr	r3, [r7, #24]
 8008af0:	0159      	lsls	r1, r3, #5
 8008af2:	69fb      	ldr	r3, [r7, #28]
 8008af4:	440b      	add	r3, r1
 8008af6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008afa:	4619      	mov	r1, r3
 8008afc:	4b8e      	ldr	r3, [pc, #568]	@ (8008d38 <USB_EPStartXfer+0x2e8>)
 8008afe:	4013      	ands	r3, r2
 8008b00:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008b02:	69bb      	ldr	r3, [r7, #24]
 8008b04:	015a      	lsls	r2, r3, #5
 8008b06:	69fb      	ldr	r3, [r7, #28]
 8008b08:	4413      	add	r3, r2
 8008b0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b0e:	691a      	ldr	r2, [r3, #16]
 8008b10:	69bb      	ldr	r3, [r7, #24]
 8008b12:	0159      	lsls	r1, r3, #5
 8008b14:	69fb      	ldr	r3, [r7, #28]
 8008b16:	440b      	add	r3, r1
 8008b18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b1c:	4619      	mov	r1, r3
 8008b1e:	4b85      	ldr	r3, [pc, #532]	@ (8008d34 <USB_EPStartXfer+0x2e4>)
 8008b20:	4013      	ands	r3, r2
 8008b22:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8008b24:	69bb      	ldr	r3, [r7, #24]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d11a      	bne.n	8008b60 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8008b2a:	68bb      	ldr	r3, [r7, #8]
 8008b2c:	691a      	ldr	r2, [r3, #16]
 8008b2e:	68bb      	ldr	r3, [r7, #8]
 8008b30:	689b      	ldr	r3, [r3, #8]
 8008b32:	429a      	cmp	r2, r3
 8008b34:	d903      	bls.n	8008b3e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8008b36:	68bb      	ldr	r3, [r7, #8]
 8008b38:	689a      	ldr	r2, [r3, #8]
 8008b3a:	68bb      	ldr	r3, [r7, #8]
 8008b3c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008b3e:	69bb      	ldr	r3, [r7, #24]
 8008b40:	015a      	lsls	r2, r3, #5
 8008b42:	69fb      	ldr	r3, [r7, #28]
 8008b44:	4413      	add	r3, r2
 8008b46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b4a:	691b      	ldr	r3, [r3, #16]
 8008b4c:	69ba      	ldr	r2, [r7, #24]
 8008b4e:	0151      	lsls	r1, r2, #5
 8008b50:	69fa      	ldr	r2, [r7, #28]
 8008b52:	440a      	add	r2, r1
 8008b54:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008b58:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008b5c:	6113      	str	r3, [r2, #16]
 8008b5e:	e044      	b.n	8008bea <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008b60:	68bb      	ldr	r3, [r7, #8]
 8008b62:	691a      	ldr	r2, [r3, #16]
 8008b64:	68bb      	ldr	r3, [r7, #8]
 8008b66:	689b      	ldr	r3, [r3, #8]
 8008b68:	4413      	add	r3, r2
 8008b6a:	1e5a      	subs	r2, r3, #1
 8008b6c:	68bb      	ldr	r3, [r7, #8]
 8008b6e:	689b      	ldr	r3, [r3, #8]
 8008b70:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b74:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8008b76:	69bb      	ldr	r3, [r7, #24]
 8008b78:	015a      	lsls	r2, r3, #5
 8008b7a:	69fb      	ldr	r3, [r7, #28]
 8008b7c:	4413      	add	r3, r2
 8008b7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b82:	691a      	ldr	r2, [r3, #16]
 8008b84:	8afb      	ldrh	r3, [r7, #22]
 8008b86:	04d9      	lsls	r1, r3, #19
 8008b88:	4b6c      	ldr	r3, [pc, #432]	@ (8008d3c <USB_EPStartXfer+0x2ec>)
 8008b8a:	400b      	ands	r3, r1
 8008b8c:	69b9      	ldr	r1, [r7, #24]
 8008b8e:	0148      	lsls	r0, r1, #5
 8008b90:	69f9      	ldr	r1, [r7, #28]
 8008b92:	4401      	add	r1, r0
 8008b94:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008b98:	4313      	orrs	r3, r2
 8008b9a:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8008b9c:	68bb      	ldr	r3, [r7, #8]
 8008b9e:	791b      	ldrb	r3, [r3, #4]
 8008ba0:	2b01      	cmp	r3, #1
 8008ba2:	d122      	bne.n	8008bea <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008ba4:	69bb      	ldr	r3, [r7, #24]
 8008ba6:	015a      	lsls	r2, r3, #5
 8008ba8:	69fb      	ldr	r3, [r7, #28]
 8008baa:	4413      	add	r3, r2
 8008bac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008bb0:	691b      	ldr	r3, [r3, #16]
 8008bb2:	69ba      	ldr	r2, [r7, #24]
 8008bb4:	0151      	lsls	r1, r2, #5
 8008bb6:	69fa      	ldr	r2, [r7, #28]
 8008bb8:	440a      	add	r2, r1
 8008bba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008bbe:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8008bc2:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8008bc4:	69bb      	ldr	r3, [r7, #24]
 8008bc6:	015a      	lsls	r2, r3, #5
 8008bc8:	69fb      	ldr	r3, [r7, #28]
 8008bca:	4413      	add	r3, r2
 8008bcc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008bd0:	691a      	ldr	r2, [r3, #16]
 8008bd2:	8afb      	ldrh	r3, [r7, #22]
 8008bd4:	075b      	lsls	r3, r3, #29
 8008bd6:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8008bda:	69b9      	ldr	r1, [r7, #24]
 8008bdc:	0148      	lsls	r0, r1, #5
 8008bde:	69f9      	ldr	r1, [r7, #28]
 8008be0:	4401      	add	r1, r0
 8008be2:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008be6:	4313      	orrs	r3, r2
 8008be8:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008bea:	69bb      	ldr	r3, [r7, #24]
 8008bec:	015a      	lsls	r2, r3, #5
 8008bee:	69fb      	ldr	r3, [r7, #28]
 8008bf0:	4413      	add	r3, r2
 8008bf2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008bf6:	691a      	ldr	r2, [r3, #16]
 8008bf8:	68bb      	ldr	r3, [r7, #8]
 8008bfa:	691b      	ldr	r3, [r3, #16]
 8008bfc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c00:	69b9      	ldr	r1, [r7, #24]
 8008c02:	0148      	lsls	r0, r1, #5
 8008c04:	69f9      	ldr	r1, [r7, #28]
 8008c06:	4401      	add	r1, r0
 8008c08:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008c0c:	4313      	orrs	r3, r2
 8008c0e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008c10:	79fb      	ldrb	r3, [r7, #7]
 8008c12:	2b01      	cmp	r3, #1
 8008c14:	d14b      	bne.n	8008cae <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008c16:	68bb      	ldr	r3, [r7, #8]
 8008c18:	69db      	ldr	r3, [r3, #28]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d009      	beq.n	8008c32 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008c1e:	69bb      	ldr	r3, [r7, #24]
 8008c20:	015a      	lsls	r2, r3, #5
 8008c22:	69fb      	ldr	r3, [r7, #28]
 8008c24:	4413      	add	r3, r2
 8008c26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c2a:	461a      	mov	r2, r3
 8008c2c:	68bb      	ldr	r3, [r7, #8]
 8008c2e:	69db      	ldr	r3, [r3, #28]
 8008c30:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8008c32:	68bb      	ldr	r3, [r7, #8]
 8008c34:	791b      	ldrb	r3, [r3, #4]
 8008c36:	2b01      	cmp	r3, #1
 8008c38:	d128      	bne.n	8008c8c <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008c3a:	69fb      	ldr	r3, [r7, #28]
 8008c3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c40:	689b      	ldr	r3, [r3, #8]
 8008c42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d110      	bne.n	8008c6c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008c4a:	69bb      	ldr	r3, [r7, #24]
 8008c4c:	015a      	lsls	r2, r3, #5
 8008c4e:	69fb      	ldr	r3, [r7, #28]
 8008c50:	4413      	add	r3, r2
 8008c52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	69ba      	ldr	r2, [r7, #24]
 8008c5a:	0151      	lsls	r1, r2, #5
 8008c5c:	69fa      	ldr	r2, [r7, #28]
 8008c5e:	440a      	add	r2, r1
 8008c60:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008c64:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008c68:	6013      	str	r3, [r2, #0]
 8008c6a:	e00f      	b.n	8008c8c <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008c6c:	69bb      	ldr	r3, [r7, #24]
 8008c6e:	015a      	lsls	r2, r3, #5
 8008c70:	69fb      	ldr	r3, [r7, #28]
 8008c72:	4413      	add	r3, r2
 8008c74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	69ba      	ldr	r2, [r7, #24]
 8008c7c:	0151      	lsls	r1, r2, #5
 8008c7e:	69fa      	ldr	r2, [r7, #28]
 8008c80:	440a      	add	r2, r1
 8008c82:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008c86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008c8a:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008c8c:	69bb      	ldr	r3, [r7, #24]
 8008c8e:	015a      	lsls	r2, r3, #5
 8008c90:	69fb      	ldr	r3, [r7, #28]
 8008c92:	4413      	add	r3, r2
 8008c94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	69ba      	ldr	r2, [r7, #24]
 8008c9c:	0151      	lsls	r1, r2, #5
 8008c9e:	69fa      	ldr	r2, [r7, #28]
 8008ca0:	440a      	add	r2, r1
 8008ca2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008ca6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008caa:	6013      	str	r3, [r2, #0]
 8008cac:	e169      	b.n	8008f82 <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008cae:	69bb      	ldr	r3, [r7, #24]
 8008cb0:	015a      	lsls	r2, r3, #5
 8008cb2:	69fb      	ldr	r3, [r7, #28]
 8008cb4:	4413      	add	r3, r2
 8008cb6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	69ba      	ldr	r2, [r7, #24]
 8008cbe:	0151      	lsls	r1, r2, #5
 8008cc0:	69fa      	ldr	r2, [r7, #28]
 8008cc2:	440a      	add	r2, r1
 8008cc4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008cc8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008ccc:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008cce:	68bb      	ldr	r3, [r7, #8]
 8008cd0:	791b      	ldrb	r3, [r3, #4]
 8008cd2:	2b01      	cmp	r3, #1
 8008cd4:	d015      	beq.n	8008d02 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8008cd6:	68bb      	ldr	r3, [r7, #8]
 8008cd8:	691b      	ldr	r3, [r3, #16]
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	f000 8151 	beq.w	8008f82 <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008ce0:	69fb      	ldr	r3, [r7, #28]
 8008ce2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ce6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008ce8:	68bb      	ldr	r3, [r7, #8]
 8008cea:	781b      	ldrb	r3, [r3, #0]
 8008cec:	f003 030f 	and.w	r3, r3, #15
 8008cf0:	2101      	movs	r1, #1
 8008cf2:	fa01 f303 	lsl.w	r3, r1, r3
 8008cf6:	69f9      	ldr	r1, [r7, #28]
 8008cf8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008cfc:	4313      	orrs	r3, r2
 8008cfe:	634b      	str	r3, [r1, #52]	@ 0x34
 8008d00:	e13f      	b.n	8008f82 <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008d02:	69fb      	ldr	r3, [r7, #28]
 8008d04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d08:	689b      	ldr	r3, [r3, #8]
 8008d0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d116      	bne.n	8008d40 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008d12:	69bb      	ldr	r3, [r7, #24]
 8008d14:	015a      	lsls	r2, r3, #5
 8008d16:	69fb      	ldr	r3, [r7, #28]
 8008d18:	4413      	add	r3, r2
 8008d1a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	69ba      	ldr	r2, [r7, #24]
 8008d22:	0151      	lsls	r1, r2, #5
 8008d24:	69fa      	ldr	r2, [r7, #28]
 8008d26:	440a      	add	r2, r1
 8008d28:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008d2c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008d30:	6013      	str	r3, [r2, #0]
 8008d32:	e015      	b.n	8008d60 <USB_EPStartXfer+0x310>
 8008d34:	e007ffff 	.word	0xe007ffff
 8008d38:	fff80000 	.word	0xfff80000
 8008d3c:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008d40:	69bb      	ldr	r3, [r7, #24]
 8008d42:	015a      	lsls	r2, r3, #5
 8008d44:	69fb      	ldr	r3, [r7, #28]
 8008d46:	4413      	add	r3, r2
 8008d48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	69ba      	ldr	r2, [r7, #24]
 8008d50:	0151      	lsls	r1, r2, #5
 8008d52:	69fa      	ldr	r2, [r7, #28]
 8008d54:	440a      	add	r2, r1
 8008d56:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008d5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008d5e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8008d60:	68bb      	ldr	r3, [r7, #8]
 8008d62:	68d9      	ldr	r1, [r3, #12]
 8008d64:	68bb      	ldr	r3, [r7, #8]
 8008d66:	781a      	ldrb	r2, [r3, #0]
 8008d68:	68bb      	ldr	r3, [r7, #8]
 8008d6a:	691b      	ldr	r3, [r3, #16]
 8008d6c:	b298      	uxth	r0, r3
 8008d6e:	79fb      	ldrb	r3, [r7, #7]
 8008d70:	9300      	str	r3, [sp, #0]
 8008d72:	4603      	mov	r3, r0
 8008d74:	68f8      	ldr	r0, [r7, #12]
 8008d76:	f000 f9b9 	bl	80090ec <USB_WritePacket>
 8008d7a:	e102      	b.n	8008f82 <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008d7c:	69bb      	ldr	r3, [r7, #24]
 8008d7e:	015a      	lsls	r2, r3, #5
 8008d80:	69fb      	ldr	r3, [r7, #28]
 8008d82:	4413      	add	r3, r2
 8008d84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d88:	691a      	ldr	r2, [r3, #16]
 8008d8a:	69bb      	ldr	r3, [r7, #24]
 8008d8c:	0159      	lsls	r1, r3, #5
 8008d8e:	69fb      	ldr	r3, [r7, #28]
 8008d90:	440b      	add	r3, r1
 8008d92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d96:	4619      	mov	r1, r3
 8008d98:	4b7c      	ldr	r3, [pc, #496]	@ (8008f8c <USB_EPStartXfer+0x53c>)
 8008d9a:	4013      	ands	r3, r2
 8008d9c:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008d9e:	69bb      	ldr	r3, [r7, #24]
 8008da0:	015a      	lsls	r2, r3, #5
 8008da2:	69fb      	ldr	r3, [r7, #28]
 8008da4:	4413      	add	r3, r2
 8008da6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008daa:	691a      	ldr	r2, [r3, #16]
 8008dac:	69bb      	ldr	r3, [r7, #24]
 8008dae:	0159      	lsls	r1, r3, #5
 8008db0:	69fb      	ldr	r3, [r7, #28]
 8008db2:	440b      	add	r3, r1
 8008db4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008db8:	4619      	mov	r1, r3
 8008dba:	4b75      	ldr	r3, [pc, #468]	@ (8008f90 <USB_EPStartXfer+0x540>)
 8008dbc:	4013      	ands	r3, r2
 8008dbe:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8008dc0:	69bb      	ldr	r3, [r7, #24]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d12f      	bne.n	8008e26 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 8008dc6:	68bb      	ldr	r3, [r7, #8]
 8008dc8:	691b      	ldr	r3, [r3, #16]
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d003      	beq.n	8008dd6 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 8008dce:	68bb      	ldr	r3, [r7, #8]
 8008dd0:	689a      	ldr	r2, [r3, #8]
 8008dd2:	68bb      	ldr	r3, [r7, #8]
 8008dd4:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8008dd6:	68bb      	ldr	r3, [r7, #8]
 8008dd8:	689a      	ldr	r2, [r3, #8]
 8008dda:	68bb      	ldr	r3, [r7, #8]
 8008ddc:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8008dde:	69bb      	ldr	r3, [r7, #24]
 8008de0:	015a      	lsls	r2, r3, #5
 8008de2:	69fb      	ldr	r3, [r7, #28]
 8008de4:	4413      	add	r3, r2
 8008de6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008dea:	691a      	ldr	r2, [r3, #16]
 8008dec:	68bb      	ldr	r3, [r7, #8]
 8008dee:	6a1b      	ldr	r3, [r3, #32]
 8008df0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008df4:	69b9      	ldr	r1, [r7, #24]
 8008df6:	0148      	lsls	r0, r1, #5
 8008df8:	69f9      	ldr	r1, [r7, #28]
 8008dfa:	4401      	add	r1, r0
 8008dfc:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008e00:	4313      	orrs	r3, r2
 8008e02:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008e04:	69bb      	ldr	r3, [r7, #24]
 8008e06:	015a      	lsls	r2, r3, #5
 8008e08:	69fb      	ldr	r3, [r7, #28]
 8008e0a:	4413      	add	r3, r2
 8008e0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e10:	691b      	ldr	r3, [r3, #16]
 8008e12:	69ba      	ldr	r2, [r7, #24]
 8008e14:	0151      	lsls	r1, r2, #5
 8008e16:	69fa      	ldr	r2, [r7, #28]
 8008e18:	440a      	add	r2, r1
 8008e1a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008e1e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008e22:	6113      	str	r3, [r2, #16]
 8008e24:	e05f      	b.n	8008ee6 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8008e26:	68bb      	ldr	r3, [r7, #8]
 8008e28:	691b      	ldr	r3, [r3, #16]
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d123      	bne.n	8008e76 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008e2e:	69bb      	ldr	r3, [r7, #24]
 8008e30:	015a      	lsls	r2, r3, #5
 8008e32:	69fb      	ldr	r3, [r7, #28]
 8008e34:	4413      	add	r3, r2
 8008e36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e3a:	691a      	ldr	r2, [r3, #16]
 8008e3c:	68bb      	ldr	r3, [r7, #8]
 8008e3e:	689b      	ldr	r3, [r3, #8]
 8008e40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008e44:	69b9      	ldr	r1, [r7, #24]
 8008e46:	0148      	lsls	r0, r1, #5
 8008e48:	69f9      	ldr	r1, [r7, #28]
 8008e4a:	4401      	add	r1, r0
 8008e4c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008e50:	4313      	orrs	r3, r2
 8008e52:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008e54:	69bb      	ldr	r3, [r7, #24]
 8008e56:	015a      	lsls	r2, r3, #5
 8008e58:	69fb      	ldr	r3, [r7, #28]
 8008e5a:	4413      	add	r3, r2
 8008e5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e60:	691b      	ldr	r3, [r3, #16]
 8008e62:	69ba      	ldr	r2, [r7, #24]
 8008e64:	0151      	lsls	r1, r2, #5
 8008e66:	69fa      	ldr	r2, [r7, #28]
 8008e68:	440a      	add	r2, r1
 8008e6a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008e6e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008e72:	6113      	str	r3, [r2, #16]
 8008e74:	e037      	b.n	8008ee6 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008e76:	68bb      	ldr	r3, [r7, #8]
 8008e78:	691a      	ldr	r2, [r3, #16]
 8008e7a:	68bb      	ldr	r3, [r7, #8]
 8008e7c:	689b      	ldr	r3, [r3, #8]
 8008e7e:	4413      	add	r3, r2
 8008e80:	1e5a      	subs	r2, r3, #1
 8008e82:	68bb      	ldr	r3, [r7, #8]
 8008e84:	689b      	ldr	r3, [r3, #8]
 8008e86:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e8a:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8008e8c:	68bb      	ldr	r3, [r7, #8]
 8008e8e:	689b      	ldr	r3, [r3, #8]
 8008e90:	8afa      	ldrh	r2, [r7, #22]
 8008e92:	fb03 f202 	mul.w	r2, r3, r2
 8008e96:	68bb      	ldr	r3, [r7, #8]
 8008e98:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008e9a:	69bb      	ldr	r3, [r7, #24]
 8008e9c:	015a      	lsls	r2, r3, #5
 8008e9e:	69fb      	ldr	r3, [r7, #28]
 8008ea0:	4413      	add	r3, r2
 8008ea2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ea6:	691a      	ldr	r2, [r3, #16]
 8008ea8:	8afb      	ldrh	r3, [r7, #22]
 8008eaa:	04d9      	lsls	r1, r3, #19
 8008eac:	4b39      	ldr	r3, [pc, #228]	@ (8008f94 <USB_EPStartXfer+0x544>)
 8008eae:	400b      	ands	r3, r1
 8008eb0:	69b9      	ldr	r1, [r7, #24]
 8008eb2:	0148      	lsls	r0, r1, #5
 8008eb4:	69f9      	ldr	r1, [r7, #28]
 8008eb6:	4401      	add	r1, r0
 8008eb8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008ebc:	4313      	orrs	r3, r2
 8008ebe:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008ec0:	69bb      	ldr	r3, [r7, #24]
 8008ec2:	015a      	lsls	r2, r3, #5
 8008ec4:	69fb      	ldr	r3, [r7, #28]
 8008ec6:	4413      	add	r3, r2
 8008ec8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ecc:	691a      	ldr	r2, [r3, #16]
 8008ece:	68bb      	ldr	r3, [r7, #8]
 8008ed0:	6a1b      	ldr	r3, [r3, #32]
 8008ed2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008ed6:	69b9      	ldr	r1, [r7, #24]
 8008ed8:	0148      	lsls	r0, r1, #5
 8008eda:	69f9      	ldr	r1, [r7, #28]
 8008edc:	4401      	add	r1, r0
 8008ede:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008ee2:	4313      	orrs	r3, r2
 8008ee4:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8008ee6:	79fb      	ldrb	r3, [r7, #7]
 8008ee8:	2b01      	cmp	r3, #1
 8008eea:	d10d      	bne.n	8008f08 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008eec:	68bb      	ldr	r3, [r7, #8]
 8008eee:	68db      	ldr	r3, [r3, #12]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d009      	beq.n	8008f08 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008ef4:	68bb      	ldr	r3, [r7, #8]
 8008ef6:	68d9      	ldr	r1, [r3, #12]
 8008ef8:	69bb      	ldr	r3, [r7, #24]
 8008efa:	015a      	lsls	r2, r3, #5
 8008efc:	69fb      	ldr	r3, [r7, #28]
 8008efe:	4413      	add	r3, r2
 8008f00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f04:	460a      	mov	r2, r1
 8008f06:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8008f08:	68bb      	ldr	r3, [r7, #8]
 8008f0a:	791b      	ldrb	r3, [r3, #4]
 8008f0c:	2b01      	cmp	r3, #1
 8008f0e:	d128      	bne.n	8008f62 <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008f10:	69fb      	ldr	r3, [r7, #28]
 8008f12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f16:	689b      	ldr	r3, [r3, #8]
 8008f18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d110      	bne.n	8008f42 <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008f20:	69bb      	ldr	r3, [r7, #24]
 8008f22:	015a      	lsls	r2, r3, #5
 8008f24:	69fb      	ldr	r3, [r7, #28]
 8008f26:	4413      	add	r3, r2
 8008f28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	69ba      	ldr	r2, [r7, #24]
 8008f30:	0151      	lsls	r1, r2, #5
 8008f32:	69fa      	ldr	r2, [r7, #28]
 8008f34:	440a      	add	r2, r1
 8008f36:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008f3a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008f3e:	6013      	str	r3, [r2, #0]
 8008f40:	e00f      	b.n	8008f62 <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008f42:	69bb      	ldr	r3, [r7, #24]
 8008f44:	015a      	lsls	r2, r3, #5
 8008f46:	69fb      	ldr	r3, [r7, #28]
 8008f48:	4413      	add	r3, r2
 8008f4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	69ba      	ldr	r2, [r7, #24]
 8008f52:	0151      	lsls	r1, r2, #5
 8008f54:	69fa      	ldr	r2, [r7, #28]
 8008f56:	440a      	add	r2, r1
 8008f58:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008f5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008f60:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008f62:	69bb      	ldr	r3, [r7, #24]
 8008f64:	015a      	lsls	r2, r3, #5
 8008f66:	69fb      	ldr	r3, [r7, #28]
 8008f68:	4413      	add	r3, r2
 8008f6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	69ba      	ldr	r2, [r7, #24]
 8008f72:	0151      	lsls	r1, r2, #5
 8008f74:	69fa      	ldr	r2, [r7, #28]
 8008f76:	440a      	add	r2, r1
 8008f78:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008f7c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008f80:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008f82:	2300      	movs	r3, #0
}
 8008f84:	4618      	mov	r0, r3
 8008f86:	3720      	adds	r7, #32
 8008f88:	46bd      	mov	sp, r7
 8008f8a:	bd80      	pop	{r7, pc}
 8008f8c:	fff80000 	.word	0xfff80000
 8008f90:	e007ffff 	.word	0xe007ffff
 8008f94:	1ff80000 	.word	0x1ff80000

08008f98 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008f98:	b480      	push	{r7}
 8008f9a:	b087      	sub	sp, #28
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	6078      	str	r0, [r7, #4]
 8008fa0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008fae:	683b      	ldr	r3, [r7, #0]
 8008fb0:	785b      	ldrb	r3, [r3, #1]
 8008fb2:	2b01      	cmp	r3, #1
 8008fb4:	d14a      	bne.n	800904c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008fb6:	683b      	ldr	r3, [r7, #0]
 8008fb8:	781b      	ldrb	r3, [r3, #0]
 8008fba:	015a      	lsls	r2, r3, #5
 8008fbc:	693b      	ldr	r3, [r7, #16]
 8008fbe:	4413      	add	r3, r2
 8008fc0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008fca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008fce:	f040 8086 	bne.w	80090de <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008fd2:	683b      	ldr	r3, [r7, #0]
 8008fd4:	781b      	ldrb	r3, [r3, #0]
 8008fd6:	015a      	lsls	r2, r3, #5
 8008fd8:	693b      	ldr	r3, [r7, #16]
 8008fda:	4413      	add	r3, r2
 8008fdc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	683a      	ldr	r2, [r7, #0]
 8008fe4:	7812      	ldrb	r2, [r2, #0]
 8008fe6:	0151      	lsls	r1, r2, #5
 8008fe8:	693a      	ldr	r2, [r7, #16]
 8008fea:	440a      	add	r2, r1
 8008fec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008ff0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008ff4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008ff6:	683b      	ldr	r3, [r7, #0]
 8008ff8:	781b      	ldrb	r3, [r3, #0]
 8008ffa:	015a      	lsls	r2, r3, #5
 8008ffc:	693b      	ldr	r3, [r7, #16]
 8008ffe:	4413      	add	r3, r2
 8009000:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	683a      	ldr	r2, [r7, #0]
 8009008:	7812      	ldrb	r2, [r2, #0]
 800900a:	0151      	lsls	r1, r2, #5
 800900c:	693a      	ldr	r2, [r7, #16]
 800900e:	440a      	add	r2, r1
 8009010:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009014:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009018:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	3301      	adds	r3, #1
 800901e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	f242 7210 	movw	r2, #10000	@ 0x2710
 8009026:	4293      	cmp	r3, r2
 8009028:	d902      	bls.n	8009030 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800902a:	2301      	movs	r3, #1
 800902c:	75fb      	strb	r3, [r7, #23]
          break;
 800902e:	e056      	b.n	80090de <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009030:	683b      	ldr	r3, [r7, #0]
 8009032:	781b      	ldrb	r3, [r3, #0]
 8009034:	015a      	lsls	r2, r3, #5
 8009036:	693b      	ldr	r3, [r7, #16]
 8009038:	4413      	add	r3, r2
 800903a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009044:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009048:	d0e7      	beq.n	800901a <USB_EPStopXfer+0x82>
 800904a:	e048      	b.n	80090de <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800904c:	683b      	ldr	r3, [r7, #0]
 800904e:	781b      	ldrb	r3, [r3, #0]
 8009050:	015a      	lsls	r2, r3, #5
 8009052:	693b      	ldr	r3, [r7, #16]
 8009054:	4413      	add	r3, r2
 8009056:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009060:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009064:	d13b      	bne.n	80090de <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8009066:	683b      	ldr	r3, [r7, #0]
 8009068:	781b      	ldrb	r3, [r3, #0]
 800906a:	015a      	lsls	r2, r3, #5
 800906c:	693b      	ldr	r3, [r7, #16]
 800906e:	4413      	add	r3, r2
 8009070:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	683a      	ldr	r2, [r7, #0]
 8009078:	7812      	ldrb	r2, [r2, #0]
 800907a:	0151      	lsls	r1, r2, #5
 800907c:	693a      	ldr	r2, [r7, #16]
 800907e:	440a      	add	r2, r1
 8009080:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009084:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009088:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800908a:	683b      	ldr	r3, [r7, #0]
 800908c:	781b      	ldrb	r3, [r3, #0]
 800908e:	015a      	lsls	r2, r3, #5
 8009090:	693b      	ldr	r3, [r7, #16]
 8009092:	4413      	add	r3, r2
 8009094:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	683a      	ldr	r2, [r7, #0]
 800909c:	7812      	ldrb	r2, [r2, #0]
 800909e:	0151      	lsls	r1, r2, #5
 80090a0:	693a      	ldr	r2, [r7, #16]
 80090a2:	440a      	add	r2, r1
 80090a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80090a8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80090ac:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	3301      	adds	r3, #1
 80090b2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	f242 7210 	movw	r2, #10000	@ 0x2710
 80090ba:	4293      	cmp	r3, r2
 80090bc:	d902      	bls.n	80090c4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80090be:	2301      	movs	r3, #1
 80090c0:	75fb      	strb	r3, [r7, #23]
          break;
 80090c2:	e00c      	b.n	80090de <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80090c4:	683b      	ldr	r3, [r7, #0]
 80090c6:	781b      	ldrb	r3, [r3, #0]
 80090c8:	015a      	lsls	r2, r3, #5
 80090ca:	693b      	ldr	r3, [r7, #16]
 80090cc:	4413      	add	r3, r2
 80090ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80090d8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80090dc:	d0e7      	beq.n	80090ae <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80090de:	7dfb      	ldrb	r3, [r7, #23]
}
 80090e0:	4618      	mov	r0, r3
 80090e2:	371c      	adds	r7, #28
 80090e4:	46bd      	mov	sp, r7
 80090e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ea:	4770      	bx	lr

080090ec <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80090ec:	b480      	push	{r7}
 80090ee:	b089      	sub	sp, #36	@ 0x24
 80090f0:	af00      	add	r7, sp, #0
 80090f2:	60f8      	str	r0, [r7, #12]
 80090f4:	60b9      	str	r1, [r7, #8]
 80090f6:	4611      	mov	r1, r2
 80090f8:	461a      	mov	r2, r3
 80090fa:	460b      	mov	r3, r1
 80090fc:	71fb      	strb	r3, [r7, #7]
 80090fe:	4613      	mov	r3, r2
 8009100:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8009106:	68bb      	ldr	r3, [r7, #8]
 8009108:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800910a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800910e:	2b00      	cmp	r3, #0
 8009110:	d123      	bne.n	800915a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009112:	88bb      	ldrh	r3, [r7, #4]
 8009114:	3303      	adds	r3, #3
 8009116:	089b      	lsrs	r3, r3, #2
 8009118:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800911a:	2300      	movs	r3, #0
 800911c:	61bb      	str	r3, [r7, #24]
 800911e:	e018      	b.n	8009152 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009120:	79fb      	ldrb	r3, [r7, #7]
 8009122:	031a      	lsls	r2, r3, #12
 8009124:	697b      	ldr	r3, [r7, #20]
 8009126:	4413      	add	r3, r2
 8009128:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800912c:	461a      	mov	r2, r3
 800912e:	69fb      	ldr	r3, [r7, #28]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009134:	69fb      	ldr	r3, [r7, #28]
 8009136:	3301      	adds	r3, #1
 8009138:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800913a:	69fb      	ldr	r3, [r7, #28]
 800913c:	3301      	adds	r3, #1
 800913e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009140:	69fb      	ldr	r3, [r7, #28]
 8009142:	3301      	adds	r3, #1
 8009144:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009146:	69fb      	ldr	r3, [r7, #28]
 8009148:	3301      	adds	r3, #1
 800914a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800914c:	69bb      	ldr	r3, [r7, #24]
 800914e:	3301      	adds	r3, #1
 8009150:	61bb      	str	r3, [r7, #24]
 8009152:	69ba      	ldr	r2, [r7, #24]
 8009154:	693b      	ldr	r3, [r7, #16]
 8009156:	429a      	cmp	r2, r3
 8009158:	d3e2      	bcc.n	8009120 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800915a:	2300      	movs	r3, #0
}
 800915c:	4618      	mov	r0, r3
 800915e:	3724      	adds	r7, #36	@ 0x24
 8009160:	46bd      	mov	sp, r7
 8009162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009166:	4770      	bx	lr

08009168 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009168:	b480      	push	{r7}
 800916a:	b08b      	sub	sp, #44	@ 0x2c
 800916c:	af00      	add	r7, sp, #0
 800916e:	60f8      	str	r0, [r7, #12]
 8009170:	60b9      	str	r1, [r7, #8]
 8009172:	4613      	mov	r3, r2
 8009174:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800917a:	68bb      	ldr	r3, [r7, #8]
 800917c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800917e:	88fb      	ldrh	r3, [r7, #6]
 8009180:	089b      	lsrs	r3, r3, #2
 8009182:	b29b      	uxth	r3, r3
 8009184:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8009186:	88fb      	ldrh	r3, [r7, #6]
 8009188:	f003 0303 	and.w	r3, r3, #3
 800918c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800918e:	2300      	movs	r3, #0
 8009190:	623b      	str	r3, [r7, #32]
 8009192:	e014      	b.n	80091be <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009194:	69bb      	ldr	r3, [r7, #24]
 8009196:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800919a:	681a      	ldr	r2, [r3, #0]
 800919c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800919e:	601a      	str	r2, [r3, #0]
    pDest++;
 80091a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091a2:	3301      	adds	r3, #1
 80091a4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80091a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091a8:	3301      	adds	r3, #1
 80091aa:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80091ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091ae:	3301      	adds	r3, #1
 80091b0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80091b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091b4:	3301      	adds	r3, #1
 80091b6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80091b8:	6a3b      	ldr	r3, [r7, #32]
 80091ba:	3301      	adds	r3, #1
 80091bc:	623b      	str	r3, [r7, #32]
 80091be:	6a3a      	ldr	r2, [r7, #32]
 80091c0:	697b      	ldr	r3, [r7, #20]
 80091c2:	429a      	cmp	r2, r3
 80091c4:	d3e6      	bcc.n	8009194 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80091c6:	8bfb      	ldrh	r3, [r7, #30]
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d01e      	beq.n	800920a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80091cc:	2300      	movs	r3, #0
 80091ce:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80091d0:	69bb      	ldr	r3, [r7, #24]
 80091d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80091d6:	461a      	mov	r2, r3
 80091d8:	f107 0310 	add.w	r3, r7, #16
 80091dc:	6812      	ldr	r2, [r2, #0]
 80091de:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80091e0:	693a      	ldr	r2, [r7, #16]
 80091e2:	6a3b      	ldr	r3, [r7, #32]
 80091e4:	b2db      	uxtb	r3, r3
 80091e6:	00db      	lsls	r3, r3, #3
 80091e8:	fa22 f303 	lsr.w	r3, r2, r3
 80091ec:	b2da      	uxtb	r2, r3
 80091ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091f0:	701a      	strb	r2, [r3, #0]
      i++;
 80091f2:	6a3b      	ldr	r3, [r7, #32]
 80091f4:	3301      	adds	r3, #1
 80091f6:	623b      	str	r3, [r7, #32]
      pDest++;
 80091f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091fa:	3301      	adds	r3, #1
 80091fc:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80091fe:	8bfb      	ldrh	r3, [r7, #30]
 8009200:	3b01      	subs	r3, #1
 8009202:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009204:	8bfb      	ldrh	r3, [r7, #30]
 8009206:	2b00      	cmp	r3, #0
 8009208:	d1ea      	bne.n	80091e0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800920a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800920c:	4618      	mov	r0, r3
 800920e:	372c      	adds	r7, #44	@ 0x2c
 8009210:	46bd      	mov	sp, r7
 8009212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009216:	4770      	bx	lr

08009218 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009218:	b480      	push	{r7}
 800921a:	b085      	sub	sp, #20
 800921c:	af00      	add	r7, sp, #0
 800921e:	6078      	str	r0, [r7, #4]
 8009220:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009226:	683b      	ldr	r3, [r7, #0]
 8009228:	781b      	ldrb	r3, [r3, #0]
 800922a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800922c:	683b      	ldr	r3, [r7, #0]
 800922e:	785b      	ldrb	r3, [r3, #1]
 8009230:	2b01      	cmp	r3, #1
 8009232:	d12c      	bne.n	800928e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009234:	68bb      	ldr	r3, [r7, #8]
 8009236:	015a      	lsls	r2, r3, #5
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	4413      	add	r3, r2
 800923c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	2b00      	cmp	r3, #0
 8009244:	db12      	blt.n	800926c <USB_EPSetStall+0x54>
 8009246:	68bb      	ldr	r3, [r7, #8]
 8009248:	2b00      	cmp	r3, #0
 800924a:	d00f      	beq.n	800926c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800924c:	68bb      	ldr	r3, [r7, #8]
 800924e:	015a      	lsls	r2, r3, #5
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	4413      	add	r3, r2
 8009254:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	68ba      	ldr	r2, [r7, #8]
 800925c:	0151      	lsls	r1, r2, #5
 800925e:	68fa      	ldr	r2, [r7, #12]
 8009260:	440a      	add	r2, r1
 8009262:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009266:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800926a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800926c:	68bb      	ldr	r3, [r7, #8]
 800926e:	015a      	lsls	r2, r3, #5
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	4413      	add	r3, r2
 8009274:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	68ba      	ldr	r2, [r7, #8]
 800927c:	0151      	lsls	r1, r2, #5
 800927e:	68fa      	ldr	r2, [r7, #12]
 8009280:	440a      	add	r2, r1
 8009282:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009286:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800928a:	6013      	str	r3, [r2, #0]
 800928c:	e02b      	b.n	80092e6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800928e:	68bb      	ldr	r3, [r7, #8]
 8009290:	015a      	lsls	r2, r3, #5
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	4413      	add	r3, r2
 8009296:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	2b00      	cmp	r3, #0
 800929e:	db12      	blt.n	80092c6 <USB_EPSetStall+0xae>
 80092a0:	68bb      	ldr	r3, [r7, #8]
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d00f      	beq.n	80092c6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80092a6:	68bb      	ldr	r3, [r7, #8]
 80092a8:	015a      	lsls	r2, r3, #5
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	4413      	add	r3, r2
 80092ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	68ba      	ldr	r2, [r7, #8]
 80092b6:	0151      	lsls	r1, r2, #5
 80092b8:	68fa      	ldr	r2, [r7, #12]
 80092ba:	440a      	add	r2, r1
 80092bc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80092c0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80092c4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80092c6:	68bb      	ldr	r3, [r7, #8]
 80092c8:	015a      	lsls	r2, r3, #5
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	4413      	add	r3, r2
 80092ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	68ba      	ldr	r2, [r7, #8]
 80092d6:	0151      	lsls	r1, r2, #5
 80092d8:	68fa      	ldr	r2, [r7, #12]
 80092da:	440a      	add	r2, r1
 80092dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80092e0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80092e4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80092e6:	2300      	movs	r3, #0
}
 80092e8:	4618      	mov	r0, r3
 80092ea:	3714      	adds	r7, #20
 80092ec:	46bd      	mov	sp, r7
 80092ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f2:	4770      	bx	lr

080092f4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80092f4:	b480      	push	{r7}
 80092f6:	b085      	sub	sp, #20
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	6078      	str	r0, [r7, #4]
 80092fc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009302:	683b      	ldr	r3, [r7, #0]
 8009304:	781b      	ldrb	r3, [r3, #0]
 8009306:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009308:	683b      	ldr	r3, [r7, #0]
 800930a:	785b      	ldrb	r3, [r3, #1]
 800930c:	2b01      	cmp	r3, #1
 800930e:	d128      	bne.n	8009362 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009310:	68bb      	ldr	r3, [r7, #8]
 8009312:	015a      	lsls	r2, r3, #5
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	4413      	add	r3, r2
 8009318:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	68ba      	ldr	r2, [r7, #8]
 8009320:	0151      	lsls	r1, r2, #5
 8009322:	68fa      	ldr	r2, [r7, #12]
 8009324:	440a      	add	r2, r1
 8009326:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800932a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800932e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009330:	683b      	ldr	r3, [r7, #0]
 8009332:	791b      	ldrb	r3, [r3, #4]
 8009334:	2b03      	cmp	r3, #3
 8009336:	d003      	beq.n	8009340 <USB_EPClearStall+0x4c>
 8009338:	683b      	ldr	r3, [r7, #0]
 800933a:	791b      	ldrb	r3, [r3, #4]
 800933c:	2b02      	cmp	r3, #2
 800933e:	d138      	bne.n	80093b2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009340:	68bb      	ldr	r3, [r7, #8]
 8009342:	015a      	lsls	r2, r3, #5
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	4413      	add	r3, r2
 8009348:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	68ba      	ldr	r2, [r7, #8]
 8009350:	0151      	lsls	r1, r2, #5
 8009352:	68fa      	ldr	r2, [r7, #12]
 8009354:	440a      	add	r2, r1
 8009356:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800935a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800935e:	6013      	str	r3, [r2, #0]
 8009360:	e027      	b.n	80093b2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009362:	68bb      	ldr	r3, [r7, #8]
 8009364:	015a      	lsls	r2, r3, #5
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	4413      	add	r3, r2
 800936a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	68ba      	ldr	r2, [r7, #8]
 8009372:	0151      	lsls	r1, r2, #5
 8009374:	68fa      	ldr	r2, [r7, #12]
 8009376:	440a      	add	r2, r1
 8009378:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800937c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009380:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009382:	683b      	ldr	r3, [r7, #0]
 8009384:	791b      	ldrb	r3, [r3, #4]
 8009386:	2b03      	cmp	r3, #3
 8009388:	d003      	beq.n	8009392 <USB_EPClearStall+0x9e>
 800938a:	683b      	ldr	r3, [r7, #0]
 800938c:	791b      	ldrb	r3, [r3, #4]
 800938e:	2b02      	cmp	r3, #2
 8009390:	d10f      	bne.n	80093b2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009392:	68bb      	ldr	r3, [r7, #8]
 8009394:	015a      	lsls	r2, r3, #5
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	4413      	add	r3, r2
 800939a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	68ba      	ldr	r2, [r7, #8]
 80093a2:	0151      	lsls	r1, r2, #5
 80093a4:	68fa      	ldr	r2, [r7, #12]
 80093a6:	440a      	add	r2, r1
 80093a8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80093ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80093b0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80093b2:	2300      	movs	r3, #0
}
 80093b4:	4618      	mov	r0, r3
 80093b6:	3714      	adds	r7, #20
 80093b8:	46bd      	mov	sp, r7
 80093ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093be:	4770      	bx	lr

080093c0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80093c0:	b480      	push	{r7}
 80093c2:	b085      	sub	sp, #20
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	6078      	str	r0, [r7, #4]
 80093c8:	460b      	mov	r3, r1
 80093ca:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	68fa      	ldr	r2, [r7, #12]
 80093da:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80093de:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80093e2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80093ea:	681a      	ldr	r2, [r3, #0]
 80093ec:	78fb      	ldrb	r3, [r7, #3]
 80093ee:	011b      	lsls	r3, r3, #4
 80093f0:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80093f4:	68f9      	ldr	r1, [r7, #12]
 80093f6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80093fa:	4313      	orrs	r3, r2
 80093fc:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80093fe:	2300      	movs	r3, #0
}
 8009400:	4618      	mov	r0, r3
 8009402:	3714      	adds	r7, #20
 8009404:	46bd      	mov	sp, r7
 8009406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940a:	4770      	bx	lr

0800940c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800940c:	b480      	push	{r7}
 800940e:	b085      	sub	sp, #20
 8009410:	af00      	add	r7, sp, #0
 8009412:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	68fa      	ldr	r2, [r7, #12]
 8009422:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009426:	f023 0303 	bic.w	r3, r3, #3
 800942a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009432:	685b      	ldr	r3, [r3, #4]
 8009434:	68fa      	ldr	r2, [r7, #12]
 8009436:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800943a:	f023 0302 	bic.w	r3, r3, #2
 800943e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009440:	2300      	movs	r3, #0
}
 8009442:	4618      	mov	r0, r3
 8009444:	3714      	adds	r7, #20
 8009446:	46bd      	mov	sp, r7
 8009448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800944c:	4770      	bx	lr

0800944e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800944e:	b480      	push	{r7}
 8009450:	b085      	sub	sp, #20
 8009452:	af00      	add	r7, sp, #0
 8009454:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	68fa      	ldr	r2, [r7, #12]
 8009464:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009468:	f023 0303 	bic.w	r3, r3, #3
 800946c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009474:	685b      	ldr	r3, [r3, #4]
 8009476:	68fa      	ldr	r2, [r7, #12]
 8009478:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800947c:	f043 0302 	orr.w	r3, r3, #2
 8009480:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009482:	2300      	movs	r3, #0
}
 8009484:	4618      	mov	r0, r3
 8009486:	3714      	adds	r7, #20
 8009488:	46bd      	mov	sp, r7
 800948a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800948e:	4770      	bx	lr

08009490 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8009490:	b480      	push	{r7}
 8009492:	b085      	sub	sp, #20
 8009494:	af00      	add	r7, sp, #0
 8009496:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	695b      	ldr	r3, [r3, #20]
 800949c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	699b      	ldr	r3, [r3, #24]
 80094a2:	68fa      	ldr	r2, [r7, #12]
 80094a4:	4013      	ands	r3, r2
 80094a6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80094a8:	68fb      	ldr	r3, [r7, #12]
}
 80094aa:	4618      	mov	r0, r3
 80094ac:	3714      	adds	r7, #20
 80094ae:	46bd      	mov	sp, r7
 80094b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b4:	4770      	bx	lr

080094b6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80094b6:	b480      	push	{r7}
 80094b8:	b085      	sub	sp, #20
 80094ba:	af00      	add	r7, sp, #0
 80094bc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80094c8:	699b      	ldr	r3, [r3, #24]
 80094ca:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80094d2:	69db      	ldr	r3, [r3, #28]
 80094d4:	68ba      	ldr	r2, [r7, #8]
 80094d6:	4013      	ands	r3, r2
 80094d8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80094da:	68bb      	ldr	r3, [r7, #8]
 80094dc:	0c1b      	lsrs	r3, r3, #16
}
 80094de:	4618      	mov	r0, r3
 80094e0:	3714      	adds	r7, #20
 80094e2:	46bd      	mov	sp, r7
 80094e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e8:	4770      	bx	lr

080094ea <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80094ea:	b480      	push	{r7}
 80094ec:	b085      	sub	sp, #20
 80094ee:	af00      	add	r7, sp, #0
 80094f0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80094fc:	699b      	ldr	r3, [r3, #24]
 80094fe:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009506:	69db      	ldr	r3, [r3, #28]
 8009508:	68ba      	ldr	r2, [r7, #8]
 800950a:	4013      	ands	r3, r2
 800950c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800950e:	68bb      	ldr	r3, [r7, #8]
 8009510:	b29b      	uxth	r3, r3
}
 8009512:	4618      	mov	r0, r3
 8009514:	3714      	adds	r7, #20
 8009516:	46bd      	mov	sp, r7
 8009518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800951c:	4770      	bx	lr

0800951e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800951e:	b480      	push	{r7}
 8009520:	b085      	sub	sp, #20
 8009522:	af00      	add	r7, sp, #0
 8009524:	6078      	str	r0, [r7, #4]
 8009526:	460b      	mov	r3, r1
 8009528:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800952e:	78fb      	ldrb	r3, [r7, #3]
 8009530:	015a      	lsls	r2, r3, #5
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	4413      	add	r3, r2
 8009536:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800953a:	689b      	ldr	r3, [r3, #8]
 800953c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009544:	695b      	ldr	r3, [r3, #20]
 8009546:	68ba      	ldr	r2, [r7, #8]
 8009548:	4013      	ands	r3, r2
 800954a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800954c:	68bb      	ldr	r3, [r7, #8]
}
 800954e:	4618      	mov	r0, r3
 8009550:	3714      	adds	r7, #20
 8009552:	46bd      	mov	sp, r7
 8009554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009558:	4770      	bx	lr

0800955a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800955a:	b480      	push	{r7}
 800955c:	b087      	sub	sp, #28
 800955e:	af00      	add	r7, sp, #0
 8009560:	6078      	str	r0, [r7, #4]
 8009562:	460b      	mov	r3, r1
 8009564:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800956a:	697b      	ldr	r3, [r7, #20]
 800956c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009570:	691b      	ldr	r3, [r3, #16]
 8009572:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009574:	697b      	ldr	r3, [r7, #20]
 8009576:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800957a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800957c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800957e:	78fb      	ldrb	r3, [r7, #3]
 8009580:	f003 030f 	and.w	r3, r3, #15
 8009584:	68fa      	ldr	r2, [r7, #12]
 8009586:	fa22 f303 	lsr.w	r3, r2, r3
 800958a:	01db      	lsls	r3, r3, #7
 800958c:	b2db      	uxtb	r3, r3
 800958e:	693a      	ldr	r2, [r7, #16]
 8009590:	4313      	orrs	r3, r2
 8009592:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009594:	78fb      	ldrb	r3, [r7, #3]
 8009596:	015a      	lsls	r2, r3, #5
 8009598:	697b      	ldr	r3, [r7, #20]
 800959a:	4413      	add	r3, r2
 800959c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80095a0:	689b      	ldr	r3, [r3, #8]
 80095a2:	693a      	ldr	r2, [r7, #16]
 80095a4:	4013      	ands	r3, r2
 80095a6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80095a8:	68bb      	ldr	r3, [r7, #8]
}
 80095aa:	4618      	mov	r0, r3
 80095ac:	371c      	adds	r7, #28
 80095ae:	46bd      	mov	sp, r7
 80095b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b4:	4770      	bx	lr

080095b6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80095b6:	b480      	push	{r7}
 80095b8:	b083      	sub	sp, #12
 80095ba:	af00      	add	r7, sp, #0
 80095bc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	695b      	ldr	r3, [r3, #20]
 80095c2:	f003 0301 	and.w	r3, r3, #1
}
 80095c6:	4618      	mov	r0, r3
 80095c8:	370c      	adds	r7, #12
 80095ca:	46bd      	mov	sp, r7
 80095cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d0:	4770      	bx	lr
	...

080095d4 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80095d4:	b480      	push	{r7}
 80095d6:	b085      	sub	sp, #20
 80095d8:	af00      	add	r7, sp, #0
 80095da:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80095e6:	681a      	ldr	r2, [r3, #0]
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80095ee:	4619      	mov	r1, r3
 80095f0:	4b09      	ldr	r3, [pc, #36]	@ (8009618 <USB_ActivateSetup+0x44>)
 80095f2:	4013      	ands	r3, r2
 80095f4:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80095fc:	685b      	ldr	r3, [r3, #4]
 80095fe:	68fa      	ldr	r2, [r7, #12]
 8009600:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009604:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009608:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800960a:	2300      	movs	r3, #0
}
 800960c:	4618      	mov	r0, r3
 800960e:	3714      	adds	r7, #20
 8009610:	46bd      	mov	sp, r7
 8009612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009616:	4770      	bx	lr
 8009618:	fffff800 	.word	0xfffff800

0800961c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800961c:	b480      	push	{r7}
 800961e:	b087      	sub	sp, #28
 8009620:	af00      	add	r7, sp, #0
 8009622:	60f8      	str	r0, [r7, #12]
 8009624:	460b      	mov	r3, r1
 8009626:	607a      	str	r2, [r7, #4]
 8009628:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	333c      	adds	r3, #60	@ 0x3c
 8009632:	3304      	adds	r3, #4
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009638:	693b      	ldr	r3, [r7, #16]
 800963a:	4a26      	ldr	r2, [pc, #152]	@ (80096d4 <USB_EP0_OutStart+0xb8>)
 800963c:	4293      	cmp	r3, r2
 800963e:	d90a      	bls.n	8009656 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009640:	697b      	ldr	r3, [r7, #20]
 8009642:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800964c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009650:	d101      	bne.n	8009656 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8009652:	2300      	movs	r3, #0
 8009654:	e037      	b.n	80096c6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009656:	697b      	ldr	r3, [r7, #20]
 8009658:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800965c:	461a      	mov	r2, r3
 800965e:	2300      	movs	r3, #0
 8009660:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009662:	697b      	ldr	r3, [r7, #20]
 8009664:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009668:	691b      	ldr	r3, [r3, #16]
 800966a:	697a      	ldr	r2, [r7, #20]
 800966c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009670:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009674:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009676:	697b      	ldr	r3, [r7, #20]
 8009678:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800967c:	691b      	ldr	r3, [r3, #16]
 800967e:	697a      	ldr	r2, [r7, #20]
 8009680:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009684:	f043 0318 	orr.w	r3, r3, #24
 8009688:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800968a:	697b      	ldr	r3, [r7, #20]
 800968c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009690:	691b      	ldr	r3, [r3, #16]
 8009692:	697a      	ldr	r2, [r7, #20]
 8009694:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009698:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800969c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800969e:	7afb      	ldrb	r3, [r7, #11]
 80096a0:	2b01      	cmp	r3, #1
 80096a2:	d10f      	bne.n	80096c4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80096a4:	697b      	ldr	r3, [r7, #20]
 80096a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096aa:	461a      	mov	r2, r3
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80096b0:	697b      	ldr	r3, [r7, #20]
 80096b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	697a      	ldr	r2, [r7, #20]
 80096ba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80096be:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80096c2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80096c4:	2300      	movs	r3, #0
}
 80096c6:	4618      	mov	r0, r3
 80096c8:	371c      	adds	r7, #28
 80096ca:	46bd      	mov	sp, r7
 80096cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d0:	4770      	bx	lr
 80096d2:	bf00      	nop
 80096d4:	4f54300a 	.word	0x4f54300a

080096d8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80096d8:	b480      	push	{r7}
 80096da:	b085      	sub	sp, #20
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80096e0:	2300      	movs	r3, #0
 80096e2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	3301      	adds	r3, #1
 80096e8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80096f0:	d901      	bls.n	80096f6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80096f2:	2303      	movs	r3, #3
 80096f4:	e01b      	b.n	800972e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	691b      	ldr	r3, [r3, #16]
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	daf2      	bge.n	80096e4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80096fe:	2300      	movs	r3, #0
 8009700:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	691b      	ldr	r3, [r3, #16]
 8009706:	f043 0201 	orr.w	r2, r3, #1
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	3301      	adds	r3, #1
 8009712:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800971a:	d901      	bls.n	8009720 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800971c:	2303      	movs	r3, #3
 800971e:	e006      	b.n	800972e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	691b      	ldr	r3, [r3, #16]
 8009724:	f003 0301 	and.w	r3, r3, #1
 8009728:	2b01      	cmp	r3, #1
 800972a:	d0f0      	beq.n	800970e <USB_CoreReset+0x36>

  return HAL_OK;
 800972c:	2300      	movs	r3, #0
}
 800972e:	4618      	mov	r0, r3
 8009730:	3714      	adds	r7, #20
 8009732:	46bd      	mov	sp, r7
 8009734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009738:	4770      	bx	lr
	...

0800973c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800973c:	b580      	push	{r7, lr}
 800973e:	b084      	sub	sp, #16
 8009740:	af00      	add	r7, sp, #0
 8009742:	6078      	str	r0, [r7, #4]
 8009744:	460b      	mov	r3, r1
 8009746:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009748:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800974c:	f002 fcee 	bl	800c12c <USBD_static_malloc>
 8009750:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d109      	bne.n	800976c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	32b0      	adds	r2, #176	@ 0xb0
 8009762:	2100      	movs	r1, #0
 8009764:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8009768:	2302      	movs	r3, #2
 800976a:	e0d4      	b.n	8009916 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800976c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8009770:	2100      	movs	r1, #0
 8009772:	68f8      	ldr	r0, [r7, #12]
 8009774:	f003 fcb5 	bl	800d0e2 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	32b0      	adds	r2, #176	@ 0xb0
 8009782:	68f9      	ldr	r1, [r7, #12]
 8009784:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	32b0      	adds	r2, #176	@ 0xb0
 8009792:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	7c1b      	ldrb	r3, [r3, #16]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d138      	bne.n	8009816 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80097a4:	4b5e      	ldr	r3, [pc, #376]	@ (8009920 <USBD_CDC_Init+0x1e4>)
 80097a6:	7819      	ldrb	r1, [r3, #0]
 80097a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80097ac:	2202      	movs	r2, #2
 80097ae:	6878      	ldr	r0, [r7, #4]
 80097b0:	f002 fb99 	bl	800bee6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80097b4:	4b5a      	ldr	r3, [pc, #360]	@ (8009920 <USBD_CDC_Init+0x1e4>)
 80097b6:	781b      	ldrb	r3, [r3, #0]
 80097b8:	f003 020f 	and.w	r2, r3, #15
 80097bc:	6879      	ldr	r1, [r7, #4]
 80097be:	4613      	mov	r3, r2
 80097c0:	009b      	lsls	r3, r3, #2
 80097c2:	4413      	add	r3, r2
 80097c4:	009b      	lsls	r3, r3, #2
 80097c6:	440b      	add	r3, r1
 80097c8:	3324      	adds	r3, #36	@ 0x24
 80097ca:	2201      	movs	r2, #1
 80097cc:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80097ce:	4b55      	ldr	r3, [pc, #340]	@ (8009924 <USBD_CDC_Init+0x1e8>)
 80097d0:	7819      	ldrb	r1, [r3, #0]
 80097d2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80097d6:	2202      	movs	r2, #2
 80097d8:	6878      	ldr	r0, [r7, #4]
 80097da:	f002 fb84 	bl	800bee6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80097de:	4b51      	ldr	r3, [pc, #324]	@ (8009924 <USBD_CDC_Init+0x1e8>)
 80097e0:	781b      	ldrb	r3, [r3, #0]
 80097e2:	f003 020f 	and.w	r2, r3, #15
 80097e6:	6879      	ldr	r1, [r7, #4]
 80097e8:	4613      	mov	r3, r2
 80097ea:	009b      	lsls	r3, r3, #2
 80097ec:	4413      	add	r3, r2
 80097ee:	009b      	lsls	r3, r3, #2
 80097f0:	440b      	add	r3, r1
 80097f2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80097f6:	2201      	movs	r2, #1
 80097f8:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80097fa:	4b4b      	ldr	r3, [pc, #300]	@ (8009928 <USBD_CDC_Init+0x1ec>)
 80097fc:	781b      	ldrb	r3, [r3, #0]
 80097fe:	f003 020f 	and.w	r2, r3, #15
 8009802:	6879      	ldr	r1, [r7, #4]
 8009804:	4613      	mov	r3, r2
 8009806:	009b      	lsls	r3, r3, #2
 8009808:	4413      	add	r3, r2
 800980a:	009b      	lsls	r3, r3, #2
 800980c:	440b      	add	r3, r1
 800980e:	3326      	adds	r3, #38	@ 0x26
 8009810:	2210      	movs	r2, #16
 8009812:	801a      	strh	r2, [r3, #0]
 8009814:	e035      	b.n	8009882 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009816:	4b42      	ldr	r3, [pc, #264]	@ (8009920 <USBD_CDC_Init+0x1e4>)
 8009818:	7819      	ldrb	r1, [r3, #0]
 800981a:	2340      	movs	r3, #64	@ 0x40
 800981c:	2202      	movs	r2, #2
 800981e:	6878      	ldr	r0, [r7, #4]
 8009820:	f002 fb61 	bl	800bee6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009824:	4b3e      	ldr	r3, [pc, #248]	@ (8009920 <USBD_CDC_Init+0x1e4>)
 8009826:	781b      	ldrb	r3, [r3, #0]
 8009828:	f003 020f 	and.w	r2, r3, #15
 800982c:	6879      	ldr	r1, [r7, #4]
 800982e:	4613      	mov	r3, r2
 8009830:	009b      	lsls	r3, r3, #2
 8009832:	4413      	add	r3, r2
 8009834:	009b      	lsls	r3, r3, #2
 8009836:	440b      	add	r3, r1
 8009838:	3324      	adds	r3, #36	@ 0x24
 800983a:	2201      	movs	r2, #1
 800983c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800983e:	4b39      	ldr	r3, [pc, #228]	@ (8009924 <USBD_CDC_Init+0x1e8>)
 8009840:	7819      	ldrb	r1, [r3, #0]
 8009842:	2340      	movs	r3, #64	@ 0x40
 8009844:	2202      	movs	r2, #2
 8009846:	6878      	ldr	r0, [r7, #4]
 8009848:	f002 fb4d 	bl	800bee6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800984c:	4b35      	ldr	r3, [pc, #212]	@ (8009924 <USBD_CDC_Init+0x1e8>)
 800984e:	781b      	ldrb	r3, [r3, #0]
 8009850:	f003 020f 	and.w	r2, r3, #15
 8009854:	6879      	ldr	r1, [r7, #4]
 8009856:	4613      	mov	r3, r2
 8009858:	009b      	lsls	r3, r3, #2
 800985a:	4413      	add	r3, r2
 800985c:	009b      	lsls	r3, r3, #2
 800985e:	440b      	add	r3, r1
 8009860:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009864:	2201      	movs	r2, #1
 8009866:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8009868:	4b2f      	ldr	r3, [pc, #188]	@ (8009928 <USBD_CDC_Init+0x1ec>)
 800986a:	781b      	ldrb	r3, [r3, #0]
 800986c:	f003 020f 	and.w	r2, r3, #15
 8009870:	6879      	ldr	r1, [r7, #4]
 8009872:	4613      	mov	r3, r2
 8009874:	009b      	lsls	r3, r3, #2
 8009876:	4413      	add	r3, r2
 8009878:	009b      	lsls	r3, r3, #2
 800987a:	440b      	add	r3, r1
 800987c:	3326      	adds	r3, #38	@ 0x26
 800987e:	2210      	movs	r2, #16
 8009880:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009882:	4b29      	ldr	r3, [pc, #164]	@ (8009928 <USBD_CDC_Init+0x1ec>)
 8009884:	7819      	ldrb	r1, [r3, #0]
 8009886:	2308      	movs	r3, #8
 8009888:	2203      	movs	r2, #3
 800988a:	6878      	ldr	r0, [r7, #4]
 800988c:	f002 fb2b 	bl	800bee6 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8009890:	4b25      	ldr	r3, [pc, #148]	@ (8009928 <USBD_CDC_Init+0x1ec>)
 8009892:	781b      	ldrb	r3, [r3, #0]
 8009894:	f003 020f 	and.w	r2, r3, #15
 8009898:	6879      	ldr	r1, [r7, #4]
 800989a:	4613      	mov	r3, r2
 800989c:	009b      	lsls	r3, r3, #2
 800989e:	4413      	add	r3, r2
 80098a0:	009b      	lsls	r3, r3, #2
 80098a2:	440b      	add	r3, r1
 80098a4:	3324      	adds	r3, #36	@ 0x24
 80098a6:	2201      	movs	r2, #1
 80098a8:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	2200      	movs	r2, #0
 80098ae:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80098b8:	687a      	ldr	r2, [r7, #4]
 80098ba:	33b0      	adds	r3, #176	@ 0xb0
 80098bc:	009b      	lsls	r3, r3, #2
 80098be:	4413      	add	r3, r2
 80098c0:	685b      	ldr	r3, [r3, #4]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	2200      	movs	r2, #0
 80098ca:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	2200      	movs	r2, #0
 80098d2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d101      	bne.n	80098e4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80098e0:	2302      	movs	r3, #2
 80098e2:	e018      	b.n	8009916 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	7c1b      	ldrb	r3, [r3, #16]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d10a      	bne.n	8009902 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80098ec:	4b0d      	ldr	r3, [pc, #52]	@ (8009924 <USBD_CDC_Init+0x1e8>)
 80098ee:	7819      	ldrb	r1, [r3, #0]
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80098f6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80098fa:	6878      	ldr	r0, [r7, #4]
 80098fc:	f002 fbe2 	bl	800c0c4 <USBD_LL_PrepareReceive>
 8009900:	e008      	b.n	8009914 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009902:	4b08      	ldr	r3, [pc, #32]	@ (8009924 <USBD_CDC_Init+0x1e8>)
 8009904:	7819      	ldrb	r1, [r3, #0]
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800990c:	2340      	movs	r3, #64	@ 0x40
 800990e:	6878      	ldr	r0, [r7, #4]
 8009910:	f002 fbd8 	bl	800c0c4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009914:	2300      	movs	r3, #0
}
 8009916:	4618      	mov	r0, r3
 8009918:	3710      	adds	r7, #16
 800991a:	46bd      	mov	sp, r7
 800991c:	bd80      	pop	{r7, pc}
 800991e:	bf00      	nop
 8009920:	24000097 	.word	0x24000097
 8009924:	24000098 	.word	0x24000098
 8009928:	24000099 	.word	0x24000099

0800992c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800992c:	b580      	push	{r7, lr}
 800992e:	b082      	sub	sp, #8
 8009930:	af00      	add	r7, sp, #0
 8009932:	6078      	str	r0, [r7, #4]
 8009934:	460b      	mov	r3, r1
 8009936:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8009938:	4b3a      	ldr	r3, [pc, #232]	@ (8009a24 <USBD_CDC_DeInit+0xf8>)
 800993a:	781b      	ldrb	r3, [r3, #0]
 800993c:	4619      	mov	r1, r3
 800993e:	6878      	ldr	r0, [r7, #4]
 8009940:	f002 faf7 	bl	800bf32 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8009944:	4b37      	ldr	r3, [pc, #220]	@ (8009a24 <USBD_CDC_DeInit+0xf8>)
 8009946:	781b      	ldrb	r3, [r3, #0]
 8009948:	f003 020f 	and.w	r2, r3, #15
 800994c:	6879      	ldr	r1, [r7, #4]
 800994e:	4613      	mov	r3, r2
 8009950:	009b      	lsls	r3, r3, #2
 8009952:	4413      	add	r3, r2
 8009954:	009b      	lsls	r3, r3, #2
 8009956:	440b      	add	r3, r1
 8009958:	3324      	adds	r3, #36	@ 0x24
 800995a:	2200      	movs	r2, #0
 800995c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800995e:	4b32      	ldr	r3, [pc, #200]	@ (8009a28 <USBD_CDC_DeInit+0xfc>)
 8009960:	781b      	ldrb	r3, [r3, #0]
 8009962:	4619      	mov	r1, r3
 8009964:	6878      	ldr	r0, [r7, #4]
 8009966:	f002 fae4 	bl	800bf32 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800996a:	4b2f      	ldr	r3, [pc, #188]	@ (8009a28 <USBD_CDC_DeInit+0xfc>)
 800996c:	781b      	ldrb	r3, [r3, #0]
 800996e:	f003 020f 	and.w	r2, r3, #15
 8009972:	6879      	ldr	r1, [r7, #4]
 8009974:	4613      	mov	r3, r2
 8009976:	009b      	lsls	r3, r3, #2
 8009978:	4413      	add	r3, r2
 800997a:	009b      	lsls	r3, r3, #2
 800997c:	440b      	add	r3, r1
 800997e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009982:	2200      	movs	r2, #0
 8009984:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8009986:	4b29      	ldr	r3, [pc, #164]	@ (8009a2c <USBD_CDC_DeInit+0x100>)
 8009988:	781b      	ldrb	r3, [r3, #0]
 800998a:	4619      	mov	r1, r3
 800998c:	6878      	ldr	r0, [r7, #4]
 800998e:	f002 fad0 	bl	800bf32 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8009992:	4b26      	ldr	r3, [pc, #152]	@ (8009a2c <USBD_CDC_DeInit+0x100>)
 8009994:	781b      	ldrb	r3, [r3, #0]
 8009996:	f003 020f 	and.w	r2, r3, #15
 800999a:	6879      	ldr	r1, [r7, #4]
 800999c:	4613      	mov	r3, r2
 800999e:	009b      	lsls	r3, r3, #2
 80099a0:	4413      	add	r3, r2
 80099a2:	009b      	lsls	r3, r3, #2
 80099a4:	440b      	add	r3, r1
 80099a6:	3324      	adds	r3, #36	@ 0x24
 80099a8:	2200      	movs	r2, #0
 80099aa:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80099ac:	4b1f      	ldr	r3, [pc, #124]	@ (8009a2c <USBD_CDC_DeInit+0x100>)
 80099ae:	781b      	ldrb	r3, [r3, #0]
 80099b0:	f003 020f 	and.w	r2, r3, #15
 80099b4:	6879      	ldr	r1, [r7, #4]
 80099b6:	4613      	mov	r3, r2
 80099b8:	009b      	lsls	r3, r3, #2
 80099ba:	4413      	add	r3, r2
 80099bc:	009b      	lsls	r3, r3, #2
 80099be:	440b      	add	r3, r1
 80099c0:	3326      	adds	r3, #38	@ 0x26
 80099c2:	2200      	movs	r2, #0
 80099c4:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	32b0      	adds	r2, #176	@ 0xb0
 80099d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d01f      	beq.n	8009a18 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80099de:	687a      	ldr	r2, [r7, #4]
 80099e0:	33b0      	adds	r3, #176	@ 0xb0
 80099e2:	009b      	lsls	r3, r3, #2
 80099e4:	4413      	add	r3, r2
 80099e6:	685b      	ldr	r3, [r3, #4]
 80099e8:	685b      	ldr	r3, [r3, #4]
 80099ea:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	32b0      	adds	r2, #176	@ 0xb0
 80099f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099fa:	4618      	mov	r0, r3
 80099fc:	f002 fba4 	bl	800c148 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	32b0      	adds	r2, #176	@ 0xb0
 8009a0a:	2100      	movs	r1, #0
 8009a0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	2200      	movs	r2, #0
 8009a14:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009a18:	2300      	movs	r3, #0
}
 8009a1a:	4618      	mov	r0, r3
 8009a1c:	3708      	adds	r7, #8
 8009a1e:	46bd      	mov	sp, r7
 8009a20:	bd80      	pop	{r7, pc}
 8009a22:	bf00      	nop
 8009a24:	24000097 	.word	0x24000097
 8009a28:	24000098 	.word	0x24000098
 8009a2c:	24000099 	.word	0x24000099

08009a30 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009a30:	b580      	push	{r7, lr}
 8009a32:	b086      	sub	sp, #24
 8009a34:	af00      	add	r7, sp, #0
 8009a36:	6078      	str	r0, [r7, #4]
 8009a38:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	32b0      	adds	r2, #176	@ 0xb0
 8009a44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a48:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8009a4e:	2300      	movs	r3, #0
 8009a50:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8009a52:	2300      	movs	r3, #0
 8009a54:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8009a56:	693b      	ldr	r3, [r7, #16]
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d101      	bne.n	8009a60 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8009a5c:	2303      	movs	r3, #3
 8009a5e:	e0bf      	b.n	8009be0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009a60:	683b      	ldr	r3, [r7, #0]
 8009a62:	781b      	ldrb	r3, [r3, #0]
 8009a64:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d050      	beq.n	8009b0e <USBD_CDC_Setup+0xde>
 8009a6c:	2b20      	cmp	r3, #32
 8009a6e:	f040 80af 	bne.w	8009bd0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8009a72:	683b      	ldr	r3, [r7, #0]
 8009a74:	88db      	ldrh	r3, [r3, #6]
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d03a      	beq.n	8009af0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8009a7a:	683b      	ldr	r3, [r7, #0]
 8009a7c:	781b      	ldrb	r3, [r3, #0]
 8009a7e:	b25b      	sxtb	r3, r3
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	da1b      	bge.n	8009abc <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009a8a:	687a      	ldr	r2, [r7, #4]
 8009a8c:	33b0      	adds	r3, #176	@ 0xb0
 8009a8e:	009b      	lsls	r3, r3, #2
 8009a90:	4413      	add	r3, r2
 8009a92:	685b      	ldr	r3, [r3, #4]
 8009a94:	689b      	ldr	r3, [r3, #8]
 8009a96:	683a      	ldr	r2, [r7, #0]
 8009a98:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8009a9a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009a9c:	683a      	ldr	r2, [r7, #0]
 8009a9e:	88d2      	ldrh	r2, [r2, #6]
 8009aa0:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009aa2:	683b      	ldr	r3, [r7, #0]
 8009aa4:	88db      	ldrh	r3, [r3, #6]
 8009aa6:	2b07      	cmp	r3, #7
 8009aa8:	bf28      	it	cs
 8009aaa:	2307      	movcs	r3, #7
 8009aac:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009aae:	693b      	ldr	r3, [r7, #16]
 8009ab0:	89fa      	ldrh	r2, [r7, #14]
 8009ab2:	4619      	mov	r1, r3
 8009ab4:	6878      	ldr	r0, [r7, #4]
 8009ab6:	f001 fdbd 	bl	800b634 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8009aba:	e090      	b.n	8009bde <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8009abc:	683b      	ldr	r3, [r7, #0]
 8009abe:	785a      	ldrb	r2, [r3, #1]
 8009ac0:	693b      	ldr	r3, [r7, #16]
 8009ac2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8009ac6:	683b      	ldr	r3, [r7, #0]
 8009ac8:	88db      	ldrh	r3, [r3, #6]
 8009aca:	2b3f      	cmp	r3, #63	@ 0x3f
 8009acc:	d803      	bhi.n	8009ad6 <USBD_CDC_Setup+0xa6>
 8009ace:	683b      	ldr	r3, [r7, #0]
 8009ad0:	88db      	ldrh	r3, [r3, #6]
 8009ad2:	b2da      	uxtb	r2, r3
 8009ad4:	e000      	b.n	8009ad8 <USBD_CDC_Setup+0xa8>
 8009ad6:	2240      	movs	r2, #64	@ 0x40
 8009ad8:	693b      	ldr	r3, [r7, #16]
 8009ada:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8009ade:	6939      	ldr	r1, [r7, #16]
 8009ae0:	693b      	ldr	r3, [r7, #16]
 8009ae2:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8009ae6:	461a      	mov	r2, r3
 8009ae8:	6878      	ldr	r0, [r7, #4]
 8009aea:	f001 fdcf 	bl	800b68c <USBD_CtlPrepareRx>
      break;
 8009aee:	e076      	b.n	8009bde <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009af6:	687a      	ldr	r2, [r7, #4]
 8009af8:	33b0      	adds	r3, #176	@ 0xb0
 8009afa:	009b      	lsls	r3, r3, #2
 8009afc:	4413      	add	r3, r2
 8009afe:	685b      	ldr	r3, [r3, #4]
 8009b00:	689b      	ldr	r3, [r3, #8]
 8009b02:	683a      	ldr	r2, [r7, #0]
 8009b04:	7850      	ldrb	r0, [r2, #1]
 8009b06:	2200      	movs	r2, #0
 8009b08:	6839      	ldr	r1, [r7, #0]
 8009b0a:	4798      	blx	r3
      break;
 8009b0c:	e067      	b.n	8009bde <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009b0e:	683b      	ldr	r3, [r7, #0]
 8009b10:	785b      	ldrb	r3, [r3, #1]
 8009b12:	2b0b      	cmp	r3, #11
 8009b14:	d851      	bhi.n	8009bba <USBD_CDC_Setup+0x18a>
 8009b16:	a201      	add	r2, pc, #4	@ (adr r2, 8009b1c <USBD_CDC_Setup+0xec>)
 8009b18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b1c:	08009b4d 	.word	0x08009b4d
 8009b20:	08009bc9 	.word	0x08009bc9
 8009b24:	08009bbb 	.word	0x08009bbb
 8009b28:	08009bbb 	.word	0x08009bbb
 8009b2c:	08009bbb 	.word	0x08009bbb
 8009b30:	08009bbb 	.word	0x08009bbb
 8009b34:	08009bbb 	.word	0x08009bbb
 8009b38:	08009bbb 	.word	0x08009bbb
 8009b3c:	08009bbb 	.word	0x08009bbb
 8009b40:	08009bbb 	.word	0x08009bbb
 8009b44:	08009b77 	.word	0x08009b77
 8009b48:	08009ba1 	.word	0x08009ba1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b52:	b2db      	uxtb	r3, r3
 8009b54:	2b03      	cmp	r3, #3
 8009b56:	d107      	bne.n	8009b68 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009b58:	f107 030a 	add.w	r3, r7, #10
 8009b5c:	2202      	movs	r2, #2
 8009b5e:	4619      	mov	r1, r3
 8009b60:	6878      	ldr	r0, [r7, #4]
 8009b62:	f001 fd67 	bl	800b634 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009b66:	e032      	b.n	8009bce <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009b68:	6839      	ldr	r1, [r7, #0]
 8009b6a:	6878      	ldr	r0, [r7, #4]
 8009b6c:	f001 fce5 	bl	800b53a <USBD_CtlError>
            ret = USBD_FAIL;
 8009b70:	2303      	movs	r3, #3
 8009b72:	75fb      	strb	r3, [r7, #23]
          break;
 8009b74:	e02b      	b.n	8009bce <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b7c:	b2db      	uxtb	r3, r3
 8009b7e:	2b03      	cmp	r3, #3
 8009b80:	d107      	bne.n	8009b92 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8009b82:	f107 030d 	add.w	r3, r7, #13
 8009b86:	2201      	movs	r2, #1
 8009b88:	4619      	mov	r1, r3
 8009b8a:	6878      	ldr	r0, [r7, #4]
 8009b8c:	f001 fd52 	bl	800b634 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009b90:	e01d      	b.n	8009bce <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009b92:	6839      	ldr	r1, [r7, #0]
 8009b94:	6878      	ldr	r0, [r7, #4]
 8009b96:	f001 fcd0 	bl	800b53a <USBD_CtlError>
            ret = USBD_FAIL;
 8009b9a:	2303      	movs	r3, #3
 8009b9c:	75fb      	strb	r3, [r7, #23]
          break;
 8009b9e:	e016      	b.n	8009bce <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ba6:	b2db      	uxtb	r3, r3
 8009ba8:	2b03      	cmp	r3, #3
 8009baa:	d00f      	beq.n	8009bcc <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8009bac:	6839      	ldr	r1, [r7, #0]
 8009bae:	6878      	ldr	r0, [r7, #4]
 8009bb0:	f001 fcc3 	bl	800b53a <USBD_CtlError>
            ret = USBD_FAIL;
 8009bb4:	2303      	movs	r3, #3
 8009bb6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009bb8:	e008      	b.n	8009bcc <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009bba:	6839      	ldr	r1, [r7, #0]
 8009bbc:	6878      	ldr	r0, [r7, #4]
 8009bbe:	f001 fcbc 	bl	800b53a <USBD_CtlError>
          ret = USBD_FAIL;
 8009bc2:	2303      	movs	r3, #3
 8009bc4:	75fb      	strb	r3, [r7, #23]
          break;
 8009bc6:	e002      	b.n	8009bce <USBD_CDC_Setup+0x19e>
          break;
 8009bc8:	bf00      	nop
 8009bca:	e008      	b.n	8009bde <USBD_CDC_Setup+0x1ae>
          break;
 8009bcc:	bf00      	nop
      }
      break;
 8009bce:	e006      	b.n	8009bde <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8009bd0:	6839      	ldr	r1, [r7, #0]
 8009bd2:	6878      	ldr	r0, [r7, #4]
 8009bd4:	f001 fcb1 	bl	800b53a <USBD_CtlError>
      ret = USBD_FAIL;
 8009bd8:	2303      	movs	r3, #3
 8009bda:	75fb      	strb	r3, [r7, #23]
      break;
 8009bdc:	bf00      	nop
  }

  return (uint8_t)ret;
 8009bde:	7dfb      	ldrb	r3, [r7, #23]
}
 8009be0:	4618      	mov	r0, r3
 8009be2:	3718      	adds	r7, #24
 8009be4:	46bd      	mov	sp, r7
 8009be6:	bd80      	pop	{r7, pc}

08009be8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009be8:	b580      	push	{r7, lr}
 8009bea:	b084      	sub	sp, #16
 8009bec:	af00      	add	r7, sp, #0
 8009bee:	6078      	str	r0, [r7, #4]
 8009bf0:	460b      	mov	r3, r1
 8009bf2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009bfa:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	32b0      	adds	r2, #176	@ 0xb0
 8009c06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d101      	bne.n	8009c12 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8009c0e:	2303      	movs	r3, #3
 8009c10:	e065      	b.n	8009cde <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	32b0      	adds	r2, #176	@ 0xb0
 8009c1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c20:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009c22:	78fb      	ldrb	r3, [r7, #3]
 8009c24:	f003 020f 	and.w	r2, r3, #15
 8009c28:	6879      	ldr	r1, [r7, #4]
 8009c2a:	4613      	mov	r3, r2
 8009c2c:	009b      	lsls	r3, r3, #2
 8009c2e:	4413      	add	r3, r2
 8009c30:	009b      	lsls	r3, r3, #2
 8009c32:	440b      	add	r3, r1
 8009c34:	3318      	adds	r3, #24
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d02f      	beq.n	8009c9c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8009c3c:	78fb      	ldrb	r3, [r7, #3]
 8009c3e:	f003 020f 	and.w	r2, r3, #15
 8009c42:	6879      	ldr	r1, [r7, #4]
 8009c44:	4613      	mov	r3, r2
 8009c46:	009b      	lsls	r3, r3, #2
 8009c48:	4413      	add	r3, r2
 8009c4a:	009b      	lsls	r3, r3, #2
 8009c4c:	440b      	add	r3, r1
 8009c4e:	3318      	adds	r3, #24
 8009c50:	681a      	ldr	r2, [r3, #0]
 8009c52:	78fb      	ldrb	r3, [r7, #3]
 8009c54:	f003 010f 	and.w	r1, r3, #15
 8009c58:	68f8      	ldr	r0, [r7, #12]
 8009c5a:	460b      	mov	r3, r1
 8009c5c:	00db      	lsls	r3, r3, #3
 8009c5e:	440b      	add	r3, r1
 8009c60:	009b      	lsls	r3, r3, #2
 8009c62:	4403      	add	r3, r0
 8009c64:	331c      	adds	r3, #28
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	fbb2 f1f3 	udiv	r1, r2, r3
 8009c6c:	fb01 f303 	mul.w	r3, r1, r3
 8009c70:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d112      	bne.n	8009c9c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8009c76:	78fb      	ldrb	r3, [r7, #3]
 8009c78:	f003 020f 	and.w	r2, r3, #15
 8009c7c:	6879      	ldr	r1, [r7, #4]
 8009c7e:	4613      	mov	r3, r2
 8009c80:	009b      	lsls	r3, r3, #2
 8009c82:	4413      	add	r3, r2
 8009c84:	009b      	lsls	r3, r3, #2
 8009c86:	440b      	add	r3, r1
 8009c88:	3318      	adds	r3, #24
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009c8e:	78f9      	ldrb	r1, [r7, #3]
 8009c90:	2300      	movs	r3, #0
 8009c92:	2200      	movs	r2, #0
 8009c94:	6878      	ldr	r0, [r7, #4]
 8009c96:	f002 f9f4 	bl	800c082 <USBD_LL_Transmit>
 8009c9a:	e01f      	b.n	8009cdc <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8009c9c:	68bb      	ldr	r3, [r7, #8]
 8009c9e:	2200      	movs	r2, #0
 8009ca0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009caa:	687a      	ldr	r2, [r7, #4]
 8009cac:	33b0      	adds	r3, #176	@ 0xb0
 8009cae:	009b      	lsls	r3, r3, #2
 8009cb0:	4413      	add	r3, r2
 8009cb2:	685b      	ldr	r3, [r3, #4]
 8009cb4:	691b      	ldr	r3, [r3, #16]
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d010      	beq.n	8009cdc <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009cc0:	687a      	ldr	r2, [r7, #4]
 8009cc2:	33b0      	adds	r3, #176	@ 0xb0
 8009cc4:	009b      	lsls	r3, r3, #2
 8009cc6:	4413      	add	r3, r2
 8009cc8:	685b      	ldr	r3, [r3, #4]
 8009cca:	691b      	ldr	r3, [r3, #16]
 8009ccc:	68ba      	ldr	r2, [r7, #8]
 8009cce:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8009cd2:	68ba      	ldr	r2, [r7, #8]
 8009cd4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8009cd8:	78fa      	ldrb	r2, [r7, #3]
 8009cda:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8009cdc:	2300      	movs	r3, #0
}
 8009cde:	4618      	mov	r0, r3
 8009ce0:	3710      	adds	r7, #16
 8009ce2:	46bd      	mov	sp, r7
 8009ce4:	bd80      	pop	{r7, pc}

08009ce6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009ce6:	b580      	push	{r7, lr}
 8009ce8:	b084      	sub	sp, #16
 8009cea:	af00      	add	r7, sp, #0
 8009cec:	6078      	str	r0, [r7, #4]
 8009cee:	460b      	mov	r3, r1
 8009cf0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	32b0      	adds	r2, #176	@ 0xb0
 8009cfc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d00:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	32b0      	adds	r2, #176	@ 0xb0
 8009d0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d101      	bne.n	8009d18 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8009d14:	2303      	movs	r3, #3
 8009d16:	e01a      	b.n	8009d4e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009d18:	78fb      	ldrb	r3, [r7, #3]
 8009d1a:	4619      	mov	r1, r3
 8009d1c:	6878      	ldr	r0, [r7, #4]
 8009d1e:	f002 f9f2 	bl	800c106 <USBD_LL_GetRxDataSize>
 8009d22:	4602      	mov	r2, r0
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009d30:	687a      	ldr	r2, [r7, #4]
 8009d32:	33b0      	adds	r3, #176	@ 0xb0
 8009d34:	009b      	lsls	r3, r3, #2
 8009d36:	4413      	add	r3, r2
 8009d38:	685b      	ldr	r3, [r3, #4]
 8009d3a:	68db      	ldr	r3, [r3, #12]
 8009d3c:	68fa      	ldr	r2, [r7, #12]
 8009d3e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8009d42:	68fa      	ldr	r2, [r7, #12]
 8009d44:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8009d48:	4611      	mov	r1, r2
 8009d4a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8009d4c:	2300      	movs	r3, #0
}
 8009d4e:	4618      	mov	r0, r3
 8009d50:	3710      	adds	r7, #16
 8009d52:	46bd      	mov	sp, r7
 8009d54:	bd80      	pop	{r7, pc}

08009d56 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009d56:	b580      	push	{r7, lr}
 8009d58:	b084      	sub	sp, #16
 8009d5a:	af00      	add	r7, sp, #0
 8009d5c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	32b0      	adds	r2, #176	@ 0xb0
 8009d68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d6c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d101      	bne.n	8009d78 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009d74:	2303      	movs	r3, #3
 8009d76:	e024      	b.n	8009dc2 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009d7e:	687a      	ldr	r2, [r7, #4]
 8009d80:	33b0      	adds	r3, #176	@ 0xb0
 8009d82:	009b      	lsls	r3, r3, #2
 8009d84:	4413      	add	r3, r2
 8009d86:	685b      	ldr	r3, [r3, #4]
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d019      	beq.n	8009dc0 <USBD_CDC_EP0_RxReady+0x6a>
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8009d92:	2bff      	cmp	r3, #255	@ 0xff
 8009d94:	d014      	beq.n	8009dc0 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009d9c:	687a      	ldr	r2, [r7, #4]
 8009d9e:	33b0      	adds	r3, #176	@ 0xb0
 8009da0:	009b      	lsls	r3, r3, #2
 8009da2:	4413      	add	r3, r2
 8009da4:	685b      	ldr	r3, [r3, #4]
 8009da6:	689b      	ldr	r3, [r3, #8]
 8009da8:	68fa      	ldr	r2, [r7, #12]
 8009daa:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8009dae:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8009db0:	68fa      	ldr	r2, [r7, #12]
 8009db2:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009db6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	22ff      	movs	r2, #255	@ 0xff
 8009dbc:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8009dc0:	2300      	movs	r3, #0
}
 8009dc2:	4618      	mov	r0, r3
 8009dc4:	3710      	adds	r7, #16
 8009dc6:	46bd      	mov	sp, r7
 8009dc8:	bd80      	pop	{r7, pc}
	...

08009dcc <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009dcc:	b580      	push	{r7, lr}
 8009dce:	b086      	sub	sp, #24
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009dd4:	2182      	movs	r1, #130	@ 0x82
 8009dd6:	4818      	ldr	r0, [pc, #96]	@ (8009e38 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009dd8:	f000 fd4f 	bl	800a87a <USBD_GetEpDesc>
 8009ddc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009dde:	2101      	movs	r1, #1
 8009de0:	4815      	ldr	r0, [pc, #84]	@ (8009e38 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009de2:	f000 fd4a 	bl	800a87a <USBD_GetEpDesc>
 8009de6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009de8:	2181      	movs	r1, #129	@ 0x81
 8009dea:	4813      	ldr	r0, [pc, #76]	@ (8009e38 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009dec:	f000 fd45 	bl	800a87a <USBD_GetEpDesc>
 8009df0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009df2:	697b      	ldr	r3, [r7, #20]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d002      	beq.n	8009dfe <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009df8:	697b      	ldr	r3, [r7, #20]
 8009dfa:	2210      	movs	r2, #16
 8009dfc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009dfe:	693b      	ldr	r3, [r7, #16]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d006      	beq.n	8009e12 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009e04:	693b      	ldr	r3, [r7, #16]
 8009e06:	2200      	movs	r2, #0
 8009e08:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009e0c:	711a      	strb	r2, [r3, #4]
 8009e0e:	2200      	movs	r2, #0
 8009e10:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d006      	beq.n	8009e26 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009e20:	711a      	strb	r2, [r3, #4]
 8009e22:	2200      	movs	r2, #0
 8009e24:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	2243      	movs	r2, #67	@ 0x43
 8009e2a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009e2c:	4b02      	ldr	r3, [pc, #8]	@ (8009e38 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8009e2e:	4618      	mov	r0, r3
 8009e30:	3718      	adds	r7, #24
 8009e32:	46bd      	mov	sp, r7
 8009e34:	bd80      	pop	{r7, pc}
 8009e36:	bf00      	nop
 8009e38:	24000054 	.word	0x24000054

08009e3c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009e3c:	b580      	push	{r7, lr}
 8009e3e:	b086      	sub	sp, #24
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009e44:	2182      	movs	r1, #130	@ 0x82
 8009e46:	4818      	ldr	r0, [pc, #96]	@ (8009ea8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009e48:	f000 fd17 	bl	800a87a <USBD_GetEpDesc>
 8009e4c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009e4e:	2101      	movs	r1, #1
 8009e50:	4815      	ldr	r0, [pc, #84]	@ (8009ea8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009e52:	f000 fd12 	bl	800a87a <USBD_GetEpDesc>
 8009e56:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009e58:	2181      	movs	r1, #129	@ 0x81
 8009e5a:	4813      	ldr	r0, [pc, #76]	@ (8009ea8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009e5c:	f000 fd0d 	bl	800a87a <USBD_GetEpDesc>
 8009e60:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009e62:	697b      	ldr	r3, [r7, #20]
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d002      	beq.n	8009e6e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8009e68:	697b      	ldr	r3, [r7, #20]
 8009e6a:	2210      	movs	r2, #16
 8009e6c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009e6e:	693b      	ldr	r3, [r7, #16]
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d006      	beq.n	8009e82 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009e74:	693b      	ldr	r3, [r7, #16]
 8009e76:	2200      	movs	r2, #0
 8009e78:	711a      	strb	r2, [r3, #4]
 8009e7a:	2200      	movs	r2, #0
 8009e7c:	f042 0202 	orr.w	r2, r2, #2
 8009e80:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d006      	beq.n	8009e96 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	2200      	movs	r2, #0
 8009e8c:	711a      	strb	r2, [r3, #4]
 8009e8e:	2200      	movs	r2, #0
 8009e90:	f042 0202 	orr.w	r2, r2, #2
 8009e94:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	2243      	movs	r2, #67	@ 0x43
 8009e9a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009e9c:	4b02      	ldr	r3, [pc, #8]	@ (8009ea8 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8009e9e:	4618      	mov	r0, r3
 8009ea0:	3718      	adds	r7, #24
 8009ea2:	46bd      	mov	sp, r7
 8009ea4:	bd80      	pop	{r7, pc}
 8009ea6:	bf00      	nop
 8009ea8:	24000054 	.word	0x24000054

08009eac <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009eac:	b580      	push	{r7, lr}
 8009eae:	b086      	sub	sp, #24
 8009eb0:	af00      	add	r7, sp, #0
 8009eb2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009eb4:	2182      	movs	r1, #130	@ 0x82
 8009eb6:	4818      	ldr	r0, [pc, #96]	@ (8009f18 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009eb8:	f000 fcdf 	bl	800a87a <USBD_GetEpDesc>
 8009ebc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009ebe:	2101      	movs	r1, #1
 8009ec0:	4815      	ldr	r0, [pc, #84]	@ (8009f18 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009ec2:	f000 fcda 	bl	800a87a <USBD_GetEpDesc>
 8009ec6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009ec8:	2181      	movs	r1, #129	@ 0x81
 8009eca:	4813      	ldr	r0, [pc, #76]	@ (8009f18 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009ecc:	f000 fcd5 	bl	800a87a <USBD_GetEpDesc>
 8009ed0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009ed2:	697b      	ldr	r3, [r7, #20]
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d002      	beq.n	8009ede <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009ed8:	697b      	ldr	r3, [r7, #20]
 8009eda:	2210      	movs	r2, #16
 8009edc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009ede:	693b      	ldr	r3, [r7, #16]
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d006      	beq.n	8009ef2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009ee4:	693b      	ldr	r3, [r7, #16]
 8009ee6:	2200      	movs	r2, #0
 8009ee8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009eec:	711a      	strb	r2, [r3, #4]
 8009eee:	2200      	movs	r2, #0
 8009ef0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d006      	beq.n	8009f06 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	2200      	movs	r2, #0
 8009efc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009f00:	711a      	strb	r2, [r3, #4]
 8009f02:	2200      	movs	r2, #0
 8009f04:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	2243      	movs	r2, #67	@ 0x43
 8009f0a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009f0c:	4b02      	ldr	r3, [pc, #8]	@ (8009f18 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8009f0e:	4618      	mov	r0, r3
 8009f10:	3718      	adds	r7, #24
 8009f12:	46bd      	mov	sp, r7
 8009f14:	bd80      	pop	{r7, pc}
 8009f16:	bf00      	nop
 8009f18:	24000054 	.word	0x24000054

08009f1c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009f1c:	b480      	push	{r7}
 8009f1e:	b083      	sub	sp, #12
 8009f20:	af00      	add	r7, sp, #0
 8009f22:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	220a      	movs	r2, #10
 8009f28:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8009f2a:	4b03      	ldr	r3, [pc, #12]	@ (8009f38 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009f2c:	4618      	mov	r0, r3
 8009f2e:	370c      	adds	r7, #12
 8009f30:	46bd      	mov	sp, r7
 8009f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f36:	4770      	bx	lr
 8009f38:	24000010 	.word	0x24000010

08009f3c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8009f3c:	b480      	push	{r7}
 8009f3e:	b083      	sub	sp, #12
 8009f40:	af00      	add	r7, sp, #0
 8009f42:	6078      	str	r0, [r7, #4]
 8009f44:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8009f46:	683b      	ldr	r3, [r7, #0]
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d101      	bne.n	8009f50 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8009f4c:	2303      	movs	r3, #3
 8009f4e:	e009      	b.n	8009f64 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009f56:	687a      	ldr	r2, [r7, #4]
 8009f58:	33b0      	adds	r3, #176	@ 0xb0
 8009f5a:	009b      	lsls	r3, r3, #2
 8009f5c:	4413      	add	r3, r2
 8009f5e:	683a      	ldr	r2, [r7, #0]
 8009f60:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8009f62:	2300      	movs	r3, #0
}
 8009f64:	4618      	mov	r0, r3
 8009f66:	370c      	adds	r7, #12
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6e:	4770      	bx	lr

08009f70 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8009f70:	b480      	push	{r7}
 8009f72:	b087      	sub	sp, #28
 8009f74:	af00      	add	r7, sp, #0
 8009f76:	60f8      	str	r0, [r7, #12]
 8009f78:	60b9      	str	r1, [r7, #8]
 8009f7a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	32b0      	adds	r2, #176	@ 0xb0
 8009f86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f8a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8009f8c:	697b      	ldr	r3, [r7, #20]
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d101      	bne.n	8009f96 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8009f92:	2303      	movs	r3, #3
 8009f94:	e008      	b.n	8009fa8 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8009f96:	697b      	ldr	r3, [r7, #20]
 8009f98:	68ba      	ldr	r2, [r7, #8]
 8009f9a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8009f9e:	697b      	ldr	r3, [r7, #20]
 8009fa0:	687a      	ldr	r2, [r7, #4]
 8009fa2:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8009fa6:	2300      	movs	r3, #0
}
 8009fa8:	4618      	mov	r0, r3
 8009faa:	371c      	adds	r7, #28
 8009fac:	46bd      	mov	sp, r7
 8009fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb2:	4770      	bx	lr

08009fb4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009fb4:	b480      	push	{r7}
 8009fb6:	b085      	sub	sp, #20
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	6078      	str	r0, [r7, #4]
 8009fbc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	32b0      	adds	r2, #176	@ 0xb0
 8009fc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009fcc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d101      	bne.n	8009fd8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8009fd4:	2303      	movs	r3, #3
 8009fd6:	e004      	b.n	8009fe2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	683a      	ldr	r2, [r7, #0]
 8009fdc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8009fe0:	2300      	movs	r3, #0
}
 8009fe2:	4618      	mov	r0, r3
 8009fe4:	3714      	adds	r7, #20
 8009fe6:	46bd      	mov	sp, r7
 8009fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fec:	4770      	bx	lr
	...

08009ff0 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8009ff0:	b580      	push	{r7, lr}
 8009ff2:	b084      	sub	sp, #16
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	32b0      	adds	r2, #176	@ 0xb0
 800a002:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a006:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800a008:	2301      	movs	r3, #1
 800a00a:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800a00c:	68bb      	ldr	r3, [r7, #8]
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d101      	bne.n	800a016 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800a012:	2303      	movs	r3, #3
 800a014:	e025      	b.n	800a062 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800a016:	68bb      	ldr	r3, [r7, #8]
 800a018:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d11f      	bne.n	800a060 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800a020:	68bb      	ldr	r3, [r7, #8]
 800a022:	2201      	movs	r2, #1
 800a024:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800a028:	4b10      	ldr	r3, [pc, #64]	@ (800a06c <USBD_CDC_TransmitPacket+0x7c>)
 800a02a:	781b      	ldrb	r3, [r3, #0]
 800a02c:	f003 020f 	and.w	r2, r3, #15
 800a030:	68bb      	ldr	r3, [r7, #8]
 800a032:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800a036:	6878      	ldr	r0, [r7, #4]
 800a038:	4613      	mov	r3, r2
 800a03a:	009b      	lsls	r3, r3, #2
 800a03c:	4413      	add	r3, r2
 800a03e:	009b      	lsls	r3, r3, #2
 800a040:	4403      	add	r3, r0
 800a042:	3318      	adds	r3, #24
 800a044:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800a046:	4b09      	ldr	r3, [pc, #36]	@ (800a06c <USBD_CDC_TransmitPacket+0x7c>)
 800a048:	7819      	ldrb	r1, [r3, #0]
 800a04a:	68bb      	ldr	r3, [r7, #8]
 800a04c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800a050:	68bb      	ldr	r3, [r7, #8]
 800a052:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800a056:	6878      	ldr	r0, [r7, #4]
 800a058:	f002 f813 	bl	800c082 <USBD_LL_Transmit>

    ret = USBD_OK;
 800a05c:	2300      	movs	r3, #0
 800a05e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800a060:	7bfb      	ldrb	r3, [r7, #15]
}
 800a062:	4618      	mov	r0, r3
 800a064:	3710      	adds	r7, #16
 800a066:	46bd      	mov	sp, r7
 800a068:	bd80      	pop	{r7, pc}
 800a06a:	bf00      	nop
 800a06c:	24000097 	.word	0x24000097

0800a070 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a070:	b580      	push	{r7, lr}
 800a072:	b084      	sub	sp, #16
 800a074:	af00      	add	r7, sp, #0
 800a076:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	32b0      	adds	r2, #176	@ 0xb0
 800a082:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a086:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	32b0      	adds	r2, #176	@ 0xb0
 800a092:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a096:	2b00      	cmp	r3, #0
 800a098:	d101      	bne.n	800a09e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800a09a:	2303      	movs	r3, #3
 800a09c:	e018      	b.n	800a0d0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	7c1b      	ldrb	r3, [r3, #16]
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d10a      	bne.n	800a0bc <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a0a6:	4b0c      	ldr	r3, [pc, #48]	@ (800a0d8 <USBD_CDC_ReceivePacket+0x68>)
 800a0a8:	7819      	ldrb	r1, [r3, #0]
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a0b0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a0b4:	6878      	ldr	r0, [r7, #4]
 800a0b6:	f002 f805 	bl	800c0c4 <USBD_LL_PrepareReceive>
 800a0ba:	e008      	b.n	800a0ce <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a0bc:	4b06      	ldr	r3, [pc, #24]	@ (800a0d8 <USBD_CDC_ReceivePacket+0x68>)
 800a0be:	7819      	ldrb	r1, [r3, #0]
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a0c6:	2340      	movs	r3, #64	@ 0x40
 800a0c8:	6878      	ldr	r0, [r7, #4]
 800a0ca:	f001 fffb 	bl	800c0c4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a0ce:	2300      	movs	r3, #0
}
 800a0d0:	4618      	mov	r0, r3
 800a0d2:	3710      	adds	r7, #16
 800a0d4:	46bd      	mov	sp, r7
 800a0d6:	bd80      	pop	{r7, pc}
 800a0d8:	24000098 	.word	0x24000098

0800a0dc <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a0dc:	b580      	push	{r7, lr}
 800a0de:	b086      	sub	sp, #24
 800a0e0:	af00      	add	r7, sp, #0
 800a0e2:	60f8      	str	r0, [r7, #12]
 800a0e4:	60b9      	str	r1, [r7, #8]
 800a0e6:	4613      	mov	r3, r2
 800a0e8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d101      	bne.n	800a0f4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a0f0:	2303      	movs	r3, #3
 800a0f2:	e01f      	b.n	800a134 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	2200      	movs	r2, #0
 800a0f8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	2200      	movs	r2, #0
 800a100:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	2200      	movs	r2, #0
 800a108:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a10c:	68bb      	ldr	r3, [r7, #8]
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d003      	beq.n	800a11a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	68ba      	ldr	r2, [r7, #8]
 800a116:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	2201      	movs	r2, #1
 800a11e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	79fa      	ldrb	r2, [r7, #7]
 800a126:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a128:	68f8      	ldr	r0, [r7, #12]
 800a12a:	f001 fe71 	bl	800be10 <USBD_LL_Init>
 800a12e:	4603      	mov	r3, r0
 800a130:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a132:	7dfb      	ldrb	r3, [r7, #23]
}
 800a134:	4618      	mov	r0, r3
 800a136:	3718      	adds	r7, #24
 800a138:	46bd      	mov	sp, r7
 800a13a:	bd80      	pop	{r7, pc}

0800a13c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a13c:	b580      	push	{r7, lr}
 800a13e:	b084      	sub	sp, #16
 800a140:	af00      	add	r7, sp, #0
 800a142:	6078      	str	r0, [r7, #4]
 800a144:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a146:	2300      	movs	r3, #0
 800a148:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a14a:	683b      	ldr	r3, [r7, #0]
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d101      	bne.n	800a154 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a150:	2303      	movs	r3, #3
 800a152:	e025      	b.n	800a1a0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	683a      	ldr	r2, [r7, #0]
 800a158:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	32ae      	adds	r2, #174	@ 0xae
 800a166:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a16a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d00f      	beq.n	800a190 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	32ae      	adds	r2, #174	@ 0xae
 800a17a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a17e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a180:	f107 020e 	add.w	r2, r7, #14
 800a184:	4610      	mov	r0, r2
 800a186:	4798      	blx	r3
 800a188:	4602      	mov	r2, r0
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a196:	1c5a      	adds	r2, r3, #1
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800a19e:	2300      	movs	r3, #0
}
 800a1a0:	4618      	mov	r0, r3
 800a1a2:	3710      	adds	r7, #16
 800a1a4:	46bd      	mov	sp, r7
 800a1a6:	bd80      	pop	{r7, pc}

0800a1a8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a1a8:	b580      	push	{r7, lr}
 800a1aa:	b082      	sub	sp, #8
 800a1ac:	af00      	add	r7, sp, #0
 800a1ae:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a1b0:	6878      	ldr	r0, [r7, #4]
 800a1b2:	f001 fe7d 	bl	800beb0 <USBD_LL_Start>
 800a1b6:	4603      	mov	r3, r0
}
 800a1b8:	4618      	mov	r0, r3
 800a1ba:	3708      	adds	r7, #8
 800a1bc:	46bd      	mov	sp, r7
 800a1be:	bd80      	pop	{r7, pc}

0800a1c0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800a1c0:	b480      	push	{r7}
 800a1c2:	b083      	sub	sp, #12
 800a1c4:	af00      	add	r7, sp, #0
 800a1c6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a1c8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800a1ca:	4618      	mov	r0, r3
 800a1cc:	370c      	adds	r7, #12
 800a1ce:	46bd      	mov	sp, r7
 800a1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d4:	4770      	bx	lr

0800a1d6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a1d6:	b580      	push	{r7, lr}
 800a1d8:	b084      	sub	sp, #16
 800a1da:	af00      	add	r7, sp, #0
 800a1dc:	6078      	str	r0, [r7, #4]
 800a1de:	460b      	mov	r3, r1
 800a1e0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a1e2:	2300      	movs	r3, #0
 800a1e4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d009      	beq.n	800a204 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	78fa      	ldrb	r2, [r7, #3]
 800a1fa:	4611      	mov	r1, r2
 800a1fc:	6878      	ldr	r0, [r7, #4]
 800a1fe:	4798      	blx	r3
 800a200:	4603      	mov	r3, r0
 800a202:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a204:	7bfb      	ldrb	r3, [r7, #15]
}
 800a206:	4618      	mov	r0, r3
 800a208:	3710      	adds	r7, #16
 800a20a:	46bd      	mov	sp, r7
 800a20c:	bd80      	pop	{r7, pc}

0800a20e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a20e:	b580      	push	{r7, lr}
 800a210:	b084      	sub	sp, #16
 800a212:	af00      	add	r7, sp, #0
 800a214:	6078      	str	r0, [r7, #4]
 800a216:	460b      	mov	r3, r1
 800a218:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a21a:	2300      	movs	r3, #0
 800a21c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a224:	685b      	ldr	r3, [r3, #4]
 800a226:	78fa      	ldrb	r2, [r7, #3]
 800a228:	4611      	mov	r1, r2
 800a22a:	6878      	ldr	r0, [r7, #4]
 800a22c:	4798      	blx	r3
 800a22e:	4603      	mov	r3, r0
 800a230:	2b00      	cmp	r3, #0
 800a232:	d001      	beq.n	800a238 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800a234:	2303      	movs	r3, #3
 800a236:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a238:	7bfb      	ldrb	r3, [r7, #15]
}
 800a23a:	4618      	mov	r0, r3
 800a23c:	3710      	adds	r7, #16
 800a23e:	46bd      	mov	sp, r7
 800a240:	bd80      	pop	{r7, pc}

0800a242 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a242:	b580      	push	{r7, lr}
 800a244:	b084      	sub	sp, #16
 800a246:	af00      	add	r7, sp, #0
 800a248:	6078      	str	r0, [r7, #4]
 800a24a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a252:	6839      	ldr	r1, [r7, #0]
 800a254:	4618      	mov	r0, r3
 800a256:	f001 f936 	bl	800b4c6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	2201      	movs	r2, #1
 800a25e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800a268:	461a      	mov	r2, r3
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a276:	f003 031f 	and.w	r3, r3, #31
 800a27a:	2b02      	cmp	r3, #2
 800a27c:	d01a      	beq.n	800a2b4 <USBD_LL_SetupStage+0x72>
 800a27e:	2b02      	cmp	r3, #2
 800a280:	d822      	bhi.n	800a2c8 <USBD_LL_SetupStage+0x86>
 800a282:	2b00      	cmp	r3, #0
 800a284:	d002      	beq.n	800a28c <USBD_LL_SetupStage+0x4a>
 800a286:	2b01      	cmp	r3, #1
 800a288:	d00a      	beq.n	800a2a0 <USBD_LL_SetupStage+0x5e>
 800a28a:	e01d      	b.n	800a2c8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a292:	4619      	mov	r1, r3
 800a294:	6878      	ldr	r0, [r7, #4]
 800a296:	f000 fb63 	bl	800a960 <USBD_StdDevReq>
 800a29a:	4603      	mov	r3, r0
 800a29c:	73fb      	strb	r3, [r7, #15]
      break;
 800a29e:	e020      	b.n	800a2e2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a2a6:	4619      	mov	r1, r3
 800a2a8:	6878      	ldr	r0, [r7, #4]
 800a2aa:	f000 fbcb 	bl	800aa44 <USBD_StdItfReq>
 800a2ae:	4603      	mov	r3, r0
 800a2b0:	73fb      	strb	r3, [r7, #15]
      break;
 800a2b2:	e016      	b.n	800a2e2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a2ba:	4619      	mov	r1, r3
 800a2bc:	6878      	ldr	r0, [r7, #4]
 800a2be:	f000 fc2d 	bl	800ab1c <USBD_StdEPReq>
 800a2c2:	4603      	mov	r3, r0
 800a2c4:	73fb      	strb	r3, [r7, #15]
      break;
 800a2c6:	e00c      	b.n	800a2e2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a2ce:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a2d2:	b2db      	uxtb	r3, r3
 800a2d4:	4619      	mov	r1, r3
 800a2d6:	6878      	ldr	r0, [r7, #4]
 800a2d8:	f001 fe4a 	bl	800bf70 <USBD_LL_StallEP>
 800a2dc:	4603      	mov	r3, r0
 800a2de:	73fb      	strb	r3, [r7, #15]
      break;
 800a2e0:	bf00      	nop
  }

  return ret;
 800a2e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2e4:	4618      	mov	r0, r3
 800a2e6:	3710      	adds	r7, #16
 800a2e8:	46bd      	mov	sp, r7
 800a2ea:	bd80      	pop	{r7, pc}

0800a2ec <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a2ec:	b580      	push	{r7, lr}
 800a2ee:	b086      	sub	sp, #24
 800a2f0:	af00      	add	r7, sp, #0
 800a2f2:	60f8      	str	r0, [r7, #12]
 800a2f4:	460b      	mov	r3, r1
 800a2f6:	607a      	str	r2, [r7, #4]
 800a2f8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800a2fa:	2300      	movs	r3, #0
 800a2fc:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800a2fe:	7afb      	ldrb	r3, [r7, #11]
 800a300:	2b00      	cmp	r3, #0
 800a302:	d16e      	bne.n	800a3e2 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800a30a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a312:	2b03      	cmp	r3, #3
 800a314:	f040 8098 	bne.w	800a448 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800a318:	693b      	ldr	r3, [r7, #16]
 800a31a:	689a      	ldr	r2, [r3, #8]
 800a31c:	693b      	ldr	r3, [r7, #16]
 800a31e:	68db      	ldr	r3, [r3, #12]
 800a320:	429a      	cmp	r2, r3
 800a322:	d913      	bls.n	800a34c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800a324:	693b      	ldr	r3, [r7, #16]
 800a326:	689a      	ldr	r2, [r3, #8]
 800a328:	693b      	ldr	r3, [r7, #16]
 800a32a:	68db      	ldr	r3, [r3, #12]
 800a32c:	1ad2      	subs	r2, r2, r3
 800a32e:	693b      	ldr	r3, [r7, #16]
 800a330:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800a332:	693b      	ldr	r3, [r7, #16]
 800a334:	68da      	ldr	r2, [r3, #12]
 800a336:	693b      	ldr	r3, [r7, #16]
 800a338:	689b      	ldr	r3, [r3, #8]
 800a33a:	4293      	cmp	r3, r2
 800a33c:	bf28      	it	cs
 800a33e:	4613      	movcs	r3, r2
 800a340:	461a      	mov	r2, r3
 800a342:	6879      	ldr	r1, [r7, #4]
 800a344:	68f8      	ldr	r0, [r7, #12]
 800a346:	f001 f9be 	bl	800b6c6 <USBD_CtlContinueRx>
 800a34a:	e07d      	b.n	800a448 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a352:	f003 031f 	and.w	r3, r3, #31
 800a356:	2b02      	cmp	r3, #2
 800a358:	d014      	beq.n	800a384 <USBD_LL_DataOutStage+0x98>
 800a35a:	2b02      	cmp	r3, #2
 800a35c:	d81d      	bhi.n	800a39a <USBD_LL_DataOutStage+0xae>
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d002      	beq.n	800a368 <USBD_LL_DataOutStage+0x7c>
 800a362:	2b01      	cmp	r3, #1
 800a364:	d003      	beq.n	800a36e <USBD_LL_DataOutStage+0x82>
 800a366:	e018      	b.n	800a39a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800a368:	2300      	movs	r3, #0
 800a36a:	75bb      	strb	r3, [r7, #22]
            break;
 800a36c:	e018      	b.n	800a3a0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a374:	b2db      	uxtb	r3, r3
 800a376:	4619      	mov	r1, r3
 800a378:	68f8      	ldr	r0, [r7, #12]
 800a37a:	f000 fa64 	bl	800a846 <USBD_CoreFindIF>
 800a37e:	4603      	mov	r3, r0
 800a380:	75bb      	strb	r3, [r7, #22]
            break;
 800a382:	e00d      	b.n	800a3a0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a38a:	b2db      	uxtb	r3, r3
 800a38c:	4619      	mov	r1, r3
 800a38e:	68f8      	ldr	r0, [r7, #12]
 800a390:	f000 fa66 	bl	800a860 <USBD_CoreFindEP>
 800a394:	4603      	mov	r3, r0
 800a396:	75bb      	strb	r3, [r7, #22]
            break;
 800a398:	e002      	b.n	800a3a0 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800a39a:	2300      	movs	r3, #0
 800a39c:	75bb      	strb	r3, [r7, #22]
            break;
 800a39e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800a3a0:	7dbb      	ldrb	r3, [r7, #22]
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d119      	bne.n	800a3da <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a3ac:	b2db      	uxtb	r3, r3
 800a3ae:	2b03      	cmp	r3, #3
 800a3b0:	d113      	bne.n	800a3da <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800a3b2:	7dba      	ldrb	r2, [r7, #22]
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	32ae      	adds	r2, #174	@ 0xae
 800a3b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3bc:	691b      	ldr	r3, [r3, #16]
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d00b      	beq.n	800a3da <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800a3c2:	7dba      	ldrb	r2, [r7, #22]
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800a3ca:	7dba      	ldrb	r2, [r7, #22]
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	32ae      	adds	r2, #174	@ 0xae
 800a3d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3d4:	691b      	ldr	r3, [r3, #16]
 800a3d6:	68f8      	ldr	r0, [r7, #12]
 800a3d8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800a3da:	68f8      	ldr	r0, [r7, #12]
 800a3dc:	f001 f984 	bl	800b6e8 <USBD_CtlSendStatus>
 800a3e0:	e032      	b.n	800a448 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800a3e2:	7afb      	ldrb	r3, [r7, #11]
 800a3e4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a3e8:	b2db      	uxtb	r3, r3
 800a3ea:	4619      	mov	r1, r3
 800a3ec:	68f8      	ldr	r0, [r7, #12]
 800a3ee:	f000 fa37 	bl	800a860 <USBD_CoreFindEP>
 800a3f2:	4603      	mov	r3, r0
 800a3f4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a3f6:	7dbb      	ldrb	r3, [r7, #22]
 800a3f8:	2bff      	cmp	r3, #255	@ 0xff
 800a3fa:	d025      	beq.n	800a448 <USBD_LL_DataOutStage+0x15c>
 800a3fc:	7dbb      	ldrb	r3, [r7, #22]
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d122      	bne.n	800a448 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a408:	b2db      	uxtb	r3, r3
 800a40a:	2b03      	cmp	r3, #3
 800a40c:	d117      	bne.n	800a43e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800a40e:	7dba      	ldrb	r2, [r7, #22]
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	32ae      	adds	r2, #174	@ 0xae
 800a414:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a418:	699b      	ldr	r3, [r3, #24]
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d00f      	beq.n	800a43e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800a41e:	7dba      	ldrb	r2, [r7, #22]
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800a426:	7dba      	ldrb	r2, [r7, #22]
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	32ae      	adds	r2, #174	@ 0xae
 800a42c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a430:	699b      	ldr	r3, [r3, #24]
 800a432:	7afa      	ldrb	r2, [r7, #11]
 800a434:	4611      	mov	r1, r2
 800a436:	68f8      	ldr	r0, [r7, #12]
 800a438:	4798      	blx	r3
 800a43a:	4603      	mov	r3, r0
 800a43c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800a43e:	7dfb      	ldrb	r3, [r7, #23]
 800a440:	2b00      	cmp	r3, #0
 800a442:	d001      	beq.n	800a448 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800a444:	7dfb      	ldrb	r3, [r7, #23]
 800a446:	e000      	b.n	800a44a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800a448:	2300      	movs	r3, #0
}
 800a44a:	4618      	mov	r0, r3
 800a44c:	3718      	adds	r7, #24
 800a44e:	46bd      	mov	sp, r7
 800a450:	bd80      	pop	{r7, pc}

0800a452 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a452:	b580      	push	{r7, lr}
 800a454:	b086      	sub	sp, #24
 800a456:	af00      	add	r7, sp, #0
 800a458:	60f8      	str	r0, [r7, #12]
 800a45a:	460b      	mov	r3, r1
 800a45c:	607a      	str	r2, [r7, #4]
 800a45e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800a460:	7afb      	ldrb	r3, [r7, #11]
 800a462:	2b00      	cmp	r3, #0
 800a464:	d16f      	bne.n	800a546 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	3314      	adds	r3, #20
 800a46a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a472:	2b02      	cmp	r3, #2
 800a474:	d15a      	bne.n	800a52c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800a476:	693b      	ldr	r3, [r7, #16]
 800a478:	689a      	ldr	r2, [r3, #8]
 800a47a:	693b      	ldr	r3, [r7, #16]
 800a47c:	68db      	ldr	r3, [r3, #12]
 800a47e:	429a      	cmp	r2, r3
 800a480:	d914      	bls.n	800a4ac <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a482:	693b      	ldr	r3, [r7, #16]
 800a484:	689a      	ldr	r2, [r3, #8]
 800a486:	693b      	ldr	r3, [r7, #16]
 800a488:	68db      	ldr	r3, [r3, #12]
 800a48a:	1ad2      	subs	r2, r2, r3
 800a48c:	693b      	ldr	r3, [r7, #16]
 800a48e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800a490:	693b      	ldr	r3, [r7, #16]
 800a492:	689b      	ldr	r3, [r3, #8]
 800a494:	461a      	mov	r2, r3
 800a496:	6879      	ldr	r1, [r7, #4]
 800a498:	68f8      	ldr	r0, [r7, #12]
 800a49a:	f001 f8e6 	bl	800b66a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a49e:	2300      	movs	r3, #0
 800a4a0:	2200      	movs	r2, #0
 800a4a2:	2100      	movs	r1, #0
 800a4a4:	68f8      	ldr	r0, [r7, #12]
 800a4a6:	f001 fe0d 	bl	800c0c4 <USBD_LL_PrepareReceive>
 800a4aa:	e03f      	b.n	800a52c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a4ac:	693b      	ldr	r3, [r7, #16]
 800a4ae:	68da      	ldr	r2, [r3, #12]
 800a4b0:	693b      	ldr	r3, [r7, #16]
 800a4b2:	689b      	ldr	r3, [r3, #8]
 800a4b4:	429a      	cmp	r2, r3
 800a4b6:	d11c      	bne.n	800a4f2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800a4b8:	693b      	ldr	r3, [r7, #16]
 800a4ba:	685a      	ldr	r2, [r3, #4]
 800a4bc:	693b      	ldr	r3, [r7, #16]
 800a4be:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a4c0:	429a      	cmp	r2, r3
 800a4c2:	d316      	bcc.n	800a4f2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800a4c4:	693b      	ldr	r3, [r7, #16]
 800a4c6:	685a      	ldr	r2, [r3, #4]
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a4ce:	429a      	cmp	r2, r3
 800a4d0:	d20f      	bcs.n	800a4f2 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a4d2:	2200      	movs	r2, #0
 800a4d4:	2100      	movs	r1, #0
 800a4d6:	68f8      	ldr	r0, [r7, #12]
 800a4d8:	f001 f8c7 	bl	800b66a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	2200      	movs	r2, #0
 800a4e0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a4e4:	2300      	movs	r3, #0
 800a4e6:	2200      	movs	r2, #0
 800a4e8:	2100      	movs	r1, #0
 800a4ea:	68f8      	ldr	r0, [r7, #12]
 800a4ec:	f001 fdea 	bl	800c0c4 <USBD_LL_PrepareReceive>
 800a4f0:	e01c      	b.n	800a52c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a4f8:	b2db      	uxtb	r3, r3
 800a4fa:	2b03      	cmp	r3, #3
 800a4fc:	d10f      	bne.n	800a51e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a504:	68db      	ldr	r3, [r3, #12]
 800a506:	2b00      	cmp	r3, #0
 800a508:	d009      	beq.n	800a51e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	2200      	movs	r2, #0
 800a50e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a518:	68db      	ldr	r3, [r3, #12]
 800a51a:	68f8      	ldr	r0, [r7, #12]
 800a51c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a51e:	2180      	movs	r1, #128	@ 0x80
 800a520:	68f8      	ldr	r0, [r7, #12]
 800a522:	f001 fd25 	bl	800bf70 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a526:	68f8      	ldr	r0, [r7, #12]
 800a528:	f001 f8f1 	bl	800b70e <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800a532:	2b00      	cmp	r3, #0
 800a534:	d03a      	beq.n	800a5ac <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800a536:	68f8      	ldr	r0, [r7, #12]
 800a538:	f7ff fe42 	bl	800a1c0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	2200      	movs	r2, #0
 800a540:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800a544:	e032      	b.n	800a5ac <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800a546:	7afb      	ldrb	r3, [r7, #11]
 800a548:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a54c:	b2db      	uxtb	r3, r3
 800a54e:	4619      	mov	r1, r3
 800a550:	68f8      	ldr	r0, [r7, #12]
 800a552:	f000 f985 	bl	800a860 <USBD_CoreFindEP>
 800a556:	4603      	mov	r3, r0
 800a558:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a55a:	7dfb      	ldrb	r3, [r7, #23]
 800a55c:	2bff      	cmp	r3, #255	@ 0xff
 800a55e:	d025      	beq.n	800a5ac <USBD_LL_DataInStage+0x15a>
 800a560:	7dfb      	ldrb	r3, [r7, #23]
 800a562:	2b00      	cmp	r3, #0
 800a564:	d122      	bne.n	800a5ac <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a56c:	b2db      	uxtb	r3, r3
 800a56e:	2b03      	cmp	r3, #3
 800a570:	d11c      	bne.n	800a5ac <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800a572:	7dfa      	ldrb	r2, [r7, #23]
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	32ae      	adds	r2, #174	@ 0xae
 800a578:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a57c:	695b      	ldr	r3, [r3, #20]
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d014      	beq.n	800a5ac <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800a582:	7dfa      	ldrb	r2, [r7, #23]
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800a58a:	7dfa      	ldrb	r2, [r7, #23]
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	32ae      	adds	r2, #174	@ 0xae
 800a590:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a594:	695b      	ldr	r3, [r3, #20]
 800a596:	7afa      	ldrb	r2, [r7, #11]
 800a598:	4611      	mov	r1, r2
 800a59a:	68f8      	ldr	r0, [r7, #12]
 800a59c:	4798      	blx	r3
 800a59e:	4603      	mov	r3, r0
 800a5a0:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800a5a2:	7dbb      	ldrb	r3, [r7, #22]
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d001      	beq.n	800a5ac <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800a5a8:	7dbb      	ldrb	r3, [r7, #22]
 800a5aa:	e000      	b.n	800a5ae <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800a5ac:	2300      	movs	r3, #0
}
 800a5ae:	4618      	mov	r0, r3
 800a5b0:	3718      	adds	r7, #24
 800a5b2:	46bd      	mov	sp, r7
 800a5b4:	bd80      	pop	{r7, pc}

0800a5b6 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a5b6:	b580      	push	{r7, lr}
 800a5b8:	b084      	sub	sp, #16
 800a5ba:	af00      	add	r7, sp, #0
 800a5bc:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800a5be:	2300      	movs	r3, #0
 800a5c0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	2201      	movs	r2, #1
 800a5c6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	2200      	movs	r2, #0
 800a5ce:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	2200      	movs	r2, #0
 800a5d6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	2200      	movs	r2, #0
 800a5dc:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	2200      	movs	r2, #0
 800a5e4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d014      	beq.n	800a61c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a5f8:	685b      	ldr	r3, [r3, #4]
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d00e      	beq.n	800a61c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a604:	685b      	ldr	r3, [r3, #4]
 800a606:	687a      	ldr	r2, [r7, #4]
 800a608:	6852      	ldr	r2, [r2, #4]
 800a60a:	b2d2      	uxtb	r2, r2
 800a60c:	4611      	mov	r1, r2
 800a60e:	6878      	ldr	r0, [r7, #4]
 800a610:	4798      	blx	r3
 800a612:	4603      	mov	r3, r0
 800a614:	2b00      	cmp	r3, #0
 800a616:	d001      	beq.n	800a61c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800a618:	2303      	movs	r3, #3
 800a61a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a61c:	2340      	movs	r3, #64	@ 0x40
 800a61e:	2200      	movs	r2, #0
 800a620:	2100      	movs	r1, #0
 800a622:	6878      	ldr	r0, [r7, #4]
 800a624:	f001 fc5f 	bl	800bee6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	2201      	movs	r2, #1
 800a62c:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	2240      	movs	r2, #64	@ 0x40
 800a634:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a638:	2340      	movs	r3, #64	@ 0x40
 800a63a:	2200      	movs	r2, #0
 800a63c:	2180      	movs	r1, #128	@ 0x80
 800a63e:	6878      	ldr	r0, [r7, #4]
 800a640:	f001 fc51 	bl	800bee6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	2201      	movs	r2, #1
 800a648:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	2240      	movs	r2, #64	@ 0x40
 800a64e:	621a      	str	r2, [r3, #32]

  return ret;
 800a650:	7bfb      	ldrb	r3, [r7, #15]
}
 800a652:	4618      	mov	r0, r3
 800a654:	3710      	adds	r7, #16
 800a656:	46bd      	mov	sp, r7
 800a658:	bd80      	pop	{r7, pc}

0800a65a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a65a:	b480      	push	{r7}
 800a65c:	b083      	sub	sp, #12
 800a65e:	af00      	add	r7, sp, #0
 800a660:	6078      	str	r0, [r7, #4]
 800a662:	460b      	mov	r3, r1
 800a664:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	78fa      	ldrb	r2, [r7, #3]
 800a66a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a66c:	2300      	movs	r3, #0
}
 800a66e:	4618      	mov	r0, r3
 800a670:	370c      	adds	r7, #12
 800a672:	46bd      	mov	sp, r7
 800a674:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a678:	4770      	bx	lr

0800a67a <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a67a:	b480      	push	{r7}
 800a67c:	b083      	sub	sp, #12
 800a67e:	af00      	add	r7, sp, #0
 800a680:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a688:	b2db      	uxtb	r3, r3
 800a68a:	2b04      	cmp	r3, #4
 800a68c:	d006      	beq.n	800a69c <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a694:	b2da      	uxtb	r2, r3
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	2204      	movs	r2, #4
 800a6a0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800a6a4:	2300      	movs	r3, #0
}
 800a6a6:	4618      	mov	r0, r3
 800a6a8:	370c      	adds	r7, #12
 800a6aa:	46bd      	mov	sp, r7
 800a6ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b0:	4770      	bx	lr

0800a6b2 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a6b2:	b480      	push	{r7}
 800a6b4:	b083      	sub	sp, #12
 800a6b6:	af00      	add	r7, sp, #0
 800a6b8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a6c0:	b2db      	uxtb	r3, r3
 800a6c2:	2b04      	cmp	r3, #4
 800a6c4:	d106      	bne.n	800a6d4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800a6cc:	b2da      	uxtb	r2, r3
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800a6d4:	2300      	movs	r3, #0
}
 800a6d6:	4618      	mov	r0, r3
 800a6d8:	370c      	adds	r7, #12
 800a6da:	46bd      	mov	sp, r7
 800a6dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e0:	4770      	bx	lr

0800a6e2 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a6e2:	b580      	push	{r7, lr}
 800a6e4:	b082      	sub	sp, #8
 800a6e6:	af00      	add	r7, sp, #0
 800a6e8:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a6f0:	b2db      	uxtb	r3, r3
 800a6f2:	2b03      	cmp	r3, #3
 800a6f4:	d110      	bne.n	800a718 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d00b      	beq.n	800a718 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a706:	69db      	ldr	r3, [r3, #28]
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d005      	beq.n	800a718 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a712:	69db      	ldr	r3, [r3, #28]
 800a714:	6878      	ldr	r0, [r7, #4]
 800a716:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800a718:	2300      	movs	r3, #0
}
 800a71a:	4618      	mov	r0, r3
 800a71c:	3708      	adds	r7, #8
 800a71e:	46bd      	mov	sp, r7
 800a720:	bd80      	pop	{r7, pc}

0800a722 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800a722:	b580      	push	{r7, lr}
 800a724:	b082      	sub	sp, #8
 800a726:	af00      	add	r7, sp, #0
 800a728:	6078      	str	r0, [r7, #4]
 800a72a:	460b      	mov	r3, r1
 800a72c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	32ae      	adds	r2, #174	@ 0xae
 800a738:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d101      	bne.n	800a744 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800a740:	2303      	movs	r3, #3
 800a742:	e01c      	b.n	800a77e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a74a:	b2db      	uxtb	r3, r3
 800a74c:	2b03      	cmp	r3, #3
 800a74e:	d115      	bne.n	800a77c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	32ae      	adds	r2, #174	@ 0xae
 800a75a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a75e:	6a1b      	ldr	r3, [r3, #32]
 800a760:	2b00      	cmp	r3, #0
 800a762:	d00b      	beq.n	800a77c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	32ae      	adds	r2, #174	@ 0xae
 800a76e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a772:	6a1b      	ldr	r3, [r3, #32]
 800a774:	78fa      	ldrb	r2, [r7, #3]
 800a776:	4611      	mov	r1, r2
 800a778:	6878      	ldr	r0, [r7, #4]
 800a77a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a77c:	2300      	movs	r3, #0
}
 800a77e:	4618      	mov	r0, r3
 800a780:	3708      	adds	r7, #8
 800a782:	46bd      	mov	sp, r7
 800a784:	bd80      	pop	{r7, pc}

0800a786 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800a786:	b580      	push	{r7, lr}
 800a788:	b082      	sub	sp, #8
 800a78a:	af00      	add	r7, sp, #0
 800a78c:	6078      	str	r0, [r7, #4]
 800a78e:	460b      	mov	r3, r1
 800a790:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	32ae      	adds	r2, #174	@ 0xae
 800a79c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d101      	bne.n	800a7a8 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800a7a4:	2303      	movs	r3, #3
 800a7a6:	e01c      	b.n	800a7e2 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a7ae:	b2db      	uxtb	r3, r3
 800a7b0:	2b03      	cmp	r3, #3
 800a7b2:	d115      	bne.n	800a7e0 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	32ae      	adds	r2, #174	@ 0xae
 800a7be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d00b      	beq.n	800a7e0 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	32ae      	adds	r2, #174	@ 0xae
 800a7d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7d8:	78fa      	ldrb	r2, [r7, #3]
 800a7da:	4611      	mov	r1, r2
 800a7dc:	6878      	ldr	r0, [r7, #4]
 800a7de:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a7e0:	2300      	movs	r3, #0
}
 800a7e2:	4618      	mov	r0, r3
 800a7e4:	3708      	adds	r7, #8
 800a7e6:	46bd      	mov	sp, r7
 800a7e8:	bd80      	pop	{r7, pc}

0800a7ea <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800a7ea:	b480      	push	{r7}
 800a7ec:	b083      	sub	sp, #12
 800a7ee:	af00      	add	r7, sp, #0
 800a7f0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a7f2:	2300      	movs	r3, #0
}
 800a7f4:	4618      	mov	r0, r3
 800a7f6:	370c      	adds	r7, #12
 800a7f8:	46bd      	mov	sp, r7
 800a7fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7fe:	4770      	bx	lr

0800a800 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800a800:	b580      	push	{r7, lr}
 800a802:	b084      	sub	sp, #16
 800a804:	af00      	add	r7, sp, #0
 800a806:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800a808:	2300      	movs	r3, #0
 800a80a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	2201      	movs	r2, #1
 800a810:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d00e      	beq.n	800a83c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a824:	685b      	ldr	r3, [r3, #4]
 800a826:	687a      	ldr	r2, [r7, #4]
 800a828:	6852      	ldr	r2, [r2, #4]
 800a82a:	b2d2      	uxtb	r2, r2
 800a82c:	4611      	mov	r1, r2
 800a82e:	6878      	ldr	r0, [r7, #4]
 800a830:	4798      	blx	r3
 800a832:	4603      	mov	r3, r0
 800a834:	2b00      	cmp	r3, #0
 800a836:	d001      	beq.n	800a83c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800a838:	2303      	movs	r3, #3
 800a83a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a83c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a83e:	4618      	mov	r0, r3
 800a840:	3710      	adds	r7, #16
 800a842:	46bd      	mov	sp, r7
 800a844:	bd80      	pop	{r7, pc}

0800a846 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a846:	b480      	push	{r7}
 800a848:	b083      	sub	sp, #12
 800a84a:	af00      	add	r7, sp, #0
 800a84c:	6078      	str	r0, [r7, #4]
 800a84e:	460b      	mov	r3, r1
 800a850:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a852:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a854:	4618      	mov	r0, r3
 800a856:	370c      	adds	r7, #12
 800a858:	46bd      	mov	sp, r7
 800a85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a85e:	4770      	bx	lr

0800a860 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a860:	b480      	push	{r7}
 800a862:	b083      	sub	sp, #12
 800a864:	af00      	add	r7, sp, #0
 800a866:	6078      	str	r0, [r7, #4]
 800a868:	460b      	mov	r3, r1
 800a86a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a86c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a86e:	4618      	mov	r0, r3
 800a870:	370c      	adds	r7, #12
 800a872:	46bd      	mov	sp, r7
 800a874:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a878:	4770      	bx	lr

0800a87a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800a87a:	b580      	push	{r7, lr}
 800a87c:	b086      	sub	sp, #24
 800a87e:	af00      	add	r7, sp, #0
 800a880:	6078      	str	r0, [r7, #4]
 800a882:	460b      	mov	r3, r1
 800a884:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800a88e:	2300      	movs	r3, #0
 800a890:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	885b      	ldrh	r3, [r3, #2]
 800a896:	b29b      	uxth	r3, r3
 800a898:	68fa      	ldr	r2, [r7, #12]
 800a89a:	7812      	ldrb	r2, [r2, #0]
 800a89c:	4293      	cmp	r3, r2
 800a89e:	d91f      	bls.n	800a8e0 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	781b      	ldrb	r3, [r3, #0]
 800a8a4:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800a8a6:	e013      	b.n	800a8d0 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800a8a8:	f107 030a 	add.w	r3, r7, #10
 800a8ac:	4619      	mov	r1, r3
 800a8ae:	6978      	ldr	r0, [r7, #20]
 800a8b0:	f000 f81b 	bl	800a8ea <USBD_GetNextDesc>
 800a8b4:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a8b6:	697b      	ldr	r3, [r7, #20]
 800a8b8:	785b      	ldrb	r3, [r3, #1]
 800a8ba:	2b05      	cmp	r3, #5
 800a8bc:	d108      	bne.n	800a8d0 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800a8be:	697b      	ldr	r3, [r7, #20]
 800a8c0:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800a8c2:	693b      	ldr	r3, [r7, #16]
 800a8c4:	789b      	ldrb	r3, [r3, #2]
 800a8c6:	78fa      	ldrb	r2, [r7, #3]
 800a8c8:	429a      	cmp	r2, r3
 800a8ca:	d008      	beq.n	800a8de <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800a8cc:	2300      	movs	r3, #0
 800a8ce:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	885b      	ldrh	r3, [r3, #2]
 800a8d4:	b29a      	uxth	r2, r3
 800a8d6:	897b      	ldrh	r3, [r7, #10]
 800a8d8:	429a      	cmp	r2, r3
 800a8da:	d8e5      	bhi.n	800a8a8 <USBD_GetEpDesc+0x2e>
 800a8dc:	e000      	b.n	800a8e0 <USBD_GetEpDesc+0x66>
          break;
 800a8de:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800a8e0:	693b      	ldr	r3, [r7, #16]
}
 800a8e2:	4618      	mov	r0, r3
 800a8e4:	3718      	adds	r7, #24
 800a8e6:	46bd      	mov	sp, r7
 800a8e8:	bd80      	pop	{r7, pc}

0800a8ea <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a8ea:	b480      	push	{r7}
 800a8ec:	b085      	sub	sp, #20
 800a8ee:	af00      	add	r7, sp, #0
 800a8f0:	6078      	str	r0, [r7, #4]
 800a8f2:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800a8f8:	683b      	ldr	r3, [r7, #0]
 800a8fa:	881b      	ldrh	r3, [r3, #0]
 800a8fc:	68fa      	ldr	r2, [r7, #12]
 800a8fe:	7812      	ldrb	r2, [r2, #0]
 800a900:	4413      	add	r3, r2
 800a902:	b29a      	uxth	r2, r3
 800a904:	683b      	ldr	r3, [r7, #0]
 800a906:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	781b      	ldrb	r3, [r3, #0]
 800a90c:	461a      	mov	r2, r3
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	4413      	add	r3, r2
 800a912:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a914:	68fb      	ldr	r3, [r7, #12]
}
 800a916:	4618      	mov	r0, r3
 800a918:	3714      	adds	r7, #20
 800a91a:	46bd      	mov	sp, r7
 800a91c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a920:	4770      	bx	lr

0800a922 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a922:	b480      	push	{r7}
 800a924:	b087      	sub	sp, #28
 800a926:	af00      	add	r7, sp, #0
 800a928:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a92e:	697b      	ldr	r3, [r7, #20]
 800a930:	781b      	ldrb	r3, [r3, #0]
 800a932:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a934:	697b      	ldr	r3, [r7, #20]
 800a936:	3301      	adds	r3, #1
 800a938:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a93a:	697b      	ldr	r3, [r7, #20]
 800a93c:	781b      	ldrb	r3, [r3, #0]
 800a93e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a940:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800a944:	021b      	lsls	r3, r3, #8
 800a946:	b21a      	sxth	r2, r3
 800a948:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a94c:	4313      	orrs	r3, r2
 800a94e:	b21b      	sxth	r3, r3
 800a950:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a952:	89fb      	ldrh	r3, [r7, #14]
}
 800a954:	4618      	mov	r0, r3
 800a956:	371c      	adds	r7, #28
 800a958:	46bd      	mov	sp, r7
 800a95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a95e:	4770      	bx	lr

0800a960 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a960:	b580      	push	{r7, lr}
 800a962:	b084      	sub	sp, #16
 800a964:	af00      	add	r7, sp, #0
 800a966:	6078      	str	r0, [r7, #4]
 800a968:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a96a:	2300      	movs	r3, #0
 800a96c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a96e:	683b      	ldr	r3, [r7, #0]
 800a970:	781b      	ldrb	r3, [r3, #0]
 800a972:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a976:	2b40      	cmp	r3, #64	@ 0x40
 800a978:	d005      	beq.n	800a986 <USBD_StdDevReq+0x26>
 800a97a:	2b40      	cmp	r3, #64	@ 0x40
 800a97c:	d857      	bhi.n	800aa2e <USBD_StdDevReq+0xce>
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d00f      	beq.n	800a9a2 <USBD_StdDevReq+0x42>
 800a982:	2b20      	cmp	r3, #32
 800a984:	d153      	bne.n	800aa2e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	32ae      	adds	r2, #174	@ 0xae
 800a990:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a994:	689b      	ldr	r3, [r3, #8]
 800a996:	6839      	ldr	r1, [r7, #0]
 800a998:	6878      	ldr	r0, [r7, #4]
 800a99a:	4798      	blx	r3
 800a99c:	4603      	mov	r3, r0
 800a99e:	73fb      	strb	r3, [r7, #15]
      break;
 800a9a0:	e04a      	b.n	800aa38 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a9a2:	683b      	ldr	r3, [r7, #0]
 800a9a4:	785b      	ldrb	r3, [r3, #1]
 800a9a6:	2b09      	cmp	r3, #9
 800a9a8:	d83b      	bhi.n	800aa22 <USBD_StdDevReq+0xc2>
 800a9aa:	a201      	add	r2, pc, #4	@ (adr r2, 800a9b0 <USBD_StdDevReq+0x50>)
 800a9ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9b0:	0800aa05 	.word	0x0800aa05
 800a9b4:	0800aa19 	.word	0x0800aa19
 800a9b8:	0800aa23 	.word	0x0800aa23
 800a9bc:	0800aa0f 	.word	0x0800aa0f
 800a9c0:	0800aa23 	.word	0x0800aa23
 800a9c4:	0800a9e3 	.word	0x0800a9e3
 800a9c8:	0800a9d9 	.word	0x0800a9d9
 800a9cc:	0800aa23 	.word	0x0800aa23
 800a9d0:	0800a9fb 	.word	0x0800a9fb
 800a9d4:	0800a9ed 	.word	0x0800a9ed
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a9d8:	6839      	ldr	r1, [r7, #0]
 800a9da:	6878      	ldr	r0, [r7, #4]
 800a9dc:	f000 fa3c 	bl	800ae58 <USBD_GetDescriptor>
          break;
 800a9e0:	e024      	b.n	800aa2c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a9e2:	6839      	ldr	r1, [r7, #0]
 800a9e4:	6878      	ldr	r0, [r7, #4]
 800a9e6:	f000 fbcb 	bl	800b180 <USBD_SetAddress>
          break;
 800a9ea:	e01f      	b.n	800aa2c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a9ec:	6839      	ldr	r1, [r7, #0]
 800a9ee:	6878      	ldr	r0, [r7, #4]
 800a9f0:	f000 fc0a 	bl	800b208 <USBD_SetConfig>
 800a9f4:	4603      	mov	r3, r0
 800a9f6:	73fb      	strb	r3, [r7, #15]
          break;
 800a9f8:	e018      	b.n	800aa2c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a9fa:	6839      	ldr	r1, [r7, #0]
 800a9fc:	6878      	ldr	r0, [r7, #4]
 800a9fe:	f000 fcad 	bl	800b35c <USBD_GetConfig>
          break;
 800aa02:	e013      	b.n	800aa2c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800aa04:	6839      	ldr	r1, [r7, #0]
 800aa06:	6878      	ldr	r0, [r7, #4]
 800aa08:	f000 fcde 	bl	800b3c8 <USBD_GetStatus>
          break;
 800aa0c:	e00e      	b.n	800aa2c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800aa0e:	6839      	ldr	r1, [r7, #0]
 800aa10:	6878      	ldr	r0, [r7, #4]
 800aa12:	f000 fd0d 	bl	800b430 <USBD_SetFeature>
          break;
 800aa16:	e009      	b.n	800aa2c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800aa18:	6839      	ldr	r1, [r7, #0]
 800aa1a:	6878      	ldr	r0, [r7, #4]
 800aa1c:	f000 fd31 	bl	800b482 <USBD_ClrFeature>
          break;
 800aa20:	e004      	b.n	800aa2c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800aa22:	6839      	ldr	r1, [r7, #0]
 800aa24:	6878      	ldr	r0, [r7, #4]
 800aa26:	f000 fd88 	bl	800b53a <USBD_CtlError>
          break;
 800aa2a:	bf00      	nop
      }
      break;
 800aa2c:	e004      	b.n	800aa38 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800aa2e:	6839      	ldr	r1, [r7, #0]
 800aa30:	6878      	ldr	r0, [r7, #4]
 800aa32:	f000 fd82 	bl	800b53a <USBD_CtlError>
      break;
 800aa36:	bf00      	nop
  }

  return ret;
 800aa38:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa3a:	4618      	mov	r0, r3
 800aa3c:	3710      	adds	r7, #16
 800aa3e:	46bd      	mov	sp, r7
 800aa40:	bd80      	pop	{r7, pc}
 800aa42:	bf00      	nop

0800aa44 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aa44:	b580      	push	{r7, lr}
 800aa46:	b084      	sub	sp, #16
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	6078      	str	r0, [r7, #4]
 800aa4c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800aa4e:	2300      	movs	r3, #0
 800aa50:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800aa52:	683b      	ldr	r3, [r7, #0]
 800aa54:	781b      	ldrb	r3, [r3, #0]
 800aa56:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800aa5a:	2b40      	cmp	r3, #64	@ 0x40
 800aa5c:	d005      	beq.n	800aa6a <USBD_StdItfReq+0x26>
 800aa5e:	2b40      	cmp	r3, #64	@ 0x40
 800aa60:	d852      	bhi.n	800ab08 <USBD_StdItfReq+0xc4>
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d001      	beq.n	800aa6a <USBD_StdItfReq+0x26>
 800aa66:	2b20      	cmp	r3, #32
 800aa68:	d14e      	bne.n	800ab08 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aa70:	b2db      	uxtb	r3, r3
 800aa72:	3b01      	subs	r3, #1
 800aa74:	2b02      	cmp	r3, #2
 800aa76:	d840      	bhi.n	800aafa <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800aa78:	683b      	ldr	r3, [r7, #0]
 800aa7a:	889b      	ldrh	r3, [r3, #4]
 800aa7c:	b2db      	uxtb	r3, r3
 800aa7e:	2b01      	cmp	r3, #1
 800aa80:	d836      	bhi.n	800aaf0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800aa82:	683b      	ldr	r3, [r7, #0]
 800aa84:	889b      	ldrh	r3, [r3, #4]
 800aa86:	b2db      	uxtb	r3, r3
 800aa88:	4619      	mov	r1, r3
 800aa8a:	6878      	ldr	r0, [r7, #4]
 800aa8c:	f7ff fedb 	bl	800a846 <USBD_CoreFindIF>
 800aa90:	4603      	mov	r3, r0
 800aa92:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800aa94:	7bbb      	ldrb	r3, [r7, #14]
 800aa96:	2bff      	cmp	r3, #255	@ 0xff
 800aa98:	d01d      	beq.n	800aad6 <USBD_StdItfReq+0x92>
 800aa9a:	7bbb      	ldrb	r3, [r7, #14]
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d11a      	bne.n	800aad6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800aaa0:	7bba      	ldrb	r2, [r7, #14]
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	32ae      	adds	r2, #174	@ 0xae
 800aaa6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aaaa:	689b      	ldr	r3, [r3, #8]
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d00f      	beq.n	800aad0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800aab0:	7bba      	ldrb	r2, [r7, #14]
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800aab8:	7bba      	ldrb	r2, [r7, #14]
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	32ae      	adds	r2, #174	@ 0xae
 800aabe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aac2:	689b      	ldr	r3, [r3, #8]
 800aac4:	6839      	ldr	r1, [r7, #0]
 800aac6:	6878      	ldr	r0, [r7, #4]
 800aac8:	4798      	blx	r3
 800aaca:	4603      	mov	r3, r0
 800aacc:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800aace:	e004      	b.n	800aada <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800aad0:	2303      	movs	r3, #3
 800aad2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800aad4:	e001      	b.n	800aada <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800aad6:	2303      	movs	r3, #3
 800aad8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800aada:	683b      	ldr	r3, [r7, #0]
 800aadc:	88db      	ldrh	r3, [r3, #6]
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d110      	bne.n	800ab04 <USBD_StdItfReq+0xc0>
 800aae2:	7bfb      	ldrb	r3, [r7, #15]
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d10d      	bne.n	800ab04 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800aae8:	6878      	ldr	r0, [r7, #4]
 800aaea:	f000 fdfd 	bl	800b6e8 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800aaee:	e009      	b.n	800ab04 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800aaf0:	6839      	ldr	r1, [r7, #0]
 800aaf2:	6878      	ldr	r0, [r7, #4]
 800aaf4:	f000 fd21 	bl	800b53a <USBD_CtlError>
          break;
 800aaf8:	e004      	b.n	800ab04 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800aafa:	6839      	ldr	r1, [r7, #0]
 800aafc:	6878      	ldr	r0, [r7, #4]
 800aafe:	f000 fd1c 	bl	800b53a <USBD_CtlError>
          break;
 800ab02:	e000      	b.n	800ab06 <USBD_StdItfReq+0xc2>
          break;
 800ab04:	bf00      	nop
      }
      break;
 800ab06:	e004      	b.n	800ab12 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800ab08:	6839      	ldr	r1, [r7, #0]
 800ab0a:	6878      	ldr	r0, [r7, #4]
 800ab0c:	f000 fd15 	bl	800b53a <USBD_CtlError>
      break;
 800ab10:	bf00      	nop
  }

  return ret;
 800ab12:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab14:	4618      	mov	r0, r3
 800ab16:	3710      	adds	r7, #16
 800ab18:	46bd      	mov	sp, r7
 800ab1a:	bd80      	pop	{r7, pc}

0800ab1c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab1c:	b580      	push	{r7, lr}
 800ab1e:	b084      	sub	sp, #16
 800ab20:	af00      	add	r7, sp, #0
 800ab22:	6078      	str	r0, [r7, #4]
 800ab24:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800ab26:	2300      	movs	r3, #0
 800ab28:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800ab2a:	683b      	ldr	r3, [r7, #0]
 800ab2c:	889b      	ldrh	r3, [r3, #4]
 800ab2e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ab30:	683b      	ldr	r3, [r7, #0]
 800ab32:	781b      	ldrb	r3, [r3, #0]
 800ab34:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ab38:	2b40      	cmp	r3, #64	@ 0x40
 800ab3a:	d007      	beq.n	800ab4c <USBD_StdEPReq+0x30>
 800ab3c:	2b40      	cmp	r3, #64	@ 0x40
 800ab3e:	f200 817f 	bhi.w	800ae40 <USBD_StdEPReq+0x324>
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d02a      	beq.n	800ab9c <USBD_StdEPReq+0x80>
 800ab46:	2b20      	cmp	r3, #32
 800ab48:	f040 817a 	bne.w	800ae40 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800ab4c:	7bbb      	ldrb	r3, [r7, #14]
 800ab4e:	4619      	mov	r1, r3
 800ab50:	6878      	ldr	r0, [r7, #4]
 800ab52:	f7ff fe85 	bl	800a860 <USBD_CoreFindEP>
 800ab56:	4603      	mov	r3, r0
 800ab58:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ab5a:	7b7b      	ldrb	r3, [r7, #13]
 800ab5c:	2bff      	cmp	r3, #255	@ 0xff
 800ab5e:	f000 8174 	beq.w	800ae4a <USBD_StdEPReq+0x32e>
 800ab62:	7b7b      	ldrb	r3, [r7, #13]
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	f040 8170 	bne.w	800ae4a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800ab6a:	7b7a      	ldrb	r2, [r7, #13]
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800ab72:	7b7a      	ldrb	r2, [r7, #13]
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	32ae      	adds	r2, #174	@ 0xae
 800ab78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab7c:	689b      	ldr	r3, [r3, #8]
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	f000 8163 	beq.w	800ae4a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800ab84:	7b7a      	ldrb	r2, [r7, #13]
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	32ae      	adds	r2, #174	@ 0xae
 800ab8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab8e:	689b      	ldr	r3, [r3, #8]
 800ab90:	6839      	ldr	r1, [r7, #0]
 800ab92:	6878      	ldr	r0, [r7, #4]
 800ab94:	4798      	blx	r3
 800ab96:	4603      	mov	r3, r0
 800ab98:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800ab9a:	e156      	b.n	800ae4a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ab9c:	683b      	ldr	r3, [r7, #0]
 800ab9e:	785b      	ldrb	r3, [r3, #1]
 800aba0:	2b03      	cmp	r3, #3
 800aba2:	d008      	beq.n	800abb6 <USBD_StdEPReq+0x9a>
 800aba4:	2b03      	cmp	r3, #3
 800aba6:	f300 8145 	bgt.w	800ae34 <USBD_StdEPReq+0x318>
 800abaa:	2b00      	cmp	r3, #0
 800abac:	f000 809b 	beq.w	800ace6 <USBD_StdEPReq+0x1ca>
 800abb0:	2b01      	cmp	r3, #1
 800abb2:	d03c      	beq.n	800ac2e <USBD_StdEPReq+0x112>
 800abb4:	e13e      	b.n	800ae34 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800abbc:	b2db      	uxtb	r3, r3
 800abbe:	2b02      	cmp	r3, #2
 800abc0:	d002      	beq.n	800abc8 <USBD_StdEPReq+0xac>
 800abc2:	2b03      	cmp	r3, #3
 800abc4:	d016      	beq.n	800abf4 <USBD_StdEPReq+0xd8>
 800abc6:	e02c      	b.n	800ac22 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800abc8:	7bbb      	ldrb	r3, [r7, #14]
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d00d      	beq.n	800abea <USBD_StdEPReq+0xce>
 800abce:	7bbb      	ldrb	r3, [r7, #14]
 800abd0:	2b80      	cmp	r3, #128	@ 0x80
 800abd2:	d00a      	beq.n	800abea <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800abd4:	7bbb      	ldrb	r3, [r7, #14]
 800abd6:	4619      	mov	r1, r3
 800abd8:	6878      	ldr	r0, [r7, #4]
 800abda:	f001 f9c9 	bl	800bf70 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800abde:	2180      	movs	r1, #128	@ 0x80
 800abe0:	6878      	ldr	r0, [r7, #4]
 800abe2:	f001 f9c5 	bl	800bf70 <USBD_LL_StallEP>
 800abe6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800abe8:	e020      	b.n	800ac2c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800abea:	6839      	ldr	r1, [r7, #0]
 800abec:	6878      	ldr	r0, [r7, #4]
 800abee:	f000 fca4 	bl	800b53a <USBD_CtlError>
              break;
 800abf2:	e01b      	b.n	800ac2c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800abf4:	683b      	ldr	r3, [r7, #0]
 800abf6:	885b      	ldrh	r3, [r3, #2]
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d10e      	bne.n	800ac1a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800abfc:	7bbb      	ldrb	r3, [r7, #14]
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d00b      	beq.n	800ac1a <USBD_StdEPReq+0xfe>
 800ac02:	7bbb      	ldrb	r3, [r7, #14]
 800ac04:	2b80      	cmp	r3, #128	@ 0x80
 800ac06:	d008      	beq.n	800ac1a <USBD_StdEPReq+0xfe>
 800ac08:	683b      	ldr	r3, [r7, #0]
 800ac0a:	88db      	ldrh	r3, [r3, #6]
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d104      	bne.n	800ac1a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800ac10:	7bbb      	ldrb	r3, [r7, #14]
 800ac12:	4619      	mov	r1, r3
 800ac14:	6878      	ldr	r0, [r7, #4]
 800ac16:	f001 f9ab 	bl	800bf70 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800ac1a:	6878      	ldr	r0, [r7, #4]
 800ac1c:	f000 fd64 	bl	800b6e8 <USBD_CtlSendStatus>

              break;
 800ac20:	e004      	b.n	800ac2c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800ac22:	6839      	ldr	r1, [r7, #0]
 800ac24:	6878      	ldr	r0, [r7, #4]
 800ac26:	f000 fc88 	bl	800b53a <USBD_CtlError>
              break;
 800ac2a:	bf00      	nop
          }
          break;
 800ac2c:	e107      	b.n	800ae3e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ac34:	b2db      	uxtb	r3, r3
 800ac36:	2b02      	cmp	r3, #2
 800ac38:	d002      	beq.n	800ac40 <USBD_StdEPReq+0x124>
 800ac3a:	2b03      	cmp	r3, #3
 800ac3c:	d016      	beq.n	800ac6c <USBD_StdEPReq+0x150>
 800ac3e:	e04b      	b.n	800acd8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ac40:	7bbb      	ldrb	r3, [r7, #14]
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d00d      	beq.n	800ac62 <USBD_StdEPReq+0x146>
 800ac46:	7bbb      	ldrb	r3, [r7, #14]
 800ac48:	2b80      	cmp	r3, #128	@ 0x80
 800ac4a:	d00a      	beq.n	800ac62 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ac4c:	7bbb      	ldrb	r3, [r7, #14]
 800ac4e:	4619      	mov	r1, r3
 800ac50:	6878      	ldr	r0, [r7, #4]
 800ac52:	f001 f98d 	bl	800bf70 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ac56:	2180      	movs	r1, #128	@ 0x80
 800ac58:	6878      	ldr	r0, [r7, #4]
 800ac5a:	f001 f989 	bl	800bf70 <USBD_LL_StallEP>
 800ac5e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ac60:	e040      	b.n	800ace4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800ac62:	6839      	ldr	r1, [r7, #0]
 800ac64:	6878      	ldr	r0, [r7, #4]
 800ac66:	f000 fc68 	bl	800b53a <USBD_CtlError>
              break;
 800ac6a:	e03b      	b.n	800ace4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ac6c:	683b      	ldr	r3, [r7, #0]
 800ac6e:	885b      	ldrh	r3, [r3, #2]
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	d136      	bne.n	800ace2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800ac74:	7bbb      	ldrb	r3, [r7, #14]
 800ac76:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d004      	beq.n	800ac88 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800ac7e:	7bbb      	ldrb	r3, [r7, #14]
 800ac80:	4619      	mov	r1, r3
 800ac82:	6878      	ldr	r0, [r7, #4]
 800ac84:	f001 f993 	bl	800bfae <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800ac88:	6878      	ldr	r0, [r7, #4]
 800ac8a:	f000 fd2d 	bl	800b6e8 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800ac8e:	7bbb      	ldrb	r3, [r7, #14]
 800ac90:	4619      	mov	r1, r3
 800ac92:	6878      	ldr	r0, [r7, #4]
 800ac94:	f7ff fde4 	bl	800a860 <USBD_CoreFindEP>
 800ac98:	4603      	mov	r3, r0
 800ac9a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ac9c:	7b7b      	ldrb	r3, [r7, #13]
 800ac9e:	2bff      	cmp	r3, #255	@ 0xff
 800aca0:	d01f      	beq.n	800ace2 <USBD_StdEPReq+0x1c6>
 800aca2:	7b7b      	ldrb	r3, [r7, #13]
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d11c      	bne.n	800ace2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800aca8:	7b7a      	ldrb	r2, [r7, #13]
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800acb0:	7b7a      	ldrb	r2, [r7, #13]
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	32ae      	adds	r2, #174	@ 0xae
 800acb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800acba:	689b      	ldr	r3, [r3, #8]
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d010      	beq.n	800ace2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800acc0:	7b7a      	ldrb	r2, [r7, #13]
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	32ae      	adds	r2, #174	@ 0xae
 800acc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800acca:	689b      	ldr	r3, [r3, #8]
 800accc:	6839      	ldr	r1, [r7, #0]
 800acce:	6878      	ldr	r0, [r7, #4]
 800acd0:	4798      	blx	r3
 800acd2:	4603      	mov	r3, r0
 800acd4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800acd6:	e004      	b.n	800ace2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800acd8:	6839      	ldr	r1, [r7, #0]
 800acda:	6878      	ldr	r0, [r7, #4]
 800acdc:	f000 fc2d 	bl	800b53a <USBD_CtlError>
              break;
 800ace0:	e000      	b.n	800ace4 <USBD_StdEPReq+0x1c8>
              break;
 800ace2:	bf00      	nop
          }
          break;
 800ace4:	e0ab      	b.n	800ae3e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800acec:	b2db      	uxtb	r3, r3
 800acee:	2b02      	cmp	r3, #2
 800acf0:	d002      	beq.n	800acf8 <USBD_StdEPReq+0x1dc>
 800acf2:	2b03      	cmp	r3, #3
 800acf4:	d032      	beq.n	800ad5c <USBD_StdEPReq+0x240>
 800acf6:	e097      	b.n	800ae28 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800acf8:	7bbb      	ldrb	r3, [r7, #14]
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d007      	beq.n	800ad0e <USBD_StdEPReq+0x1f2>
 800acfe:	7bbb      	ldrb	r3, [r7, #14]
 800ad00:	2b80      	cmp	r3, #128	@ 0x80
 800ad02:	d004      	beq.n	800ad0e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800ad04:	6839      	ldr	r1, [r7, #0]
 800ad06:	6878      	ldr	r0, [r7, #4]
 800ad08:	f000 fc17 	bl	800b53a <USBD_CtlError>
                break;
 800ad0c:	e091      	b.n	800ae32 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ad0e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	da0b      	bge.n	800ad2e <USBD_StdEPReq+0x212>
 800ad16:	7bbb      	ldrb	r3, [r7, #14]
 800ad18:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ad1c:	4613      	mov	r3, r2
 800ad1e:	009b      	lsls	r3, r3, #2
 800ad20:	4413      	add	r3, r2
 800ad22:	009b      	lsls	r3, r3, #2
 800ad24:	3310      	adds	r3, #16
 800ad26:	687a      	ldr	r2, [r7, #4]
 800ad28:	4413      	add	r3, r2
 800ad2a:	3304      	adds	r3, #4
 800ad2c:	e00b      	b.n	800ad46 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ad2e:	7bbb      	ldrb	r3, [r7, #14]
 800ad30:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ad34:	4613      	mov	r3, r2
 800ad36:	009b      	lsls	r3, r3, #2
 800ad38:	4413      	add	r3, r2
 800ad3a:	009b      	lsls	r3, r3, #2
 800ad3c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ad40:	687a      	ldr	r2, [r7, #4]
 800ad42:	4413      	add	r3, r2
 800ad44:	3304      	adds	r3, #4
 800ad46:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800ad48:	68bb      	ldr	r3, [r7, #8]
 800ad4a:	2200      	movs	r2, #0
 800ad4c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ad4e:	68bb      	ldr	r3, [r7, #8]
 800ad50:	2202      	movs	r2, #2
 800ad52:	4619      	mov	r1, r3
 800ad54:	6878      	ldr	r0, [r7, #4]
 800ad56:	f000 fc6d 	bl	800b634 <USBD_CtlSendData>
              break;
 800ad5a:	e06a      	b.n	800ae32 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ad5c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	da11      	bge.n	800ad88 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ad64:	7bbb      	ldrb	r3, [r7, #14]
 800ad66:	f003 020f 	and.w	r2, r3, #15
 800ad6a:	6879      	ldr	r1, [r7, #4]
 800ad6c:	4613      	mov	r3, r2
 800ad6e:	009b      	lsls	r3, r3, #2
 800ad70:	4413      	add	r3, r2
 800ad72:	009b      	lsls	r3, r3, #2
 800ad74:	440b      	add	r3, r1
 800ad76:	3324      	adds	r3, #36	@ 0x24
 800ad78:	881b      	ldrh	r3, [r3, #0]
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d117      	bne.n	800adae <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800ad7e:	6839      	ldr	r1, [r7, #0]
 800ad80:	6878      	ldr	r0, [r7, #4]
 800ad82:	f000 fbda 	bl	800b53a <USBD_CtlError>
                  break;
 800ad86:	e054      	b.n	800ae32 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ad88:	7bbb      	ldrb	r3, [r7, #14]
 800ad8a:	f003 020f 	and.w	r2, r3, #15
 800ad8e:	6879      	ldr	r1, [r7, #4]
 800ad90:	4613      	mov	r3, r2
 800ad92:	009b      	lsls	r3, r3, #2
 800ad94:	4413      	add	r3, r2
 800ad96:	009b      	lsls	r3, r3, #2
 800ad98:	440b      	add	r3, r1
 800ad9a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800ad9e:	881b      	ldrh	r3, [r3, #0]
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d104      	bne.n	800adae <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800ada4:	6839      	ldr	r1, [r7, #0]
 800ada6:	6878      	ldr	r0, [r7, #4]
 800ada8:	f000 fbc7 	bl	800b53a <USBD_CtlError>
                  break;
 800adac:	e041      	b.n	800ae32 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800adae:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	da0b      	bge.n	800adce <USBD_StdEPReq+0x2b2>
 800adb6:	7bbb      	ldrb	r3, [r7, #14]
 800adb8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800adbc:	4613      	mov	r3, r2
 800adbe:	009b      	lsls	r3, r3, #2
 800adc0:	4413      	add	r3, r2
 800adc2:	009b      	lsls	r3, r3, #2
 800adc4:	3310      	adds	r3, #16
 800adc6:	687a      	ldr	r2, [r7, #4]
 800adc8:	4413      	add	r3, r2
 800adca:	3304      	adds	r3, #4
 800adcc:	e00b      	b.n	800ade6 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800adce:	7bbb      	ldrb	r3, [r7, #14]
 800add0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800add4:	4613      	mov	r3, r2
 800add6:	009b      	lsls	r3, r3, #2
 800add8:	4413      	add	r3, r2
 800adda:	009b      	lsls	r3, r3, #2
 800addc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ade0:	687a      	ldr	r2, [r7, #4]
 800ade2:	4413      	add	r3, r2
 800ade4:	3304      	adds	r3, #4
 800ade6:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ade8:	7bbb      	ldrb	r3, [r7, #14]
 800adea:	2b00      	cmp	r3, #0
 800adec:	d002      	beq.n	800adf4 <USBD_StdEPReq+0x2d8>
 800adee:	7bbb      	ldrb	r3, [r7, #14]
 800adf0:	2b80      	cmp	r3, #128	@ 0x80
 800adf2:	d103      	bne.n	800adfc <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800adf4:	68bb      	ldr	r3, [r7, #8]
 800adf6:	2200      	movs	r2, #0
 800adf8:	601a      	str	r2, [r3, #0]
 800adfa:	e00e      	b.n	800ae1a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800adfc:	7bbb      	ldrb	r3, [r7, #14]
 800adfe:	4619      	mov	r1, r3
 800ae00:	6878      	ldr	r0, [r7, #4]
 800ae02:	f001 f8f3 	bl	800bfec <USBD_LL_IsStallEP>
 800ae06:	4603      	mov	r3, r0
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d003      	beq.n	800ae14 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800ae0c:	68bb      	ldr	r3, [r7, #8]
 800ae0e:	2201      	movs	r2, #1
 800ae10:	601a      	str	r2, [r3, #0]
 800ae12:	e002      	b.n	800ae1a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800ae14:	68bb      	ldr	r3, [r7, #8]
 800ae16:	2200      	movs	r2, #0
 800ae18:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ae1a:	68bb      	ldr	r3, [r7, #8]
 800ae1c:	2202      	movs	r2, #2
 800ae1e:	4619      	mov	r1, r3
 800ae20:	6878      	ldr	r0, [r7, #4]
 800ae22:	f000 fc07 	bl	800b634 <USBD_CtlSendData>
              break;
 800ae26:	e004      	b.n	800ae32 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800ae28:	6839      	ldr	r1, [r7, #0]
 800ae2a:	6878      	ldr	r0, [r7, #4]
 800ae2c:	f000 fb85 	bl	800b53a <USBD_CtlError>
              break;
 800ae30:	bf00      	nop
          }
          break;
 800ae32:	e004      	b.n	800ae3e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800ae34:	6839      	ldr	r1, [r7, #0]
 800ae36:	6878      	ldr	r0, [r7, #4]
 800ae38:	f000 fb7f 	bl	800b53a <USBD_CtlError>
          break;
 800ae3c:	bf00      	nop
      }
      break;
 800ae3e:	e005      	b.n	800ae4c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800ae40:	6839      	ldr	r1, [r7, #0]
 800ae42:	6878      	ldr	r0, [r7, #4]
 800ae44:	f000 fb79 	bl	800b53a <USBD_CtlError>
      break;
 800ae48:	e000      	b.n	800ae4c <USBD_StdEPReq+0x330>
      break;
 800ae4a:	bf00      	nop
  }

  return ret;
 800ae4c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae4e:	4618      	mov	r0, r3
 800ae50:	3710      	adds	r7, #16
 800ae52:	46bd      	mov	sp, r7
 800ae54:	bd80      	pop	{r7, pc}
	...

0800ae58 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ae58:	b580      	push	{r7, lr}
 800ae5a:	b084      	sub	sp, #16
 800ae5c:	af00      	add	r7, sp, #0
 800ae5e:	6078      	str	r0, [r7, #4]
 800ae60:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ae62:	2300      	movs	r3, #0
 800ae64:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ae66:	2300      	movs	r3, #0
 800ae68:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ae6a:	2300      	movs	r3, #0
 800ae6c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ae6e:	683b      	ldr	r3, [r7, #0]
 800ae70:	885b      	ldrh	r3, [r3, #2]
 800ae72:	0a1b      	lsrs	r3, r3, #8
 800ae74:	b29b      	uxth	r3, r3
 800ae76:	3b01      	subs	r3, #1
 800ae78:	2b0e      	cmp	r3, #14
 800ae7a:	f200 8152 	bhi.w	800b122 <USBD_GetDescriptor+0x2ca>
 800ae7e:	a201      	add	r2, pc, #4	@ (adr r2, 800ae84 <USBD_GetDescriptor+0x2c>)
 800ae80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae84:	0800aef5 	.word	0x0800aef5
 800ae88:	0800af0d 	.word	0x0800af0d
 800ae8c:	0800af4d 	.word	0x0800af4d
 800ae90:	0800b123 	.word	0x0800b123
 800ae94:	0800b123 	.word	0x0800b123
 800ae98:	0800b0c3 	.word	0x0800b0c3
 800ae9c:	0800b0ef 	.word	0x0800b0ef
 800aea0:	0800b123 	.word	0x0800b123
 800aea4:	0800b123 	.word	0x0800b123
 800aea8:	0800b123 	.word	0x0800b123
 800aeac:	0800b123 	.word	0x0800b123
 800aeb0:	0800b123 	.word	0x0800b123
 800aeb4:	0800b123 	.word	0x0800b123
 800aeb8:	0800b123 	.word	0x0800b123
 800aebc:	0800aec1 	.word	0x0800aec1
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aec6:	69db      	ldr	r3, [r3, #28]
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d00b      	beq.n	800aee4 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aed2:	69db      	ldr	r3, [r3, #28]
 800aed4:	687a      	ldr	r2, [r7, #4]
 800aed6:	7c12      	ldrb	r2, [r2, #16]
 800aed8:	f107 0108 	add.w	r1, r7, #8
 800aedc:	4610      	mov	r0, r2
 800aede:	4798      	blx	r3
 800aee0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800aee2:	e126      	b.n	800b132 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800aee4:	6839      	ldr	r1, [r7, #0]
 800aee6:	6878      	ldr	r0, [r7, #4]
 800aee8:	f000 fb27 	bl	800b53a <USBD_CtlError>
        err++;
 800aeec:	7afb      	ldrb	r3, [r7, #11]
 800aeee:	3301      	adds	r3, #1
 800aef0:	72fb      	strb	r3, [r7, #11]
      break;
 800aef2:	e11e      	b.n	800b132 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	687a      	ldr	r2, [r7, #4]
 800aefe:	7c12      	ldrb	r2, [r2, #16]
 800af00:	f107 0108 	add.w	r1, r7, #8
 800af04:	4610      	mov	r0, r2
 800af06:	4798      	blx	r3
 800af08:	60f8      	str	r0, [r7, #12]
      break;
 800af0a:	e112      	b.n	800b132 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	7c1b      	ldrb	r3, [r3, #16]
 800af10:	2b00      	cmp	r3, #0
 800af12:	d10d      	bne.n	800af30 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800af1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af1c:	f107 0208 	add.w	r2, r7, #8
 800af20:	4610      	mov	r0, r2
 800af22:	4798      	blx	r3
 800af24:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	3301      	adds	r3, #1
 800af2a:	2202      	movs	r2, #2
 800af2c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800af2e:	e100      	b.n	800b132 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800af36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af38:	f107 0208 	add.w	r2, r7, #8
 800af3c:	4610      	mov	r0, r2
 800af3e:	4798      	blx	r3
 800af40:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	3301      	adds	r3, #1
 800af46:	2202      	movs	r2, #2
 800af48:	701a      	strb	r2, [r3, #0]
      break;
 800af4a:	e0f2      	b.n	800b132 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800af4c:	683b      	ldr	r3, [r7, #0]
 800af4e:	885b      	ldrh	r3, [r3, #2]
 800af50:	b2db      	uxtb	r3, r3
 800af52:	2b05      	cmp	r3, #5
 800af54:	f200 80ac 	bhi.w	800b0b0 <USBD_GetDescriptor+0x258>
 800af58:	a201      	add	r2, pc, #4	@ (adr r2, 800af60 <USBD_GetDescriptor+0x108>)
 800af5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af5e:	bf00      	nop
 800af60:	0800af79 	.word	0x0800af79
 800af64:	0800afad 	.word	0x0800afad
 800af68:	0800afe1 	.word	0x0800afe1
 800af6c:	0800b015 	.word	0x0800b015
 800af70:	0800b049 	.word	0x0800b049
 800af74:	0800b07d 	.word	0x0800b07d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af7e:	685b      	ldr	r3, [r3, #4]
 800af80:	2b00      	cmp	r3, #0
 800af82:	d00b      	beq.n	800af9c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af8a:	685b      	ldr	r3, [r3, #4]
 800af8c:	687a      	ldr	r2, [r7, #4]
 800af8e:	7c12      	ldrb	r2, [r2, #16]
 800af90:	f107 0108 	add.w	r1, r7, #8
 800af94:	4610      	mov	r0, r2
 800af96:	4798      	blx	r3
 800af98:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800af9a:	e091      	b.n	800b0c0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800af9c:	6839      	ldr	r1, [r7, #0]
 800af9e:	6878      	ldr	r0, [r7, #4]
 800afa0:	f000 facb 	bl	800b53a <USBD_CtlError>
            err++;
 800afa4:	7afb      	ldrb	r3, [r7, #11]
 800afa6:	3301      	adds	r3, #1
 800afa8:	72fb      	strb	r3, [r7, #11]
          break;
 800afaa:	e089      	b.n	800b0c0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800afb2:	689b      	ldr	r3, [r3, #8]
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d00b      	beq.n	800afd0 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800afbe:	689b      	ldr	r3, [r3, #8]
 800afc0:	687a      	ldr	r2, [r7, #4]
 800afc2:	7c12      	ldrb	r2, [r2, #16]
 800afc4:	f107 0108 	add.w	r1, r7, #8
 800afc8:	4610      	mov	r0, r2
 800afca:	4798      	blx	r3
 800afcc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800afce:	e077      	b.n	800b0c0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800afd0:	6839      	ldr	r1, [r7, #0]
 800afd2:	6878      	ldr	r0, [r7, #4]
 800afd4:	f000 fab1 	bl	800b53a <USBD_CtlError>
            err++;
 800afd8:	7afb      	ldrb	r3, [r7, #11]
 800afda:	3301      	adds	r3, #1
 800afdc:	72fb      	strb	r3, [r7, #11]
          break;
 800afde:	e06f      	b.n	800b0c0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800afe6:	68db      	ldr	r3, [r3, #12]
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d00b      	beq.n	800b004 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aff2:	68db      	ldr	r3, [r3, #12]
 800aff4:	687a      	ldr	r2, [r7, #4]
 800aff6:	7c12      	ldrb	r2, [r2, #16]
 800aff8:	f107 0108 	add.w	r1, r7, #8
 800affc:	4610      	mov	r0, r2
 800affe:	4798      	blx	r3
 800b000:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b002:	e05d      	b.n	800b0c0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b004:	6839      	ldr	r1, [r7, #0]
 800b006:	6878      	ldr	r0, [r7, #4]
 800b008:	f000 fa97 	bl	800b53a <USBD_CtlError>
            err++;
 800b00c:	7afb      	ldrb	r3, [r7, #11]
 800b00e:	3301      	adds	r3, #1
 800b010:	72fb      	strb	r3, [r7, #11]
          break;
 800b012:	e055      	b.n	800b0c0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b01a:	691b      	ldr	r3, [r3, #16]
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d00b      	beq.n	800b038 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b026:	691b      	ldr	r3, [r3, #16]
 800b028:	687a      	ldr	r2, [r7, #4]
 800b02a:	7c12      	ldrb	r2, [r2, #16]
 800b02c:	f107 0108 	add.w	r1, r7, #8
 800b030:	4610      	mov	r0, r2
 800b032:	4798      	blx	r3
 800b034:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b036:	e043      	b.n	800b0c0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b038:	6839      	ldr	r1, [r7, #0]
 800b03a:	6878      	ldr	r0, [r7, #4]
 800b03c:	f000 fa7d 	bl	800b53a <USBD_CtlError>
            err++;
 800b040:	7afb      	ldrb	r3, [r7, #11]
 800b042:	3301      	adds	r3, #1
 800b044:	72fb      	strb	r3, [r7, #11]
          break;
 800b046:	e03b      	b.n	800b0c0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b04e:	695b      	ldr	r3, [r3, #20]
 800b050:	2b00      	cmp	r3, #0
 800b052:	d00b      	beq.n	800b06c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b05a:	695b      	ldr	r3, [r3, #20]
 800b05c:	687a      	ldr	r2, [r7, #4]
 800b05e:	7c12      	ldrb	r2, [r2, #16]
 800b060:	f107 0108 	add.w	r1, r7, #8
 800b064:	4610      	mov	r0, r2
 800b066:	4798      	blx	r3
 800b068:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b06a:	e029      	b.n	800b0c0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b06c:	6839      	ldr	r1, [r7, #0]
 800b06e:	6878      	ldr	r0, [r7, #4]
 800b070:	f000 fa63 	bl	800b53a <USBD_CtlError>
            err++;
 800b074:	7afb      	ldrb	r3, [r7, #11]
 800b076:	3301      	adds	r3, #1
 800b078:	72fb      	strb	r3, [r7, #11]
          break;
 800b07a:	e021      	b.n	800b0c0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b082:	699b      	ldr	r3, [r3, #24]
 800b084:	2b00      	cmp	r3, #0
 800b086:	d00b      	beq.n	800b0a0 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b08e:	699b      	ldr	r3, [r3, #24]
 800b090:	687a      	ldr	r2, [r7, #4]
 800b092:	7c12      	ldrb	r2, [r2, #16]
 800b094:	f107 0108 	add.w	r1, r7, #8
 800b098:	4610      	mov	r0, r2
 800b09a:	4798      	blx	r3
 800b09c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b09e:	e00f      	b.n	800b0c0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b0a0:	6839      	ldr	r1, [r7, #0]
 800b0a2:	6878      	ldr	r0, [r7, #4]
 800b0a4:	f000 fa49 	bl	800b53a <USBD_CtlError>
            err++;
 800b0a8:	7afb      	ldrb	r3, [r7, #11]
 800b0aa:	3301      	adds	r3, #1
 800b0ac:	72fb      	strb	r3, [r7, #11]
          break;
 800b0ae:	e007      	b.n	800b0c0 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800b0b0:	6839      	ldr	r1, [r7, #0]
 800b0b2:	6878      	ldr	r0, [r7, #4]
 800b0b4:	f000 fa41 	bl	800b53a <USBD_CtlError>
          err++;
 800b0b8:	7afb      	ldrb	r3, [r7, #11]
 800b0ba:	3301      	adds	r3, #1
 800b0bc:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800b0be:	bf00      	nop
      }
      break;
 800b0c0:	e037      	b.n	800b132 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	7c1b      	ldrb	r3, [r3, #16]
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d109      	bne.n	800b0de <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b0d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b0d2:	f107 0208 	add.w	r2, r7, #8
 800b0d6:	4610      	mov	r0, r2
 800b0d8:	4798      	blx	r3
 800b0da:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b0dc:	e029      	b.n	800b132 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800b0de:	6839      	ldr	r1, [r7, #0]
 800b0e0:	6878      	ldr	r0, [r7, #4]
 800b0e2:	f000 fa2a 	bl	800b53a <USBD_CtlError>
        err++;
 800b0e6:	7afb      	ldrb	r3, [r7, #11]
 800b0e8:	3301      	adds	r3, #1
 800b0ea:	72fb      	strb	r3, [r7, #11]
      break;
 800b0ec:	e021      	b.n	800b132 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	7c1b      	ldrb	r3, [r3, #16]
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d10d      	bne.n	800b112 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b0fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b0fe:	f107 0208 	add.w	r2, r7, #8
 800b102:	4610      	mov	r0, r2
 800b104:	4798      	blx	r3
 800b106:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b108:	68fb      	ldr	r3, [r7, #12]
 800b10a:	3301      	adds	r3, #1
 800b10c:	2207      	movs	r2, #7
 800b10e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b110:	e00f      	b.n	800b132 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800b112:	6839      	ldr	r1, [r7, #0]
 800b114:	6878      	ldr	r0, [r7, #4]
 800b116:	f000 fa10 	bl	800b53a <USBD_CtlError>
        err++;
 800b11a:	7afb      	ldrb	r3, [r7, #11]
 800b11c:	3301      	adds	r3, #1
 800b11e:	72fb      	strb	r3, [r7, #11]
      break;
 800b120:	e007      	b.n	800b132 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800b122:	6839      	ldr	r1, [r7, #0]
 800b124:	6878      	ldr	r0, [r7, #4]
 800b126:	f000 fa08 	bl	800b53a <USBD_CtlError>
      err++;
 800b12a:	7afb      	ldrb	r3, [r7, #11]
 800b12c:	3301      	adds	r3, #1
 800b12e:	72fb      	strb	r3, [r7, #11]
      break;
 800b130:	bf00      	nop
  }

  if (err != 0U)
 800b132:	7afb      	ldrb	r3, [r7, #11]
 800b134:	2b00      	cmp	r3, #0
 800b136:	d11e      	bne.n	800b176 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800b138:	683b      	ldr	r3, [r7, #0]
 800b13a:	88db      	ldrh	r3, [r3, #6]
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d016      	beq.n	800b16e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800b140:	893b      	ldrh	r3, [r7, #8]
 800b142:	2b00      	cmp	r3, #0
 800b144:	d00e      	beq.n	800b164 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800b146:	683b      	ldr	r3, [r7, #0]
 800b148:	88da      	ldrh	r2, [r3, #6]
 800b14a:	893b      	ldrh	r3, [r7, #8]
 800b14c:	4293      	cmp	r3, r2
 800b14e:	bf28      	it	cs
 800b150:	4613      	movcs	r3, r2
 800b152:	b29b      	uxth	r3, r3
 800b154:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b156:	893b      	ldrh	r3, [r7, #8]
 800b158:	461a      	mov	r2, r3
 800b15a:	68f9      	ldr	r1, [r7, #12]
 800b15c:	6878      	ldr	r0, [r7, #4]
 800b15e:	f000 fa69 	bl	800b634 <USBD_CtlSendData>
 800b162:	e009      	b.n	800b178 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800b164:	6839      	ldr	r1, [r7, #0]
 800b166:	6878      	ldr	r0, [r7, #4]
 800b168:	f000 f9e7 	bl	800b53a <USBD_CtlError>
 800b16c:	e004      	b.n	800b178 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800b16e:	6878      	ldr	r0, [r7, #4]
 800b170:	f000 faba 	bl	800b6e8 <USBD_CtlSendStatus>
 800b174:	e000      	b.n	800b178 <USBD_GetDescriptor+0x320>
    return;
 800b176:	bf00      	nop
  }
}
 800b178:	3710      	adds	r7, #16
 800b17a:	46bd      	mov	sp, r7
 800b17c:	bd80      	pop	{r7, pc}
 800b17e:	bf00      	nop

0800b180 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b180:	b580      	push	{r7, lr}
 800b182:	b084      	sub	sp, #16
 800b184:	af00      	add	r7, sp, #0
 800b186:	6078      	str	r0, [r7, #4]
 800b188:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b18a:	683b      	ldr	r3, [r7, #0]
 800b18c:	889b      	ldrh	r3, [r3, #4]
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d131      	bne.n	800b1f6 <USBD_SetAddress+0x76>
 800b192:	683b      	ldr	r3, [r7, #0]
 800b194:	88db      	ldrh	r3, [r3, #6]
 800b196:	2b00      	cmp	r3, #0
 800b198:	d12d      	bne.n	800b1f6 <USBD_SetAddress+0x76>
 800b19a:	683b      	ldr	r3, [r7, #0]
 800b19c:	885b      	ldrh	r3, [r3, #2]
 800b19e:	2b7f      	cmp	r3, #127	@ 0x7f
 800b1a0:	d829      	bhi.n	800b1f6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b1a2:	683b      	ldr	r3, [r7, #0]
 800b1a4:	885b      	ldrh	r3, [r3, #2]
 800b1a6:	b2db      	uxtb	r3, r3
 800b1a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b1ac:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b1b4:	b2db      	uxtb	r3, r3
 800b1b6:	2b03      	cmp	r3, #3
 800b1b8:	d104      	bne.n	800b1c4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800b1ba:	6839      	ldr	r1, [r7, #0]
 800b1bc:	6878      	ldr	r0, [r7, #4]
 800b1be:	f000 f9bc 	bl	800b53a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b1c2:	e01d      	b.n	800b200 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	7bfa      	ldrb	r2, [r7, #15]
 800b1c8:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b1cc:	7bfb      	ldrb	r3, [r7, #15]
 800b1ce:	4619      	mov	r1, r3
 800b1d0:	6878      	ldr	r0, [r7, #4]
 800b1d2:	f000 ff37 	bl	800c044 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b1d6:	6878      	ldr	r0, [r7, #4]
 800b1d8:	f000 fa86 	bl	800b6e8 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b1dc:	7bfb      	ldrb	r3, [r7, #15]
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d004      	beq.n	800b1ec <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	2202      	movs	r2, #2
 800b1e6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b1ea:	e009      	b.n	800b200 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	2201      	movs	r2, #1
 800b1f0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b1f4:	e004      	b.n	800b200 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b1f6:	6839      	ldr	r1, [r7, #0]
 800b1f8:	6878      	ldr	r0, [r7, #4]
 800b1fa:	f000 f99e 	bl	800b53a <USBD_CtlError>
  }
}
 800b1fe:	bf00      	nop
 800b200:	bf00      	nop
 800b202:	3710      	adds	r7, #16
 800b204:	46bd      	mov	sp, r7
 800b206:	bd80      	pop	{r7, pc}

0800b208 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b208:	b580      	push	{r7, lr}
 800b20a:	b084      	sub	sp, #16
 800b20c:	af00      	add	r7, sp, #0
 800b20e:	6078      	str	r0, [r7, #4]
 800b210:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b212:	2300      	movs	r3, #0
 800b214:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b216:	683b      	ldr	r3, [r7, #0]
 800b218:	885b      	ldrh	r3, [r3, #2]
 800b21a:	b2da      	uxtb	r2, r3
 800b21c:	4b4e      	ldr	r3, [pc, #312]	@ (800b358 <USBD_SetConfig+0x150>)
 800b21e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b220:	4b4d      	ldr	r3, [pc, #308]	@ (800b358 <USBD_SetConfig+0x150>)
 800b222:	781b      	ldrb	r3, [r3, #0]
 800b224:	2b01      	cmp	r3, #1
 800b226:	d905      	bls.n	800b234 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800b228:	6839      	ldr	r1, [r7, #0]
 800b22a:	6878      	ldr	r0, [r7, #4]
 800b22c:	f000 f985 	bl	800b53a <USBD_CtlError>
    return USBD_FAIL;
 800b230:	2303      	movs	r3, #3
 800b232:	e08c      	b.n	800b34e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b23a:	b2db      	uxtb	r3, r3
 800b23c:	2b02      	cmp	r3, #2
 800b23e:	d002      	beq.n	800b246 <USBD_SetConfig+0x3e>
 800b240:	2b03      	cmp	r3, #3
 800b242:	d029      	beq.n	800b298 <USBD_SetConfig+0x90>
 800b244:	e075      	b.n	800b332 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800b246:	4b44      	ldr	r3, [pc, #272]	@ (800b358 <USBD_SetConfig+0x150>)
 800b248:	781b      	ldrb	r3, [r3, #0]
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d020      	beq.n	800b290 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800b24e:	4b42      	ldr	r3, [pc, #264]	@ (800b358 <USBD_SetConfig+0x150>)
 800b250:	781b      	ldrb	r3, [r3, #0]
 800b252:	461a      	mov	r2, r3
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b258:	4b3f      	ldr	r3, [pc, #252]	@ (800b358 <USBD_SetConfig+0x150>)
 800b25a:	781b      	ldrb	r3, [r3, #0]
 800b25c:	4619      	mov	r1, r3
 800b25e:	6878      	ldr	r0, [r7, #4]
 800b260:	f7fe ffb9 	bl	800a1d6 <USBD_SetClassConfig>
 800b264:	4603      	mov	r3, r0
 800b266:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800b268:	7bfb      	ldrb	r3, [r7, #15]
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d008      	beq.n	800b280 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800b26e:	6839      	ldr	r1, [r7, #0]
 800b270:	6878      	ldr	r0, [r7, #4]
 800b272:	f000 f962 	bl	800b53a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	2202      	movs	r2, #2
 800b27a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b27e:	e065      	b.n	800b34c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b280:	6878      	ldr	r0, [r7, #4]
 800b282:	f000 fa31 	bl	800b6e8 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	2203      	movs	r2, #3
 800b28a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b28e:	e05d      	b.n	800b34c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b290:	6878      	ldr	r0, [r7, #4]
 800b292:	f000 fa29 	bl	800b6e8 <USBD_CtlSendStatus>
      break;
 800b296:	e059      	b.n	800b34c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b298:	4b2f      	ldr	r3, [pc, #188]	@ (800b358 <USBD_SetConfig+0x150>)
 800b29a:	781b      	ldrb	r3, [r3, #0]
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d112      	bne.n	800b2c6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	2202      	movs	r2, #2
 800b2a4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800b2a8:	4b2b      	ldr	r3, [pc, #172]	@ (800b358 <USBD_SetConfig+0x150>)
 800b2aa:	781b      	ldrb	r3, [r3, #0]
 800b2ac:	461a      	mov	r2, r3
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b2b2:	4b29      	ldr	r3, [pc, #164]	@ (800b358 <USBD_SetConfig+0x150>)
 800b2b4:	781b      	ldrb	r3, [r3, #0]
 800b2b6:	4619      	mov	r1, r3
 800b2b8:	6878      	ldr	r0, [r7, #4]
 800b2ba:	f7fe ffa8 	bl	800a20e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b2be:	6878      	ldr	r0, [r7, #4]
 800b2c0:	f000 fa12 	bl	800b6e8 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b2c4:	e042      	b.n	800b34c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800b2c6:	4b24      	ldr	r3, [pc, #144]	@ (800b358 <USBD_SetConfig+0x150>)
 800b2c8:	781b      	ldrb	r3, [r3, #0]
 800b2ca:	461a      	mov	r2, r3
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	685b      	ldr	r3, [r3, #4]
 800b2d0:	429a      	cmp	r2, r3
 800b2d2:	d02a      	beq.n	800b32a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	685b      	ldr	r3, [r3, #4]
 800b2d8:	b2db      	uxtb	r3, r3
 800b2da:	4619      	mov	r1, r3
 800b2dc:	6878      	ldr	r0, [r7, #4]
 800b2de:	f7fe ff96 	bl	800a20e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b2e2:	4b1d      	ldr	r3, [pc, #116]	@ (800b358 <USBD_SetConfig+0x150>)
 800b2e4:	781b      	ldrb	r3, [r3, #0]
 800b2e6:	461a      	mov	r2, r3
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b2ec:	4b1a      	ldr	r3, [pc, #104]	@ (800b358 <USBD_SetConfig+0x150>)
 800b2ee:	781b      	ldrb	r3, [r3, #0]
 800b2f0:	4619      	mov	r1, r3
 800b2f2:	6878      	ldr	r0, [r7, #4]
 800b2f4:	f7fe ff6f 	bl	800a1d6 <USBD_SetClassConfig>
 800b2f8:	4603      	mov	r3, r0
 800b2fa:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800b2fc:	7bfb      	ldrb	r3, [r7, #15]
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d00f      	beq.n	800b322 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800b302:	6839      	ldr	r1, [r7, #0]
 800b304:	6878      	ldr	r0, [r7, #4]
 800b306:	f000 f918 	bl	800b53a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	685b      	ldr	r3, [r3, #4]
 800b30e:	b2db      	uxtb	r3, r3
 800b310:	4619      	mov	r1, r3
 800b312:	6878      	ldr	r0, [r7, #4]
 800b314:	f7fe ff7b 	bl	800a20e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	2202      	movs	r2, #2
 800b31c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b320:	e014      	b.n	800b34c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b322:	6878      	ldr	r0, [r7, #4]
 800b324:	f000 f9e0 	bl	800b6e8 <USBD_CtlSendStatus>
      break;
 800b328:	e010      	b.n	800b34c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b32a:	6878      	ldr	r0, [r7, #4]
 800b32c:	f000 f9dc 	bl	800b6e8 <USBD_CtlSendStatus>
      break;
 800b330:	e00c      	b.n	800b34c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800b332:	6839      	ldr	r1, [r7, #0]
 800b334:	6878      	ldr	r0, [r7, #4]
 800b336:	f000 f900 	bl	800b53a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b33a:	4b07      	ldr	r3, [pc, #28]	@ (800b358 <USBD_SetConfig+0x150>)
 800b33c:	781b      	ldrb	r3, [r3, #0]
 800b33e:	4619      	mov	r1, r3
 800b340:	6878      	ldr	r0, [r7, #4]
 800b342:	f7fe ff64 	bl	800a20e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800b346:	2303      	movs	r3, #3
 800b348:	73fb      	strb	r3, [r7, #15]
      break;
 800b34a:	bf00      	nop
  }

  return ret;
 800b34c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b34e:	4618      	mov	r0, r3
 800b350:	3710      	adds	r7, #16
 800b352:	46bd      	mov	sp, r7
 800b354:	bd80      	pop	{r7, pc}
 800b356:	bf00      	nop
 800b358:	24000354 	.word	0x24000354

0800b35c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b35c:	b580      	push	{r7, lr}
 800b35e:	b082      	sub	sp, #8
 800b360:	af00      	add	r7, sp, #0
 800b362:	6078      	str	r0, [r7, #4]
 800b364:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b366:	683b      	ldr	r3, [r7, #0]
 800b368:	88db      	ldrh	r3, [r3, #6]
 800b36a:	2b01      	cmp	r3, #1
 800b36c:	d004      	beq.n	800b378 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b36e:	6839      	ldr	r1, [r7, #0]
 800b370:	6878      	ldr	r0, [r7, #4]
 800b372:	f000 f8e2 	bl	800b53a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b376:	e023      	b.n	800b3c0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b37e:	b2db      	uxtb	r3, r3
 800b380:	2b02      	cmp	r3, #2
 800b382:	dc02      	bgt.n	800b38a <USBD_GetConfig+0x2e>
 800b384:	2b00      	cmp	r3, #0
 800b386:	dc03      	bgt.n	800b390 <USBD_GetConfig+0x34>
 800b388:	e015      	b.n	800b3b6 <USBD_GetConfig+0x5a>
 800b38a:	2b03      	cmp	r3, #3
 800b38c:	d00b      	beq.n	800b3a6 <USBD_GetConfig+0x4a>
 800b38e:	e012      	b.n	800b3b6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	2200      	movs	r2, #0
 800b394:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	3308      	adds	r3, #8
 800b39a:	2201      	movs	r2, #1
 800b39c:	4619      	mov	r1, r3
 800b39e:	6878      	ldr	r0, [r7, #4]
 800b3a0:	f000 f948 	bl	800b634 <USBD_CtlSendData>
        break;
 800b3a4:	e00c      	b.n	800b3c0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	3304      	adds	r3, #4
 800b3aa:	2201      	movs	r2, #1
 800b3ac:	4619      	mov	r1, r3
 800b3ae:	6878      	ldr	r0, [r7, #4]
 800b3b0:	f000 f940 	bl	800b634 <USBD_CtlSendData>
        break;
 800b3b4:	e004      	b.n	800b3c0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800b3b6:	6839      	ldr	r1, [r7, #0]
 800b3b8:	6878      	ldr	r0, [r7, #4]
 800b3ba:	f000 f8be 	bl	800b53a <USBD_CtlError>
        break;
 800b3be:	bf00      	nop
}
 800b3c0:	bf00      	nop
 800b3c2:	3708      	adds	r7, #8
 800b3c4:	46bd      	mov	sp, r7
 800b3c6:	bd80      	pop	{r7, pc}

0800b3c8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b3c8:	b580      	push	{r7, lr}
 800b3ca:	b082      	sub	sp, #8
 800b3cc:	af00      	add	r7, sp, #0
 800b3ce:	6078      	str	r0, [r7, #4]
 800b3d0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b3d8:	b2db      	uxtb	r3, r3
 800b3da:	3b01      	subs	r3, #1
 800b3dc:	2b02      	cmp	r3, #2
 800b3de:	d81e      	bhi.n	800b41e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b3e0:	683b      	ldr	r3, [r7, #0]
 800b3e2:	88db      	ldrh	r3, [r3, #6]
 800b3e4:	2b02      	cmp	r3, #2
 800b3e6:	d004      	beq.n	800b3f2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800b3e8:	6839      	ldr	r1, [r7, #0]
 800b3ea:	6878      	ldr	r0, [r7, #4]
 800b3ec:	f000 f8a5 	bl	800b53a <USBD_CtlError>
        break;
 800b3f0:	e01a      	b.n	800b428 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	2201      	movs	r2, #1
 800b3f6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d005      	beq.n	800b40e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	68db      	ldr	r3, [r3, #12]
 800b406:	f043 0202 	orr.w	r2, r3, #2
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	330c      	adds	r3, #12
 800b412:	2202      	movs	r2, #2
 800b414:	4619      	mov	r1, r3
 800b416:	6878      	ldr	r0, [r7, #4]
 800b418:	f000 f90c 	bl	800b634 <USBD_CtlSendData>
      break;
 800b41c:	e004      	b.n	800b428 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800b41e:	6839      	ldr	r1, [r7, #0]
 800b420:	6878      	ldr	r0, [r7, #4]
 800b422:	f000 f88a 	bl	800b53a <USBD_CtlError>
      break;
 800b426:	bf00      	nop
  }
}
 800b428:	bf00      	nop
 800b42a:	3708      	adds	r7, #8
 800b42c:	46bd      	mov	sp, r7
 800b42e:	bd80      	pop	{r7, pc}

0800b430 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b430:	b580      	push	{r7, lr}
 800b432:	b082      	sub	sp, #8
 800b434:	af00      	add	r7, sp, #0
 800b436:	6078      	str	r0, [r7, #4]
 800b438:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b43a:	683b      	ldr	r3, [r7, #0]
 800b43c:	885b      	ldrh	r3, [r3, #2]
 800b43e:	2b01      	cmp	r3, #1
 800b440:	d107      	bne.n	800b452 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	2201      	movs	r2, #1
 800b446:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b44a:	6878      	ldr	r0, [r7, #4]
 800b44c:	f000 f94c 	bl	800b6e8 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800b450:	e013      	b.n	800b47a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800b452:	683b      	ldr	r3, [r7, #0]
 800b454:	885b      	ldrh	r3, [r3, #2]
 800b456:	2b02      	cmp	r3, #2
 800b458:	d10b      	bne.n	800b472 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800b45a:	683b      	ldr	r3, [r7, #0]
 800b45c:	889b      	ldrh	r3, [r3, #4]
 800b45e:	0a1b      	lsrs	r3, r3, #8
 800b460:	b29b      	uxth	r3, r3
 800b462:	b2da      	uxtb	r2, r3
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800b46a:	6878      	ldr	r0, [r7, #4]
 800b46c:	f000 f93c 	bl	800b6e8 <USBD_CtlSendStatus>
}
 800b470:	e003      	b.n	800b47a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800b472:	6839      	ldr	r1, [r7, #0]
 800b474:	6878      	ldr	r0, [r7, #4]
 800b476:	f000 f860 	bl	800b53a <USBD_CtlError>
}
 800b47a:	bf00      	nop
 800b47c:	3708      	adds	r7, #8
 800b47e:	46bd      	mov	sp, r7
 800b480:	bd80      	pop	{r7, pc}

0800b482 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b482:	b580      	push	{r7, lr}
 800b484:	b082      	sub	sp, #8
 800b486:	af00      	add	r7, sp, #0
 800b488:	6078      	str	r0, [r7, #4]
 800b48a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b492:	b2db      	uxtb	r3, r3
 800b494:	3b01      	subs	r3, #1
 800b496:	2b02      	cmp	r3, #2
 800b498:	d80b      	bhi.n	800b4b2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b49a:	683b      	ldr	r3, [r7, #0]
 800b49c:	885b      	ldrh	r3, [r3, #2]
 800b49e:	2b01      	cmp	r3, #1
 800b4a0:	d10c      	bne.n	800b4bc <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	2200      	movs	r2, #0
 800b4a6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b4aa:	6878      	ldr	r0, [r7, #4]
 800b4ac:	f000 f91c 	bl	800b6e8 <USBD_CtlSendStatus>
      }
      break;
 800b4b0:	e004      	b.n	800b4bc <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b4b2:	6839      	ldr	r1, [r7, #0]
 800b4b4:	6878      	ldr	r0, [r7, #4]
 800b4b6:	f000 f840 	bl	800b53a <USBD_CtlError>
      break;
 800b4ba:	e000      	b.n	800b4be <USBD_ClrFeature+0x3c>
      break;
 800b4bc:	bf00      	nop
  }
}
 800b4be:	bf00      	nop
 800b4c0:	3708      	adds	r7, #8
 800b4c2:	46bd      	mov	sp, r7
 800b4c4:	bd80      	pop	{r7, pc}

0800b4c6 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b4c6:	b580      	push	{r7, lr}
 800b4c8:	b084      	sub	sp, #16
 800b4ca:	af00      	add	r7, sp, #0
 800b4cc:	6078      	str	r0, [r7, #4]
 800b4ce:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b4d0:	683b      	ldr	r3, [r7, #0]
 800b4d2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b4d4:	68fb      	ldr	r3, [r7, #12]
 800b4d6:	781a      	ldrb	r2, [r3, #0]
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	3301      	adds	r3, #1
 800b4e0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	781a      	ldrb	r2, [r3, #0]
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	3301      	adds	r3, #1
 800b4ee:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b4f0:	68f8      	ldr	r0, [r7, #12]
 800b4f2:	f7ff fa16 	bl	800a922 <SWAPBYTE>
 800b4f6:	4603      	mov	r3, r0
 800b4f8:	461a      	mov	r2, r3
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	3301      	adds	r3, #1
 800b502:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	3301      	adds	r3, #1
 800b508:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b50a:	68f8      	ldr	r0, [r7, #12]
 800b50c:	f7ff fa09 	bl	800a922 <SWAPBYTE>
 800b510:	4603      	mov	r3, r0
 800b512:	461a      	mov	r2, r3
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	3301      	adds	r3, #1
 800b51c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	3301      	adds	r3, #1
 800b522:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b524:	68f8      	ldr	r0, [r7, #12]
 800b526:	f7ff f9fc 	bl	800a922 <SWAPBYTE>
 800b52a:	4603      	mov	r3, r0
 800b52c:	461a      	mov	r2, r3
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	80da      	strh	r2, [r3, #6]
}
 800b532:	bf00      	nop
 800b534:	3710      	adds	r7, #16
 800b536:	46bd      	mov	sp, r7
 800b538:	bd80      	pop	{r7, pc}

0800b53a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b53a:	b580      	push	{r7, lr}
 800b53c:	b082      	sub	sp, #8
 800b53e:	af00      	add	r7, sp, #0
 800b540:	6078      	str	r0, [r7, #4]
 800b542:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b544:	2180      	movs	r1, #128	@ 0x80
 800b546:	6878      	ldr	r0, [r7, #4]
 800b548:	f000 fd12 	bl	800bf70 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b54c:	2100      	movs	r1, #0
 800b54e:	6878      	ldr	r0, [r7, #4]
 800b550:	f000 fd0e 	bl	800bf70 <USBD_LL_StallEP>
}
 800b554:	bf00      	nop
 800b556:	3708      	adds	r7, #8
 800b558:	46bd      	mov	sp, r7
 800b55a:	bd80      	pop	{r7, pc}

0800b55c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b55c:	b580      	push	{r7, lr}
 800b55e:	b086      	sub	sp, #24
 800b560:	af00      	add	r7, sp, #0
 800b562:	60f8      	str	r0, [r7, #12]
 800b564:	60b9      	str	r1, [r7, #8]
 800b566:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b568:	2300      	movs	r3, #0
 800b56a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	2b00      	cmp	r3, #0
 800b570:	d042      	beq.n	800b5f8 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800b576:	6938      	ldr	r0, [r7, #16]
 800b578:	f000 f842 	bl	800b600 <USBD_GetLen>
 800b57c:	4603      	mov	r3, r0
 800b57e:	3301      	adds	r3, #1
 800b580:	005b      	lsls	r3, r3, #1
 800b582:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b586:	d808      	bhi.n	800b59a <USBD_GetString+0x3e>
 800b588:	6938      	ldr	r0, [r7, #16]
 800b58a:	f000 f839 	bl	800b600 <USBD_GetLen>
 800b58e:	4603      	mov	r3, r0
 800b590:	3301      	adds	r3, #1
 800b592:	b29b      	uxth	r3, r3
 800b594:	005b      	lsls	r3, r3, #1
 800b596:	b29a      	uxth	r2, r3
 800b598:	e001      	b.n	800b59e <USBD_GetString+0x42>
 800b59a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b5a2:	7dfb      	ldrb	r3, [r7, #23]
 800b5a4:	68ba      	ldr	r2, [r7, #8]
 800b5a6:	4413      	add	r3, r2
 800b5a8:	687a      	ldr	r2, [r7, #4]
 800b5aa:	7812      	ldrb	r2, [r2, #0]
 800b5ac:	701a      	strb	r2, [r3, #0]
  idx++;
 800b5ae:	7dfb      	ldrb	r3, [r7, #23]
 800b5b0:	3301      	adds	r3, #1
 800b5b2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b5b4:	7dfb      	ldrb	r3, [r7, #23]
 800b5b6:	68ba      	ldr	r2, [r7, #8]
 800b5b8:	4413      	add	r3, r2
 800b5ba:	2203      	movs	r2, #3
 800b5bc:	701a      	strb	r2, [r3, #0]
  idx++;
 800b5be:	7dfb      	ldrb	r3, [r7, #23]
 800b5c0:	3301      	adds	r3, #1
 800b5c2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b5c4:	e013      	b.n	800b5ee <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800b5c6:	7dfb      	ldrb	r3, [r7, #23]
 800b5c8:	68ba      	ldr	r2, [r7, #8]
 800b5ca:	4413      	add	r3, r2
 800b5cc:	693a      	ldr	r2, [r7, #16]
 800b5ce:	7812      	ldrb	r2, [r2, #0]
 800b5d0:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b5d2:	693b      	ldr	r3, [r7, #16]
 800b5d4:	3301      	adds	r3, #1
 800b5d6:	613b      	str	r3, [r7, #16]
    idx++;
 800b5d8:	7dfb      	ldrb	r3, [r7, #23]
 800b5da:	3301      	adds	r3, #1
 800b5dc:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b5de:	7dfb      	ldrb	r3, [r7, #23]
 800b5e0:	68ba      	ldr	r2, [r7, #8]
 800b5e2:	4413      	add	r3, r2
 800b5e4:	2200      	movs	r2, #0
 800b5e6:	701a      	strb	r2, [r3, #0]
    idx++;
 800b5e8:	7dfb      	ldrb	r3, [r7, #23]
 800b5ea:	3301      	adds	r3, #1
 800b5ec:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b5ee:	693b      	ldr	r3, [r7, #16]
 800b5f0:	781b      	ldrb	r3, [r3, #0]
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d1e7      	bne.n	800b5c6 <USBD_GetString+0x6a>
 800b5f6:	e000      	b.n	800b5fa <USBD_GetString+0x9e>
    return;
 800b5f8:	bf00      	nop
  }
}
 800b5fa:	3718      	adds	r7, #24
 800b5fc:	46bd      	mov	sp, r7
 800b5fe:	bd80      	pop	{r7, pc}

0800b600 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b600:	b480      	push	{r7}
 800b602:	b085      	sub	sp, #20
 800b604:	af00      	add	r7, sp, #0
 800b606:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b608:	2300      	movs	r3, #0
 800b60a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b610:	e005      	b.n	800b61e <USBD_GetLen+0x1e>
  {
    len++;
 800b612:	7bfb      	ldrb	r3, [r7, #15]
 800b614:	3301      	adds	r3, #1
 800b616:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b618:	68bb      	ldr	r3, [r7, #8]
 800b61a:	3301      	adds	r3, #1
 800b61c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b61e:	68bb      	ldr	r3, [r7, #8]
 800b620:	781b      	ldrb	r3, [r3, #0]
 800b622:	2b00      	cmp	r3, #0
 800b624:	d1f5      	bne.n	800b612 <USBD_GetLen+0x12>
  }

  return len;
 800b626:	7bfb      	ldrb	r3, [r7, #15]
}
 800b628:	4618      	mov	r0, r3
 800b62a:	3714      	adds	r7, #20
 800b62c:	46bd      	mov	sp, r7
 800b62e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b632:	4770      	bx	lr

0800b634 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b634:	b580      	push	{r7, lr}
 800b636:	b084      	sub	sp, #16
 800b638:	af00      	add	r7, sp, #0
 800b63a:	60f8      	str	r0, [r7, #12]
 800b63c:	60b9      	str	r1, [r7, #8]
 800b63e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	2202      	movs	r2, #2
 800b644:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	687a      	ldr	r2, [r7, #4]
 800b64c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b64e:	68fb      	ldr	r3, [r7, #12]
 800b650:	687a      	ldr	r2, [r7, #4]
 800b652:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	68ba      	ldr	r2, [r7, #8]
 800b658:	2100      	movs	r1, #0
 800b65a:	68f8      	ldr	r0, [r7, #12]
 800b65c:	f000 fd11 	bl	800c082 <USBD_LL_Transmit>

  return USBD_OK;
 800b660:	2300      	movs	r3, #0
}
 800b662:	4618      	mov	r0, r3
 800b664:	3710      	adds	r7, #16
 800b666:	46bd      	mov	sp, r7
 800b668:	bd80      	pop	{r7, pc}

0800b66a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b66a:	b580      	push	{r7, lr}
 800b66c:	b084      	sub	sp, #16
 800b66e:	af00      	add	r7, sp, #0
 800b670:	60f8      	str	r0, [r7, #12]
 800b672:	60b9      	str	r1, [r7, #8]
 800b674:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	68ba      	ldr	r2, [r7, #8]
 800b67a:	2100      	movs	r1, #0
 800b67c:	68f8      	ldr	r0, [r7, #12]
 800b67e:	f000 fd00 	bl	800c082 <USBD_LL_Transmit>

  return USBD_OK;
 800b682:	2300      	movs	r3, #0
}
 800b684:	4618      	mov	r0, r3
 800b686:	3710      	adds	r7, #16
 800b688:	46bd      	mov	sp, r7
 800b68a:	bd80      	pop	{r7, pc}

0800b68c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800b68c:	b580      	push	{r7, lr}
 800b68e:	b084      	sub	sp, #16
 800b690:	af00      	add	r7, sp, #0
 800b692:	60f8      	str	r0, [r7, #12]
 800b694:	60b9      	str	r1, [r7, #8]
 800b696:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	2203      	movs	r2, #3
 800b69c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	687a      	ldr	r2, [r7, #4]
 800b6a4:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	687a      	ldr	r2, [r7, #4]
 800b6ac:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	68ba      	ldr	r2, [r7, #8]
 800b6b4:	2100      	movs	r1, #0
 800b6b6:	68f8      	ldr	r0, [r7, #12]
 800b6b8:	f000 fd04 	bl	800c0c4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b6bc:	2300      	movs	r3, #0
}
 800b6be:	4618      	mov	r0, r3
 800b6c0:	3710      	adds	r7, #16
 800b6c2:	46bd      	mov	sp, r7
 800b6c4:	bd80      	pop	{r7, pc}

0800b6c6 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b6c6:	b580      	push	{r7, lr}
 800b6c8:	b084      	sub	sp, #16
 800b6ca:	af00      	add	r7, sp, #0
 800b6cc:	60f8      	str	r0, [r7, #12]
 800b6ce:	60b9      	str	r1, [r7, #8]
 800b6d0:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	68ba      	ldr	r2, [r7, #8]
 800b6d6:	2100      	movs	r1, #0
 800b6d8:	68f8      	ldr	r0, [r7, #12]
 800b6da:	f000 fcf3 	bl	800c0c4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b6de:	2300      	movs	r3, #0
}
 800b6e0:	4618      	mov	r0, r3
 800b6e2:	3710      	adds	r7, #16
 800b6e4:	46bd      	mov	sp, r7
 800b6e6:	bd80      	pop	{r7, pc}

0800b6e8 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b6e8:	b580      	push	{r7, lr}
 800b6ea:	b082      	sub	sp, #8
 800b6ec:	af00      	add	r7, sp, #0
 800b6ee:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	2204      	movs	r2, #4
 800b6f4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b6f8:	2300      	movs	r3, #0
 800b6fa:	2200      	movs	r2, #0
 800b6fc:	2100      	movs	r1, #0
 800b6fe:	6878      	ldr	r0, [r7, #4]
 800b700:	f000 fcbf 	bl	800c082 <USBD_LL_Transmit>

  return USBD_OK;
 800b704:	2300      	movs	r3, #0
}
 800b706:	4618      	mov	r0, r3
 800b708:	3708      	adds	r7, #8
 800b70a:	46bd      	mov	sp, r7
 800b70c:	bd80      	pop	{r7, pc}

0800b70e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b70e:	b580      	push	{r7, lr}
 800b710:	b082      	sub	sp, #8
 800b712:	af00      	add	r7, sp, #0
 800b714:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	2205      	movs	r2, #5
 800b71a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b71e:	2300      	movs	r3, #0
 800b720:	2200      	movs	r2, #0
 800b722:	2100      	movs	r1, #0
 800b724:	6878      	ldr	r0, [r7, #4]
 800b726:	f000 fccd 	bl	800c0c4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b72a:	2300      	movs	r3, #0
}
 800b72c:	4618      	mov	r0, r3
 800b72e:	3708      	adds	r7, #8
 800b730:	46bd      	mov	sp, r7
 800b732:	bd80      	pop	{r7, pc}

0800b734 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b734:	b580      	push	{r7, lr}
 800b736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b738:	2200      	movs	r2, #0
 800b73a:	4913      	ldr	r1, [pc, #76]	@ (800b788 <MX_USB_DEVICE_Init+0x54>)
 800b73c:	4813      	ldr	r0, [pc, #76]	@ (800b78c <MX_USB_DEVICE_Init+0x58>)
 800b73e:	f7fe fccd 	bl	800a0dc <USBD_Init>
 800b742:	4603      	mov	r3, r0
 800b744:	2b00      	cmp	r3, #0
 800b746:	d001      	beq.n	800b74c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b748:	f7f5 f9b8 	bl	8000abc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800b74c:	4910      	ldr	r1, [pc, #64]	@ (800b790 <MX_USB_DEVICE_Init+0x5c>)
 800b74e:	480f      	ldr	r0, [pc, #60]	@ (800b78c <MX_USB_DEVICE_Init+0x58>)
 800b750:	f7fe fcf4 	bl	800a13c <USBD_RegisterClass>
 800b754:	4603      	mov	r3, r0
 800b756:	2b00      	cmp	r3, #0
 800b758:	d001      	beq.n	800b75e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b75a:	f7f5 f9af 	bl	8000abc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800b75e:	490d      	ldr	r1, [pc, #52]	@ (800b794 <MX_USB_DEVICE_Init+0x60>)
 800b760:	480a      	ldr	r0, [pc, #40]	@ (800b78c <MX_USB_DEVICE_Init+0x58>)
 800b762:	f7fe fbeb 	bl	8009f3c <USBD_CDC_RegisterInterface>
 800b766:	4603      	mov	r3, r0
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d001      	beq.n	800b770 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b76c:	f7f5 f9a6 	bl	8000abc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b770:	4806      	ldr	r0, [pc, #24]	@ (800b78c <MX_USB_DEVICE_Init+0x58>)
 800b772:	f7fe fd19 	bl	800a1a8 <USBD_Start>
 800b776:	4603      	mov	r3, r0
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d001      	beq.n	800b780 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b77c:	f7f5 f99e 	bl	8000abc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 800b780:	f7f8 ffa6 	bl	80046d0 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b784:	bf00      	nop
 800b786:	bd80      	pop	{r7, pc}
 800b788:	240000b0 	.word	0x240000b0
 800b78c:	24000358 	.word	0x24000358
 800b790:	2400001c 	.word	0x2400001c
 800b794:	2400009c 	.word	0x2400009c

0800b798 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b798:	b580      	push	{r7, lr}
 800b79a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b79c:	2200      	movs	r2, #0
 800b79e:	4905      	ldr	r1, [pc, #20]	@ (800b7b4 <CDC_Init_FS+0x1c>)
 800b7a0:	4805      	ldr	r0, [pc, #20]	@ (800b7b8 <CDC_Init_FS+0x20>)
 800b7a2:	f7fe fbe5 	bl	8009f70 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b7a6:	4905      	ldr	r1, [pc, #20]	@ (800b7bc <CDC_Init_FS+0x24>)
 800b7a8:	4803      	ldr	r0, [pc, #12]	@ (800b7b8 <CDC_Init_FS+0x20>)
 800b7aa:	f7fe fc03 	bl	8009fb4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b7ae:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b7b0:	4618      	mov	r0, r3
 800b7b2:	bd80      	pop	{r7, pc}
 800b7b4:	24000e34 	.word	0x24000e34
 800b7b8:	24000358 	.word	0x24000358
 800b7bc:	24000634 	.word	0x24000634

0800b7c0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b7c0:	b480      	push	{r7}
 800b7c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b7c4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b7c6:	4618      	mov	r0, r3
 800b7c8:	46bd      	mov	sp, r7
 800b7ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ce:	4770      	bx	lr

0800b7d0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b7d0:	b480      	push	{r7}
 800b7d2:	b083      	sub	sp, #12
 800b7d4:	af00      	add	r7, sp, #0
 800b7d6:	4603      	mov	r3, r0
 800b7d8:	6039      	str	r1, [r7, #0]
 800b7da:	71fb      	strb	r3, [r7, #7]
 800b7dc:	4613      	mov	r3, r2
 800b7de:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b7e0:	79fb      	ldrb	r3, [r7, #7]
 800b7e2:	2b23      	cmp	r3, #35	@ 0x23
 800b7e4:	d84a      	bhi.n	800b87c <CDC_Control_FS+0xac>
 800b7e6:	a201      	add	r2, pc, #4	@ (adr r2, 800b7ec <CDC_Control_FS+0x1c>)
 800b7e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7ec:	0800b87d 	.word	0x0800b87d
 800b7f0:	0800b87d 	.word	0x0800b87d
 800b7f4:	0800b87d 	.word	0x0800b87d
 800b7f8:	0800b87d 	.word	0x0800b87d
 800b7fc:	0800b87d 	.word	0x0800b87d
 800b800:	0800b87d 	.word	0x0800b87d
 800b804:	0800b87d 	.word	0x0800b87d
 800b808:	0800b87d 	.word	0x0800b87d
 800b80c:	0800b87d 	.word	0x0800b87d
 800b810:	0800b87d 	.word	0x0800b87d
 800b814:	0800b87d 	.word	0x0800b87d
 800b818:	0800b87d 	.word	0x0800b87d
 800b81c:	0800b87d 	.word	0x0800b87d
 800b820:	0800b87d 	.word	0x0800b87d
 800b824:	0800b87d 	.word	0x0800b87d
 800b828:	0800b87d 	.word	0x0800b87d
 800b82c:	0800b87d 	.word	0x0800b87d
 800b830:	0800b87d 	.word	0x0800b87d
 800b834:	0800b87d 	.word	0x0800b87d
 800b838:	0800b87d 	.word	0x0800b87d
 800b83c:	0800b87d 	.word	0x0800b87d
 800b840:	0800b87d 	.word	0x0800b87d
 800b844:	0800b87d 	.word	0x0800b87d
 800b848:	0800b87d 	.word	0x0800b87d
 800b84c:	0800b87d 	.word	0x0800b87d
 800b850:	0800b87d 	.word	0x0800b87d
 800b854:	0800b87d 	.word	0x0800b87d
 800b858:	0800b87d 	.word	0x0800b87d
 800b85c:	0800b87d 	.word	0x0800b87d
 800b860:	0800b87d 	.word	0x0800b87d
 800b864:	0800b87d 	.word	0x0800b87d
 800b868:	0800b87d 	.word	0x0800b87d
 800b86c:	0800b87d 	.word	0x0800b87d
 800b870:	0800b87d 	.word	0x0800b87d
 800b874:	0800b87d 	.word	0x0800b87d
 800b878:	0800b87d 	.word	0x0800b87d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b87c:	bf00      	nop
  }

  return (USBD_OK);
 800b87e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b880:	4618      	mov	r0, r3
 800b882:	370c      	adds	r7, #12
 800b884:	46bd      	mov	sp, r7
 800b886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b88a:	4770      	bx	lr

0800b88c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b88c:	b580      	push	{r7, lr}
 800b88e:	b082      	sub	sp, #8
 800b890:	af00      	add	r7, sp, #0
 800b892:	6078      	str	r0, [r7, #4]
 800b894:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b896:	6879      	ldr	r1, [r7, #4]
 800b898:	4805      	ldr	r0, [pc, #20]	@ (800b8b0 <CDC_Receive_FS+0x24>)
 800b89a:	f7fe fb8b 	bl	8009fb4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b89e:	4804      	ldr	r0, [pc, #16]	@ (800b8b0 <CDC_Receive_FS+0x24>)
 800b8a0:	f7fe fbe6 	bl	800a070 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800b8a4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b8a6:	4618      	mov	r0, r3
 800b8a8:	3708      	adds	r7, #8
 800b8aa:	46bd      	mov	sp, r7
 800b8ac:	bd80      	pop	{r7, pc}
 800b8ae:	bf00      	nop
 800b8b0:	24000358 	.word	0x24000358

0800b8b4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800b8b4:	b580      	push	{r7, lr}
 800b8b6:	b084      	sub	sp, #16
 800b8b8:	af00      	add	r7, sp, #0
 800b8ba:	6078      	str	r0, [r7, #4]
 800b8bc:	460b      	mov	r3, r1
 800b8be:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800b8c0:	2300      	movs	r3, #0
 800b8c2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800b8c4:	4b0d      	ldr	r3, [pc, #52]	@ (800b8fc <CDC_Transmit_FS+0x48>)
 800b8c6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800b8ca:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800b8cc:	68bb      	ldr	r3, [r7, #8]
 800b8ce:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d001      	beq.n	800b8da <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800b8d6:	2301      	movs	r3, #1
 800b8d8:	e00b      	b.n	800b8f2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800b8da:	887b      	ldrh	r3, [r7, #2]
 800b8dc:	461a      	mov	r2, r3
 800b8de:	6879      	ldr	r1, [r7, #4]
 800b8e0:	4806      	ldr	r0, [pc, #24]	@ (800b8fc <CDC_Transmit_FS+0x48>)
 800b8e2:	f7fe fb45 	bl	8009f70 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800b8e6:	4805      	ldr	r0, [pc, #20]	@ (800b8fc <CDC_Transmit_FS+0x48>)
 800b8e8:	f7fe fb82 	bl	8009ff0 <USBD_CDC_TransmitPacket>
 800b8ec:	4603      	mov	r3, r0
 800b8ee:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800b8f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8f2:	4618      	mov	r0, r3
 800b8f4:	3710      	adds	r7, #16
 800b8f6:	46bd      	mov	sp, r7
 800b8f8:	bd80      	pop	{r7, pc}
 800b8fa:	bf00      	nop
 800b8fc:	24000358 	.word	0x24000358

0800b900 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800b900:	b480      	push	{r7}
 800b902:	b087      	sub	sp, #28
 800b904:	af00      	add	r7, sp, #0
 800b906:	60f8      	str	r0, [r7, #12]
 800b908:	60b9      	str	r1, [r7, #8]
 800b90a:	4613      	mov	r3, r2
 800b90c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800b90e:	2300      	movs	r3, #0
 800b910:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800b912:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b916:	4618      	mov	r0, r3
 800b918:	371c      	adds	r7, #28
 800b91a:	46bd      	mov	sp, r7
 800b91c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b920:	4770      	bx	lr
	...

0800b924 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b924:	b480      	push	{r7}
 800b926:	b083      	sub	sp, #12
 800b928:	af00      	add	r7, sp, #0
 800b92a:	4603      	mov	r3, r0
 800b92c:	6039      	str	r1, [r7, #0]
 800b92e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b930:	683b      	ldr	r3, [r7, #0]
 800b932:	2212      	movs	r2, #18
 800b934:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b936:	4b03      	ldr	r3, [pc, #12]	@ (800b944 <USBD_FS_DeviceDescriptor+0x20>)
}
 800b938:	4618      	mov	r0, r3
 800b93a:	370c      	adds	r7, #12
 800b93c:	46bd      	mov	sp, r7
 800b93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b942:	4770      	bx	lr
 800b944:	240000d0 	.word	0x240000d0

0800b948 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b948:	b480      	push	{r7}
 800b94a:	b083      	sub	sp, #12
 800b94c:	af00      	add	r7, sp, #0
 800b94e:	4603      	mov	r3, r0
 800b950:	6039      	str	r1, [r7, #0]
 800b952:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b954:	683b      	ldr	r3, [r7, #0]
 800b956:	2204      	movs	r2, #4
 800b958:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b95a:	4b03      	ldr	r3, [pc, #12]	@ (800b968 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b95c:	4618      	mov	r0, r3
 800b95e:	370c      	adds	r7, #12
 800b960:	46bd      	mov	sp, r7
 800b962:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b966:	4770      	bx	lr
 800b968:	240000e4 	.word	0x240000e4

0800b96c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b96c:	b580      	push	{r7, lr}
 800b96e:	b082      	sub	sp, #8
 800b970:	af00      	add	r7, sp, #0
 800b972:	4603      	mov	r3, r0
 800b974:	6039      	str	r1, [r7, #0]
 800b976:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b978:	79fb      	ldrb	r3, [r7, #7]
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	d105      	bne.n	800b98a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b97e:	683a      	ldr	r2, [r7, #0]
 800b980:	4907      	ldr	r1, [pc, #28]	@ (800b9a0 <USBD_FS_ProductStrDescriptor+0x34>)
 800b982:	4808      	ldr	r0, [pc, #32]	@ (800b9a4 <USBD_FS_ProductStrDescriptor+0x38>)
 800b984:	f7ff fdea 	bl	800b55c <USBD_GetString>
 800b988:	e004      	b.n	800b994 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b98a:	683a      	ldr	r2, [r7, #0]
 800b98c:	4904      	ldr	r1, [pc, #16]	@ (800b9a0 <USBD_FS_ProductStrDescriptor+0x34>)
 800b98e:	4805      	ldr	r0, [pc, #20]	@ (800b9a4 <USBD_FS_ProductStrDescriptor+0x38>)
 800b990:	f7ff fde4 	bl	800b55c <USBD_GetString>
  }
  return USBD_StrDesc;
 800b994:	4b02      	ldr	r3, [pc, #8]	@ (800b9a0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b996:	4618      	mov	r0, r3
 800b998:	3708      	adds	r7, #8
 800b99a:	46bd      	mov	sp, r7
 800b99c:	bd80      	pop	{r7, pc}
 800b99e:	bf00      	nop
 800b9a0:	24001634 	.word	0x24001634
 800b9a4:	0801074c 	.word	0x0801074c

0800b9a8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b9a8:	b580      	push	{r7, lr}
 800b9aa:	b082      	sub	sp, #8
 800b9ac:	af00      	add	r7, sp, #0
 800b9ae:	4603      	mov	r3, r0
 800b9b0:	6039      	str	r1, [r7, #0]
 800b9b2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b9b4:	683a      	ldr	r2, [r7, #0]
 800b9b6:	4904      	ldr	r1, [pc, #16]	@ (800b9c8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b9b8:	4804      	ldr	r0, [pc, #16]	@ (800b9cc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b9ba:	f7ff fdcf 	bl	800b55c <USBD_GetString>
  return USBD_StrDesc;
 800b9be:	4b02      	ldr	r3, [pc, #8]	@ (800b9c8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b9c0:	4618      	mov	r0, r3
 800b9c2:	3708      	adds	r7, #8
 800b9c4:	46bd      	mov	sp, r7
 800b9c6:	bd80      	pop	{r7, pc}
 800b9c8:	24001634 	.word	0x24001634
 800b9cc:	08010764 	.word	0x08010764

0800b9d0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b9d0:	b580      	push	{r7, lr}
 800b9d2:	b082      	sub	sp, #8
 800b9d4:	af00      	add	r7, sp, #0
 800b9d6:	4603      	mov	r3, r0
 800b9d8:	6039      	str	r1, [r7, #0]
 800b9da:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b9dc:	683b      	ldr	r3, [r7, #0]
 800b9de:	221a      	movs	r2, #26
 800b9e0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b9e2:	f000 f843 	bl	800ba6c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b9e6:	4b02      	ldr	r3, [pc, #8]	@ (800b9f0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b9e8:	4618      	mov	r0, r3
 800b9ea:	3708      	adds	r7, #8
 800b9ec:	46bd      	mov	sp, r7
 800b9ee:	bd80      	pop	{r7, pc}
 800b9f0:	240000e8 	.word	0x240000e8

0800b9f4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b9f4:	b580      	push	{r7, lr}
 800b9f6:	b082      	sub	sp, #8
 800b9f8:	af00      	add	r7, sp, #0
 800b9fa:	4603      	mov	r3, r0
 800b9fc:	6039      	str	r1, [r7, #0]
 800b9fe:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ba00:	79fb      	ldrb	r3, [r7, #7]
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d105      	bne.n	800ba12 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ba06:	683a      	ldr	r2, [r7, #0]
 800ba08:	4907      	ldr	r1, [pc, #28]	@ (800ba28 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ba0a:	4808      	ldr	r0, [pc, #32]	@ (800ba2c <USBD_FS_ConfigStrDescriptor+0x38>)
 800ba0c:	f7ff fda6 	bl	800b55c <USBD_GetString>
 800ba10:	e004      	b.n	800ba1c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ba12:	683a      	ldr	r2, [r7, #0]
 800ba14:	4904      	ldr	r1, [pc, #16]	@ (800ba28 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ba16:	4805      	ldr	r0, [pc, #20]	@ (800ba2c <USBD_FS_ConfigStrDescriptor+0x38>)
 800ba18:	f7ff fda0 	bl	800b55c <USBD_GetString>
  }
  return USBD_StrDesc;
 800ba1c:	4b02      	ldr	r3, [pc, #8]	@ (800ba28 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ba1e:	4618      	mov	r0, r3
 800ba20:	3708      	adds	r7, #8
 800ba22:	46bd      	mov	sp, r7
 800ba24:	bd80      	pop	{r7, pc}
 800ba26:	bf00      	nop
 800ba28:	24001634 	.word	0x24001634
 800ba2c:	08010778 	.word	0x08010778

0800ba30 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ba30:	b580      	push	{r7, lr}
 800ba32:	b082      	sub	sp, #8
 800ba34:	af00      	add	r7, sp, #0
 800ba36:	4603      	mov	r3, r0
 800ba38:	6039      	str	r1, [r7, #0]
 800ba3a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ba3c:	79fb      	ldrb	r3, [r7, #7]
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d105      	bne.n	800ba4e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ba42:	683a      	ldr	r2, [r7, #0]
 800ba44:	4907      	ldr	r1, [pc, #28]	@ (800ba64 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ba46:	4808      	ldr	r0, [pc, #32]	@ (800ba68 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ba48:	f7ff fd88 	bl	800b55c <USBD_GetString>
 800ba4c:	e004      	b.n	800ba58 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ba4e:	683a      	ldr	r2, [r7, #0]
 800ba50:	4904      	ldr	r1, [pc, #16]	@ (800ba64 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ba52:	4805      	ldr	r0, [pc, #20]	@ (800ba68 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ba54:	f7ff fd82 	bl	800b55c <USBD_GetString>
  }
  return USBD_StrDesc;
 800ba58:	4b02      	ldr	r3, [pc, #8]	@ (800ba64 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800ba5a:	4618      	mov	r0, r3
 800ba5c:	3708      	adds	r7, #8
 800ba5e:	46bd      	mov	sp, r7
 800ba60:	bd80      	pop	{r7, pc}
 800ba62:	bf00      	nop
 800ba64:	24001634 	.word	0x24001634
 800ba68:	08010784 	.word	0x08010784

0800ba6c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800ba6c:	b580      	push	{r7, lr}
 800ba6e:	b084      	sub	sp, #16
 800ba70:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800ba72:	4b0f      	ldr	r3, [pc, #60]	@ (800bab0 <Get_SerialNum+0x44>)
 800ba74:	681b      	ldr	r3, [r3, #0]
 800ba76:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800ba78:	4b0e      	ldr	r3, [pc, #56]	@ (800bab4 <Get_SerialNum+0x48>)
 800ba7a:	681b      	ldr	r3, [r3, #0]
 800ba7c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800ba7e:	4b0e      	ldr	r3, [pc, #56]	@ (800bab8 <Get_SerialNum+0x4c>)
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800ba84:	68fa      	ldr	r2, [r7, #12]
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	4413      	add	r3, r2
 800ba8a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d009      	beq.n	800baa6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800ba92:	2208      	movs	r2, #8
 800ba94:	4909      	ldr	r1, [pc, #36]	@ (800babc <Get_SerialNum+0x50>)
 800ba96:	68f8      	ldr	r0, [r7, #12]
 800ba98:	f000 f814 	bl	800bac4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800ba9c:	2204      	movs	r2, #4
 800ba9e:	4908      	ldr	r1, [pc, #32]	@ (800bac0 <Get_SerialNum+0x54>)
 800baa0:	68b8      	ldr	r0, [r7, #8]
 800baa2:	f000 f80f 	bl	800bac4 <IntToUnicode>
  }
}
 800baa6:	bf00      	nop
 800baa8:	3710      	adds	r7, #16
 800baaa:	46bd      	mov	sp, r7
 800baac:	bd80      	pop	{r7, pc}
 800baae:	bf00      	nop
 800bab0:	1ff1e800 	.word	0x1ff1e800
 800bab4:	1ff1e804 	.word	0x1ff1e804
 800bab8:	1ff1e808 	.word	0x1ff1e808
 800babc:	240000ea 	.word	0x240000ea
 800bac0:	240000fa 	.word	0x240000fa

0800bac4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800bac4:	b480      	push	{r7}
 800bac6:	b087      	sub	sp, #28
 800bac8:	af00      	add	r7, sp, #0
 800baca:	60f8      	str	r0, [r7, #12]
 800bacc:	60b9      	str	r1, [r7, #8]
 800bace:	4613      	mov	r3, r2
 800bad0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800bad2:	2300      	movs	r3, #0
 800bad4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800bad6:	2300      	movs	r3, #0
 800bad8:	75fb      	strb	r3, [r7, #23]
 800bada:	e027      	b.n	800bb2c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	0f1b      	lsrs	r3, r3, #28
 800bae0:	2b09      	cmp	r3, #9
 800bae2:	d80b      	bhi.n	800bafc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	0f1b      	lsrs	r3, r3, #28
 800bae8:	b2da      	uxtb	r2, r3
 800baea:	7dfb      	ldrb	r3, [r7, #23]
 800baec:	005b      	lsls	r3, r3, #1
 800baee:	4619      	mov	r1, r3
 800baf0:	68bb      	ldr	r3, [r7, #8]
 800baf2:	440b      	add	r3, r1
 800baf4:	3230      	adds	r2, #48	@ 0x30
 800baf6:	b2d2      	uxtb	r2, r2
 800baf8:	701a      	strb	r2, [r3, #0]
 800bafa:	e00a      	b.n	800bb12 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	0f1b      	lsrs	r3, r3, #28
 800bb00:	b2da      	uxtb	r2, r3
 800bb02:	7dfb      	ldrb	r3, [r7, #23]
 800bb04:	005b      	lsls	r3, r3, #1
 800bb06:	4619      	mov	r1, r3
 800bb08:	68bb      	ldr	r3, [r7, #8]
 800bb0a:	440b      	add	r3, r1
 800bb0c:	3237      	adds	r2, #55	@ 0x37
 800bb0e:	b2d2      	uxtb	r2, r2
 800bb10:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	011b      	lsls	r3, r3, #4
 800bb16:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800bb18:	7dfb      	ldrb	r3, [r7, #23]
 800bb1a:	005b      	lsls	r3, r3, #1
 800bb1c:	3301      	adds	r3, #1
 800bb1e:	68ba      	ldr	r2, [r7, #8]
 800bb20:	4413      	add	r3, r2
 800bb22:	2200      	movs	r2, #0
 800bb24:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800bb26:	7dfb      	ldrb	r3, [r7, #23]
 800bb28:	3301      	adds	r3, #1
 800bb2a:	75fb      	strb	r3, [r7, #23]
 800bb2c:	7dfa      	ldrb	r2, [r7, #23]
 800bb2e:	79fb      	ldrb	r3, [r7, #7]
 800bb30:	429a      	cmp	r2, r3
 800bb32:	d3d3      	bcc.n	800badc <IntToUnicode+0x18>
  }
}
 800bb34:	bf00      	nop
 800bb36:	bf00      	nop
 800bb38:	371c      	adds	r7, #28
 800bb3a:	46bd      	mov	sp, r7
 800bb3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb40:	4770      	bx	lr
	...

0800bb44 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800bb44:	b580      	push	{r7, lr}
 800bb46:	b0ba      	sub	sp, #232	@ 0xe8
 800bb48:	af00      	add	r7, sp, #0
 800bb4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bb4c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800bb50:	2200      	movs	r2, #0
 800bb52:	601a      	str	r2, [r3, #0]
 800bb54:	605a      	str	r2, [r3, #4]
 800bb56:	609a      	str	r2, [r3, #8]
 800bb58:	60da      	str	r2, [r3, #12]
 800bb5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800bb5c:	f107 0310 	add.w	r3, r7, #16
 800bb60:	22c0      	movs	r2, #192	@ 0xc0
 800bb62:	2100      	movs	r1, #0
 800bb64:	4618      	mov	r0, r3
 800bb66:	f001 fabc 	bl	800d0e2 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	4a2c      	ldr	r2, [pc, #176]	@ (800bc20 <HAL_PCD_MspInit+0xdc>)
 800bb70:	4293      	cmp	r3, r2
 800bb72:	d151      	bne.n	800bc18 <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800bb74:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800bb78:	f04f 0300 	mov.w	r3, #0
 800bb7c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800bb80:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 800bb84:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800bb88:	f107 0310 	add.w	r3, r7, #16
 800bb8c:	4618      	mov	r0, r3
 800bb8e:	f7f9 fd7f 	bl	8005690 <HAL_RCCEx_PeriphCLKConfig>
 800bb92:	4603      	mov	r3, r0
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	d001      	beq.n	800bb9c <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 800bb98:	f7f4 ff90 	bl	8000abc <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 800bb9c:	f7f8 fd98 	bl	80046d0 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bba0:	4b20      	ldr	r3, [pc, #128]	@ (800bc24 <HAL_PCD_MspInit+0xe0>)
 800bba2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800bba6:	4a1f      	ldr	r2, [pc, #124]	@ (800bc24 <HAL_PCD_MspInit+0xe0>)
 800bba8:	f043 0301 	orr.w	r3, r3, #1
 800bbac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800bbb0:	4b1c      	ldr	r3, [pc, #112]	@ (800bc24 <HAL_PCD_MspInit+0xe0>)
 800bbb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800bbb6:	f003 0301 	and.w	r3, r3, #1
 800bbba:	60fb      	str	r3, [r7, #12]
 800bbbc:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800bbbe:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800bbc2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bbc6:	2302      	movs	r3, #2
 800bbc8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bbcc:	2300      	movs	r3, #0
 800bbce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bbd2:	2300      	movs	r3, #0
 800bbd4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800bbd8:	230a      	movs	r3, #10
 800bbda:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bbde:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800bbe2:	4619      	mov	r1, r3
 800bbe4:	4810      	ldr	r0, [pc, #64]	@ (800bc28 <HAL_PCD_MspInit+0xe4>)
 800bbe6:	f7f7 f8e9 	bl	8002dbc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800bbea:	4b0e      	ldr	r3, [pc, #56]	@ (800bc24 <HAL_PCD_MspInit+0xe0>)
 800bbec:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800bbf0:	4a0c      	ldr	r2, [pc, #48]	@ (800bc24 <HAL_PCD_MspInit+0xe0>)
 800bbf2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800bbf6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800bbfa:	4b0a      	ldr	r3, [pc, #40]	@ (800bc24 <HAL_PCD_MspInit+0xe0>)
 800bbfc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800bc00:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bc04:	60bb      	str	r3, [r7, #8]
 800bc06:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800bc08:	2200      	movs	r2, #0
 800bc0a:	2100      	movs	r1, #0
 800bc0c:	2065      	movs	r0, #101	@ 0x65
 800bc0e:	f7f7 f8a0 	bl	8002d52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800bc12:	2065      	movs	r0, #101	@ 0x65
 800bc14:	f7f7 f8b7 	bl	8002d86 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800bc18:	bf00      	nop
 800bc1a:	37e8      	adds	r7, #232	@ 0xe8
 800bc1c:	46bd      	mov	sp, r7
 800bc1e:	bd80      	pop	{r7, pc}
 800bc20:	40080000 	.word	0x40080000
 800bc24:	58024400 	.word	0x58024400
 800bc28:	58020000 	.word	0x58020000

0800bc2c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc2c:	b580      	push	{r7, lr}
 800bc2e:	b082      	sub	sp, #8
 800bc30:	af00      	add	r7, sp, #0
 800bc32:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800bc40:	4619      	mov	r1, r3
 800bc42:	4610      	mov	r0, r2
 800bc44:	f7fe fafd 	bl	800a242 <USBD_LL_SetupStage>
}
 800bc48:	bf00      	nop
 800bc4a:	3708      	adds	r7, #8
 800bc4c:	46bd      	mov	sp, r7
 800bc4e:	bd80      	pop	{r7, pc}

0800bc50 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc50:	b580      	push	{r7, lr}
 800bc52:	b082      	sub	sp, #8
 800bc54:	af00      	add	r7, sp, #0
 800bc56:	6078      	str	r0, [r7, #4]
 800bc58:	460b      	mov	r3, r1
 800bc5a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800bc62:	78fa      	ldrb	r2, [r7, #3]
 800bc64:	6879      	ldr	r1, [r7, #4]
 800bc66:	4613      	mov	r3, r2
 800bc68:	00db      	lsls	r3, r3, #3
 800bc6a:	4413      	add	r3, r2
 800bc6c:	009b      	lsls	r3, r3, #2
 800bc6e:	440b      	add	r3, r1
 800bc70:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800bc74:	681a      	ldr	r2, [r3, #0]
 800bc76:	78fb      	ldrb	r3, [r7, #3]
 800bc78:	4619      	mov	r1, r3
 800bc7a:	f7fe fb37 	bl	800a2ec <USBD_LL_DataOutStage>
}
 800bc7e:	bf00      	nop
 800bc80:	3708      	adds	r7, #8
 800bc82:	46bd      	mov	sp, r7
 800bc84:	bd80      	pop	{r7, pc}

0800bc86 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc86:	b580      	push	{r7, lr}
 800bc88:	b082      	sub	sp, #8
 800bc8a:	af00      	add	r7, sp, #0
 800bc8c:	6078      	str	r0, [r7, #4]
 800bc8e:	460b      	mov	r3, r1
 800bc90:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800bc98:	78fa      	ldrb	r2, [r7, #3]
 800bc9a:	6879      	ldr	r1, [r7, #4]
 800bc9c:	4613      	mov	r3, r2
 800bc9e:	00db      	lsls	r3, r3, #3
 800bca0:	4413      	add	r3, r2
 800bca2:	009b      	lsls	r3, r3, #2
 800bca4:	440b      	add	r3, r1
 800bca6:	3320      	adds	r3, #32
 800bca8:	681a      	ldr	r2, [r3, #0]
 800bcaa:	78fb      	ldrb	r3, [r7, #3]
 800bcac:	4619      	mov	r1, r3
 800bcae:	f7fe fbd0 	bl	800a452 <USBD_LL_DataInStage>
}
 800bcb2:	bf00      	nop
 800bcb4:	3708      	adds	r7, #8
 800bcb6:	46bd      	mov	sp, r7
 800bcb8:	bd80      	pop	{r7, pc}

0800bcba <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bcba:	b580      	push	{r7, lr}
 800bcbc:	b082      	sub	sp, #8
 800bcbe:	af00      	add	r7, sp, #0
 800bcc0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bcc8:	4618      	mov	r0, r3
 800bcca:	f7fe fd0a 	bl	800a6e2 <USBD_LL_SOF>
}
 800bcce:	bf00      	nop
 800bcd0:	3708      	adds	r7, #8
 800bcd2:	46bd      	mov	sp, r7
 800bcd4:	bd80      	pop	{r7, pc}

0800bcd6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bcd6:	b580      	push	{r7, lr}
 800bcd8:	b084      	sub	sp, #16
 800bcda:	af00      	add	r7, sp, #0
 800bcdc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800bcde:	2301      	movs	r3, #1
 800bce0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	79db      	ldrb	r3, [r3, #7]
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d102      	bne.n	800bcf0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800bcea:	2300      	movs	r3, #0
 800bcec:	73fb      	strb	r3, [r7, #15]
 800bcee:	e008      	b.n	800bd02 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	79db      	ldrb	r3, [r3, #7]
 800bcf4:	2b02      	cmp	r3, #2
 800bcf6:	d102      	bne.n	800bcfe <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800bcf8:	2301      	movs	r3, #1
 800bcfa:	73fb      	strb	r3, [r7, #15]
 800bcfc:	e001      	b.n	800bd02 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800bcfe:	f7f4 fedd 	bl	8000abc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bd08:	7bfa      	ldrb	r2, [r7, #15]
 800bd0a:	4611      	mov	r1, r2
 800bd0c:	4618      	mov	r0, r3
 800bd0e:	f7fe fca4 	bl	800a65a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bd18:	4618      	mov	r0, r3
 800bd1a:	f7fe fc4c 	bl	800a5b6 <USBD_LL_Reset>
}
 800bd1e:	bf00      	nop
 800bd20:	3710      	adds	r7, #16
 800bd22:	46bd      	mov	sp, r7
 800bd24:	bd80      	pop	{r7, pc}
	...

0800bd28 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd28:	b580      	push	{r7, lr}
 800bd2a:	b082      	sub	sp, #8
 800bd2c:	af00      	add	r7, sp, #0
 800bd2e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bd36:	4618      	mov	r0, r3
 800bd38:	f7fe fc9f 	bl	800a67a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	687a      	ldr	r2, [r7, #4]
 800bd48:	6812      	ldr	r2, [r2, #0]
 800bd4a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800bd4e:	f043 0301 	orr.w	r3, r3, #1
 800bd52:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	7adb      	ldrb	r3, [r3, #11]
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	d005      	beq.n	800bd68 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bd5c:	4b04      	ldr	r3, [pc, #16]	@ (800bd70 <HAL_PCD_SuspendCallback+0x48>)
 800bd5e:	691b      	ldr	r3, [r3, #16]
 800bd60:	4a03      	ldr	r2, [pc, #12]	@ (800bd70 <HAL_PCD_SuspendCallback+0x48>)
 800bd62:	f043 0306 	orr.w	r3, r3, #6
 800bd66:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800bd68:	bf00      	nop
 800bd6a:	3708      	adds	r7, #8
 800bd6c:	46bd      	mov	sp, r7
 800bd6e:	bd80      	pop	{r7, pc}
 800bd70:	e000ed00 	.word	0xe000ed00

0800bd74 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd74:	b580      	push	{r7, lr}
 800bd76:	b082      	sub	sp, #8
 800bd78:	af00      	add	r7, sp, #0
 800bd7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bd82:	4618      	mov	r0, r3
 800bd84:	f7fe fc95 	bl	800a6b2 <USBD_LL_Resume>
}
 800bd88:	bf00      	nop
 800bd8a:	3708      	adds	r7, #8
 800bd8c:	46bd      	mov	sp, r7
 800bd8e:	bd80      	pop	{r7, pc}

0800bd90 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd90:	b580      	push	{r7, lr}
 800bd92:	b082      	sub	sp, #8
 800bd94:	af00      	add	r7, sp, #0
 800bd96:	6078      	str	r0, [r7, #4]
 800bd98:	460b      	mov	r3, r1
 800bd9a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bda2:	78fa      	ldrb	r2, [r7, #3]
 800bda4:	4611      	mov	r1, r2
 800bda6:	4618      	mov	r0, r3
 800bda8:	f7fe fced 	bl	800a786 <USBD_LL_IsoOUTIncomplete>
}
 800bdac:	bf00      	nop
 800bdae:	3708      	adds	r7, #8
 800bdb0:	46bd      	mov	sp, r7
 800bdb2:	bd80      	pop	{r7, pc}

0800bdb4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bdb4:	b580      	push	{r7, lr}
 800bdb6:	b082      	sub	sp, #8
 800bdb8:	af00      	add	r7, sp, #0
 800bdba:	6078      	str	r0, [r7, #4]
 800bdbc:	460b      	mov	r3, r1
 800bdbe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bdc6:	78fa      	ldrb	r2, [r7, #3]
 800bdc8:	4611      	mov	r1, r2
 800bdca:	4618      	mov	r0, r3
 800bdcc:	f7fe fca9 	bl	800a722 <USBD_LL_IsoINIncomplete>
}
 800bdd0:	bf00      	nop
 800bdd2:	3708      	adds	r7, #8
 800bdd4:	46bd      	mov	sp, r7
 800bdd6:	bd80      	pop	{r7, pc}

0800bdd8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bdd8:	b580      	push	{r7, lr}
 800bdda:	b082      	sub	sp, #8
 800bddc:	af00      	add	r7, sp, #0
 800bdde:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bde6:	4618      	mov	r0, r3
 800bde8:	f7fe fcff 	bl	800a7ea <USBD_LL_DevConnected>
}
 800bdec:	bf00      	nop
 800bdee:	3708      	adds	r7, #8
 800bdf0:	46bd      	mov	sp, r7
 800bdf2:	bd80      	pop	{r7, pc}

0800bdf4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bdf4:	b580      	push	{r7, lr}
 800bdf6:	b082      	sub	sp, #8
 800bdf8:	af00      	add	r7, sp, #0
 800bdfa:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800be02:	4618      	mov	r0, r3
 800be04:	f7fe fcfc 	bl	800a800 <USBD_LL_DevDisconnected>
}
 800be08:	bf00      	nop
 800be0a:	3708      	adds	r7, #8
 800be0c:	46bd      	mov	sp, r7
 800be0e:	bd80      	pop	{r7, pc}

0800be10 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800be10:	b580      	push	{r7, lr}
 800be12:	b082      	sub	sp, #8
 800be14:	af00      	add	r7, sp, #0
 800be16:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	781b      	ldrb	r3, [r3, #0]
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	d13e      	bne.n	800be9e <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800be20:	4a21      	ldr	r2, [pc, #132]	@ (800bea8 <USBD_LL_Init+0x98>)
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	4a1f      	ldr	r2, [pc, #124]	@ (800bea8 <USBD_LL_Init+0x98>)
 800be2c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800be30:	4b1d      	ldr	r3, [pc, #116]	@ (800bea8 <USBD_LL_Init+0x98>)
 800be32:	4a1e      	ldr	r2, [pc, #120]	@ (800beac <USBD_LL_Init+0x9c>)
 800be34:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800be36:	4b1c      	ldr	r3, [pc, #112]	@ (800bea8 <USBD_LL_Init+0x98>)
 800be38:	2209      	movs	r2, #9
 800be3a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800be3c:	4b1a      	ldr	r3, [pc, #104]	@ (800bea8 <USBD_LL_Init+0x98>)
 800be3e:	2202      	movs	r2, #2
 800be40:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800be42:	4b19      	ldr	r3, [pc, #100]	@ (800bea8 <USBD_LL_Init+0x98>)
 800be44:	2200      	movs	r2, #0
 800be46:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800be48:	4b17      	ldr	r3, [pc, #92]	@ (800bea8 <USBD_LL_Init+0x98>)
 800be4a:	2202      	movs	r2, #2
 800be4c:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800be4e:	4b16      	ldr	r3, [pc, #88]	@ (800bea8 <USBD_LL_Init+0x98>)
 800be50:	2200      	movs	r2, #0
 800be52:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800be54:	4b14      	ldr	r3, [pc, #80]	@ (800bea8 <USBD_LL_Init+0x98>)
 800be56:	2200      	movs	r2, #0
 800be58:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800be5a:	4b13      	ldr	r3, [pc, #76]	@ (800bea8 <USBD_LL_Init+0x98>)
 800be5c:	2200      	movs	r2, #0
 800be5e:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800be60:	4b11      	ldr	r3, [pc, #68]	@ (800bea8 <USBD_LL_Init+0x98>)
 800be62:	2200      	movs	r2, #0
 800be64:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800be66:	4b10      	ldr	r3, [pc, #64]	@ (800bea8 <USBD_LL_Init+0x98>)
 800be68:	2200      	movs	r2, #0
 800be6a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800be6c:	4b0e      	ldr	r3, [pc, #56]	@ (800bea8 <USBD_LL_Init+0x98>)
 800be6e:	2200      	movs	r2, #0
 800be70:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800be72:	480d      	ldr	r0, [pc, #52]	@ (800bea8 <USBD_LL_Init+0x98>)
 800be74:	f7f7 f952 	bl	800311c <HAL_PCD_Init>
 800be78:	4603      	mov	r3, r0
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	d001      	beq.n	800be82 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 800be7e:	f7f4 fe1d 	bl	8000abc <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800be82:	2180      	movs	r1, #128	@ 0x80
 800be84:	4808      	ldr	r0, [pc, #32]	@ (800bea8 <USBD_LL_Init+0x98>)
 800be86:	f7f8 fba8 	bl	80045da <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800be8a:	2240      	movs	r2, #64	@ 0x40
 800be8c:	2100      	movs	r1, #0
 800be8e:	4806      	ldr	r0, [pc, #24]	@ (800bea8 <USBD_LL_Init+0x98>)
 800be90:	f7f8 fb5c 	bl	800454c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800be94:	2280      	movs	r2, #128	@ 0x80
 800be96:	2101      	movs	r1, #1
 800be98:	4803      	ldr	r0, [pc, #12]	@ (800bea8 <USBD_LL_Init+0x98>)
 800be9a:	f7f8 fb57 	bl	800454c <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 800be9e:	2300      	movs	r3, #0
}
 800bea0:	4618      	mov	r0, r3
 800bea2:	3708      	adds	r7, #8
 800bea4:	46bd      	mov	sp, r7
 800bea6:	bd80      	pop	{r7, pc}
 800bea8:	24001834 	.word	0x24001834
 800beac:	40080000 	.word	0x40080000

0800beb0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800beb0:	b580      	push	{r7, lr}
 800beb2:	b084      	sub	sp, #16
 800beb4:	af00      	add	r7, sp, #0
 800beb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800beb8:	2300      	movs	r3, #0
 800beba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bebc:	2300      	movs	r3, #0
 800bebe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bec6:	4618      	mov	r0, r3
 800bec8:	f7f7 fa34 	bl	8003334 <HAL_PCD_Start>
 800becc:	4603      	mov	r3, r0
 800bece:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bed0:	7bfb      	ldrb	r3, [r7, #15]
 800bed2:	4618      	mov	r0, r3
 800bed4:	f000 f942 	bl	800c15c <USBD_Get_USB_Status>
 800bed8:	4603      	mov	r3, r0
 800beda:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bedc:	7bbb      	ldrb	r3, [r7, #14]
}
 800bede:	4618      	mov	r0, r3
 800bee0:	3710      	adds	r7, #16
 800bee2:	46bd      	mov	sp, r7
 800bee4:	bd80      	pop	{r7, pc}

0800bee6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800bee6:	b580      	push	{r7, lr}
 800bee8:	b084      	sub	sp, #16
 800beea:	af00      	add	r7, sp, #0
 800beec:	6078      	str	r0, [r7, #4]
 800beee:	4608      	mov	r0, r1
 800bef0:	4611      	mov	r1, r2
 800bef2:	461a      	mov	r2, r3
 800bef4:	4603      	mov	r3, r0
 800bef6:	70fb      	strb	r3, [r7, #3]
 800bef8:	460b      	mov	r3, r1
 800befa:	70bb      	strb	r3, [r7, #2]
 800befc:	4613      	mov	r3, r2
 800befe:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf00:	2300      	movs	r3, #0
 800bf02:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf04:	2300      	movs	r3, #0
 800bf06:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bf0e:	78bb      	ldrb	r3, [r7, #2]
 800bf10:	883a      	ldrh	r2, [r7, #0]
 800bf12:	78f9      	ldrb	r1, [r7, #3]
 800bf14:	f7f7 ff35 	bl	8003d82 <HAL_PCD_EP_Open>
 800bf18:	4603      	mov	r3, r0
 800bf1a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bf1c:	7bfb      	ldrb	r3, [r7, #15]
 800bf1e:	4618      	mov	r0, r3
 800bf20:	f000 f91c 	bl	800c15c <USBD_Get_USB_Status>
 800bf24:	4603      	mov	r3, r0
 800bf26:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bf28:	7bbb      	ldrb	r3, [r7, #14]
}
 800bf2a:	4618      	mov	r0, r3
 800bf2c:	3710      	adds	r7, #16
 800bf2e:	46bd      	mov	sp, r7
 800bf30:	bd80      	pop	{r7, pc}

0800bf32 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bf32:	b580      	push	{r7, lr}
 800bf34:	b084      	sub	sp, #16
 800bf36:	af00      	add	r7, sp, #0
 800bf38:	6078      	str	r0, [r7, #4]
 800bf3a:	460b      	mov	r3, r1
 800bf3c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf3e:	2300      	movs	r3, #0
 800bf40:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf42:	2300      	movs	r3, #0
 800bf44:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bf4c:	78fa      	ldrb	r2, [r7, #3]
 800bf4e:	4611      	mov	r1, r2
 800bf50:	4618      	mov	r0, r3
 800bf52:	f7f7 ff80 	bl	8003e56 <HAL_PCD_EP_Close>
 800bf56:	4603      	mov	r3, r0
 800bf58:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bf5a:	7bfb      	ldrb	r3, [r7, #15]
 800bf5c:	4618      	mov	r0, r3
 800bf5e:	f000 f8fd 	bl	800c15c <USBD_Get_USB_Status>
 800bf62:	4603      	mov	r3, r0
 800bf64:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bf66:	7bbb      	ldrb	r3, [r7, #14]
}
 800bf68:	4618      	mov	r0, r3
 800bf6a:	3710      	adds	r7, #16
 800bf6c:	46bd      	mov	sp, r7
 800bf6e:	bd80      	pop	{r7, pc}

0800bf70 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bf70:	b580      	push	{r7, lr}
 800bf72:	b084      	sub	sp, #16
 800bf74:	af00      	add	r7, sp, #0
 800bf76:	6078      	str	r0, [r7, #4]
 800bf78:	460b      	mov	r3, r1
 800bf7a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf7c:	2300      	movs	r3, #0
 800bf7e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf80:	2300      	movs	r3, #0
 800bf82:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bf8a:	78fa      	ldrb	r2, [r7, #3]
 800bf8c:	4611      	mov	r1, r2
 800bf8e:	4618      	mov	r0, r3
 800bf90:	f7f8 f838 	bl	8004004 <HAL_PCD_EP_SetStall>
 800bf94:	4603      	mov	r3, r0
 800bf96:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bf98:	7bfb      	ldrb	r3, [r7, #15]
 800bf9a:	4618      	mov	r0, r3
 800bf9c:	f000 f8de 	bl	800c15c <USBD_Get_USB_Status>
 800bfa0:	4603      	mov	r3, r0
 800bfa2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bfa4:	7bbb      	ldrb	r3, [r7, #14]
}
 800bfa6:	4618      	mov	r0, r3
 800bfa8:	3710      	adds	r7, #16
 800bfaa:	46bd      	mov	sp, r7
 800bfac:	bd80      	pop	{r7, pc}

0800bfae <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bfae:	b580      	push	{r7, lr}
 800bfb0:	b084      	sub	sp, #16
 800bfb2:	af00      	add	r7, sp, #0
 800bfb4:	6078      	str	r0, [r7, #4]
 800bfb6:	460b      	mov	r3, r1
 800bfb8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bfba:	2300      	movs	r3, #0
 800bfbc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bfbe:	2300      	movs	r3, #0
 800bfc0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bfc8:	78fa      	ldrb	r2, [r7, #3]
 800bfca:	4611      	mov	r1, r2
 800bfcc:	4618      	mov	r0, r3
 800bfce:	f7f8 f87c 	bl	80040ca <HAL_PCD_EP_ClrStall>
 800bfd2:	4603      	mov	r3, r0
 800bfd4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bfd6:	7bfb      	ldrb	r3, [r7, #15]
 800bfd8:	4618      	mov	r0, r3
 800bfda:	f000 f8bf 	bl	800c15c <USBD_Get_USB_Status>
 800bfde:	4603      	mov	r3, r0
 800bfe0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bfe2:	7bbb      	ldrb	r3, [r7, #14]
}
 800bfe4:	4618      	mov	r0, r3
 800bfe6:	3710      	adds	r7, #16
 800bfe8:	46bd      	mov	sp, r7
 800bfea:	bd80      	pop	{r7, pc}

0800bfec <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bfec:	b480      	push	{r7}
 800bfee:	b085      	sub	sp, #20
 800bff0:	af00      	add	r7, sp, #0
 800bff2:	6078      	str	r0, [r7, #4]
 800bff4:	460b      	mov	r3, r1
 800bff6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bffe:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c000:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c004:	2b00      	cmp	r3, #0
 800c006:	da0b      	bge.n	800c020 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c008:	78fb      	ldrb	r3, [r7, #3]
 800c00a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c00e:	68f9      	ldr	r1, [r7, #12]
 800c010:	4613      	mov	r3, r2
 800c012:	00db      	lsls	r3, r3, #3
 800c014:	4413      	add	r3, r2
 800c016:	009b      	lsls	r3, r3, #2
 800c018:	440b      	add	r3, r1
 800c01a:	3316      	adds	r3, #22
 800c01c:	781b      	ldrb	r3, [r3, #0]
 800c01e:	e00b      	b.n	800c038 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c020:	78fb      	ldrb	r3, [r7, #3]
 800c022:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c026:	68f9      	ldr	r1, [r7, #12]
 800c028:	4613      	mov	r3, r2
 800c02a:	00db      	lsls	r3, r3, #3
 800c02c:	4413      	add	r3, r2
 800c02e:	009b      	lsls	r3, r3, #2
 800c030:	440b      	add	r3, r1
 800c032:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800c036:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c038:	4618      	mov	r0, r3
 800c03a:	3714      	adds	r7, #20
 800c03c:	46bd      	mov	sp, r7
 800c03e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c042:	4770      	bx	lr

0800c044 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c044:	b580      	push	{r7, lr}
 800c046:	b084      	sub	sp, #16
 800c048:	af00      	add	r7, sp, #0
 800c04a:	6078      	str	r0, [r7, #4]
 800c04c:	460b      	mov	r3, r1
 800c04e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c050:	2300      	movs	r3, #0
 800c052:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c054:	2300      	movs	r3, #0
 800c056:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c05e:	78fa      	ldrb	r2, [r7, #3]
 800c060:	4611      	mov	r1, r2
 800c062:	4618      	mov	r0, r3
 800c064:	f7f7 fe69 	bl	8003d3a <HAL_PCD_SetAddress>
 800c068:	4603      	mov	r3, r0
 800c06a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c06c:	7bfb      	ldrb	r3, [r7, #15]
 800c06e:	4618      	mov	r0, r3
 800c070:	f000 f874 	bl	800c15c <USBD_Get_USB_Status>
 800c074:	4603      	mov	r3, r0
 800c076:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c078:	7bbb      	ldrb	r3, [r7, #14]
}
 800c07a:	4618      	mov	r0, r3
 800c07c:	3710      	adds	r7, #16
 800c07e:	46bd      	mov	sp, r7
 800c080:	bd80      	pop	{r7, pc}

0800c082 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c082:	b580      	push	{r7, lr}
 800c084:	b086      	sub	sp, #24
 800c086:	af00      	add	r7, sp, #0
 800c088:	60f8      	str	r0, [r7, #12]
 800c08a:	607a      	str	r2, [r7, #4]
 800c08c:	603b      	str	r3, [r7, #0]
 800c08e:	460b      	mov	r3, r1
 800c090:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c092:	2300      	movs	r3, #0
 800c094:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c096:	2300      	movs	r3, #0
 800c098:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c0a0:	7af9      	ldrb	r1, [r7, #11]
 800c0a2:	683b      	ldr	r3, [r7, #0]
 800c0a4:	687a      	ldr	r2, [r7, #4]
 800c0a6:	f7f7 ff73 	bl	8003f90 <HAL_PCD_EP_Transmit>
 800c0aa:	4603      	mov	r3, r0
 800c0ac:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c0ae:	7dfb      	ldrb	r3, [r7, #23]
 800c0b0:	4618      	mov	r0, r3
 800c0b2:	f000 f853 	bl	800c15c <USBD_Get_USB_Status>
 800c0b6:	4603      	mov	r3, r0
 800c0b8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c0ba:	7dbb      	ldrb	r3, [r7, #22]
}
 800c0bc:	4618      	mov	r0, r3
 800c0be:	3718      	adds	r7, #24
 800c0c0:	46bd      	mov	sp, r7
 800c0c2:	bd80      	pop	{r7, pc}

0800c0c4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c0c4:	b580      	push	{r7, lr}
 800c0c6:	b086      	sub	sp, #24
 800c0c8:	af00      	add	r7, sp, #0
 800c0ca:	60f8      	str	r0, [r7, #12]
 800c0cc:	607a      	str	r2, [r7, #4]
 800c0ce:	603b      	str	r3, [r7, #0]
 800c0d0:	460b      	mov	r3, r1
 800c0d2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c0d4:	2300      	movs	r3, #0
 800c0d6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c0d8:	2300      	movs	r3, #0
 800c0da:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c0e2:	7af9      	ldrb	r1, [r7, #11]
 800c0e4:	683b      	ldr	r3, [r7, #0]
 800c0e6:	687a      	ldr	r2, [r7, #4]
 800c0e8:	f7f7 feff 	bl	8003eea <HAL_PCD_EP_Receive>
 800c0ec:	4603      	mov	r3, r0
 800c0ee:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c0f0:	7dfb      	ldrb	r3, [r7, #23]
 800c0f2:	4618      	mov	r0, r3
 800c0f4:	f000 f832 	bl	800c15c <USBD_Get_USB_Status>
 800c0f8:	4603      	mov	r3, r0
 800c0fa:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c0fc:	7dbb      	ldrb	r3, [r7, #22]
}
 800c0fe:	4618      	mov	r0, r3
 800c100:	3718      	adds	r7, #24
 800c102:	46bd      	mov	sp, r7
 800c104:	bd80      	pop	{r7, pc}

0800c106 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c106:	b580      	push	{r7, lr}
 800c108:	b082      	sub	sp, #8
 800c10a:	af00      	add	r7, sp, #0
 800c10c:	6078      	str	r0, [r7, #4]
 800c10e:	460b      	mov	r3, r1
 800c110:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c118:	78fa      	ldrb	r2, [r7, #3]
 800c11a:	4611      	mov	r1, r2
 800c11c:	4618      	mov	r0, r3
 800c11e:	f7f7 ff1f 	bl	8003f60 <HAL_PCD_EP_GetRxCount>
 800c122:	4603      	mov	r3, r0
}
 800c124:	4618      	mov	r0, r3
 800c126:	3708      	adds	r7, #8
 800c128:	46bd      	mov	sp, r7
 800c12a:	bd80      	pop	{r7, pc}

0800c12c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c12c:	b480      	push	{r7}
 800c12e:	b083      	sub	sp, #12
 800c130:	af00      	add	r7, sp, #0
 800c132:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c134:	4b03      	ldr	r3, [pc, #12]	@ (800c144 <USBD_static_malloc+0x18>)
}
 800c136:	4618      	mov	r0, r3
 800c138:	370c      	adds	r7, #12
 800c13a:	46bd      	mov	sp, r7
 800c13c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c140:	4770      	bx	lr
 800c142:	bf00      	nop
 800c144:	24001d18 	.word	0x24001d18

0800c148 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c148:	b480      	push	{r7}
 800c14a:	b083      	sub	sp, #12
 800c14c:	af00      	add	r7, sp, #0
 800c14e:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 800c150:	bf00      	nop
 800c152:	370c      	adds	r7, #12
 800c154:	46bd      	mov	sp, r7
 800c156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c15a:	4770      	bx	lr

0800c15c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c15c:	b480      	push	{r7}
 800c15e:	b085      	sub	sp, #20
 800c160:	af00      	add	r7, sp, #0
 800c162:	4603      	mov	r3, r0
 800c164:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c166:	2300      	movs	r3, #0
 800c168:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c16a:	79fb      	ldrb	r3, [r7, #7]
 800c16c:	2b03      	cmp	r3, #3
 800c16e:	d817      	bhi.n	800c1a0 <USBD_Get_USB_Status+0x44>
 800c170:	a201      	add	r2, pc, #4	@ (adr r2, 800c178 <USBD_Get_USB_Status+0x1c>)
 800c172:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c176:	bf00      	nop
 800c178:	0800c189 	.word	0x0800c189
 800c17c:	0800c18f 	.word	0x0800c18f
 800c180:	0800c195 	.word	0x0800c195
 800c184:	0800c19b 	.word	0x0800c19b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c188:	2300      	movs	r3, #0
 800c18a:	73fb      	strb	r3, [r7, #15]
    break;
 800c18c:	e00b      	b.n	800c1a6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c18e:	2303      	movs	r3, #3
 800c190:	73fb      	strb	r3, [r7, #15]
    break;
 800c192:	e008      	b.n	800c1a6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c194:	2301      	movs	r3, #1
 800c196:	73fb      	strb	r3, [r7, #15]
    break;
 800c198:	e005      	b.n	800c1a6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c19a:	2303      	movs	r3, #3
 800c19c:	73fb      	strb	r3, [r7, #15]
    break;
 800c19e:	e002      	b.n	800c1a6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800c1a0:	2303      	movs	r3, #3
 800c1a2:	73fb      	strb	r3, [r7, #15]
    break;
 800c1a4:	bf00      	nop
  }
  return usb_status;
 800c1a6:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1a8:	4618      	mov	r0, r3
 800c1aa:	3714      	adds	r7, #20
 800c1ac:	46bd      	mov	sp, r7
 800c1ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1b2:	4770      	bx	lr

0800c1b4 <__cvt>:
 800c1b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c1b6:	ed2d 8b02 	vpush	{d8}
 800c1ba:	eeb0 8b40 	vmov.f64	d8, d0
 800c1be:	b085      	sub	sp, #20
 800c1c0:	4617      	mov	r7, r2
 800c1c2:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800c1c4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c1c6:	ee18 2a90 	vmov	r2, s17
 800c1ca:	f025 0520 	bic.w	r5, r5, #32
 800c1ce:	2a00      	cmp	r2, #0
 800c1d0:	bfb6      	itet	lt
 800c1d2:	222d      	movlt	r2, #45	@ 0x2d
 800c1d4:	2200      	movge	r2, #0
 800c1d6:	eeb1 8b40 	vneglt.f64	d8, d0
 800c1da:	2d46      	cmp	r5, #70	@ 0x46
 800c1dc:	460c      	mov	r4, r1
 800c1de:	701a      	strb	r2, [r3, #0]
 800c1e0:	d004      	beq.n	800c1ec <__cvt+0x38>
 800c1e2:	2d45      	cmp	r5, #69	@ 0x45
 800c1e4:	d100      	bne.n	800c1e8 <__cvt+0x34>
 800c1e6:	3401      	adds	r4, #1
 800c1e8:	2102      	movs	r1, #2
 800c1ea:	e000      	b.n	800c1ee <__cvt+0x3a>
 800c1ec:	2103      	movs	r1, #3
 800c1ee:	ab03      	add	r3, sp, #12
 800c1f0:	9301      	str	r3, [sp, #4]
 800c1f2:	ab02      	add	r3, sp, #8
 800c1f4:	9300      	str	r3, [sp, #0]
 800c1f6:	4622      	mov	r2, r4
 800c1f8:	4633      	mov	r3, r6
 800c1fa:	eeb0 0b48 	vmov.f64	d0, d8
 800c1fe:	f001 f87f 	bl	800d300 <_dtoa_r>
 800c202:	2d47      	cmp	r5, #71	@ 0x47
 800c204:	d114      	bne.n	800c230 <__cvt+0x7c>
 800c206:	07fb      	lsls	r3, r7, #31
 800c208:	d50a      	bpl.n	800c220 <__cvt+0x6c>
 800c20a:	1902      	adds	r2, r0, r4
 800c20c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800c210:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c214:	bf08      	it	eq
 800c216:	9203      	streq	r2, [sp, #12]
 800c218:	2130      	movs	r1, #48	@ 0x30
 800c21a:	9b03      	ldr	r3, [sp, #12]
 800c21c:	4293      	cmp	r3, r2
 800c21e:	d319      	bcc.n	800c254 <__cvt+0xa0>
 800c220:	9b03      	ldr	r3, [sp, #12]
 800c222:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c224:	1a1b      	subs	r3, r3, r0
 800c226:	6013      	str	r3, [r2, #0]
 800c228:	b005      	add	sp, #20
 800c22a:	ecbd 8b02 	vpop	{d8}
 800c22e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c230:	2d46      	cmp	r5, #70	@ 0x46
 800c232:	eb00 0204 	add.w	r2, r0, r4
 800c236:	d1e9      	bne.n	800c20c <__cvt+0x58>
 800c238:	7803      	ldrb	r3, [r0, #0]
 800c23a:	2b30      	cmp	r3, #48	@ 0x30
 800c23c:	d107      	bne.n	800c24e <__cvt+0x9a>
 800c23e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800c242:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c246:	bf1c      	itt	ne
 800c248:	f1c4 0401 	rsbne	r4, r4, #1
 800c24c:	6034      	strne	r4, [r6, #0]
 800c24e:	6833      	ldr	r3, [r6, #0]
 800c250:	441a      	add	r2, r3
 800c252:	e7db      	b.n	800c20c <__cvt+0x58>
 800c254:	1c5c      	adds	r4, r3, #1
 800c256:	9403      	str	r4, [sp, #12]
 800c258:	7019      	strb	r1, [r3, #0]
 800c25a:	e7de      	b.n	800c21a <__cvt+0x66>

0800c25c <__exponent>:
 800c25c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c25e:	2900      	cmp	r1, #0
 800c260:	bfba      	itte	lt
 800c262:	4249      	neglt	r1, r1
 800c264:	232d      	movlt	r3, #45	@ 0x2d
 800c266:	232b      	movge	r3, #43	@ 0x2b
 800c268:	2909      	cmp	r1, #9
 800c26a:	7002      	strb	r2, [r0, #0]
 800c26c:	7043      	strb	r3, [r0, #1]
 800c26e:	dd29      	ble.n	800c2c4 <__exponent+0x68>
 800c270:	f10d 0307 	add.w	r3, sp, #7
 800c274:	461d      	mov	r5, r3
 800c276:	270a      	movs	r7, #10
 800c278:	461a      	mov	r2, r3
 800c27a:	fbb1 f6f7 	udiv	r6, r1, r7
 800c27e:	fb07 1416 	mls	r4, r7, r6, r1
 800c282:	3430      	adds	r4, #48	@ 0x30
 800c284:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c288:	460c      	mov	r4, r1
 800c28a:	2c63      	cmp	r4, #99	@ 0x63
 800c28c:	f103 33ff 	add.w	r3, r3, #4294967295
 800c290:	4631      	mov	r1, r6
 800c292:	dcf1      	bgt.n	800c278 <__exponent+0x1c>
 800c294:	3130      	adds	r1, #48	@ 0x30
 800c296:	1e94      	subs	r4, r2, #2
 800c298:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c29c:	1c41      	adds	r1, r0, #1
 800c29e:	4623      	mov	r3, r4
 800c2a0:	42ab      	cmp	r3, r5
 800c2a2:	d30a      	bcc.n	800c2ba <__exponent+0x5e>
 800c2a4:	f10d 0309 	add.w	r3, sp, #9
 800c2a8:	1a9b      	subs	r3, r3, r2
 800c2aa:	42ac      	cmp	r4, r5
 800c2ac:	bf88      	it	hi
 800c2ae:	2300      	movhi	r3, #0
 800c2b0:	3302      	adds	r3, #2
 800c2b2:	4403      	add	r3, r0
 800c2b4:	1a18      	subs	r0, r3, r0
 800c2b6:	b003      	add	sp, #12
 800c2b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c2ba:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c2be:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c2c2:	e7ed      	b.n	800c2a0 <__exponent+0x44>
 800c2c4:	2330      	movs	r3, #48	@ 0x30
 800c2c6:	3130      	adds	r1, #48	@ 0x30
 800c2c8:	7083      	strb	r3, [r0, #2]
 800c2ca:	70c1      	strb	r1, [r0, #3]
 800c2cc:	1d03      	adds	r3, r0, #4
 800c2ce:	e7f1      	b.n	800c2b4 <__exponent+0x58>

0800c2d0 <_printf_float>:
 800c2d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2d4:	b08d      	sub	sp, #52	@ 0x34
 800c2d6:	460c      	mov	r4, r1
 800c2d8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c2dc:	4616      	mov	r6, r2
 800c2de:	461f      	mov	r7, r3
 800c2e0:	4605      	mov	r5, r0
 800c2e2:	f000 ff07 	bl	800d0f4 <_localeconv_r>
 800c2e6:	f8d0 b000 	ldr.w	fp, [r0]
 800c2ea:	4658      	mov	r0, fp
 800c2ec:	f7f4 f848 	bl	8000380 <strlen>
 800c2f0:	2300      	movs	r3, #0
 800c2f2:	930a      	str	r3, [sp, #40]	@ 0x28
 800c2f4:	f8d8 3000 	ldr.w	r3, [r8]
 800c2f8:	f894 9018 	ldrb.w	r9, [r4, #24]
 800c2fc:	6822      	ldr	r2, [r4, #0]
 800c2fe:	9005      	str	r0, [sp, #20]
 800c300:	3307      	adds	r3, #7
 800c302:	f023 0307 	bic.w	r3, r3, #7
 800c306:	f103 0108 	add.w	r1, r3, #8
 800c30a:	f8c8 1000 	str.w	r1, [r8]
 800c30e:	ed93 0b00 	vldr	d0, [r3]
 800c312:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800c570 <_printf_float+0x2a0>
 800c316:	eeb0 7bc0 	vabs.f64	d7, d0
 800c31a:	eeb4 7b46 	vcmp.f64	d7, d6
 800c31e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c322:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800c326:	dd24      	ble.n	800c372 <_printf_float+0xa2>
 800c328:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800c32c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c330:	d502      	bpl.n	800c338 <_printf_float+0x68>
 800c332:	232d      	movs	r3, #45	@ 0x2d
 800c334:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c338:	498f      	ldr	r1, [pc, #572]	@ (800c578 <_printf_float+0x2a8>)
 800c33a:	4b90      	ldr	r3, [pc, #576]	@ (800c57c <_printf_float+0x2ac>)
 800c33c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800c340:	bf8c      	ite	hi
 800c342:	4688      	movhi	r8, r1
 800c344:	4698      	movls	r8, r3
 800c346:	f022 0204 	bic.w	r2, r2, #4
 800c34a:	2303      	movs	r3, #3
 800c34c:	6123      	str	r3, [r4, #16]
 800c34e:	6022      	str	r2, [r4, #0]
 800c350:	f04f 0a00 	mov.w	sl, #0
 800c354:	9700      	str	r7, [sp, #0]
 800c356:	4633      	mov	r3, r6
 800c358:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c35a:	4621      	mov	r1, r4
 800c35c:	4628      	mov	r0, r5
 800c35e:	f000 f9d1 	bl	800c704 <_printf_common>
 800c362:	3001      	adds	r0, #1
 800c364:	f040 8089 	bne.w	800c47a <_printf_float+0x1aa>
 800c368:	f04f 30ff 	mov.w	r0, #4294967295
 800c36c:	b00d      	add	sp, #52	@ 0x34
 800c36e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c372:	eeb4 0b40 	vcmp.f64	d0, d0
 800c376:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c37a:	d709      	bvc.n	800c390 <_printf_float+0xc0>
 800c37c:	ee10 3a90 	vmov	r3, s1
 800c380:	2b00      	cmp	r3, #0
 800c382:	bfbc      	itt	lt
 800c384:	232d      	movlt	r3, #45	@ 0x2d
 800c386:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c38a:	497d      	ldr	r1, [pc, #500]	@ (800c580 <_printf_float+0x2b0>)
 800c38c:	4b7d      	ldr	r3, [pc, #500]	@ (800c584 <_printf_float+0x2b4>)
 800c38e:	e7d5      	b.n	800c33c <_printf_float+0x6c>
 800c390:	6863      	ldr	r3, [r4, #4]
 800c392:	1c59      	adds	r1, r3, #1
 800c394:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800c398:	d139      	bne.n	800c40e <_printf_float+0x13e>
 800c39a:	2306      	movs	r3, #6
 800c39c:	6063      	str	r3, [r4, #4]
 800c39e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800c3a2:	2300      	movs	r3, #0
 800c3a4:	6022      	str	r2, [r4, #0]
 800c3a6:	9303      	str	r3, [sp, #12]
 800c3a8:	ab0a      	add	r3, sp, #40	@ 0x28
 800c3aa:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800c3ae:	ab09      	add	r3, sp, #36	@ 0x24
 800c3b0:	9300      	str	r3, [sp, #0]
 800c3b2:	6861      	ldr	r1, [r4, #4]
 800c3b4:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c3b8:	4628      	mov	r0, r5
 800c3ba:	f7ff fefb 	bl	800c1b4 <__cvt>
 800c3be:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c3c2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c3c4:	4680      	mov	r8, r0
 800c3c6:	d129      	bne.n	800c41c <_printf_float+0x14c>
 800c3c8:	1cc8      	adds	r0, r1, #3
 800c3ca:	db02      	blt.n	800c3d2 <_printf_float+0x102>
 800c3cc:	6863      	ldr	r3, [r4, #4]
 800c3ce:	4299      	cmp	r1, r3
 800c3d0:	dd41      	ble.n	800c456 <_printf_float+0x186>
 800c3d2:	f1a9 0902 	sub.w	r9, r9, #2
 800c3d6:	fa5f f989 	uxtb.w	r9, r9
 800c3da:	3901      	subs	r1, #1
 800c3dc:	464a      	mov	r2, r9
 800c3de:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c3e2:	9109      	str	r1, [sp, #36]	@ 0x24
 800c3e4:	f7ff ff3a 	bl	800c25c <__exponent>
 800c3e8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c3ea:	1813      	adds	r3, r2, r0
 800c3ec:	2a01      	cmp	r2, #1
 800c3ee:	4682      	mov	sl, r0
 800c3f0:	6123      	str	r3, [r4, #16]
 800c3f2:	dc02      	bgt.n	800c3fa <_printf_float+0x12a>
 800c3f4:	6822      	ldr	r2, [r4, #0]
 800c3f6:	07d2      	lsls	r2, r2, #31
 800c3f8:	d501      	bpl.n	800c3fe <_printf_float+0x12e>
 800c3fa:	3301      	adds	r3, #1
 800c3fc:	6123      	str	r3, [r4, #16]
 800c3fe:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800c402:	2b00      	cmp	r3, #0
 800c404:	d0a6      	beq.n	800c354 <_printf_float+0x84>
 800c406:	232d      	movs	r3, #45	@ 0x2d
 800c408:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c40c:	e7a2      	b.n	800c354 <_printf_float+0x84>
 800c40e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c412:	d1c4      	bne.n	800c39e <_printf_float+0xce>
 800c414:	2b00      	cmp	r3, #0
 800c416:	d1c2      	bne.n	800c39e <_printf_float+0xce>
 800c418:	2301      	movs	r3, #1
 800c41a:	e7bf      	b.n	800c39c <_printf_float+0xcc>
 800c41c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800c420:	d9db      	bls.n	800c3da <_printf_float+0x10a>
 800c422:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800c426:	d118      	bne.n	800c45a <_printf_float+0x18a>
 800c428:	2900      	cmp	r1, #0
 800c42a:	6863      	ldr	r3, [r4, #4]
 800c42c:	dd0b      	ble.n	800c446 <_printf_float+0x176>
 800c42e:	6121      	str	r1, [r4, #16]
 800c430:	b913      	cbnz	r3, 800c438 <_printf_float+0x168>
 800c432:	6822      	ldr	r2, [r4, #0]
 800c434:	07d0      	lsls	r0, r2, #31
 800c436:	d502      	bpl.n	800c43e <_printf_float+0x16e>
 800c438:	3301      	adds	r3, #1
 800c43a:	440b      	add	r3, r1
 800c43c:	6123      	str	r3, [r4, #16]
 800c43e:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c440:	f04f 0a00 	mov.w	sl, #0
 800c444:	e7db      	b.n	800c3fe <_printf_float+0x12e>
 800c446:	b913      	cbnz	r3, 800c44e <_printf_float+0x17e>
 800c448:	6822      	ldr	r2, [r4, #0]
 800c44a:	07d2      	lsls	r2, r2, #31
 800c44c:	d501      	bpl.n	800c452 <_printf_float+0x182>
 800c44e:	3302      	adds	r3, #2
 800c450:	e7f4      	b.n	800c43c <_printf_float+0x16c>
 800c452:	2301      	movs	r3, #1
 800c454:	e7f2      	b.n	800c43c <_printf_float+0x16c>
 800c456:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800c45a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c45c:	4299      	cmp	r1, r3
 800c45e:	db05      	blt.n	800c46c <_printf_float+0x19c>
 800c460:	6823      	ldr	r3, [r4, #0]
 800c462:	6121      	str	r1, [r4, #16]
 800c464:	07d8      	lsls	r0, r3, #31
 800c466:	d5ea      	bpl.n	800c43e <_printf_float+0x16e>
 800c468:	1c4b      	adds	r3, r1, #1
 800c46a:	e7e7      	b.n	800c43c <_printf_float+0x16c>
 800c46c:	2900      	cmp	r1, #0
 800c46e:	bfd4      	ite	le
 800c470:	f1c1 0202 	rsble	r2, r1, #2
 800c474:	2201      	movgt	r2, #1
 800c476:	4413      	add	r3, r2
 800c478:	e7e0      	b.n	800c43c <_printf_float+0x16c>
 800c47a:	6823      	ldr	r3, [r4, #0]
 800c47c:	055a      	lsls	r2, r3, #21
 800c47e:	d407      	bmi.n	800c490 <_printf_float+0x1c0>
 800c480:	6923      	ldr	r3, [r4, #16]
 800c482:	4642      	mov	r2, r8
 800c484:	4631      	mov	r1, r6
 800c486:	4628      	mov	r0, r5
 800c488:	47b8      	blx	r7
 800c48a:	3001      	adds	r0, #1
 800c48c:	d12a      	bne.n	800c4e4 <_printf_float+0x214>
 800c48e:	e76b      	b.n	800c368 <_printf_float+0x98>
 800c490:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800c494:	f240 80e0 	bls.w	800c658 <_printf_float+0x388>
 800c498:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800c49c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800c4a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4a4:	d133      	bne.n	800c50e <_printf_float+0x23e>
 800c4a6:	4a38      	ldr	r2, [pc, #224]	@ (800c588 <_printf_float+0x2b8>)
 800c4a8:	2301      	movs	r3, #1
 800c4aa:	4631      	mov	r1, r6
 800c4ac:	4628      	mov	r0, r5
 800c4ae:	47b8      	blx	r7
 800c4b0:	3001      	adds	r0, #1
 800c4b2:	f43f af59 	beq.w	800c368 <_printf_float+0x98>
 800c4b6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c4ba:	4543      	cmp	r3, r8
 800c4bc:	db02      	blt.n	800c4c4 <_printf_float+0x1f4>
 800c4be:	6823      	ldr	r3, [r4, #0]
 800c4c0:	07d8      	lsls	r0, r3, #31
 800c4c2:	d50f      	bpl.n	800c4e4 <_printf_float+0x214>
 800c4c4:	9b05      	ldr	r3, [sp, #20]
 800c4c6:	465a      	mov	r2, fp
 800c4c8:	4631      	mov	r1, r6
 800c4ca:	4628      	mov	r0, r5
 800c4cc:	47b8      	blx	r7
 800c4ce:	3001      	adds	r0, #1
 800c4d0:	f43f af4a 	beq.w	800c368 <_printf_float+0x98>
 800c4d4:	f04f 0900 	mov.w	r9, #0
 800c4d8:	f108 38ff 	add.w	r8, r8, #4294967295
 800c4dc:	f104 0a1a 	add.w	sl, r4, #26
 800c4e0:	45c8      	cmp	r8, r9
 800c4e2:	dc09      	bgt.n	800c4f8 <_printf_float+0x228>
 800c4e4:	6823      	ldr	r3, [r4, #0]
 800c4e6:	079b      	lsls	r3, r3, #30
 800c4e8:	f100 8107 	bmi.w	800c6fa <_printf_float+0x42a>
 800c4ec:	68e0      	ldr	r0, [r4, #12]
 800c4ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c4f0:	4298      	cmp	r0, r3
 800c4f2:	bfb8      	it	lt
 800c4f4:	4618      	movlt	r0, r3
 800c4f6:	e739      	b.n	800c36c <_printf_float+0x9c>
 800c4f8:	2301      	movs	r3, #1
 800c4fa:	4652      	mov	r2, sl
 800c4fc:	4631      	mov	r1, r6
 800c4fe:	4628      	mov	r0, r5
 800c500:	47b8      	blx	r7
 800c502:	3001      	adds	r0, #1
 800c504:	f43f af30 	beq.w	800c368 <_printf_float+0x98>
 800c508:	f109 0901 	add.w	r9, r9, #1
 800c50c:	e7e8      	b.n	800c4e0 <_printf_float+0x210>
 800c50e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c510:	2b00      	cmp	r3, #0
 800c512:	dc3b      	bgt.n	800c58c <_printf_float+0x2bc>
 800c514:	4a1c      	ldr	r2, [pc, #112]	@ (800c588 <_printf_float+0x2b8>)
 800c516:	2301      	movs	r3, #1
 800c518:	4631      	mov	r1, r6
 800c51a:	4628      	mov	r0, r5
 800c51c:	47b8      	blx	r7
 800c51e:	3001      	adds	r0, #1
 800c520:	f43f af22 	beq.w	800c368 <_printf_float+0x98>
 800c524:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c528:	ea59 0303 	orrs.w	r3, r9, r3
 800c52c:	d102      	bne.n	800c534 <_printf_float+0x264>
 800c52e:	6823      	ldr	r3, [r4, #0]
 800c530:	07d9      	lsls	r1, r3, #31
 800c532:	d5d7      	bpl.n	800c4e4 <_printf_float+0x214>
 800c534:	9b05      	ldr	r3, [sp, #20]
 800c536:	465a      	mov	r2, fp
 800c538:	4631      	mov	r1, r6
 800c53a:	4628      	mov	r0, r5
 800c53c:	47b8      	blx	r7
 800c53e:	3001      	adds	r0, #1
 800c540:	f43f af12 	beq.w	800c368 <_printf_float+0x98>
 800c544:	f04f 0a00 	mov.w	sl, #0
 800c548:	f104 0b1a 	add.w	fp, r4, #26
 800c54c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c54e:	425b      	negs	r3, r3
 800c550:	4553      	cmp	r3, sl
 800c552:	dc01      	bgt.n	800c558 <_printf_float+0x288>
 800c554:	464b      	mov	r3, r9
 800c556:	e794      	b.n	800c482 <_printf_float+0x1b2>
 800c558:	2301      	movs	r3, #1
 800c55a:	465a      	mov	r2, fp
 800c55c:	4631      	mov	r1, r6
 800c55e:	4628      	mov	r0, r5
 800c560:	47b8      	blx	r7
 800c562:	3001      	adds	r0, #1
 800c564:	f43f af00 	beq.w	800c368 <_printf_float+0x98>
 800c568:	f10a 0a01 	add.w	sl, sl, #1
 800c56c:	e7ee      	b.n	800c54c <_printf_float+0x27c>
 800c56e:	bf00      	nop
 800c570:	ffffffff 	.word	0xffffffff
 800c574:	7fefffff 	.word	0x7fefffff
 800c578:	080107a8 	.word	0x080107a8
 800c57c:	080107a4 	.word	0x080107a4
 800c580:	080107b0 	.word	0x080107b0
 800c584:	080107ac 	.word	0x080107ac
 800c588:	080107b4 	.word	0x080107b4
 800c58c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c58e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c592:	4553      	cmp	r3, sl
 800c594:	bfa8      	it	ge
 800c596:	4653      	movge	r3, sl
 800c598:	2b00      	cmp	r3, #0
 800c59a:	4699      	mov	r9, r3
 800c59c:	dc37      	bgt.n	800c60e <_printf_float+0x33e>
 800c59e:	2300      	movs	r3, #0
 800c5a0:	9307      	str	r3, [sp, #28]
 800c5a2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c5a6:	f104 021a 	add.w	r2, r4, #26
 800c5aa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c5ac:	9907      	ldr	r1, [sp, #28]
 800c5ae:	9306      	str	r3, [sp, #24]
 800c5b0:	eba3 0309 	sub.w	r3, r3, r9
 800c5b4:	428b      	cmp	r3, r1
 800c5b6:	dc31      	bgt.n	800c61c <_printf_float+0x34c>
 800c5b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c5ba:	459a      	cmp	sl, r3
 800c5bc:	dc3b      	bgt.n	800c636 <_printf_float+0x366>
 800c5be:	6823      	ldr	r3, [r4, #0]
 800c5c0:	07da      	lsls	r2, r3, #31
 800c5c2:	d438      	bmi.n	800c636 <_printf_float+0x366>
 800c5c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c5c6:	ebaa 0903 	sub.w	r9, sl, r3
 800c5ca:	9b06      	ldr	r3, [sp, #24]
 800c5cc:	ebaa 0303 	sub.w	r3, sl, r3
 800c5d0:	4599      	cmp	r9, r3
 800c5d2:	bfa8      	it	ge
 800c5d4:	4699      	movge	r9, r3
 800c5d6:	f1b9 0f00 	cmp.w	r9, #0
 800c5da:	dc34      	bgt.n	800c646 <_printf_float+0x376>
 800c5dc:	f04f 0800 	mov.w	r8, #0
 800c5e0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c5e4:	f104 0b1a 	add.w	fp, r4, #26
 800c5e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c5ea:	ebaa 0303 	sub.w	r3, sl, r3
 800c5ee:	eba3 0309 	sub.w	r3, r3, r9
 800c5f2:	4543      	cmp	r3, r8
 800c5f4:	f77f af76 	ble.w	800c4e4 <_printf_float+0x214>
 800c5f8:	2301      	movs	r3, #1
 800c5fa:	465a      	mov	r2, fp
 800c5fc:	4631      	mov	r1, r6
 800c5fe:	4628      	mov	r0, r5
 800c600:	47b8      	blx	r7
 800c602:	3001      	adds	r0, #1
 800c604:	f43f aeb0 	beq.w	800c368 <_printf_float+0x98>
 800c608:	f108 0801 	add.w	r8, r8, #1
 800c60c:	e7ec      	b.n	800c5e8 <_printf_float+0x318>
 800c60e:	4642      	mov	r2, r8
 800c610:	4631      	mov	r1, r6
 800c612:	4628      	mov	r0, r5
 800c614:	47b8      	blx	r7
 800c616:	3001      	adds	r0, #1
 800c618:	d1c1      	bne.n	800c59e <_printf_float+0x2ce>
 800c61a:	e6a5      	b.n	800c368 <_printf_float+0x98>
 800c61c:	2301      	movs	r3, #1
 800c61e:	4631      	mov	r1, r6
 800c620:	4628      	mov	r0, r5
 800c622:	9206      	str	r2, [sp, #24]
 800c624:	47b8      	blx	r7
 800c626:	3001      	adds	r0, #1
 800c628:	f43f ae9e 	beq.w	800c368 <_printf_float+0x98>
 800c62c:	9b07      	ldr	r3, [sp, #28]
 800c62e:	9a06      	ldr	r2, [sp, #24]
 800c630:	3301      	adds	r3, #1
 800c632:	9307      	str	r3, [sp, #28]
 800c634:	e7b9      	b.n	800c5aa <_printf_float+0x2da>
 800c636:	9b05      	ldr	r3, [sp, #20]
 800c638:	465a      	mov	r2, fp
 800c63a:	4631      	mov	r1, r6
 800c63c:	4628      	mov	r0, r5
 800c63e:	47b8      	blx	r7
 800c640:	3001      	adds	r0, #1
 800c642:	d1bf      	bne.n	800c5c4 <_printf_float+0x2f4>
 800c644:	e690      	b.n	800c368 <_printf_float+0x98>
 800c646:	9a06      	ldr	r2, [sp, #24]
 800c648:	464b      	mov	r3, r9
 800c64a:	4442      	add	r2, r8
 800c64c:	4631      	mov	r1, r6
 800c64e:	4628      	mov	r0, r5
 800c650:	47b8      	blx	r7
 800c652:	3001      	adds	r0, #1
 800c654:	d1c2      	bne.n	800c5dc <_printf_float+0x30c>
 800c656:	e687      	b.n	800c368 <_printf_float+0x98>
 800c658:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800c65c:	f1b9 0f01 	cmp.w	r9, #1
 800c660:	dc01      	bgt.n	800c666 <_printf_float+0x396>
 800c662:	07db      	lsls	r3, r3, #31
 800c664:	d536      	bpl.n	800c6d4 <_printf_float+0x404>
 800c666:	2301      	movs	r3, #1
 800c668:	4642      	mov	r2, r8
 800c66a:	4631      	mov	r1, r6
 800c66c:	4628      	mov	r0, r5
 800c66e:	47b8      	blx	r7
 800c670:	3001      	adds	r0, #1
 800c672:	f43f ae79 	beq.w	800c368 <_printf_float+0x98>
 800c676:	9b05      	ldr	r3, [sp, #20]
 800c678:	465a      	mov	r2, fp
 800c67a:	4631      	mov	r1, r6
 800c67c:	4628      	mov	r0, r5
 800c67e:	47b8      	blx	r7
 800c680:	3001      	adds	r0, #1
 800c682:	f43f ae71 	beq.w	800c368 <_printf_float+0x98>
 800c686:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800c68a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800c68e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c692:	f109 39ff 	add.w	r9, r9, #4294967295
 800c696:	d018      	beq.n	800c6ca <_printf_float+0x3fa>
 800c698:	464b      	mov	r3, r9
 800c69a:	f108 0201 	add.w	r2, r8, #1
 800c69e:	4631      	mov	r1, r6
 800c6a0:	4628      	mov	r0, r5
 800c6a2:	47b8      	blx	r7
 800c6a4:	3001      	adds	r0, #1
 800c6a6:	d10c      	bne.n	800c6c2 <_printf_float+0x3f2>
 800c6a8:	e65e      	b.n	800c368 <_printf_float+0x98>
 800c6aa:	2301      	movs	r3, #1
 800c6ac:	465a      	mov	r2, fp
 800c6ae:	4631      	mov	r1, r6
 800c6b0:	4628      	mov	r0, r5
 800c6b2:	47b8      	blx	r7
 800c6b4:	3001      	adds	r0, #1
 800c6b6:	f43f ae57 	beq.w	800c368 <_printf_float+0x98>
 800c6ba:	f108 0801 	add.w	r8, r8, #1
 800c6be:	45c8      	cmp	r8, r9
 800c6c0:	dbf3      	blt.n	800c6aa <_printf_float+0x3da>
 800c6c2:	4653      	mov	r3, sl
 800c6c4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c6c8:	e6dc      	b.n	800c484 <_printf_float+0x1b4>
 800c6ca:	f04f 0800 	mov.w	r8, #0
 800c6ce:	f104 0b1a 	add.w	fp, r4, #26
 800c6d2:	e7f4      	b.n	800c6be <_printf_float+0x3ee>
 800c6d4:	2301      	movs	r3, #1
 800c6d6:	4642      	mov	r2, r8
 800c6d8:	e7e1      	b.n	800c69e <_printf_float+0x3ce>
 800c6da:	2301      	movs	r3, #1
 800c6dc:	464a      	mov	r2, r9
 800c6de:	4631      	mov	r1, r6
 800c6e0:	4628      	mov	r0, r5
 800c6e2:	47b8      	blx	r7
 800c6e4:	3001      	adds	r0, #1
 800c6e6:	f43f ae3f 	beq.w	800c368 <_printf_float+0x98>
 800c6ea:	f108 0801 	add.w	r8, r8, #1
 800c6ee:	68e3      	ldr	r3, [r4, #12]
 800c6f0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c6f2:	1a5b      	subs	r3, r3, r1
 800c6f4:	4543      	cmp	r3, r8
 800c6f6:	dcf0      	bgt.n	800c6da <_printf_float+0x40a>
 800c6f8:	e6f8      	b.n	800c4ec <_printf_float+0x21c>
 800c6fa:	f04f 0800 	mov.w	r8, #0
 800c6fe:	f104 0919 	add.w	r9, r4, #25
 800c702:	e7f4      	b.n	800c6ee <_printf_float+0x41e>

0800c704 <_printf_common>:
 800c704:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c708:	4616      	mov	r6, r2
 800c70a:	4698      	mov	r8, r3
 800c70c:	688a      	ldr	r2, [r1, #8]
 800c70e:	690b      	ldr	r3, [r1, #16]
 800c710:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c714:	4293      	cmp	r3, r2
 800c716:	bfb8      	it	lt
 800c718:	4613      	movlt	r3, r2
 800c71a:	6033      	str	r3, [r6, #0]
 800c71c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c720:	4607      	mov	r7, r0
 800c722:	460c      	mov	r4, r1
 800c724:	b10a      	cbz	r2, 800c72a <_printf_common+0x26>
 800c726:	3301      	adds	r3, #1
 800c728:	6033      	str	r3, [r6, #0]
 800c72a:	6823      	ldr	r3, [r4, #0]
 800c72c:	0699      	lsls	r1, r3, #26
 800c72e:	bf42      	ittt	mi
 800c730:	6833      	ldrmi	r3, [r6, #0]
 800c732:	3302      	addmi	r3, #2
 800c734:	6033      	strmi	r3, [r6, #0]
 800c736:	6825      	ldr	r5, [r4, #0]
 800c738:	f015 0506 	ands.w	r5, r5, #6
 800c73c:	d106      	bne.n	800c74c <_printf_common+0x48>
 800c73e:	f104 0a19 	add.w	sl, r4, #25
 800c742:	68e3      	ldr	r3, [r4, #12]
 800c744:	6832      	ldr	r2, [r6, #0]
 800c746:	1a9b      	subs	r3, r3, r2
 800c748:	42ab      	cmp	r3, r5
 800c74a:	dc26      	bgt.n	800c79a <_printf_common+0x96>
 800c74c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c750:	6822      	ldr	r2, [r4, #0]
 800c752:	3b00      	subs	r3, #0
 800c754:	bf18      	it	ne
 800c756:	2301      	movne	r3, #1
 800c758:	0692      	lsls	r2, r2, #26
 800c75a:	d42b      	bmi.n	800c7b4 <_printf_common+0xb0>
 800c75c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c760:	4641      	mov	r1, r8
 800c762:	4638      	mov	r0, r7
 800c764:	47c8      	blx	r9
 800c766:	3001      	adds	r0, #1
 800c768:	d01e      	beq.n	800c7a8 <_printf_common+0xa4>
 800c76a:	6823      	ldr	r3, [r4, #0]
 800c76c:	6922      	ldr	r2, [r4, #16]
 800c76e:	f003 0306 	and.w	r3, r3, #6
 800c772:	2b04      	cmp	r3, #4
 800c774:	bf02      	ittt	eq
 800c776:	68e5      	ldreq	r5, [r4, #12]
 800c778:	6833      	ldreq	r3, [r6, #0]
 800c77a:	1aed      	subeq	r5, r5, r3
 800c77c:	68a3      	ldr	r3, [r4, #8]
 800c77e:	bf0c      	ite	eq
 800c780:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c784:	2500      	movne	r5, #0
 800c786:	4293      	cmp	r3, r2
 800c788:	bfc4      	itt	gt
 800c78a:	1a9b      	subgt	r3, r3, r2
 800c78c:	18ed      	addgt	r5, r5, r3
 800c78e:	2600      	movs	r6, #0
 800c790:	341a      	adds	r4, #26
 800c792:	42b5      	cmp	r5, r6
 800c794:	d11a      	bne.n	800c7cc <_printf_common+0xc8>
 800c796:	2000      	movs	r0, #0
 800c798:	e008      	b.n	800c7ac <_printf_common+0xa8>
 800c79a:	2301      	movs	r3, #1
 800c79c:	4652      	mov	r2, sl
 800c79e:	4641      	mov	r1, r8
 800c7a0:	4638      	mov	r0, r7
 800c7a2:	47c8      	blx	r9
 800c7a4:	3001      	adds	r0, #1
 800c7a6:	d103      	bne.n	800c7b0 <_printf_common+0xac>
 800c7a8:	f04f 30ff 	mov.w	r0, #4294967295
 800c7ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c7b0:	3501      	adds	r5, #1
 800c7b2:	e7c6      	b.n	800c742 <_printf_common+0x3e>
 800c7b4:	18e1      	adds	r1, r4, r3
 800c7b6:	1c5a      	adds	r2, r3, #1
 800c7b8:	2030      	movs	r0, #48	@ 0x30
 800c7ba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c7be:	4422      	add	r2, r4
 800c7c0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c7c4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c7c8:	3302      	adds	r3, #2
 800c7ca:	e7c7      	b.n	800c75c <_printf_common+0x58>
 800c7cc:	2301      	movs	r3, #1
 800c7ce:	4622      	mov	r2, r4
 800c7d0:	4641      	mov	r1, r8
 800c7d2:	4638      	mov	r0, r7
 800c7d4:	47c8      	blx	r9
 800c7d6:	3001      	adds	r0, #1
 800c7d8:	d0e6      	beq.n	800c7a8 <_printf_common+0xa4>
 800c7da:	3601      	adds	r6, #1
 800c7dc:	e7d9      	b.n	800c792 <_printf_common+0x8e>
	...

0800c7e0 <_printf_i>:
 800c7e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c7e4:	7e0f      	ldrb	r7, [r1, #24]
 800c7e6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c7e8:	2f78      	cmp	r7, #120	@ 0x78
 800c7ea:	4691      	mov	r9, r2
 800c7ec:	4680      	mov	r8, r0
 800c7ee:	460c      	mov	r4, r1
 800c7f0:	469a      	mov	sl, r3
 800c7f2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c7f6:	d807      	bhi.n	800c808 <_printf_i+0x28>
 800c7f8:	2f62      	cmp	r7, #98	@ 0x62
 800c7fa:	d80a      	bhi.n	800c812 <_printf_i+0x32>
 800c7fc:	2f00      	cmp	r7, #0
 800c7fe:	f000 80d1 	beq.w	800c9a4 <_printf_i+0x1c4>
 800c802:	2f58      	cmp	r7, #88	@ 0x58
 800c804:	f000 80b8 	beq.w	800c978 <_printf_i+0x198>
 800c808:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c80c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c810:	e03a      	b.n	800c888 <_printf_i+0xa8>
 800c812:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c816:	2b15      	cmp	r3, #21
 800c818:	d8f6      	bhi.n	800c808 <_printf_i+0x28>
 800c81a:	a101      	add	r1, pc, #4	@ (adr r1, 800c820 <_printf_i+0x40>)
 800c81c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c820:	0800c879 	.word	0x0800c879
 800c824:	0800c88d 	.word	0x0800c88d
 800c828:	0800c809 	.word	0x0800c809
 800c82c:	0800c809 	.word	0x0800c809
 800c830:	0800c809 	.word	0x0800c809
 800c834:	0800c809 	.word	0x0800c809
 800c838:	0800c88d 	.word	0x0800c88d
 800c83c:	0800c809 	.word	0x0800c809
 800c840:	0800c809 	.word	0x0800c809
 800c844:	0800c809 	.word	0x0800c809
 800c848:	0800c809 	.word	0x0800c809
 800c84c:	0800c98b 	.word	0x0800c98b
 800c850:	0800c8b7 	.word	0x0800c8b7
 800c854:	0800c945 	.word	0x0800c945
 800c858:	0800c809 	.word	0x0800c809
 800c85c:	0800c809 	.word	0x0800c809
 800c860:	0800c9ad 	.word	0x0800c9ad
 800c864:	0800c809 	.word	0x0800c809
 800c868:	0800c8b7 	.word	0x0800c8b7
 800c86c:	0800c809 	.word	0x0800c809
 800c870:	0800c809 	.word	0x0800c809
 800c874:	0800c94d 	.word	0x0800c94d
 800c878:	6833      	ldr	r3, [r6, #0]
 800c87a:	1d1a      	adds	r2, r3, #4
 800c87c:	681b      	ldr	r3, [r3, #0]
 800c87e:	6032      	str	r2, [r6, #0]
 800c880:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c884:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c888:	2301      	movs	r3, #1
 800c88a:	e09c      	b.n	800c9c6 <_printf_i+0x1e6>
 800c88c:	6833      	ldr	r3, [r6, #0]
 800c88e:	6820      	ldr	r0, [r4, #0]
 800c890:	1d19      	adds	r1, r3, #4
 800c892:	6031      	str	r1, [r6, #0]
 800c894:	0606      	lsls	r6, r0, #24
 800c896:	d501      	bpl.n	800c89c <_printf_i+0xbc>
 800c898:	681d      	ldr	r5, [r3, #0]
 800c89a:	e003      	b.n	800c8a4 <_printf_i+0xc4>
 800c89c:	0645      	lsls	r5, r0, #25
 800c89e:	d5fb      	bpl.n	800c898 <_printf_i+0xb8>
 800c8a0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c8a4:	2d00      	cmp	r5, #0
 800c8a6:	da03      	bge.n	800c8b0 <_printf_i+0xd0>
 800c8a8:	232d      	movs	r3, #45	@ 0x2d
 800c8aa:	426d      	negs	r5, r5
 800c8ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c8b0:	4858      	ldr	r0, [pc, #352]	@ (800ca14 <_printf_i+0x234>)
 800c8b2:	230a      	movs	r3, #10
 800c8b4:	e011      	b.n	800c8da <_printf_i+0xfa>
 800c8b6:	6821      	ldr	r1, [r4, #0]
 800c8b8:	6833      	ldr	r3, [r6, #0]
 800c8ba:	0608      	lsls	r0, r1, #24
 800c8bc:	f853 5b04 	ldr.w	r5, [r3], #4
 800c8c0:	d402      	bmi.n	800c8c8 <_printf_i+0xe8>
 800c8c2:	0649      	lsls	r1, r1, #25
 800c8c4:	bf48      	it	mi
 800c8c6:	b2ad      	uxthmi	r5, r5
 800c8c8:	2f6f      	cmp	r7, #111	@ 0x6f
 800c8ca:	4852      	ldr	r0, [pc, #328]	@ (800ca14 <_printf_i+0x234>)
 800c8cc:	6033      	str	r3, [r6, #0]
 800c8ce:	bf14      	ite	ne
 800c8d0:	230a      	movne	r3, #10
 800c8d2:	2308      	moveq	r3, #8
 800c8d4:	2100      	movs	r1, #0
 800c8d6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c8da:	6866      	ldr	r6, [r4, #4]
 800c8dc:	60a6      	str	r6, [r4, #8]
 800c8de:	2e00      	cmp	r6, #0
 800c8e0:	db05      	blt.n	800c8ee <_printf_i+0x10e>
 800c8e2:	6821      	ldr	r1, [r4, #0]
 800c8e4:	432e      	orrs	r6, r5
 800c8e6:	f021 0104 	bic.w	r1, r1, #4
 800c8ea:	6021      	str	r1, [r4, #0]
 800c8ec:	d04b      	beq.n	800c986 <_printf_i+0x1a6>
 800c8ee:	4616      	mov	r6, r2
 800c8f0:	fbb5 f1f3 	udiv	r1, r5, r3
 800c8f4:	fb03 5711 	mls	r7, r3, r1, r5
 800c8f8:	5dc7      	ldrb	r7, [r0, r7]
 800c8fa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c8fe:	462f      	mov	r7, r5
 800c900:	42bb      	cmp	r3, r7
 800c902:	460d      	mov	r5, r1
 800c904:	d9f4      	bls.n	800c8f0 <_printf_i+0x110>
 800c906:	2b08      	cmp	r3, #8
 800c908:	d10b      	bne.n	800c922 <_printf_i+0x142>
 800c90a:	6823      	ldr	r3, [r4, #0]
 800c90c:	07df      	lsls	r7, r3, #31
 800c90e:	d508      	bpl.n	800c922 <_printf_i+0x142>
 800c910:	6923      	ldr	r3, [r4, #16]
 800c912:	6861      	ldr	r1, [r4, #4]
 800c914:	4299      	cmp	r1, r3
 800c916:	bfde      	ittt	le
 800c918:	2330      	movle	r3, #48	@ 0x30
 800c91a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c91e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c922:	1b92      	subs	r2, r2, r6
 800c924:	6122      	str	r2, [r4, #16]
 800c926:	f8cd a000 	str.w	sl, [sp]
 800c92a:	464b      	mov	r3, r9
 800c92c:	aa03      	add	r2, sp, #12
 800c92e:	4621      	mov	r1, r4
 800c930:	4640      	mov	r0, r8
 800c932:	f7ff fee7 	bl	800c704 <_printf_common>
 800c936:	3001      	adds	r0, #1
 800c938:	d14a      	bne.n	800c9d0 <_printf_i+0x1f0>
 800c93a:	f04f 30ff 	mov.w	r0, #4294967295
 800c93e:	b004      	add	sp, #16
 800c940:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c944:	6823      	ldr	r3, [r4, #0]
 800c946:	f043 0320 	orr.w	r3, r3, #32
 800c94a:	6023      	str	r3, [r4, #0]
 800c94c:	4832      	ldr	r0, [pc, #200]	@ (800ca18 <_printf_i+0x238>)
 800c94e:	2778      	movs	r7, #120	@ 0x78
 800c950:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c954:	6823      	ldr	r3, [r4, #0]
 800c956:	6831      	ldr	r1, [r6, #0]
 800c958:	061f      	lsls	r7, r3, #24
 800c95a:	f851 5b04 	ldr.w	r5, [r1], #4
 800c95e:	d402      	bmi.n	800c966 <_printf_i+0x186>
 800c960:	065f      	lsls	r7, r3, #25
 800c962:	bf48      	it	mi
 800c964:	b2ad      	uxthmi	r5, r5
 800c966:	6031      	str	r1, [r6, #0]
 800c968:	07d9      	lsls	r1, r3, #31
 800c96a:	bf44      	itt	mi
 800c96c:	f043 0320 	orrmi.w	r3, r3, #32
 800c970:	6023      	strmi	r3, [r4, #0]
 800c972:	b11d      	cbz	r5, 800c97c <_printf_i+0x19c>
 800c974:	2310      	movs	r3, #16
 800c976:	e7ad      	b.n	800c8d4 <_printf_i+0xf4>
 800c978:	4826      	ldr	r0, [pc, #152]	@ (800ca14 <_printf_i+0x234>)
 800c97a:	e7e9      	b.n	800c950 <_printf_i+0x170>
 800c97c:	6823      	ldr	r3, [r4, #0]
 800c97e:	f023 0320 	bic.w	r3, r3, #32
 800c982:	6023      	str	r3, [r4, #0]
 800c984:	e7f6      	b.n	800c974 <_printf_i+0x194>
 800c986:	4616      	mov	r6, r2
 800c988:	e7bd      	b.n	800c906 <_printf_i+0x126>
 800c98a:	6833      	ldr	r3, [r6, #0]
 800c98c:	6825      	ldr	r5, [r4, #0]
 800c98e:	6961      	ldr	r1, [r4, #20]
 800c990:	1d18      	adds	r0, r3, #4
 800c992:	6030      	str	r0, [r6, #0]
 800c994:	062e      	lsls	r6, r5, #24
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	d501      	bpl.n	800c99e <_printf_i+0x1be>
 800c99a:	6019      	str	r1, [r3, #0]
 800c99c:	e002      	b.n	800c9a4 <_printf_i+0x1c4>
 800c99e:	0668      	lsls	r0, r5, #25
 800c9a0:	d5fb      	bpl.n	800c99a <_printf_i+0x1ba>
 800c9a2:	8019      	strh	r1, [r3, #0]
 800c9a4:	2300      	movs	r3, #0
 800c9a6:	6123      	str	r3, [r4, #16]
 800c9a8:	4616      	mov	r6, r2
 800c9aa:	e7bc      	b.n	800c926 <_printf_i+0x146>
 800c9ac:	6833      	ldr	r3, [r6, #0]
 800c9ae:	1d1a      	adds	r2, r3, #4
 800c9b0:	6032      	str	r2, [r6, #0]
 800c9b2:	681e      	ldr	r6, [r3, #0]
 800c9b4:	6862      	ldr	r2, [r4, #4]
 800c9b6:	2100      	movs	r1, #0
 800c9b8:	4630      	mov	r0, r6
 800c9ba:	f7f3 fc91 	bl	80002e0 <memchr>
 800c9be:	b108      	cbz	r0, 800c9c4 <_printf_i+0x1e4>
 800c9c0:	1b80      	subs	r0, r0, r6
 800c9c2:	6060      	str	r0, [r4, #4]
 800c9c4:	6863      	ldr	r3, [r4, #4]
 800c9c6:	6123      	str	r3, [r4, #16]
 800c9c8:	2300      	movs	r3, #0
 800c9ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c9ce:	e7aa      	b.n	800c926 <_printf_i+0x146>
 800c9d0:	6923      	ldr	r3, [r4, #16]
 800c9d2:	4632      	mov	r2, r6
 800c9d4:	4649      	mov	r1, r9
 800c9d6:	4640      	mov	r0, r8
 800c9d8:	47d0      	blx	sl
 800c9da:	3001      	adds	r0, #1
 800c9dc:	d0ad      	beq.n	800c93a <_printf_i+0x15a>
 800c9de:	6823      	ldr	r3, [r4, #0]
 800c9e0:	079b      	lsls	r3, r3, #30
 800c9e2:	d413      	bmi.n	800ca0c <_printf_i+0x22c>
 800c9e4:	68e0      	ldr	r0, [r4, #12]
 800c9e6:	9b03      	ldr	r3, [sp, #12]
 800c9e8:	4298      	cmp	r0, r3
 800c9ea:	bfb8      	it	lt
 800c9ec:	4618      	movlt	r0, r3
 800c9ee:	e7a6      	b.n	800c93e <_printf_i+0x15e>
 800c9f0:	2301      	movs	r3, #1
 800c9f2:	4632      	mov	r2, r6
 800c9f4:	4649      	mov	r1, r9
 800c9f6:	4640      	mov	r0, r8
 800c9f8:	47d0      	blx	sl
 800c9fa:	3001      	adds	r0, #1
 800c9fc:	d09d      	beq.n	800c93a <_printf_i+0x15a>
 800c9fe:	3501      	adds	r5, #1
 800ca00:	68e3      	ldr	r3, [r4, #12]
 800ca02:	9903      	ldr	r1, [sp, #12]
 800ca04:	1a5b      	subs	r3, r3, r1
 800ca06:	42ab      	cmp	r3, r5
 800ca08:	dcf2      	bgt.n	800c9f0 <_printf_i+0x210>
 800ca0a:	e7eb      	b.n	800c9e4 <_printf_i+0x204>
 800ca0c:	2500      	movs	r5, #0
 800ca0e:	f104 0619 	add.w	r6, r4, #25
 800ca12:	e7f5      	b.n	800ca00 <_printf_i+0x220>
 800ca14:	080107b6 	.word	0x080107b6
 800ca18:	080107c7 	.word	0x080107c7

0800ca1c <_scanf_float>:
 800ca1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca20:	b087      	sub	sp, #28
 800ca22:	4691      	mov	r9, r2
 800ca24:	9303      	str	r3, [sp, #12]
 800ca26:	688b      	ldr	r3, [r1, #8]
 800ca28:	1e5a      	subs	r2, r3, #1
 800ca2a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800ca2e:	bf81      	itttt	hi
 800ca30:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800ca34:	eb03 0b05 	addhi.w	fp, r3, r5
 800ca38:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800ca3c:	608b      	strhi	r3, [r1, #8]
 800ca3e:	680b      	ldr	r3, [r1, #0]
 800ca40:	460a      	mov	r2, r1
 800ca42:	f04f 0500 	mov.w	r5, #0
 800ca46:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800ca4a:	f842 3b1c 	str.w	r3, [r2], #28
 800ca4e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800ca52:	4680      	mov	r8, r0
 800ca54:	460c      	mov	r4, r1
 800ca56:	bf98      	it	ls
 800ca58:	f04f 0b00 	movls.w	fp, #0
 800ca5c:	9201      	str	r2, [sp, #4]
 800ca5e:	4616      	mov	r6, r2
 800ca60:	46aa      	mov	sl, r5
 800ca62:	462f      	mov	r7, r5
 800ca64:	9502      	str	r5, [sp, #8]
 800ca66:	68a2      	ldr	r2, [r4, #8]
 800ca68:	b15a      	cbz	r2, 800ca82 <_scanf_float+0x66>
 800ca6a:	f8d9 3000 	ldr.w	r3, [r9]
 800ca6e:	781b      	ldrb	r3, [r3, #0]
 800ca70:	2b4e      	cmp	r3, #78	@ 0x4e
 800ca72:	d863      	bhi.n	800cb3c <_scanf_float+0x120>
 800ca74:	2b40      	cmp	r3, #64	@ 0x40
 800ca76:	d83b      	bhi.n	800caf0 <_scanf_float+0xd4>
 800ca78:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800ca7c:	b2c8      	uxtb	r0, r1
 800ca7e:	280e      	cmp	r0, #14
 800ca80:	d939      	bls.n	800caf6 <_scanf_float+0xda>
 800ca82:	b11f      	cbz	r7, 800ca8c <_scanf_float+0x70>
 800ca84:	6823      	ldr	r3, [r4, #0]
 800ca86:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ca8a:	6023      	str	r3, [r4, #0]
 800ca8c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ca90:	f1ba 0f01 	cmp.w	sl, #1
 800ca94:	f200 8114 	bhi.w	800ccc0 <_scanf_float+0x2a4>
 800ca98:	9b01      	ldr	r3, [sp, #4]
 800ca9a:	429e      	cmp	r6, r3
 800ca9c:	f200 8105 	bhi.w	800ccaa <_scanf_float+0x28e>
 800caa0:	2001      	movs	r0, #1
 800caa2:	b007      	add	sp, #28
 800caa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800caa8:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800caac:	2a0d      	cmp	r2, #13
 800caae:	d8e8      	bhi.n	800ca82 <_scanf_float+0x66>
 800cab0:	a101      	add	r1, pc, #4	@ (adr r1, 800cab8 <_scanf_float+0x9c>)
 800cab2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800cab6:	bf00      	nop
 800cab8:	0800cc01 	.word	0x0800cc01
 800cabc:	0800ca83 	.word	0x0800ca83
 800cac0:	0800ca83 	.word	0x0800ca83
 800cac4:	0800ca83 	.word	0x0800ca83
 800cac8:	0800cc5d 	.word	0x0800cc5d
 800cacc:	0800cc37 	.word	0x0800cc37
 800cad0:	0800ca83 	.word	0x0800ca83
 800cad4:	0800ca83 	.word	0x0800ca83
 800cad8:	0800cc0f 	.word	0x0800cc0f
 800cadc:	0800ca83 	.word	0x0800ca83
 800cae0:	0800ca83 	.word	0x0800ca83
 800cae4:	0800ca83 	.word	0x0800ca83
 800cae8:	0800ca83 	.word	0x0800ca83
 800caec:	0800cbcb 	.word	0x0800cbcb
 800caf0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800caf4:	e7da      	b.n	800caac <_scanf_float+0x90>
 800caf6:	290e      	cmp	r1, #14
 800caf8:	d8c3      	bhi.n	800ca82 <_scanf_float+0x66>
 800cafa:	a001      	add	r0, pc, #4	@ (adr r0, 800cb00 <_scanf_float+0xe4>)
 800cafc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800cb00:	0800cbbb 	.word	0x0800cbbb
 800cb04:	0800ca83 	.word	0x0800ca83
 800cb08:	0800cbbb 	.word	0x0800cbbb
 800cb0c:	0800cc4b 	.word	0x0800cc4b
 800cb10:	0800ca83 	.word	0x0800ca83
 800cb14:	0800cb5d 	.word	0x0800cb5d
 800cb18:	0800cba1 	.word	0x0800cba1
 800cb1c:	0800cba1 	.word	0x0800cba1
 800cb20:	0800cba1 	.word	0x0800cba1
 800cb24:	0800cba1 	.word	0x0800cba1
 800cb28:	0800cba1 	.word	0x0800cba1
 800cb2c:	0800cba1 	.word	0x0800cba1
 800cb30:	0800cba1 	.word	0x0800cba1
 800cb34:	0800cba1 	.word	0x0800cba1
 800cb38:	0800cba1 	.word	0x0800cba1
 800cb3c:	2b6e      	cmp	r3, #110	@ 0x6e
 800cb3e:	d809      	bhi.n	800cb54 <_scanf_float+0x138>
 800cb40:	2b60      	cmp	r3, #96	@ 0x60
 800cb42:	d8b1      	bhi.n	800caa8 <_scanf_float+0x8c>
 800cb44:	2b54      	cmp	r3, #84	@ 0x54
 800cb46:	d07b      	beq.n	800cc40 <_scanf_float+0x224>
 800cb48:	2b59      	cmp	r3, #89	@ 0x59
 800cb4a:	d19a      	bne.n	800ca82 <_scanf_float+0x66>
 800cb4c:	2d07      	cmp	r5, #7
 800cb4e:	d198      	bne.n	800ca82 <_scanf_float+0x66>
 800cb50:	2508      	movs	r5, #8
 800cb52:	e02f      	b.n	800cbb4 <_scanf_float+0x198>
 800cb54:	2b74      	cmp	r3, #116	@ 0x74
 800cb56:	d073      	beq.n	800cc40 <_scanf_float+0x224>
 800cb58:	2b79      	cmp	r3, #121	@ 0x79
 800cb5a:	e7f6      	b.n	800cb4a <_scanf_float+0x12e>
 800cb5c:	6821      	ldr	r1, [r4, #0]
 800cb5e:	05c8      	lsls	r0, r1, #23
 800cb60:	d51e      	bpl.n	800cba0 <_scanf_float+0x184>
 800cb62:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800cb66:	6021      	str	r1, [r4, #0]
 800cb68:	3701      	adds	r7, #1
 800cb6a:	f1bb 0f00 	cmp.w	fp, #0
 800cb6e:	d003      	beq.n	800cb78 <_scanf_float+0x15c>
 800cb70:	3201      	adds	r2, #1
 800cb72:	f10b 3bff 	add.w	fp, fp, #4294967295
 800cb76:	60a2      	str	r2, [r4, #8]
 800cb78:	68a3      	ldr	r3, [r4, #8]
 800cb7a:	3b01      	subs	r3, #1
 800cb7c:	60a3      	str	r3, [r4, #8]
 800cb7e:	6923      	ldr	r3, [r4, #16]
 800cb80:	3301      	adds	r3, #1
 800cb82:	6123      	str	r3, [r4, #16]
 800cb84:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800cb88:	3b01      	subs	r3, #1
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	f8c9 3004 	str.w	r3, [r9, #4]
 800cb90:	f340 8082 	ble.w	800cc98 <_scanf_float+0x27c>
 800cb94:	f8d9 3000 	ldr.w	r3, [r9]
 800cb98:	3301      	adds	r3, #1
 800cb9a:	f8c9 3000 	str.w	r3, [r9]
 800cb9e:	e762      	b.n	800ca66 <_scanf_float+0x4a>
 800cba0:	eb1a 0105 	adds.w	r1, sl, r5
 800cba4:	f47f af6d 	bne.w	800ca82 <_scanf_float+0x66>
 800cba8:	6822      	ldr	r2, [r4, #0]
 800cbaa:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800cbae:	6022      	str	r2, [r4, #0]
 800cbb0:	460d      	mov	r5, r1
 800cbb2:	468a      	mov	sl, r1
 800cbb4:	f806 3b01 	strb.w	r3, [r6], #1
 800cbb8:	e7de      	b.n	800cb78 <_scanf_float+0x15c>
 800cbba:	6822      	ldr	r2, [r4, #0]
 800cbbc:	0610      	lsls	r0, r2, #24
 800cbbe:	f57f af60 	bpl.w	800ca82 <_scanf_float+0x66>
 800cbc2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800cbc6:	6022      	str	r2, [r4, #0]
 800cbc8:	e7f4      	b.n	800cbb4 <_scanf_float+0x198>
 800cbca:	f1ba 0f00 	cmp.w	sl, #0
 800cbce:	d10c      	bne.n	800cbea <_scanf_float+0x1ce>
 800cbd0:	b977      	cbnz	r7, 800cbf0 <_scanf_float+0x1d4>
 800cbd2:	6822      	ldr	r2, [r4, #0]
 800cbd4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800cbd8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800cbdc:	d108      	bne.n	800cbf0 <_scanf_float+0x1d4>
 800cbde:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800cbe2:	6022      	str	r2, [r4, #0]
 800cbe4:	f04f 0a01 	mov.w	sl, #1
 800cbe8:	e7e4      	b.n	800cbb4 <_scanf_float+0x198>
 800cbea:	f1ba 0f02 	cmp.w	sl, #2
 800cbee:	d050      	beq.n	800cc92 <_scanf_float+0x276>
 800cbf0:	2d01      	cmp	r5, #1
 800cbf2:	d002      	beq.n	800cbfa <_scanf_float+0x1de>
 800cbf4:	2d04      	cmp	r5, #4
 800cbf6:	f47f af44 	bne.w	800ca82 <_scanf_float+0x66>
 800cbfa:	3501      	adds	r5, #1
 800cbfc:	b2ed      	uxtb	r5, r5
 800cbfe:	e7d9      	b.n	800cbb4 <_scanf_float+0x198>
 800cc00:	f1ba 0f01 	cmp.w	sl, #1
 800cc04:	f47f af3d 	bne.w	800ca82 <_scanf_float+0x66>
 800cc08:	f04f 0a02 	mov.w	sl, #2
 800cc0c:	e7d2      	b.n	800cbb4 <_scanf_float+0x198>
 800cc0e:	b975      	cbnz	r5, 800cc2e <_scanf_float+0x212>
 800cc10:	2f00      	cmp	r7, #0
 800cc12:	f47f af37 	bne.w	800ca84 <_scanf_float+0x68>
 800cc16:	6822      	ldr	r2, [r4, #0]
 800cc18:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800cc1c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800cc20:	f040 80fc 	bne.w	800ce1c <_scanf_float+0x400>
 800cc24:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800cc28:	6022      	str	r2, [r4, #0]
 800cc2a:	2501      	movs	r5, #1
 800cc2c:	e7c2      	b.n	800cbb4 <_scanf_float+0x198>
 800cc2e:	2d03      	cmp	r5, #3
 800cc30:	d0e3      	beq.n	800cbfa <_scanf_float+0x1de>
 800cc32:	2d05      	cmp	r5, #5
 800cc34:	e7df      	b.n	800cbf6 <_scanf_float+0x1da>
 800cc36:	2d02      	cmp	r5, #2
 800cc38:	f47f af23 	bne.w	800ca82 <_scanf_float+0x66>
 800cc3c:	2503      	movs	r5, #3
 800cc3e:	e7b9      	b.n	800cbb4 <_scanf_float+0x198>
 800cc40:	2d06      	cmp	r5, #6
 800cc42:	f47f af1e 	bne.w	800ca82 <_scanf_float+0x66>
 800cc46:	2507      	movs	r5, #7
 800cc48:	e7b4      	b.n	800cbb4 <_scanf_float+0x198>
 800cc4a:	6822      	ldr	r2, [r4, #0]
 800cc4c:	0591      	lsls	r1, r2, #22
 800cc4e:	f57f af18 	bpl.w	800ca82 <_scanf_float+0x66>
 800cc52:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800cc56:	6022      	str	r2, [r4, #0]
 800cc58:	9702      	str	r7, [sp, #8]
 800cc5a:	e7ab      	b.n	800cbb4 <_scanf_float+0x198>
 800cc5c:	6822      	ldr	r2, [r4, #0]
 800cc5e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800cc62:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800cc66:	d005      	beq.n	800cc74 <_scanf_float+0x258>
 800cc68:	0550      	lsls	r0, r2, #21
 800cc6a:	f57f af0a 	bpl.w	800ca82 <_scanf_float+0x66>
 800cc6e:	2f00      	cmp	r7, #0
 800cc70:	f000 80d4 	beq.w	800ce1c <_scanf_float+0x400>
 800cc74:	0591      	lsls	r1, r2, #22
 800cc76:	bf58      	it	pl
 800cc78:	9902      	ldrpl	r1, [sp, #8]
 800cc7a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800cc7e:	bf58      	it	pl
 800cc80:	1a79      	subpl	r1, r7, r1
 800cc82:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800cc86:	bf58      	it	pl
 800cc88:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800cc8c:	6022      	str	r2, [r4, #0]
 800cc8e:	2700      	movs	r7, #0
 800cc90:	e790      	b.n	800cbb4 <_scanf_float+0x198>
 800cc92:	f04f 0a03 	mov.w	sl, #3
 800cc96:	e78d      	b.n	800cbb4 <_scanf_float+0x198>
 800cc98:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800cc9c:	4649      	mov	r1, r9
 800cc9e:	4640      	mov	r0, r8
 800cca0:	4798      	blx	r3
 800cca2:	2800      	cmp	r0, #0
 800cca4:	f43f aedf 	beq.w	800ca66 <_scanf_float+0x4a>
 800cca8:	e6eb      	b.n	800ca82 <_scanf_float+0x66>
 800ccaa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ccae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ccb2:	464a      	mov	r2, r9
 800ccb4:	4640      	mov	r0, r8
 800ccb6:	4798      	blx	r3
 800ccb8:	6923      	ldr	r3, [r4, #16]
 800ccba:	3b01      	subs	r3, #1
 800ccbc:	6123      	str	r3, [r4, #16]
 800ccbe:	e6eb      	b.n	800ca98 <_scanf_float+0x7c>
 800ccc0:	1e6b      	subs	r3, r5, #1
 800ccc2:	2b06      	cmp	r3, #6
 800ccc4:	d824      	bhi.n	800cd10 <_scanf_float+0x2f4>
 800ccc6:	2d02      	cmp	r5, #2
 800ccc8:	d836      	bhi.n	800cd38 <_scanf_float+0x31c>
 800ccca:	9b01      	ldr	r3, [sp, #4]
 800cccc:	429e      	cmp	r6, r3
 800ccce:	f67f aee7 	bls.w	800caa0 <_scanf_float+0x84>
 800ccd2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ccd6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ccda:	464a      	mov	r2, r9
 800ccdc:	4640      	mov	r0, r8
 800ccde:	4798      	blx	r3
 800cce0:	6923      	ldr	r3, [r4, #16]
 800cce2:	3b01      	subs	r3, #1
 800cce4:	6123      	str	r3, [r4, #16]
 800cce6:	e7f0      	b.n	800ccca <_scanf_float+0x2ae>
 800cce8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ccec:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800ccf0:	464a      	mov	r2, r9
 800ccf2:	4640      	mov	r0, r8
 800ccf4:	4798      	blx	r3
 800ccf6:	6923      	ldr	r3, [r4, #16]
 800ccf8:	3b01      	subs	r3, #1
 800ccfa:	6123      	str	r3, [r4, #16]
 800ccfc:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cd00:	fa5f fa8a 	uxtb.w	sl, sl
 800cd04:	f1ba 0f02 	cmp.w	sl, #2
 800cd08:	d1ee      	bne.n	800cce8 <_scanf_float+0x2cc>
 800cd0a:	3d03      	subs	r5, #3
 800cd0c:	b2ed      	uxtb	r5, r5
 800cd0e:	1b76      	subs	r6, r6, r5
 800cd10:	6823      	ldr	r3, [r4, #0]
 800cd12:	05da      	lsls	r2, r3, #23
 800cd14:	d530      	bpl.n	800cd78 <_scanf_float+0x35c>
 800cd16:	055b      	lsls	r3, r3, #21
 800cd18:	d511      	bpl.n	800cd3e <_scanf_float+0x322>
 800cd1a:	9b01      	ldr	r3, [sp, #4]
 800cd1c:	429e      	cmp	r6, r3
 800cd1e:	f67f aebf 	bls.w	800caa0 <_scanf_float+0x84>
 800cd22:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800cd26:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800cd2a:	464a      	mov	r2, r9
 800cd2c:	4640      	mov	r0, r8
 800cd2e:	4798      	blx	r3
 800cd30:	6923      	ldr	r3, [r4, #16]
 800cd32:	3b01      	subs	r3, #1
 800cd34:	6123      	str	r3, [r4, #16]
 800cd36:	e7f0      	b.n	800cd1a <_scanf_float+0x2fe>
 800cd38:	46aa      	mov	sl, r5
 800cd3a:	46b3      	mov	fp, r6
 800cd3c:	e7de      	b.n	800ccfc <_scanf_float+0x2e0>
 800cd3e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800cd42:	6923      	ldr	r3, [r4, #16]
 800cd44:	2965      	cmp	r1, #101	@ 0x65
 800cd46:	f103 33ff 	add.w	r3, r3, #4294967295
 800cd4a:	f106 35ff 	add.w	r5, r6, #4294967295
 800cd4e:	6123      	str	r3, [r4, #16]
 800cd50:	d00c      	beq.n	800cd6c <_scanf_float+0x350>
 800cd52:	2945      	cmp	r1, #69	@ 0x45
 800cd54:	d00a      	beq.n	800cd6c <_scanf_float+0x350>
 800cd56:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800cd5a:	464a      	mov	r2, r9
 800cd5c:	4640      	mov	r0, r8
 800cd5e:	4798      	blx	r3
 800cd60:	6923      	ldr	r3, [r4, #16]
 800cd62:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800cd66:	3b01      	subs	r3, #1
 800cd68:	1eb5      	subs	r5, r6, #2
 800cd6a:	6123      	str	r3, [r4, #16]
 800cd6c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800cd70:	464a      	mov	r2, r9
 800cd72:	4640      	mov	r0, r8
 800cd74:	4798      	blx	r3
 800cd76:	462e      	mov	r6, r5
 800cd78:	6822      	ldr	r2, [r4, #0]
 800cd7a:	f012 0210 	ands.w	r2, r2, #16
 800cd7e:	d001      	beq.n	800cd84 <_scanf_float+0x368>
 800cd80:	2000      	movs	r0, #0
 800cd82:	e68e      	b.n	800caa2 <_scanf_float+0x86>
 800cd84:	7032      	strb	r2, [r6, #0]
 800cd86:	6823      	ldr	r3, [r4, #0]
 800cd88:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800cd8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cd90:	d123      	bne.n	800cdda <_scanf_float+0x3be>
 800cd92:	9b02      	ldr	r3, [sp, #8]
 800cd94:	429f      	cmp	r7, r3
 800cd96:	d00a      	beq.n	800cdae <_scanf_float+0x392>
 800cd98:	1bda      	subs	r2, r3, r7
 800cd9a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800cd9e:	429e      	cmp	r6, r3
 800cda0:	bf28      	it	cs
 800cda2:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800cda6:	491e      	ldr	r1, [pc, #120]	@ (800ce20 <_scanf_float+0x404>)
 800cda8:	4630      	mov	r0, r6
 800cdaa:	f000 f935 	bl	800d018 <siprintf>
 800cdae:	9901      	ldr	r1, [sp, #4]
 800cdb0:	2200      	movs	r2, #0
 800cdb2:	4640      	mov	r0, r8
 800cdb4:	f002 fb5e 	bl	800f474 <_strtod_r>
 800cdb8:	9b03      	ldr	r3, [sp, #12]
 800cdba:	6821      	ldr	r1, [r4, #0]
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	f011 0f02 	tst.w	r1, #2
 800cdc2:	f103 0204 	add.w	r2, r3, #4
 800cdc6:	d015      	beq.n	800cdf4 <_scanf_float+0x3d8>
 800cdc8:	9903      	ldr	r1, [sp, #12]
 800cdca:	600a      	str	r2, [r1, #0]
 800cdcc:	681b      	ldr	r3, [r3, #0]
 800cdce:	ed83 0b00 	vstr	d0, [r3]
 800cdd2:	68e3      	ldr	r3, [r4, #12]
 800cdd4:	3301      	adds	r3, #1
 800cdd6:	60e3      	str	r3, [r4, #12]
 800cdd8:	e7d2      	b.n	800cd80 <_scanf_float+0x364>
 800cdda:	9b04      	ldr	r3, [sp, #16]
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	d0e6      	beq.n	800cdae <_scanf_float+0x392>
 800cde0:	9905      	ldr	r1, [sp, #20]
 800cde2:	230a      	movs	r3, #10
 800cde4:	3101      	adds	r1, #1
 800cde6:	4640      	mov	r0, r8
 800cde8:	f002 fbc4 	bl	800f574 <_strtol_r>
 800cdec:	9b04      	ldr	r3, [sp, #16]
 800cdee:	9e05      	ldr	r6, [sp, #20]
 800cdf0:	1ac2      	subs	r2, r0, r3
 800cdf2:	e7d2      	b.n	800cd9a <_scanf_float+0x37e>
 800cdf4:	f011 0f04 	tst.w	r1, #4
 800cdf8:	9903      	ldr	r1, [sp, #12]
 800cdfa:	600a      	str	r2, [r1, #0]
 800cdfc:	d1e6      	bne.n	800cdcc <_scanf_float+0x3b0>
 800cdfe:	eeb4 0b40 	vcmp.f64	d0, d0
 800ce02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce06:	681d      	ldr	r5, [r3, #0]
 800ce08:	d705      	bvc.n	800ce16 <_scanf_float+0x3fa>
 800ce0a:	4806      	ldr	r0, [pc, #24]	@ (800ce24 <_scanf_float+0x408>)
 800ce0c:	f000 f9ea 	bl	800d1e4 <nanf>
 800ce10:	ed85 0a00 	vstr	s0, [r5]
 800ce14:	e7dd      	b.n	800cdd2 <_scanf_float+0x3b6>
 800ce16:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800ce1a:	e7f9      	b.n	800ce10 <_scanf_float+0x3f4>
 800ce1c:	2700      	movs	r7, #0
 800ce1e:	e635      	b.n	800ca8c <_scanf_float+0x70>
 800ce20:	080107d8 	.word	0x080107d8
 800ce24:	08010919 	.word	0x08010919

0800ce28 <std>:
 800ce28:	2300      	movs	r3, #0
 800ce2a:	b510      	push	{r4, lr}
 800ce2c:	4604      	mov	r4, r0
 800ce2e:	e9c0 3300 	strd	r3, r3, [r0]
 800ce32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ce36:	6083      	str	r3, [r0, #8]
 800ce38:	8181      	strh	r1, [r0, #12]
 800ce3a:	6643      	str	r3, [r0, #100]	@ 0x64
 800ce3c:	81c2      	strh	r2, [r0, #14]
 800ce3e:	6183      	str	r3, [r0, #24]
 800ce40:	4619      	mov	r1, r3
 800ce42:	2208      	movs	r2, #8
 800ce44:	305c      	adds	r0, #92	@ 0x5c
 800ce46:	f000 f94c 	bl	800d0e2 <memset>
 800ce4a:	4b0d      	ldr	r3, [pc, #52]	@ (800ce80 <std+0x58>)
 800ce4c:	6263      	str	r3, [r4, #36]	@ 0x24
 800ce4e:	4b0d      	ldr	r3, [pc, #52]	@ (800ce84 <std+0x5c>)
 800ce50:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ce52:	4b0d      	ldr	r3, [pc, #52]	@ (800ce88 <std+0x60>)
 800ce54:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ce56:	4b0d      	ldr	r3, [pc, #52]	@ (800ce8c <std+0x64>)
 800ce58:	6323      	str	r3, [r4, #48]	@ 0x30
 800ce5a:	4b0d      	ldr	r3, [pc, #52]	@ (800ce90 <std+0x68>)
 800ce5c:	6224      	str	r4, [r4, #32]
 800ce5e:	429c      	cmp	r4, r3
 800ce60:	d006      	beq.n	800ce70 <std+0x48>
 800ce62:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ce66:	4294      	cmp	r4, r2
 800ce68:	d002      	beq.n	800ce70 <std+0x48>
 800ce6a:	33d0      	adds	r3, #208	@ 0xd0
 800ce6c:	429c      	cmp	r4, r3
 800ce6e:	d105      	bne.n	800ce7c <std+0x54>
 800ce70:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ce74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ce78:	f000 b9b0 	b.w	800d1dc <__retarget_lock_init_recursive>
 800ce7c:	bd10      	pop	{r4, pc}
 800ce7e:	bf00      	nop
 800ce80:	0800d05d 	.word	0x0800d05d
 800ce84:	0800d07f 	.word	0x0800d07f
 800ce88:	0800d0b7 	.word	0x0800d0b7
 800ce8c:	0800d0db 	.word	0x0800d0db
 800ce90:	24001f38 	.word	0x24001f38

0800ce94 <stdio_exit_handler>:
 800ce94:	4a02      	ldr	r2, [pc, #8]	@ (800cea0 <stdio_exit_handler+0xc>)
 800ce96:	4903      	ldr	r1, [pc, #12]	@ (800cea4 <stdio_exit_handler+0x10>)
 800ce98:	4803      	ldr	r0, [pc, #12]	@ (800cea8 <stdio_exit_handler+0x14>)
 800ce9a:	f000 b869 	b.w	800cf70 <_fwalk_sglue>
 800ce9e:	bf00      	nop
 800cea0:	24000104 	.word	0x24000104
 800cea4:	0800f931 	.word	0x0800f931
 800cea8:	24000114 	.word	0x24000114

0800ceac <cleanup_stdio>:
 800ceac:	6841      	ldr	r1, [r0, #4]
 800ceae:	4b0c      	ldr	r3, [pc, #48]	@ (800cee0 <cleanup_stdio+0x34>)
 800ceb0:	4299      	cmp	r1, r3
 800ceb2:	b510      	push	{r4, lr}
 800ceb4:	4604      	mov	r4, r0
 800ceb6:	d001      	beq.n	800cebc <cleanup_stdio+0x10>
 800ceb8:	f002 fd3a 	bl	800f930 <_fflush_r>
 800cebc:	68a1      	ldr	r1, [r4, #8]
 800cebe:	4b09      	ldr	r3, [pc, #36]	@ (800cee4 <cleanup_stdio+0x38>)
 800cec0:	4299      	cmp	r1, r3
 800cec2:	d002      	beq.n	800ceca <cleanup_stdio+0x1e>
 800cec4:	4620      	mov	r0, r4
 800cec6:	f002 fd33 	bl	800f930 <_fflush_r>
 800ceca:	68e1      	ldr	r1, [r4, #12]
 800cecc:	4b06      	ldr	r3, [pc, #24]	@ (800cee8 <cleanup_stdio+0x3c>)
 800cece:	4299      	cmp	r1, r3
 800ced0:	d004      	beq.n	800cedc <cleanup_stdio+0x30>
 800ced2:	4620      	mov	r0, r4
 800ced4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ced8:	f002 bd2a 	b.w	800f930 <_fflush_r>
 800cedc:	bd10      	pop	{r4, pc}
 800cede:	bf00      	nop
 800cee0:	24001f38 	.word	0x24001f38
 800cee4:	24001fa0 	.word	0x24001fa0
 800cee8:	24002008 	.word	0x24002008

0800ceec <global_stdio_init.part.0>:
 800ceec:	b510      	push	{r4, lr}
 800ceee:	4b0b      	ldr	r3, [pc, #44]	@ (800cf1c <global_stdio_init.part.0+0x30>)
 800cef0:	4c0b      	ldr	r4, [pc, #44]	@ (800cf20 <global_stdio_init.part.0+0x34>)
 800cef2:	4a0c      	ldr	r2, [pc, #48]	@ (800cf24 <global_stdio_init.part.0+0x38>)
 800cef4:	601a      	str	r2, [r3, #0]
 800cef6:	4620      	mov	r0, r4
 800cef8:	2200      	movs	r2, #0
 800cefa:	2104      	movs	r1, #4
 800cefc:	f7ff ff94 	bl	800ce28 <std>
 800cf00:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800cf04:	2201      	movs	r2, #1
 800cf06:	2109      	movs	r1, #9
 800cf08:	f7ff ff8e 	bl	800ce28 <std>
 800cf0c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800cf10:	2202      	movs	r2, #2
 800cf12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cf16:	2112      	movs	r1, #18
 800cf18:	f7ff bf86 	b.w	800ce28 <std>
 800cf1c:	24002070 	.word	0x24002070
 800cf20:	24001f38 	.word	0x24001f38
 800cf24:	0800ce95 	.word	0x0800ce95

0800cf28 <__sfp_lock_acquire>:
 800cf28:	4801      	ldr	r0, [pc, #4]	@ (800cf30 <__sfp_lock_acquire+0x8>)
 800cf2a:	f000 b958 	b.w	800d1de <__retarget_lock_acquire_recursive>
 800cf2e:	bf00      	nop
 800cf30:	24002079 	.word	0x24002079

0800cf34 <__sfp_lock_release>:
 800cf34:	4801      	ldr	r0, [pc, #4]	@ (800cf3c <__sfp_lock_release+0x8>)
 800cf36:	f000 b953 	b.w	800d1e0 <__retarget_lock_release_recursive>
 800cf3a:	bf00      	nop
 800cf3c:	24002079 	.word	0x24002079

0800cf40 <__sinit>:
 800cf40:	b510      	push	{r4, lr}
 800cf42:	4604      	mov	r4, r0
 800cf44:	f7ff fff0 	bl	800cf28 <__sfp_lock_acquire>
 800cf48:	6a23      	ldr	r3, [r4, #32]
 800cf4a:	b11b      	cbz	r3, 800cf54 <__sinit+0x14>
 800cf4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cf50:	f7ff bff0 	b.w	800cf34 <__sfp_lock_release>
 800cf54:	4b04      	ldr	r3, [pc, #16]	@ (800cf68 <__sinit+0x28>)
 800cf56:	6223      	str	r3, [r4, #32]
 800cf58:	4b04      	ldr	r3, [pc, #16]	@ (800cf6c <__sinit+0x2c>)
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	d1f5      	bne.n	800cf4c <__sinit+0xc>
 800cf60:	f7ff ffc4 	bl	800ceec <global_stdio_init.part.0>
 800cf64:	e7f2      	b.n	800cf4c <__sinit+0xc>
 800cf66:	bf00      	nop
 800cf68:	0800cead 	.word	0x0800cead
 800cf6c:	24002070 	.word	0x24002070

0800cf70 <_fwalk_sglue>:
 800cf70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cf74:	4607      	mov	r7, r0
 800cf76:	4688      	mov	r8, r1
 800cf78:	4614      	mov	r4, r2
 800cf7a:	2600      	movs	r6, #0
 800cf7c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cf80:	f1b9 0901 	subs.w	r9, r9, #1
 800cf84:	d505      	bpl.n	800cf92 <_fwalk_sglue+0x22>
 800cf86:	6824      	ldr	r4, [r4, #0]
 800cf88:	2c00      	cmp	r4, #0
 800cf8a:	d1f7      	bne.n	800cf7c <_fwalk_sglue+0xc>
 800cf8c:	4630      	mov	r0, r6
 800cf8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cf92:	89ab      	ldrh	r3, [r5, #12]
 800cf94:	2b01      	cmp	r3, #1
 800cf96:	d907      	bls.n	800cfa8 <_fwalk_sglue+0x38>
 800cf98:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cf9c:	3301      	adds	r3, #1
 800cf9e:	d003      	beq.n	800cfa8 <_fwalk_sglue+0x38>
 800cfa0:	4629      	mov	r1, r5
 800cfa2:	4638      	mov	r0, r7
 800cfa4:	47c0      	blx	r8
 800cfa6:	4306      	orrs	r6, r0
 800cfa8:	3568      	adds	r5, #104	@ 0x68
 800cfaa:	e7e9      	b.n	800cf80 <_fwalk_sglue+0x10>

0800cfac <sniprintf>:
 800cfac:	b40c      	push	{r2, r3}
 800cfae:	b530      	push	{r4, r5, lr}
 800cfb0:	4b18      	ldr	r3, [pc, #96]	@ (800d014 <sniprintf+0x68>)
 800cfb2:	1e0c      	subs	r4, r1, #0
 800cfb4:	681d      	ldr	r5, [r3, #0]
 800cfb6:	b09d      	sub	sp, #116	@ 0x74
 800cfb8:	da08      	bge.n	800cfcc <sniprintf+0x20>
 800cfba:	238b      	movs	r3, #139	@ 0x8b
 800cfbc:	602b      	str	r3, [r5, #0]
 800cfbe:	f04f 30ff 	mov.w	r0, #4294967295
 800cfc2:	b01d      	add	sp, #116	@ 0x74
 800cfc4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cfc8:	b002      	add	sp, #8
 800cfca:	4770      	bx	lr
 800cfcc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800cfd0:	f8ad 3014 	strh.w	r3, [sp, #20]
 800cfd4:	f04f 0300 	mov.w	r3, #0
 800cfd8:	931b      	str	r3, [sp, #108]	@ 0x6c
 800cfda:	bf14      	ite	ne
 800cfdc:	f104 33ff 	addne.w	r3, r4, #4294967295
 800cfe0:	4623      	moveq	r3, r4
 800cfe2:	9304      	str	r3, [sp, #16]
 800cfe4:	9307      	str	r3, [sp, #28]
 800cfe6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800cfea:	9002      	str	r0, [sp, #8]
 800cfec:	9006      	str	r0, [sp, #24]
 800cfee:	f8ad 3016 	strh.w	r3, [sp, #22]
 800cff2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800cff4:	ab21      	add	r3, sp, #132	@ 0x84
 800cff6:	a902      	add	r1, sp, #8
 800cff8:	4628      	mov	r0, r5
 800cffa:	9301      	str	r3, [sp, #4]
 800cffc:	f002 fb18 	bl	800f630 <_svfiprintf_r>
 800d000:	1c43      	adds	r3, r0, #1
 800d002:	bfbc      	itt	lt
 800d004:	238b      	movlt	r3, #139	@ 0x8b
 800d006:	602b      	strlt	r3, [r5, #0]
 800d008:	2c00      	cmp	r4, #0
 800d00a:	d0da      	beq.n	800cfc2 <sniprintf+0x16>
 800d00c:	9b02      	ldr	r3, [sp, #8]
 800d00e:	2200      	movs	r2, #0
 800d010:	701a      	strb	r2, [r3, #0]
 800d012:	e7d6      	b.n	800cfc2 <sniprintf+0x16>
 800d014:	24000110 	.word	0x24000110

0800d018 <siprintf>:
 800d018:	b40e      	push	{r1, r2, r3}
 800d01a:	b510      	push	{r4, lr}
 800d01c:	b09d      	sub	sp, #116	@ 0x74
 800d01e:	ab1f      	add	r3, sp, #124	@ 0x7c
 800d020:	9002      	str	r0, [sp, #8]
 800d022:	9006      	str	r0, [sp, #24]
 800d024:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800d028:	480a      	ldr	r0, [pc, #40]	@ (800d054 <siprintf+0x3c>)
 800d02a:	9107      	str	r1, [sp, #28]
 800d02c:	9104      	str	r1, [sp, #16]
 800d02e:	490a      	ldr	r1, [pc, #40]	@ (800d058 <siprintf+0x40>)
 800d030:	f853 2b04 	ldr.w	r2, [r3], #4
 800d034:	9105      	str	r1, [sp, #20]
 800d036:	2400      	movs	r4, #0
 800d038:	a902      	add	r1, sp, #8
 800d03a:	6800      	ldr	r0, [r0, #0]
 800d03c:	9301      	str	r3, [sp, #4]
 800d03e:	941b      	str	r4, [sp, #108]	@ 0x6c
 800d040:	f002 faf6 	bl	800f630 <_svfiprintf_r>
 800d044:	9b02      	ldr	r3, [sp, #8]
 800d046:	701c      	strb	r4, [r3, #0]
 800d048:	b01d      	add	sp, #116	@ 0x74
 800d04a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d04e:	b003      	add	sp, #12
 800d050:	4770      	bx	lr
 800d052:	bf00      	nop
 800d054:	24000110 	.word	0x24000110
 800d058:	ffff0208 	.word	0xffff0208

0800d05c <__sread>:
 800d05c:	b510      	push	{r4, lr}
 800d05e:	460c      	mov	r4, r1
 800d060:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d064:	f000 f86c 	bl	800d140 <_read_r>
 800d068:	2800      	cmp	r0, #0
 800d06a:	bfab      	itete	ge
 800d06c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d06e:	89a3      	ldrhlt	r3, [r4, #12]
 800d070:	181b      	addge	r3, r3, r0
 800d072:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d076:	bfac      	ite	ge
 800d078:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d07a:	81a3      	strhlt	r3, [r4, #12]
 800d07c:	bd10      	pop	{r4, pc}

0800d07e <__swrite>:
 800d07e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d082:	461f      	mov	r7, r3
 800d084:	898b      	ldrh	r3, [r1, #12]
 800d086:	05db      	lsls	r3, r3, #23
 800d088:	4605      	mov	r5, r0
 800d08a:	460c      	mov	r4, r1
 800d08c:	4616      	mov	r6, r2
 800d08e:	d505      	bpl.n	800d09c <__swrite+0x1e>
 800d090:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d094:	2302      	movs	r3, #2
 800d096:	2200      	movs	r2, #0
 800d098:	f000 f840 	bl	800d11c <_lseek_r>
 800d09c:	89a3      	ldrh	r3, [r4, #12]
 800d09e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d0a2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d0a6:	81a3      	strh	r3, [r4, #12]
 800d0a8:	4632      	mov	r2, r6
 800d0aa:	463b      	mov	r3, r7
 800d0ac:	4628      	mov	r0, r5
 800d0ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d0b2:	f000 b857 	b.w	800d164 <_write_r>

0800d0b6 <__sseek>:
 800d0b6:	b510      	push	{r4, lr}
 800d0b8:	460c      	mov	r4, r1
 800d0ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d0be:	f000 f82d 	bl	800d11c <_lseek_r>
 800d0c2:	1c43      	adds	r3, r0, #1
 800d0c4:	89a3      	ldrh	r3, [r4, #12]
 800d0c6:	bf15      	itete	ne
 800d0c8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d0ca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d0ce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d0d2:	81a3      	strheq	r3, [r4, #12]
 800d0d4:	bf18      	it	ne
 800d0d6:	81a3      	strhne	r3, [r4, #12]
 800d0d8:	bd10      	pop	{r4, pc}

0800d0da <__sclose>:
 800d0da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d0de:	f000 b80d 	b.w	800d0fc <_close_r>

0800d0e2 <memset>:
 800d0e2:	4402      	add	r2, r0
 800d0e4:	4603      	mov	r3, r0
 800d0e6:	4293      	cmp	r3, r2
 800d0e8:	d100      	bne.n	800d0ec <memset+0xa>
 800d0ea:	4770      	bx	lr
 800d0ec:	f803 1b01 	strb.w	r1, [r3], #1
 800d0f0:	e7f9      	b.n	800d0e6 <memset+0x4>
	...

0800d0f4 <_localeconv_r>:
 800d0f4:	4800      	ldr	r0, [pc, #0]	@ (800d0f8 <_localeconv_r+0x4>)
 800d0f6:	4770      	bx	lr
 800d0f8:	24000250 	.word	0x24000250

0800d0fc <_close_r>:
 800d0fc:	b538      	push	{r3, r4, r5, lr}
 800d0fe:	4d06      	ldr	r5, [pc, #24]	@ (800d118 <_close_r+0x1c>)
 800d100:	2300      	movs	r3, #0
 800d102:	4604      	mov	r4, r0
 800d104:	4608      	mov	r0, r1
 800d106:	602b      	str	r3, [r5, #0]
 800d108:	f7f3 fdf2 	bl	8000cf0 <_close>
 800d10c:	1c43      	adds	r3, r0, #1
 800d10e:	d102      	bne.n	800d116 <_close_r+0x1a>
 800d110:	682b      	ldr	r3, [r5, #0]
 800d112:	b103      	cbz	r3, 800d116 <_close_r+0x1a>
 800d114:	6023      	str	r3, [r4, #0]
 800d116:	bd38      	pop	{r3, r4, r5, pc}
 800d118:	24002074 	.word	0x24002074

0800d11c <_lseek_r>:
 800d11c:	b538      	push	{r3, r4, r5, lr}
 800d11e:	4d07      	ldr	r5, [pc, #28]	@ (800d13c <_lseek_r+0x20>)
 800d120:	4604      	mov	r4, r0
 800d122:	4608      	mov	r0, r1
 800d124:	4611      	mov	r1, r2
 800d126:	2200      	movs	r2, #0
 800d128:	602a      	str	r2, [r5, #0]
 800d12a:	461a      	mov	r2, r3
 800d12c:	f7f3 fe07 	bl	8000d3e <_lseek>
 800d130:	1c43      	adds	r3, r0, #1
 800d132:	d102      	bne.n	800d13a <_lseek_r+0x1e>
 800d134:	682b      	ldr	r3, [r5, #0]
 800d136:	b103      	cbz	r3, 800d13a <_lseek_r+0x1e>
 800d138:	6023      	str	r3, [r4, #0]
 800d13a:	bd38      	pop	{r3, r4, r5, pc}
 800d13c:	24002074 	.word	0x24002074

0800d140 <_read_r>:
 800d140:	b538      	push	{r3, r4, r5, lr}
 800d142:	4d07      	ldr	r5, [pc, #28]	@ (800d160 <_read_r+0x20>)
 800d144:	4604      	mov	r4, r0
 800d146:	4608      	mov	r0, r1
 800d148:	4611      	mov	r1, r2
 800d14a:	2200      	movs	r2, #0
 800d14c:	602a      	str	r2, [r5, #0]
 800d14e:	461a      	mov	r2, r3
 800d150:	f7f3 fd95 	bl	8000c7e <_read>
 800d154:	1c43      	adds	r3, r0, #1
 800d156:	d102      	bne.n	800d15e <_read_r+0x1e>
 800d158:	682b      	ldr	r3, [r5, #0]
 800d15a:	b103      	cbz	r3, 800d15e <_read_r+0x1e>
 800d15c:	6023      	str	r3, [r4, #0]
 800d15e:	bd38      	pop	{r3, r4, r5, pc}
 800d160:	24002074 	.word	0x24002074

0800d164 <_write_r>:
 800d164:	b538      	push	{r3, r4, r5, lr}
 800d166:	4d07      	ldr	r5, [pc, #28]	@ (800d184 <_write_r+0x20>)
 800d168:	4604      	mov	r4, r0
 800d16a:	4608      	mov	r0, r1
 800d16c:	4611      	mov	r1, r2
 800d16e:	2200      	movs	r2, #0
 800d170:	602a      	str	r2, [r5, #0]
 800d172:	461a      	mov	r2, r3
 800d174:	f7f3 fda0 	bl	8000cb8 <_write>
 800d178:	1c43      	adds	r3, r0, #1
 800d17a:	d102      	bne.n	800d182 <_write_r+0x1e>
 800d17c:	682b      	ldr	r3, [r5, #0]
 800d17e:	b103      	cbz	r3, 800d182 <_write_r+0x1e>
 800d180:	6023      	str	r3, [r4, #0]
 800d182:	bd38      	pop	{r3, r4, r5, pc}
 800d184:	24002074 	.word	0x24002074

0800d188 <__errno>:
 800d188:	4b01      	ldr	r3, [pc, #4]	@ (800d190 <__errno+0x8>)
 800d18a:	6818      	ldr	r0, [r3, #0]
 800d18c:	4770      	bx	lr
 800d18e:	bf00      	nop
 800d190:	24000110 	.word	0x24000110

0800d194 <__libc_init_array>:
 800d194:	b570      	push	{r4, r5, r6, lr}
 800d196:	4d0d      	ldr	r5, [pc, #52]	@ (800d1cc <__libc_init_array+0x38>)
 800d198:	4c0d      	ldr	r4, [pc, #52]	@ (800d1d0 <__libc_init_array+0x3c>)
 800d19a:	1b64      	subs	r4, r4, r5
 800d19c:	10a4      	asrs	r4, r4, #2
 800d19e:	2600      	movs	r6, #0
 800d1a0:	42a6      	cmp	r6, r4
 800d1a2:	d109      	bne.n	800d1b8 <__libc_init_array+0x24>
 800d1a4:	4d0b      	ldr	r5, [pc, #44]	@ (800d1d4 <__libc_init_array+0x40>)
 800d1a6:	4c0c      	ldr	r4, [pc, #48]	@ (800d1d8 <__libc_init_array+0x44>)
 800d1a8:	f003 fab4 	bl	8010714 <_init>
 800d1ac:	1b64      	subs	r4, r4, r5
 800d1ae:	10a4      	asrs	r4, r4, #2
 800d1b0:	2600      	movs	r6, #0
 800d1b2:	42a6      	cmp	r6, r4
 800d1b4:	d105      	bne.n	800d1c2 <__libc_init_array+0x2e>
 800d1b6:	bd70      	pop	{r4, r5, r6, pc}
 800d1b8:	f855 3b04 	ldr.w	r3, [r5], #4
 800d1bc:	4798      	blx	r3
 800d1be:	3601      	adds	r6, #1
 800d1c0:	e7ee      	b.n	800d1a0 <__libc_init_array+0xc>
 800d1c2:	f855 3b04 	ldr.w	r3, [r5], #4
 800d1c6:	4798      	blx	r3
 800d1c8:	3601      	adds	r6, #1
 800d1ca:	e7f2      	b.n	800d1b2 <__libc_init_array+0x1e>
 800d1cc:	08010bd4 	.word	0x08010bd4
 800d1d0:	08010bd4 	.word	0x08010bd4
 800d1d4:	08010bd4 	.word	0x08010bd4
 800d1d8:	08010bd8 	.word	0x08010bd8

0800d1dc <__retarget_lock_init_recursive>:
 800d1dc:	4770      	bx	lr

0800d1de <__retarget_lock_acquire_recursive>:
 800d1de:	4770      	bx	lr

0800d1e0 <__retarget_lock_release_recursive>:
 800d1e0:	4770      	bx	lr
	...

0800d1e4 <nanf>:
 800d1e4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800d1ec <nanf+0x8>
 800d1e8:	4770      	bx	lr
 800d1ea:	bf00      	nop
 800d1ec:	7fc00000 	.word	0x7fc00000

0800d1f0 <quorem>:
 800d1f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1f4:	6903      	ldr	r3, [r0, #16]
 800d1f6:	690c      	ldr	r4, [r1, #16]
 800d1f8:	42a3      	cmp	r3, r4
 800d1fa:	4607      	mov	r7, r0
 800d1fc:	db7e      	blt.n	800d2fc <quorem+0x10c>
 800d1fe:	3c01      	subs	r4, #1
 800d200:	f101 0814 	add.w	r8, r1, #20
 800d204:	00a3      	lsls	r3, r4, #2
 800d206:	f100 0514 	add.w	r5, r0, #20
 800d20a:	9300      	str	r3, [sp, #0]
 800d20c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d210:	9301      	str	r3, [sp, #4]
 800d212:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d216:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d21a:	3301      	adds	r3, #1
 800d21c:	429a      	cmp	r2, r3
 800d21e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d222:	fbb2 f6f3 	udiv	r6, r2, r3
 800d226:	d32e      	bcc.n	800d286 <quorem+0x96>
 800d228:	f04f 0a00 	mov.w	sl, #0
 800d22c:	46c4      	mov	ip, r8
 800d22e:	46ae      	mov	lr, r5
 800d230:	46d3      	mov	fp, sl
 800d232:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d236:	b298      	uxth	r0, r3
 800d238:	fb06 a000 	mla	r0, r6, r0, sl
 800d23c:	0c02      	lsrs	r2, r0, #16
 800d23e:	0c1b      	lsrs	r3, r3, #16
 800d240:	fb06 2303 	mla	r3, r6, r3, r2
 800d244:	f8de 2000 	ldr.w	r2, [lr]
 800d248:	b280      	uxth	r0, r0
 800d24a:	b292      	uxth	r2, r2
 800d24c:	1a12      	subs	r2, r2, r0
 800d24e:	445a      	add	r2, fp
 800d250:	f8de 0000 	ldr.w	r0, [lr]
 800d254:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d258:	b29b      	uxth	r3, r3
 800d25a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d25e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d262:	b292      	uxth	r2, r2
 800d264:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d268:	45e1      	cmp	r9, ip
 800d26a:	f84e 2b04 	str.w	r2, [lr], #4
 800d26e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d272:	d2de      	bcs.n	800d232 <quorem+0x42>
 800d274:	9b00      	ldr	r3, [sp, #0]
 800d276:	58eb      	ldr	r3, [r5, r3]
 800d278:	b92b      	cbnz	r3, 800d286 <quorem+0x96>
 800d27a:	9b01      	ldr	r3, [sp, #4]
 800d27c:	3b04      	subs	r3, #4
 800d27e:	429d      	cmp	r5, r3
 800d280:	461a      	mov	r2, r3
 800d282:	d32f      	bcc.n	800d2e4 <quorem+0xf4>
 800d284:	613c      	str	r4, [r7, #16]
 800d286:	4638      	mov	r0, r7
 800d288:	f001 f954 	bl	800e534 <__mcmp>
 800d28c:	2800      	cmp	r0, #0
 800d28e:	db25      	blt.n	800d2dc <quorem+0xec>
 800d290:	4629      	mov	r1, r5
 800d292:	2000      	movs	r0, #0
 800d294:	f858 2b04 	ldr.w	r2, [r8], #4
 800d298:	f8d1 c000 	ldr.w	ip, [r1]
 800d29c:	fa1f fe82 	uxth.w	lr, r2
 800d2a0:	fa1f f38c 	uxth.w	r3, ip
 800d2a4:	eba3 030e 	sub.w	r3, r3, lr
 800d2a8:	4403      	add	r3, r0
 800d2aa:	0c12      	lsrs	r2, r2, #16
 800d2ac:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d2b0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d2b4:	b29b      	uxth	r3, r3
 800d2b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d2ba:	45c1      	cmp	r9, r8
 800d2bc:	f841 3b04 	str.w	r3, [r1], #4
 800d2c0:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d2c4:	d2e6      	bcs.n	800d294 <quorem+0xa4>
 800d2c6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d2ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d2ce:	b922      	cbnz	r2, 800d2da <quorem+0xea>
 800d2d0:	3b04      	subs	r3, #4
 800d2d2:	429d      	cmp	r5, r3
 800d2d4:	461a      	mov	r2, r3
 800d2d6:	d30b      	bcc.n	800d2f0 <quorem+0x100>
 800d2d8:	613c      	str	r4, [r7, #16]
 800d2da:	3601      	adds	r6, #1
 800d2dc:	4630      	mov	r0, r6
 800d2de:	b003      	add	sp, #12
 800d2e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2e4:	6812      	ldr	r2, [r2, #0]
 800d2e6:	3b04      	subs	r3, #4
 800d2e8:	2a00      	cmp	r2, #0
 800d2ea:	d1cb      	bne.n	800d284 <quorem+0x94>
 800d2ec:	3c01      	subs	r4, #1
 800d2ee:	e7c6      	b.n	800d27e <quorem+0x8e>
 800d2f0:	6812      	ldr	r2, [r2, #0]
 800d2f2:	3b04      	subs	r3, #4
 800d2f4:	2a00      	cmp	r2, #0
 800d2f6:	d1ef      	bne.n	800d2d8 <quorem+0xe8>
 800d2f8:	3c01      	subs	r4, #1
 800d2fa:	e7ea      	b.n	800d2d2 <quorem+0xe2>
 800d2fc:	2000      	movs	r0, #0
 800d2fe:	e7ee      	b.n	800d2de <quorem+0xee>

0800d300 <_dtoa_r>:
 800d300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d304:	ed2d 8b02 	vpush	{d8}
 800d308:	69c7      	ldr	r7, [r0, #28]
 800d30a:	b091      	sub	sp, #68	@ 0x44
 800d30c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800d310:	ec55 4b10 	vmov	r4, r5, d0
 800d314:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800d316:	9107      	str	r1, [sp, #28]
 800d318:	4681      	mov	r9, r0
 800d31a:	9209      	str	r2, [sp, #36]	@ 0x24
 800d31c:	930d      	str	r3, [sp, #52]	@ 0x34
 800d31e:	b97f      	cbnz	r7, 800d340 <_dtoa_r+0x40>
 800d320:	2010      	movs	r0, #16
 800d322:	f000 fd95 	bl	800de50 <malloc>
 800d326:	4602      	mov	r2, r0
 800d328:	f8c9 001c 	str.w	r0, [r9, #28]
 800d32c:	b920      	cbnz	r0, 800d338 <_dtoa_r+0x38>
 800d32e:	4ba0      	ldr	r3, [pc, #640]	@ (800d5b0 <_dtoa_r+0x2b0>)
 800d330:	21ef      	movs	r1, #239	@ 0xef
 800d332:	48a0      	ldr	r0, [pc, #640]	@ (800d5b4 <_dtoa_r+0x2b4>)
 800d334:	f002 fb78 	bl	800fa28 <__assert_func>
 800d338:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d33c:	6007      	str	r7, [r0, #0]
 800d33e:	60c7      	str	r7, [r0, #12]
 800d340:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d344:	6819      	ldr	r1, [r3, #0]
 800d346:	b159      	cbz	r1, 800d360 <_dtoa_r+0x60>
 800d348:	685a      	ldr	r2, [r3, #4]
 800d34a:	604a      	str	r2, [r1, #4]
 800d34c:	2301      	movs	r3, #1
 800d34e:	4093      	lsls	r3, r2
 800d350:	608b      	str	r3, [r1, #8]
 800d352:	4648      	mov	r0, r9
 800d354:	f000 fe72 	bl	800e03c <_Bfree>
 800d358:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d35c:	2200      	movs	r2, #0
 800d35e:	601a      	str	r2, [r3, #0]
 800d360:	1e2b      	subs	r3, r5, #0
 800d362:	bfbb      	ittet	lt
 800d364:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d368:	9303      	strlt	r3, [sp, #12]
 800d36a:	2300      	movge	r3, #0
 800d36c:	2201      	movlt	r2, #1
 800d36e:	bfac      	ite	ge
 800d370:	6033      	strge	r3, [r6, #0]
 800d372:	6032      	strlt	r2, [r6, #0]
 800d374:	4b90      	ldr	r3, [pc, #576]	@ (800d5b8 <_dtoa_r+0x2b8>)
 800d376:	9e03      	ldr	r6, [sp, #12]
 800d378:	43b3      	bics	r3, r6
 800d37a:	d110      	bne.n	800d39e <_dtoa_r+0x9e>
 800d37c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d37e:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d382:	6013      	str	r3, [r2, #0]
 800d384:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800d388:	4323      	orrs	r3, r4
 800d38a:	f000 84e6 	beq.w	800dd5a <_dtoa_r+0xa5a>
 800d38e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d390:	4f8a      	ldr	r7, [pc, #552]	@ (800d5bc <_dtoa_r+0x2bc>)
 800d392:	2b00      	cmp	r3, #0
 800d394:	f000 84e8 	beq.w	800dd68 <_dtoa_r+0xa68>
 800d398:	1cfb      	adds	r3, r7, #3
 800d39a:	f000 bce3 	b.w	800dd64 <_dtoa_r+0xa64>
 800d39e:	ed9d 8b02 	vldr	d8, [sp, #8]
 800d3a2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800d3a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d3aa:	d10a      	bne.n	800d3c2 <_dtoa_r+0xc2>
 800d3ac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d3ae:	2301      	movs	r3, #1
 800d3b0:	6013      	str	r3, [r2, #0]
 800d3b2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d3b4:	b113      	cbz	r3, 800d3bc <_dtoa_r+0xbc>
 800d3b6:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800d3b8:	4b81      	ldr	r3, [pc, #516]	@ (800d5c0 <_dtoa_r+0x2c0>)
 800d3ba:	6013      	str	r3, [r2, #0]
 800d3bc:	4f81      	ldr	r7, [pc, #516]	@ (800d5c4 <_dtoa_r+0x2c4>)
 800d3be:	f000 bcd3 	b.w	800dd68 <_dtoa_r+0xa68>
 800d3c2:	aa0e      	add	r2, sp, #56	@ 0x38
 800d3c4:	a90f      	add	r1, sp, #60	@ 0x3c
 800d3c6:	4648      	mov	r0, r9
 800d3c8:	eeb0 0b48 	vmov.f64	d0, d8
 800d3cc:	f001 f9d2 	bl	800e774 <__d2b>
 800d3d0:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800d3d4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d3d6:	9001      	str	r0, [sp, #4]
 800d3d8:	2b00      	cmp	r3, #0
 800d3da:	d045      	beq.n	800d468 <_dtoa_r+0x168>
 800d3dc:	eeb0 7b48 	vmov.f64	d7, d8
 800d3e0:	ee18 1a90 	vmov	r1, s17
 800d3e4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800d3e8:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800d3ec:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800d3f0:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800d3f4:	2500      	movs	r5, #0
 800d3f6:	ee07 1a90 	vmov	s15, r1
 800d3fa:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800d3fe:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800d598 <_dtoa_r+0x298>
 800d402:	ee37 7b46 	vsub.f64	d7, d7, d6
 800d406:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800d5a0 <_dtoa_r+0x2a0>
 800d40a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800d40e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800d5a8 <_dtoa_r+0x2a8>
 800d412:	ee07 3a90 	vmov	s15, r3
 800d416:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800d41a:	eeb0 7b46 	vmov.f64	d7, d6
 800d41e:	eea4 7b05 	vfma.f64	d7, d4, d5
 800d422:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800d426:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800d42a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d42e:	ee16 8a90 	vmov	r8, s13
 800d432:	d508      	bpl.n	800d446 <_dtoa_r+0x146>
 800d434:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800d438:	eeb4 6b47 	vcmp.f64	d6, d7
 800d43c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d440:	bf18      	it	ne
 800d442:	f108 38ff 	addne.w	r8, r8, #4294967295
 800d446:	f1b8 0f16 	cmp.w	r8, #22
 800d44a:	d82b      	bhi.n	800d4a4 <_dtoa_r+0x1a4>
 800d44c:	495e      	ldr	r1, [pc, #376]	@ (800d5c8 <_dtoa_r+0x2c8>)
 800d44e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800d452:	ed91 7b00 	vldr	d7, [r1]
 800d456:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800d45a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d45e:	d501      	bpl.n	800d464 <_dtoa_r+0x164>
 800d460:	f108 38ff 	add.w	r8, r8, #4294967295
 800d464:	2100      	movs	r1, #0
 800d466:	e01e      	b.n	800d4a6 <_dtoa_r+0x1a6>
 800d468:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d46a:	4413      	add	r3, r2
 800d46c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800d470:	2920      	cmp	r1, #32
 800d472:	bfc1      	itttt	gt
 800d474:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800d478:	408e      	lslgt	r6, r1
 800d47a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800d47e:	fa24 f101 	lsrgt.w	r1, r4, r1
 800d482:	bfd6      	itet	le
 800d484:	f1c1 0120 	rsble	r1, r1, #32
 800d488:	4331      	orrgt	r1, r6
 800d48a:	fa04 f101 	lslle.w	r1, r4, r1
 800d48e:	ee07 1a90 	vmov	s15, r1
 800d492:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800d496:	3b01      	subs	r3, #1
 800d498:	ee17 1a90 	vmov	r1, s15
 800d49c:	2501      	movs	r5, #1
 800d49e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800d4a2:	e7a8      	b.n	800d3f6 <_dtoa_r+0xf6>
 800d4a4:	2101      	movs	r1, #1
 800d4a6:	1ad2      	subs	r2, r2, r3
 800d4a8:	1e53      	subs	r3, r2, #1
 800d4aa:	9306      	str	r3, [sp, #24]
 800d4ac:	bf45      	ittet	mi
 800d4ae:	f1c2 0301 	rsbmi	r3, r2, #1
 800d4b2:	9304      	strmi	r3, [sp, #16]
 800d4b4:	2300      	movpl	r3, #0
 800d4b6:	2300      	movmi	r3, #0
 800d4b8:	bf4c      	ite	mi
 800d4ba:	9306      	strmi	r3, [sp, #24]
 800d4bc:	9304      	strpl	r3, [sp, #16]
 800d4be:	f1b8 0f00 	cmp.w	r8, #0
 800d4c2:	910c      	str	r1, [sp, #48]	@ 0x30
 800d4c4:	db18      	blt.n	800d4f8 <_dtoa_r+0x1f8>
 800d4c6:	9b06      	ldr	r3, [sp, #24]
 800d4c8:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800d4cc:	4443      	add	r3, r8
 800d4ce:	9306      	str	r3, [sp, #24]
 800d4d0:	2300      	movs	r3, #0
 800d4d2:	9a07      	ldr	r2, [sp, #28]
 800d4d4:	2a09      	cmp	r2, #9
 800d4d6:	d845      	bhi.n	800d564 <_dtoa_r+0x264>
 800d4d8:	2a05      	cmp	r2, #5
 800d4da:	bfc4      	itt	gt
 800d4dc:	3a04      	subgt	r2, #4
 800d4de:	9207      	strgt	r2, [sp, #28]
 800d4e0:	9a07      	ldr	r2, [sp, #28]
 800d4e2:	f1a2 0202 	sub.w	r2, r2, #2
 800d4e6:	bfcc      	ite	gt
 800d4e8:	2400      	movgt	r4, #0
 800d4ea:	2401      	movle	r4, #1
 800d4ec:	2a03      	cmp	r2, #3
 800d4ee:	d844      	bhi.n	800d57a <_dtoa_r+0x27a>
 800d4f0:	e8df f002 	tbb	[pc, r2]
 800d4f4:	0b173634 	.word	0x0b173634
 800d4f8:	9b04      	ldr	r3, [sp, #16]
 800d4fa:	2200      	movs	r2, #0
 800d4fc:	eba3 0308 	sub.w	r3, r3, r8
 800d500:	9304      	str	r3, [sp, #16]
 800d502:	920a      	str	r2, [sp, #40]	@ 0x28
 800d504:	f1c8 0300 	rsb	r3, r8, #0
 800d508:	e7e3      	b.n	800d4d2 <_dtoa_r+0x1d2>
 800d50a:	2201      	movs	r2, #1
 800d50c:	9208      	str	r2, [sp, #32]
 800d50e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d510:	eb08 0b02 	add.w	fp, r8, r2
 800d514:	f10b 0a01 	add.w	sl, fp, #1
 800d518:	4652      	mov	r2, sl
 800d51a:	2a01      	cmp	r2, #1
 800d51c:	bfb8      	it	lt
 800d51e:	2201      	movlt	r2, #1
 800d520:	e006      	b.n	800d530 <_dtoa_r+0x230>
 800d522:	2201      	movs	r2, #1
 800d524:	9208      	str	r2, [sp, #32]
 800d526:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d528:	2a00      	cmp	r2, #0
 800d52a:	dd29      	ble.n	800d580 <_dtoa_r+0x280>
 800d52c:	4693      	mov	fp, r2
 800d52e:	4692      	mov	sl, r2
 800d530:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800d534:	2100      	movs	r1, #0
 800d536:	2004      	movs	r0, #4
 800d538:	f100 0614 	add.w	r6, r0, #20
 800d53c:	4296      	cmp	r6, r2
 800d53e:	d926      	bls.n	800d58e <_dtoa_r+0x28e>
 800d540:	6079      	str	r1, [r7, #4]
 800d542:	4648      	mov	r0, r9
 800d544:	9305      	str	r3, [sp, #20]
 800d546:	f000 fd39 	bl	800dfbc <_Balloc>
 800d54a:	9b05      	ldr	r3, [sp, #20]
 800d54c:	4607      	mov	r7, r0
 800d54e:	2800      	cmp	r0, #0
 800d550:	d13e      	bne.n	800d5d0 <_dtoa_r+0x2d0>
 800d552:	4b1e      	ldr	r3, [pc, #120]	@ (800d5cc <_dtoa_r+0x2cc>)
 800d554:	4602      	mov	r2, r0
 800d556:	f240 11af 	movw	r1, #431	@ 0x1af
 800d55a:	e6ea      	b.n	800d332 <_dtoa_r+0x32>
 800d55c:	2200      	movs	r2, #0
 800d55e:	e7e1      	b.n	800d524 <_dtoa_r+0x224>
 800d560:	2200      	movs	r2, #0
 800d562:	e7d3      	b.n	800d50c <_dtoa_r+0x20c>
 800d564:	2401      	movs	r4, #1
 800d566:	2200      	movs	r2, #0
 800d568:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800d56c:	f04f 3bff 	mov.w	fp, #4294967295
 800d570:	2100      	movs	r1, #0
 800d572:	46da      	mov	sl, fp
 800d574:	2212      	movs	r2, #18
 800d576:	9109      	str	r1, [sp, #36]	@ 0x24
 800d578:	e7da      	b.n	800d530 <_dtoa_r+0x230>
 800d57a:	2201      	movs	r2, #1
 800d57c:	9208      	str	r2, [sp, #32]
 800d57e:	e7f5      	b.n	800d56c <_dtoa_r+0x26c>
 800d580:	f04f 0b01 	mov.w	fp, #1
 800d584:	46da      	mov	sl, fp
 800d586:	465a      	mov	r2, fp
 800d588:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800d58c:	e7d0      	b.n	800d530 <_dtoa_r+0x230>
 800d58e:	3101      	adds	r1, #1
 800d590:	0040      	lsls	r0, r0, #1
 800d592:	e7d1      	b.n	800d538 <_dtoa_r+0x238>
 800d594:	f3af 8000 	nop.w
 800d598:	636f4361 	.word	0x636f4361
 800d59c:	3fd287a7 	.word	0x3fd287a7
 800d5a0:	8b60c8b3 	.word	0x8b60c8b3
 800d5a4:	3fc68a28 	.word	0x3fc68a28
 800d5a8:	509f79fb 	.word	0x509f79fb
 800d5ac:	3fd34413 	.word	0x3fd34413
 800d5b0:	080107ea 	.word	0x080107ea
 800d5b4:	08010801 	.word	0x08010801
 800d5b8:	7ff00000 	.word	0x7ff00000
 800d5bc:	080107e6 	.word	0x080107e6
 800d5c0:	080107b5 	.word	0x080107b5
 800d5c4:	080107b4 	.word	0x080107b4
 800d5c8:	080109b0 	.word	0x080109b0
 800d5cc:	08010859 	.word	0x08010859
 800d5d0:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800d5d4:	f1ba 0f0e 	cmp.w	sl, #14
 800d5d8:	6010      	str	r0, [r2, #0]
 800d5da:	d86e      	bhi.n	800d6ba <_dtoa_r+0x3ba>
 800d5dc:	2c00      	cmp	r4, #0
 800d5de:	d06c      	beq.n	800d6ba <_dtoa_r+0x3ba>
 800d5e0:	f1b8 0f00 	cmp.w	r8, #0
 800d5e4:	f340 80b4 	ble.w	800d750 <_dtoa_r+0x450>
 800d5e8:	4ac8      	ldr	r2, [pc, #800]	@ (800d90c <_dtoa_r+0x60c>)
 800d5ea:	f008 010f 	and.w	r1, r8, #15
 800d5ee:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800d5f2:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800d5f6:	ed92 7b00 	vldr	d7, [r2]
 800d5fa:	ea4f 1128 	mov.w	r1, r8, asr #4
 800d5fe:	f000 809b 	beq.w	800d738 <_dtoa_r+0x438>
 800d602:	4ac3      	ldr	r2, [pc, #780]	@ (800d910 <_dtoa_r+0x610>)
 800d604:	ed92 6b08 	vldr	d6, [r2, #32]
 800d608:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800d60c:	ed8d 6b02 	vstr	d6, [sp, #8]
 800d610:	f001 010f 	and.w	r1, r1, #15
 800d614:	2203      	movs	r2, #3
 800d616:	48be      	ldr	r0, [pc, #760]	@ (800d910 <_dtoa_r+0x610>)
 800d618:	2900      	cmp	r1, #0
 800d61a:	f040 808f 	bne.w	800d73c <_dtoa_r+0x43c>
 800d61e:	ed9d 6b02 	vldr	d6, [sp, #8]
 800d622:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800d626:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d62a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800d62c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d630:	2900      	cmp	r1, #0
 800d632:	f000 80b3 	beq.w	800d79c <_dtoa_r+0x49c>
 800d636:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800d63a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d63e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d642:	f140 80ab 	bpl.w	800d79c <_dtoa_r+0x49c>
 800d646:	f1ba 0f00 	cmp.w	sl, #0
 800d64a:	f000 80a7 	beq.w	800d79c <_dtoa_r+0x49c>
 800d64e:	f1bb 0f00 	cmp.w	fp, #0
 800d652:	dd30      	ble.n	800d6b6 <_dtoa_r+0x3b6>
 800d654:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800d658:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d65c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d660:	f108 31ff 	add.w	r1, r8, #4294967295
 800d664:	9105      	str	r1, [sp, #20]
 800d666:	3201      	adds	r2, #1
 800d668:	465c      	mov	r4, fp
 800d66a:	ed9d 6b02 	vldr	d6, [sp, #8]
 800d66e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800d672:	ee07 2a90 	vmov	s15, r2
 800d676:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800d67a:	eea7 5b06 	vfma.f64	d5, d7, d6
 800d67e:	ee15 2a90 	vmov	r2, s11
 800d682:	ec51 0b15 	vmov	r0, r1, d5
 800d686:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800d68a:	2c00      	cmp	r4, #0
 800d68c:	f040 808a 	bne.w	800d7a4 <_dtoa_r+0x4a4>
 800d690:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800d694:	ee36 6b47 	vsub.f64	d6, d6, d7
 800d698:	ec41 0b17 	vmov	d7, r0, r1
 800d69c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d6a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6a4:	f300 826a 	bgt.w	800db7c <_dtoa_r+0x87c>
 800d6a8:	eeb1 7b47 	vneg.f64	d7, d7
 800d6ac:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d6b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6b4:	d423      	bmi.n	800d6fe <_dtoa_r+0x3fe>
 800d6b6:	ed8d 8b02 	vstr	d8, [sp, #8]
 800d6ba:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800d6bc:	2a00      	cmp	r2, #0
 800d6be:	f2c0 8129 	blt.w	800d914 <_dtoa_r+0x614>
 800d6c2:	f1b8 0f0e 	cmp.w	r8, #14
 800d6c6:	f300 8125 	bgt.w	800d914 <_dtoa_r+0x614>
 800d6ca:	4b90      	ldr	r3, [pc, #576]	@ (800d90c <_dtoa_r+0x60c>)
 800d6cc:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800d6d0:	ed93 6b00 	vldr	d6, [r3]
 800d6d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d6d6:	2b00      	cmp	r3, #0
 800d6d8:	f280 80c8 	bge.w	800d86c <_dtoa_r+0x56c>
 800d6dc:	f1ba 0f00 	cmp.w	sl, #0
 800d6e0:	f300 80c4 	bgt.w	800d86c <_dtoa_r+0x56c>
 800d6e4:	d10b      	bne.n	800d6fe <_dtoa_r+0x3fe>
 800d6e6:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800d6ea:	ee26 6b07 	vmul.f64	d6, d6, d7
 800d6ee:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d6f2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d6f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6fa:	f2c0 823c 	blt.w	800db76 <_dtoa_r+0x876>
 800d6fe:	2400      	movs	r4, #0
 800d700:	4625      	mov	r5, r4
 800d702:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d704:	43db      	mvns	r3, r3
 800d706:	9305      	str	r3, [sp, #20]
 800d708:	463e      	mov	r6, r7
 800d70a:	f04f 0800 	mov.w	r8, #0
 800d70e:	4621      	mov	r1, r4
 800d710:	4648      	mov	r0, r9
 800d712:	f000 fc93 	bl	800e03c <_Bfree>
 800d716:	2d00      	cmp	r5, #0
 800d718:	f000 80a2 	beq.w	800d860 <_dtoa_r+0x560>
 800d71c:	f1b8 0f00 	cmp.w	r8, #0
 800d720:	d005      	beq.n	800d72e <_dtoa_r+0x42e>
 800d722:	45a8      	cmp	r8, r5
 800d724:	d003      	beq.n	800d72e <_dtoa_r+0x42e>
 800d726:	4641      	mov	r1, r8
 800d728:	4648      	mov	r0, r9
 800d72a:	f000 fc87 	bl	800e03c <_Bfree>
 800d72e:	4629      	mov	r1, r5
 800d730:	4648      	mov	r0, r9
 800d732:	f000 fc83 	bl	800e03c <_Bfree>
 800d736:	e093      	b.n	800d860 <_dtoa_r+0x560>
 800d738:	2202      	movs	r2, #2
 800d73a:	e76c      	b.n	800d616 <_dtoa_r+0x316>
 800d73c:	07cc      	lsls	r4, r1, #31
 800d73e:	d504      	bpl.n	800d74a <_dtoa_r+0x44a>
 800d740:	ed90 6b00 	vldr	d6, [r0]
 800d744:	3201      	adds	r2, #1
 800d746:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d74a:	1049      	asrs	r1, r1, #1
 800d74c:	3008      	adds	r0, #8
 800d74e:	e763      	b.n	800d618 <_dtoa_r+0x318>
 800d750:	d022      	beq.n	800d798 <_dtoa_r+0x498>
 800d752:	f1c8 0100 	rsb	r1, r8, #0
 800d756:	4a6d      	ldr	r2, [pc, #436]	@ (800d90c <_dtoa_r+0x60c>)
 800d758:	f001 000f 	and.w	r0, r1, #15
 800d75c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800d760:	ed92 7b00 	vldr	d7, [r2]
 800d764:	ee28 7b07 	vmul.f64	d7, d8, d7
 800d768:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d76c:	4868      	ldr	r0, [pc, #416]	@ (800d910 <_dtoa_r+0x610>)
 800d76e:	1109      	asrs	r1, r1, #4
 800d770:	2400      	movs	r4, #0
 800d772:	2202      	movs	r2, #2
 800d774:	b929      	cbnz	r1, 800d782 <_dtoa_r+0x482>
 800d776:	2c00      	cmp	r4, #0
 800d778:	f43f af57 	beq.w	800d62a <_dtoa_r+0x32a>
 800d77c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d780:	e753      	b.n	800d62a <_dtoa_r+0x32a>
 800d782:	07ce      	lsls	r6, r1, #31
 800d784:	d505      	bpl.n	800d792 <_dtoa_r+0x492>
 800d786:	ed90 6b00 	vldr	d6, [r0]
 800d78a:	3201      	adds	r2, #1
 800d78c:	2401      	movs	r4, #1
 800d78e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d792:	1049      	asrs	r1, r1, #1
 800d794:	3008      	adds	r0, #8
 800d796:	e7ed      	b.n	800d774 <_dtoa_r+0x474>
 800d798:	2202      	movs	r2, #2
 800d79a:	e746      	b.n	800d62a <_dtoa_r+0x32a>
 800d79c:	f8cd 8014 	str.w	r8, [sp, #20]
 800d7a0:	4654      	mov	r4, sl
 800d7a2:	e762      	b.n	800d66a <_dtoa_r+0x36a>
 800d7a4:	4a59      	ldr	r2, [pc, #356]	@ (800d90c <_dtoa_r+0x60c>)
 800d7a6:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800d7aa:	ed12 4b02 	vldr	d4, [r2, #-8]
 800d7ae:	9a08      	ldr	r2, [sp, #32]
 800d7b0:	ec41 0b17 	vmov	d7, r0, r1
 800d7b4:	443c      	add	r4, r7
 800d7b6:	b34a      	cbz	r2, 800d80c <_dtoa_r+0x50c>
 800d7b8:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800d7bc:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800d7c0:	463e      	mov	r6, r7
 800d7c2:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800d7c6:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800d7ca:	ee35 7b47 	vsub.f64	d7, d5, d7
 800d7ce:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800d7d2:	ee14 2a90 	vmov	r2, s9
 800d7d6:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800d7da:	3230      	adds	r2, #48	@ 0x30
 800d7dc:	ee36 6b45 	vsub.f64	d6, d6, d5
 800d7e0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d7e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7e8:	f806 2b01 	strb.w	r2, [r6], #1
 800d7ec:	d438      	bmi.n	800d860 <_dtoa_r+0x560>
 800d7ee:	ee32 5b46 	vsub.f64	d5, d2, d6
 800d7f2:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800d7f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7fa:	d46e      	bmi.n	800d8da <_dtoa_r+0x5da>
 800d7fc:	42a6      	cmp	r6, r4
 800d7fe:	f43f af5a 	beq.w	800d6b6 <_dtoa_r+0x3b6>
 800d802:	ee27 7b03 	vmul.f64	d7, d7, d3
 800d806:	ee26 6b03 	vmul.f64	d6, d6, d3
 800d80a:	e7e0      	b.n	800d7ce <_dtoa_r+0x4ce>
 800d80c:	4621      	mov	r1, r4
 800d80e:	463e      	mov	r6, r7
 800d810:	ee27 7b04 	vmul.f64	d7, d7, d4
 800d814:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800d818:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800d81c:	ee14 2a90 	vmov	r2, s9
 800d820:	3230      	adds	r2, #48	@ 0x30
 800d822:	f806 2b01 	strb.w	r2, [r6], #1
 800d826:	42a6      	cmp	r6, r4
 800d828:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800d82c:	ee36 6b45 	vsub.f64	d6, d6, d5
 800d830:	d119      	bne.n	800d866 <_dtoa_r+0x566>
 800d832:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800d836:	ee37 4b05 	vadd.f64	d4, d7, d5
 800d83a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800d83e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d842:	dc4a      	bgt.n	800d8da <_dtoa_r+0x5da>
 800d844:	ee35 5b47 	vsub.f64	d5, d5, d7
 800d848:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800d84c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d850:	f57f af31 	bpl.w	800d6b6 <_dtoa_r+0x3b6>
 800d854:	460e      	mov	r6, r1
 800d856:	3901      	subs	r1, #1
 800d858:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d85c:	2b30      	cmp	r3, #48	@ 0x30
 800d85e:	d0f9      	beq.n	800d854 <_dtoa_r+0x554>
 800d860:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800d864:	e027      	b.n	800d8b6 <_dtoa_r+0x5b6>
 800d866:	ee26 6b03 	vmul.f64	d6, d6, d3
 800d86a:	e7d5      	b.n	800d818 <_dtoa_r+0x518>
 800d86c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d870:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800d874:	463e      	mov	r6, r7
 800d876:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800d87a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800d87e:	ee15 3a10 	vmov	r3, s10
 800d882:	3330      	adds	r3, #48	@ 0x30
 800d884:	f806 3b01 	strb.w	r3, [r6], #1
 800d888:	1bf3      	subs	r3, r6, r7
 800d88a:	459a      	cmp	sl, r3
 800d88c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800d890:	eea3 7b46 	vfms.f64	d7, d3, d6
 800d894:	d132      	bne.n	800d8fc <_dtoa_r+0x5fc>
 800d896:	ee37 7b07 	vadd.f64	d7, d7, d7
 800d89a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d89e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8a2:	dc18      	bgt.n	800d8d6 <_dtoa_r+0x5d6>
 800d8a4:	eeb4 7b46 	vcmp.f64	d7, d6
 800d8a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8ac:	d103      	bne.n	800d8b6 <_dtoa_r+0x5b6>
 800d8ae:	ee15 3a10 	vmov	r3, s10
 800d8b2:	07db      	lsls	r3, r3, #31
 800d8b4:	d40f      	bmi.n	800d8d6 <_dtoa_r+0x5d6>
 800d8b6:	9901      	ldr	r1, [sp, #4]
 800d8b8:	4648      	mov	r0, r9
 800d8ba:	f000 fbbf 	bl	800e03c <_Bfree>
 800d8be:	2300      	movs	r3, #0
 800d8c0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d8c2:	7033      	strb	r3, [r6, #0]
 800d8c4:	f108 0301 	add.w	r3, r8, #1
 800d8c8:	6013      	str	r3, [r2, #0]
 800d8ca:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	f000 824b 	beq.w	800dd68 <_dtoa_r+0xa68>
 800d8d2:	601e      	str	r6, [r3, #0]
 800d8d4:	e248      	b.n	800dd68 <_dtoa_r+0xa68>
 800d8d6:	f8cd 8014 	str.w	r8, [sp, #20]
 800d8da:	4633      	mov	r3, r6
 800d8dc:	461e      	mov	r6, r3
 800d8de:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d8e2:	2a39      	cmp	r2, #57	@ 0x39
 800d8e4:	d106      	bne.n	800d8f4 <_dtoa_r+0x5f4>
 800d8e6:	429f      	cmp	r7, r3
 800d8e8:	d1f8      	bne.n	800d8dc <_dtoa_r+0x5dc>
 800d8ea:	9a05      	ldr	r2, [sp, #20]
 800d8ec:	3201      	adds	r2, #1
 800d8ee:	9205      	str	r2, [sp, #20]
 800d8f0:	2230      	movs	r2, #48	@ 0x30
 800d8f2:	703a      	strb	r2, [r7, #0]
 800d8f4:	781a      	ldrb	r2, [r3, #0]
 800d8f6:	3201      	adds	r2, #1
 800d8f8:	701a      	strb	r2, [r3, #0]
 800d8fa:	e7b1      	b.n	800d860 <_dtoa_r+0x560>
 800d8fc:	ee27 7b04 	vmul.f64	d7, d7, d4
 800d900:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d904:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d908:	d1b5      	bne.n	800d876 <_dtoa_r+0x576>
 800d90a:	e7d4      	b.n	800d8b6 <_dtoa_r+0x5b6>
 800d90c:	080109b0 	.word	0x080109b0
 800d910:	08010988 	.word	0x08010988
 800d914:	9908      	ldr	r1, [sp, #32]
 800d916:	2900      	cmp	r1, #0
 800d918:	f000 80e9 	beq.w	800daee <_dtoa_r+0x7ee>
 800d91c:	9907      	ldr	r1, [sp, #28]
 800d91e:	2901      	cmp	r1, #1
 800d920:	f300 80cb 	bgt.w	800daba <_dtoa_r+0x7ba>
 800d924:	2d00      	cmp	r5, #0
 800d926:	f000 80c4 	beq.w	800dab2 <_dtoa_r+0x7b2>
 800d92a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800d92e:	9e04      	ldr	r6, [sp, #16]
 800d930:	461c      	mov	r4, r3
 800d932:	9305      	str	r3, [sp, #20]
 800d934:	9b04      	ldr	r3, [sp, #16]
 800d936:	4413      	add	r3, r2
 800d938:	9304      	str	r3, [sp, #16]
 800d93a:	9b06      	ldr	r3, [sp, #24]
 800d93c:	2101      	movs	r1, #1
 800d93e:	4413      	add	r3, r2
 800d940:	4648      	mov	r0, r9
 800d942:	9306      	str	r3, [sp, #24]
 800d944:	f000 fc78 	bl	800e238 <__i2b>
 800d948:	9b05      	ldr	r3, [sp, #20]
 800d94a:	4605      	mov	r5, r0
 800d94c:	b166      	cbz	r6, 800d968 <_dtoa_r+0x668>
 800d94e:	9a06      	ldr	r2, [sp, #24]
 800d950:	2a00      	cmp	r2, #0
 800d952:	dd09      	ble.n	800d968 <_dtoa_r+0x668>
 800d954:	42b2      	cmp	r2, r6
 800d956:	9904      	ldr	r1, [sp, #16]
 800d958:	bfa8      	it	ge
 800d95a:	4632      	movge	r2, r6
 800d95c:	1a89      	subs	r1, r1, r2
 800d95e:	9104      	str	r1, [sp, #16]
 800d960:	9906      	ldr	r1, [sp, #24]
 800d962:	1ab6      	subs	r6, r6, r2
 800d964:	1a8a      	subs	r2, r1, r2
 800d966:	9206      	str	r2, [sp, #24]
 800d968:	b30b      	cbz	r3, 800d9ae <_dtoa_r+0x6ae>
 800d96a:	9a08      	ldr	r2, [sp, #32]
 800d96c:	2a00      	cmp	r2, #0
 800d96e:	f000 80c5 	beq.w	800dafc <_dtoa_r+0x7fc>
 800d972:	2c00      	cmp	r4, #0
 800d974:	f000 80bf 	beq.w	800daf6 <_dtoa_r+0x7f6>
 800d978:	4629      	mov	r1, r5
 800d97a:	4622      	mov	r2, r4
 800d97c:	4648      	mov	r0, r9
 800d97e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d980:	f000 fd12 	bl	800e3a8 <__pow5mult>
 800d984:	9a01      	ldr	r2, [sp, #4]
 800d986:	4601      	mov	r1, r0
 800d988:	4605      	mov	r5, r0
 800d98a:	4648      	mov	r0, r9
 800d98c:	f000 fc6a 	bl	800e264 <__multiply>
 800d990:	9901      	ldr	r1, [sp, #4]
 800d992:	9005      	str	r0, [sp, #20]
 800d994:	4648      	mov	r0, r9
 800d996:	f000 fb51 	bl	800e03c <_Bfree>
 800d99a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d99c:	1b1b      	subs	r3, r3, r4
 800d99e:	f000 80b0 	beq.w	800db02 <_dtoa_r+0x802>
 800d9a2:	9905      	ldr	r1, [sp, #20]
 800d9a4:	461a      	mov	r2, r3
 800d9a6:	4648      	mov	r0, r9
 800d9a8:	f000 fcfe 	bl	800e3a8 <__pow5mult>
 800d9ac:	9001      	str	r0, [sp, #4]
 800d9ae:	2101      	movs	r1, #1
 800d9b0:	4648      	mov	r0, r9
 800d9b2:	f000 fc41 	bl	800e238 <__i2b>
 800d9b6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d9b8:	4604      	mov	r4, r0
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	f000 81da 	beq.w	800dd74 <_dtoa_r+0xa74>
 800d9c0:	461a      	mov	r2, r3
 800d9c2:	4601      	mov	r1, r0
 800d9c4:	4648      	mov	r0, r9
 800d9c6:	f000 fcef 	bl	800e3a8 <__pow5mult>
 800d9ca:	9b07      	ldr	r3, [sp, #28]
 800d9cc:	2b01      	cmp	r3, #1
 800d9ce:	4604      	mov	r4, r0
 800d9d0:	f300 80a0 	bgt.w	800db14 <_dtoa_r+0x814>
 800d9d4:	9b02      	ldr	r3, [sp, #8]
 800d9d6:	2b00      	cmp	r3, #0
 800d9d8:	f040 8096 	bne.w	800db08 <_dtoa_r+0x808>
 800d9dc:	9b03      	ldr	r3, [sp, #12]
 800d9de:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800d9e2:	2a00      	cmp	r2, #0
 800d9e4:	f040 8092 	bne.w	800db0c <_dtoa_r+0x80c>
 800d9e8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800d9ec:	0d12      	lsrs	r2, r2, #20
 800d9ee:	0512      	lsls	r2, r2, #20
 800d9f0:	2a00      	cmp	r2, #0
 800d9f2:	f000 808d 	beq.w	800db10 <_dtoa_r+0x810>
 800d9f6:	9b04      	ldr	r3, [sp, #16]
 800d9f8:	3301      	adds	r3, #1
 800d9fa:	9304      	str	r3, [sp, #16]
 800d9fc:	9b06      	ldr	r3, [sp, #24]
 800d9fe:	3301      	adds	r3, #1
 800da00:	9306      	str	r3, [sp, #24]
 800da02:	2301      	movs	r3, #1
 800da04:	930b      	str	r3, [sp, #44]	@ 0x2c
 800da06:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800da08:	2b00      	cmp	r3, #0
 800da0a:	f000 81b9 	beq.w	800dd80 <_dtoa_r+0xa80>
 800da0e:	6922      	ldr	r2, [r4, #16]
 800da10:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800da14:	6910      	ldr	r0, [r2, #16]
 800da16:	f000 fbc3 	bl	800e1a0 <__hi0bits>
 800da1a:	f1c0 0020 	rsb	r0, r0, #32
 800da1e:	9b06      	ldr	r3, [sp, #24]
 800da20:	4418      	add	r0, r3
 800da22:	f010 001f 	ands.w	r0, r0, #31
 800da26:	f000 8081 	beq.w	800db2c <_dtoa_r+0x82c>
 800da2a:	f1c0 0220 	rsb	r2, r0, #32
 800da2e:	2a04      	cmp	r2, #4
 800da30:	dd73      	ble.n	800db1a <_dtoa_r+0x81a>
 800da32:	9b04      	ldr	r3, [sp, #16]
 800da34:	f1c0 001c 	rsb	r0, r0, #28
 800da38:	4403      	add	r3, r0
 800da3a:	9304      	str	r3, [sp, #16]
 800da3c:	9b06      	ldr	r3, [sp, #24]
 800da3e:	4406      	add	r6, r0
 800da40:	4403      	add	r3, r0
 800da42:	9306      	str	r3, [sp, #24]
 800da44:	9b04      	ldr	r3, [sp, #16]
 800da46:	2b00      	cmp	r3, #0
 800da48:	dd05      	ble.n	800da56 <_dtoa_r+0x756>
 800da4a:	9901      	ldr	r1, [sp, #4]
 800da4c:	461a      	mov	r2, r3
 800da4e:	4648      	mov	r0, r9
 800da50:	f000 fd04 	bl	800e45c <__lshift>
 800da54:	9001      	str	r0, [sp, #4]
 800da56:	9b06      	ldr	r3, [sp, #24]
 800da58:	2b00      	cmp	r3, #0
 800da5a:	dd05      	ble.n	800da68 <_dtoa_r+0x768>
 800da5c:	4621      	mov	r1, r4
 800da5e:	461a      	mov	r2, r3
 800da60:	4648      	mov	r0, r9
 800da62:	f000 fcfb 	bl	800e45c <__lshift>
 800da66:	4604      	mov	r4, r0
 800da68:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d060      	beq.n	800db30 <_dtoa_r+0x830>
 800da6e:	9801      	ldr	r0, [sp, #4]
 800da70:	4621      	mov	r1, r4
 800da72:	f000 fd5f 	bl	800e534 <__mcmp>
 800da76:	2800      	cmp	r0, #0
 800da78:	da5a      	bge.n	800db30 <_dtoa_r+0x830>
 800da7a:	f108 33ff 	add.w	r3, r8, #4294967295
 800da7e:	9305      	str	r3, [sp, #20]
 800da80:	9901      	ldr	r1, [sp, #4]
 800da82:	2300      	movs	r3, #0
 800da84:	220a      	movs	r2, #10
 800da86:	4648      	mov	r0, r9
 800da88:	f000 fafa 	bl	800e080 <__multadd>
 800da8c:	9b08      	ldr	r3, [sp, #32]
 800da8e:	9001      	str	r0, [sp, #4]
 800da90:	2b00      	cmp	r3, #0
 800da92:	f000 8177 	beq.w	800dd84 <_dtoa_r+0xa84>
 800da96:	4629      	mov	r1, r5
 800da98:	2300      	movs	r3, #0
 800da9a:	220a      	movs	r2, #10
 800da9c:	4648      	mov	r0, r9
 800da9e:	f000 faef 	bl	800e080 <__multadd>
 800daa2:	f1bb 0f00 	cmp.w	fp, #0
 800daa6:	4605      	mov	r5, r0
 800daa8:	dc6e      	bgt.n	800db88 <_dtoa_r+0x888>
 800daaa:	9b07      	ldr	r3, [sp, #28]
 800daac:	2b02      	cmp	r3, #2
 800daae:	dc48      	bgt.n	800db42 <_dtoa_r+0x842>
 800dab0:	e06a      	b.n	800db88 <_dtoa_r+0x888>
 800dab2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dab4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800dab8:	e739      	b.n	800d92e <_dtoa_r+0x62e>
 800daba:	f10a 34ff 	add.w	r4, sl, #4294967295
 800dabe:	42a3      	cmp	r3, r4
 800dac0:	db07      	blt.n	800dad2 <_dtoa_r+0x7d2>
 800dac2:	f1ba 0f00 	cmp.w	sl, #0
 800dac6:	eba3 0404 	sub.w	r4, r3, r4
 800daca:	db0b      	blt.n	800dae4 <_dtoa_r+0x7e4>
 800dacc:	9e04      	ldr	r6, [sp, #16]
 800dace:	4652      	mov	r2, sl
 800dad0:	e72f      	b.n	800d932 <_dtoa_r+0x632>
 800dad2:	1ae2      	subs	r2, r4, r3
 800dad4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dad6:	9e04      	ldr	r6, [sp, #16]
 800dad8:	4413      	add	r3, r2
 800dada:	930a      	str	r3, [sp, #40]	@ 0x28
 800dadc:	4652      	mov	r2, sl
 800dade:	4623      	mov	r3, r4
 800dae0:	2400      	movs	r4, #0
 800dae2:	e726      	b.n	800d932 <_dtoa_r+0x632>
 800dae4:	9a04      	ldr	r2, [sp, #16]
 800dae6:	eba2 060a 	sub.w	r6, r2, sl
 800daea:	2200      	movs	r2, #0
 800daec:	e721      	b.n	800d932 <_dtoa_r+0x632>
 800daee:	9e04      	ldr	r6, [sp, #16]
 800daf0:	9d08      	ldr	r5, [sp, #32]
 800daf2:	461c      	mov	r4, r3
 800daf4:	e72a      	b.n	800d94c <_dtoa_r+0x64c>
 800daf6:	9a01      	ldr	r2, [sp, #4]
 800daf8:	9205      	str	r2, [sp, #20]
 800dafa:	e752      	b.n	800d9a2 <_dtoa_r+0x6a2>
 800dafc:	9901      	ldr	r1, [sp, #4]
 800dafe:	461a      	mov	r2, r3
 800db00:	e751      	b.n	800d9a6 <_dtoa_r+0x6a6>
 800db02:	9b05      	ldr	r3, [sp, #20]
 800db04:	9301      	str	r3, [sp, #4]
 800db06:	e752      	b.n	800d9ae <_dtoa_r+0x6ae>
 800db08:	2300      	movs	r3, #0
 800db0a:	e77b      	b.n	800da04 <_dtoa_r+0x704>
 800db0c:	9b02      	ldr	r3, [sp, #8]
 800db0e:	e779      	b.n	800da04 <_dtoa_r+0x704>
 800db10:	920b      	str	r2, [sp, #44]	@ 0x2c
 800db12:	e778      	b.n	800da06 <_dtoa_r+0x706>
 800db14:	2300      	movs	r3, #0
 800db16:	930b      	str	r3, [sp, #44]	@ 0x2c
 800db18:	e779      	b.n	800da0e <_dtoa_r+0x70e>
 800db1a:	d093      	beq.n	800da44 <_dtoa_r+0x744>
 800db1c:	9b04      	ldr	r3, [sp, #16]
 800db1e:	321c      	adds	r2, #28
 800db20:	4413      	add	r3, r2
 800db22:	9304      	str	r3, [sp, #16]
 800db24:	9b06      	ldr	r3, [sp, #24]
 800db26:	4416      	add	r6, r2
 800db28:	4413      	add	r3, r2
 800db2a:	e78a      	b.n	800da42 <_dtoa_r+0x742>
 800db2c:	4602      	mov	r2, r0
 800db2e:	e7f5      	b.n	800db1c <_dtoa_r+0x81c>
 800db30:	f1ba 0f00 	cmp.w	sl, #0
 800db34:	f8cd 8014 	str.w	r8, [sp, #20]
 800db38:	46d3      	mov	fp, sl
 800db3a:	dc21      	bgt.n	800db80 <_dtoa_r+0x880>
 800db3c:	9b07      	ldr	r3, [sp, #28]
 800db3e:	2b02      	cmp	r3, #2
 800db40:	dd1e      	ble.n	800db80 <_dtoa_r+0x880>
 800db42:	f1bb 0f00 	cmp.w	fp, #0
 800db46:	f47f addc 	bne.w	800d702 <_dtoa_r+0x402>
 800db4a:	4621      	mov	r1, r4
 800db4c:	465b      	mov	r3, fp
 800db4e:	2205      	movs	r2, #5
 800db50:	4648      	mov	r0, r9
 800db52:	f000 fa95 	bl	800e080 <__multadd>
 800db56:	4601      	mov	r1, r0
 800db58:	4604      	mov	r4, r0
 800db5a:	9801      	ldr	r0, [sp, #4]
 800db5c:	f000 fcea 	bl	800e534 <__mcmp>
 800db60:	2800      	cmp	r0, #0
 800db62:	f77f adce 	ble.w	800d702 <_dtoa_r+0x402>
 800db66:	463e      	mov	r6, r7
 800db68:	2331      	movs	r3, #49	@ 0x31
 800db6a:	f806 3b01 	strb.w	r3, [r6], #1
 800db6e:	9b05      	ldr	r3, [sp, #20]
 800db70:	3301      	adds	r3, #1
 800db72:	9305      	str	r3, [sp, #20]
 800db74:	e5c9      	b.n	800d70a <_dtoa_r+0x40a>
 800db76:	f8cd 8014 	str.w	r8, [sp, #20]
 800db7a:	4654      	mov	r4, sl
 800db7c:	4625      	mov	r5, r4
 800db7e:	e7f2      	b.n	800db66 <_dtoa_r+0x866>
 800db80:	9b08      	ldr	r3, [sp, #32]
 800db82:	2b00      	cmp	r3, #0
 800db84:	f000 8102 	beq.w	800dd8c <_dtoa_r+0xa8c>
 800db88:	2e00      	cmp	r6, #0
 800db8a:	dd05      	ble.n	800db98 <_dtoa_r+0x898>
 800db8c:	4629      	mov	r1, r5
 800db8e:	4632      	mov	r2, r6
 800db90:	4648      	mov	r0, r9
 800db92:	f000 fc63 	bl	800e45c <__lshift>
 800db96:	4605      	mov	r5, r0
 800db98:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	d058      	beq.n	800dc50 <_dtoa_r+0x950>
 800db9e:	6869      	ldr	r1, [r5, #4]
 800dba0:	4648      	mov	r0, r9
 800dba2:	f000 fa0b 	bl	800dfbc <_Balloc>
 800dba6:	4606      	mov	r6, r0
 800dba8:	b928      	cbnz	r0, 800dbb6 <_dtoa_r+0x8b6>
 800dbaa:	4b82      	ldr	r3, [pc, #520]	@ (800ddb4 <_dtoa_r+0xab4>)
 800dbac:	4602      	mov	r2, r0
 800dbae:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800dbb2:	f7ff bbbe 	b.w	800d332 <_dtoa_r+0x32>
 800dbb6:	692a      	ldr	r2, [r5, #16]
 800dbb8:	3202      	adds	r2, #2
 800dbba:	0092      	lsls	r2, r2, #2
 800dbbc:	f105 010c 	add.w	r1, r5, #12
 800dbc0:	300c      	adds	r0, #12
 800dbc2:	f001 ff19 	bl	800f9f8 <memcpy>
 800dbc6:	2201      	movs	r2, #1
 800dbc8:	4631      	mov	r1, r6
 800dbca:	4648      	mov	r0, r9
 800dbcc:	f000 fc46 	bl	800e45c <__lshift>
 800dbd0:	1c7b      	adds	r3, r7, #1
 800dbd2:	9304      	str	r3, [sp, #16]
 800dbd4:	eb07 030b 	add.w	r3, r7, fp
 800dbd8:	9309      	str	r3, [sp, #36]	@ 0x24
 800dbda:	9b02      	ldr	r3, [sp, #8]
 800dbdc:	f003 0301 	and.w	r3, r3, #1
 800dbe0:	46a8      	mov	r8, r5
 800dbe2:	9308      	str	r3, [sp, #32]
 800dbe4:	4605      	mov	r5, r0
 800dbe6:	9b04      	ldr	r3, [sp, #16]
 800dbe8:	9801      	ldr	r0, [sp, #4]
 800dbea:	4621      	mov	r1, r4
 800dbec:	f103 3bff 	add.w	fp, r3, #4294967295
 800dbf0:	f7ff fafe 	bl	800d1f0 <quorem>
 800dbf4:	4641      	mov	r1, r8
 800dbf6:	9002      	str	r0, [sp, #8]
 800dbf8:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800dbfc:	9801      	ldr	r0, [sp, #4]
 800dbfe:	f000 fc99 	bl	800e534 <__mcmp>
 800dc02:	462a      	mov	r2, r5
 800dc04:	9006      	str	r0, [sp, #24]
 800dc06:	4621      	mov	r1, r4
 800dc08:	4648      	mov	r0, r9
 800dc0a:	f000 fcaf 	bl	800e56c <__mdiff>
 800dc0e:	68c2      	ldr	r2, [r0, #12]
 800dc10:	4606      	mov	r6, r0
 800dc12:	b9fa      	cbnz	r2, 800dc54 <_dtoa_r+0x954>
 800dc14:	4601      	mov	r1, r0
 800dc16:	9801      	ldr	r0, [sp, #4]
 800dc18:	f000 fc8c 	bl	800e534 <__mcmp>
 800dc1c:	4602      	mov	r2, r0
 800dc1e:	4631      	mov	r1, r6
 800dc20:	4648      	mov	r0, r9
 800dc22:	920a      	str	r2, [sp, #40]	@ 0x28
 800dc24:	f000 fa0a 	bl	800e03c <_Bfree>
 800dc28:	9b07      	ldr	r3, [sp, #28]
 800dc2a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dc2c:	9e04      	ldr	r6, [sp, #16]
 800dc2e:	ea42 0103 	orr.w	r1, r2, r3
 800dc32:	9b08      	ldr	r3, [sp, #32]
 800dc34:	4319      	orrs	r1, r3
 800dc36:	d10f      	bne.n	800dc58 <_dtoa_r+0x958>
 800dc38:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800dc3c:	d028      	beq.n	800dc90 <_dtoa_r+0x990>
 800dc3e:	9b06      	ldr	r3, [sp, #24]
 800dc40:	2b00      	cmp	r3, #0
 800dc42:	dd02      	ble.n	800dc4a <_dtoa_r+0x94a>
 800dc44:	9b02      	ldr	r3, [sp, #8]
 800dc46:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800dc4a:	f88b a000 	strb.w	sl, [fp]
 800dc4e:	e55e      	b.n	800d70e <_dtoa_r+0x40e>
 800dc50:	4628      	mov	r0, r5
 800dc52:	e7bd      	b.n	800dbd0 <_dtoa_r+0x8d0>
 800dc54:	2201      	movs	r2, #1
 800dc56:	e7e2      	b.n	800dc1e <_dtoa_r+0x91e>
 800dc58:	9b06      	ldr	r3, [sp, #24]
 800dc5a:	2b00      	cmp	r3, #0
 800dc5c:	db04      	blt.n	800dc68 <_dtoa_r+0x968>
 800dc5e:	9907      	ldr	r1, [sp, #28]
 800dc60:	430b      	orrs	r3, r1
 800dc62:	9908      	ldr	r1, [sp, #32]
 800dc64:	430b      	orrs	r3, r1
 800dc66:	d120      	bne.n	800dcaa <_dtoa_r+0x9aa>
 800dc68:	2a00      	cmp	r2, #0
 800dc6a:	ddee      	ble.n	800dc4a <_dtoa_r+0x94a>
 800dc6c:	9901      	ldr	r1, [sp, #4]
 800dc6e:	2201      	movs	r2, #1
 800dc70:	4648      	mov	r0, r9
 800dc72:	f000 fbf3 	bl	800e45c <__lshift>
 800dc76:	4621      	mov	r1, r4
 800dc78:	9001      	str	r0, [sp, #4]
 800dc7a:	f000 fc5b 	bl	800e534 <__mcmp>
 800dc7e:	2800      	cmp	r0, #0
 800dc80:	dc03      	bgt.n	800dc8a <_dtoa_r+0x98a>
 800dc82:	d1e2      	bne.n	800dc4a <_dtoa_r+0x94a>
 800dc84:	f01a 0f01 	tst.w	sl, #1
 800dc88:	d0df      	beq.n	800dc4a <_dtoa_r+0x94a>
 800dc8a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800dc8e:	d1d9      	bne.n	800dc44 <_dtoa_r+0x944>
 800dc90:	2339      	movs	r3, #57	@ 0x39
 800dc92:	f88b 3000 	strb.w	r3, [fp]
 800dc96:	4633      	mov	r3, r6
 800dc98:	461e      	mov	r6, r3
 800dc9a:	3b01      	subs	r3, #1
 800dc9c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800dca0:	2a39      	cmp	r2, #57	@ 0x39
 800dca2:	d052      	beq.n	800dd4a <_dtoa_r+0xa4a>
 800dca4:	3201      	adds	r2, #1
 800dca6:	701a      	strb	r2, [r3, #0]
 800dca8:	e531      	b.n	800d70e <_dtoa_r+0x40e>
 800dcaa:	2a00      	cmp	r2, #0
 800dcac:	dd07      	ble.n	800dcbe <_dtoa_r+0x9be>
 800dcae:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800dcb2:	d0ed      	beq.n	800dc90 <_dtoa_r+0x990>
 800dcb4:	f10a 0301 	add.w	r3, sl, #1
 800dcb8:	f88b 3000 	strb.w	r3, [fp]
 800dcbc:	e527      	b.n	800d70e <_dtoa_r+0x40e>
 800dcbe:	9b04      	ldr	r3, [sp, #16]
 800dcc0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dcc2:	f803 ac01 	strb.w	sl, [r3, #-1]
 800dcc6:	4293      	cmp	r3, r2
 800dcc8:	d029      	beq.n	800dd1e <_dtoa_r+0xa1e>
 800dcca:	9901      	ldr	r1, [sp, #4]
 800dccc:	2300      	movs	r3, #0
 800dcce:	220a      	movs	r2, #10
 800dcd0:	4648      	mov	r0, r9
 800dcd2:	f000 f9d5 	bl	800e080 <__multadd>
 800dcd6:	45a8      	cmp	r8, r5
 800dcd8:	9001      	str	r0, [sp, #4]
 800dcda:	f04f 0300 	mov.w	r3, #0
 800dcde:	f04f 020a 	mov.w	r2, #10
 800dce2:	4641      	mov	r1, r8
 800dce4:	4648      	mov	r0, r9
 800dce6:	d107      	bne.n	800dcf8 <_dtoa_r+0x9f8>
 800dce8:	f000 f9ca 	bl	800e080 <__multadd>
 800dcec:	4680      	mov	r8, r0
 800dcee:	4605      	mov	r5, r0
 800dcf0:	9b04      	ldr	r3, [sp, #16]
 800dcf2:	3301      	adds	r3, #1
 800dcf4:	9304      	str	r3, [sp, #16]
 800dcf6:	e776      	b.n	800dbe6 <_dtoa_r+0x8e6>
 800dcf8:	f000 f9c2 	bl	800e080 <__multadd>
 800dcfc:	4629      	mov	r1, r5
 800dcfe:	4680      	mov	r8, r0
 800dd00:	2300      	movs	r3, #0
 800dd02:	220a      	movs	r2, #10
 800dd04:	4648      	mov	r0, r9
 800dd06:	f000 f9bb 	bl	800e080 <__multadd>
 800dd0a:	4605      	mov	r5, r0
 800dd0c:	e7f0      	b.n	800dcf0 <_dtoa_r+0x9f0>
 800dd0e:	f1bb 0f00 	cmp.w	fp, #0
 800dd12:	bfcc      	ite	gt
 800dd14:	465e      	movgt	r6, fp
 800dd16:	2601      	movle	r6, #1
 800dd18:	443e      	add	r6, r7
 800dd1a:	f04f 0800 	mov.w	r8, #0
 800dd1e:	9901      	ldr	r1, [sp, #4]
 800dd20:	2201      	movs	r2, #1
 800dd22:	4648      	mov	r0, r9
 800dd24:	f000 fb9a 	bl	800e45c <__lshift>
 800dd28:	4621      	mov	r1, r4
 800dd2a:	9001      	str	r0, [sp, #4]
 800dd2c:	f000 fc02 	bl	800e534 <__mcmp>
 800dd30:	2800      	cmp	r0, #0
 800dd32:	dcb0      	bgt.n	800dc96 <_dtoa_r+0x996>
 800dd34:	d102      	bne.n	800dd3c <_dtoa_r+0xa3c>
 800dd36:	f01a 0f01 	tst.w	sl, #1
 800dd3a:	d1ac      	bne.n	800dc96 <_dtoa_r+0x996>
 800dd3c:	4633      	mov	r3, r6
 800dd3e:	461e      	mov	r6, r3
 800dd40:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dd44:	2a30      	cmp	r2, #48	@ 0x30
 800dd46:	d0fa      	beq.n	800dd3e <_dtoa_r+0xa3e>
 800dd48:	e4e1      	b.n	800d70e <_dtoa_r+0x40e>
 800dd4a:	429f      	cmp	r7, r3
 800dd4c:	d1a4      	bne.n	800dc98 <_dtoa_r+0x998>
 800dd4e:	9b05      	ldr	r3, [sp, #20]
 800dd50:	3301      	adds	r3, #1
 800dd52:	9305      	str	r3, [sp, #20]
 800dd54:	2331      	movs	r3, #49	@ 0x31
 800dd56:	703b      	strb	r3, [r7, #0]
 800dd58:	e4d9      	b.n	800d70e <_dtoa_r+0x40e>
 800dd5a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800dd5c:	4f16      	ldr	r7, [pc, #88]	@ (800ddb8 <_dtoa_r+0xab8>)
 800dd5e:	b11b      	cbz	r3, 800dd68 <_dtoa_r+0xa68>
 800dd60:	f107 0308 	add.w	r3, r7, #8
 800dd64:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800dd66:	6013      	str	r3, [r2, #0]
 800dd68:	4638      	mov	r0, r7
 800dd6a:	b011      	add	sp, #68	@ 0x44
 800dd6c:	ecbd 8b02 	vpop	{d8}
 800dd70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd74:	9b07      	ldr	r3, [sp, #28]
 800dd76:	2b01      	cmp	r3, #1
 800dd78:	f77f ae2c 	ble.w	800d9d4 <_dtoa_r+0x6d4>
 800dd7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dd7e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dd80:	2001      	movs	r0, #1
 800dd82:	e64c      	b.n	800da1e <_dtoa_r+0x71e>
 800dd84:	f1bb 0f00 	cmp.w	fp, #0
 800dd88:	f77f aed8 	ble.w	800db3c <_dtoa_r+0x83c>
 800dd8c:	463e      	mov	r6, r7
 800dd8e:	9801      	ldr	r0, [sp, #4]
 800dd90:	4621      	mov	r1, r4
 800dd92:	f7ff fa2d 	bl	800d1f0 <quorem>
 800dd96:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800dd9a:	f806 ab01 	strb.w	sl, [r6], #1
 800dd9e:	1bf2      	subs	r2, r6, r7
 800dda0:	4593      	cmp	fp, r2
 800dda2:	ddb4      	ble.n	800dd0e <_dtoa_r+0xa0e>
 800dda4:	9901      	ldr	r1, [sp, #4]
 800dda6:	2300      	movs	r3, #0
 800dda8:	220a      	movs	r2, #10
 800ddaa:	4648      	mov	r0, r9
 800ddac:	f000 f968 	bl	800e080 <__multadd>
 800ddb0:	9001      	str	r0, [sp, #4]
 800ddb2:	e7ec      	b.n	800dd8e <_dtoa_r+0xa8e>
 800ddb4:	08010859 	.word	0x08010859
 800ddb8:	080107dd 	.word	0x080107dd

0800ddbc <_free_r>:
 800ddbc:	b538      	push	{r3, r4, r5, lr}
 800ddbe:	4605      	mov	r5, r0
 800ddc0:	2900      	cmp	r1, #0
 800ddc2:	d041      	beq.n	800de48 <_free_r+0x8c>
 800ddc4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ddc8:	1f0c      	subs	r4, r1, #4
 800ddca:	2b00      	cmp	r3, #0
 800ddcc:	bfb8      	it	lt
 800ddce:	18e4      	addlt	r4, r4, r3
 800ddd0:	f000 f8e8 	bl	800dfa4 <__malloc_lock>
 800ddd4:	4a1d      	ldr	r2, [pc, #116]	@ (800de4c <_free_r+0x90>)
 800ddd6:	6813      	ldr	r3, [r2, #0]
 800ddd8:	b933      	cbnz	r3, 800dde8 <_free_r+0x2c>
 800ddda:	6063      	str	r3, [r4, #4]
 800dddc:	6014      	str	r4, [r2, #0]
 800ddde:	4628      	mov	r0, r5
 800dde0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dde4:	f000 b8e4 	b.w	800dfb0 <__malloc_unlock>
 800dde8:	42a3      	cmp	r3, r4
 800ddea:	d908      	bls.n	800ddfe <_free_r+0x42>
 800ddec:	6820      	ldr	r0, [r4, #0]
 800ddee:	1821      	adds	r1, r4, r0
 800ddf0:	428b      	cmp	r3, r1
 800ddf2:	bf01      	itttt	eq
 800ddf4:	6819      	ldreq	r1, [r3, #0]
 800ddf6:	685b      	ldreq	r3, [r3, #4]
 800ddf8:	1809      	addeq	r1, r1, r0
 800ddfa:	6021      	streq	r1, [r4, #0]
 800ddfc:	e7ed      	b.n	800ddda <_free_r+0x1e>
 800ddfe:	461a      	mov	r2, r3
 800de00:	685b      	ldr	r3, [r3, #4]
 800de02:	b10b      	cbz	r3, 800de08 <_free_r+0x4c>
 800de04:	42a3      	cmp	r3, r4
 800de06:	d9fa      	bls.n	800ddfe <_free_r+0x42>
 800de08:	6811      	ldr	r1, [r2, #0]
 800de0a:	1850      	adds	r0, r2, r1
 800de0c:	42a0      	cmp	r0, r4
 800de0e:	d10b      	bne.n	800de28 <_free_r+0x6c>
 800de10:	6820      	ldr	r0, [r4, #0]
 800de12:	4401      	add	r1, r0
 800de14:	1850      	adds	r0, r2, r1
 800de16:	4283      	cmp	r3, r0
 800de18:	6011      	str	r1, [r2, #0]
 800de1a:	d1e0      	bne.n	800ddde <_free_r+0x22>
 800de1c:	6818      	ldr	r0, [r3, #0]
 800de1e:	685b      	ldr	r3, [r3, #4]
 800de20:	6053      	str	r3, [r2, #4]
 800de22:	4408      	add	r0, r1
 800de24:	6010      	str	r0, [r2, #0]
 800de26:	e7da      	b.n	800ddde <_free_r+0x22>
 800de28:	d902      	bls.n	800de30 <_free_r+0x74>
 800de2a:	230c      	movs	r3, #12
 800de2c:	602b      	str	r3, [r5, #0]
 800de2e:	e7d6      	b.n	800ddde <_free_r+0x22>
 800de30:	6820      	ldr	r0, [r4, #0]
 800de32:	1821      	adds	r1, r4, r0
 800de34:	428b      	cmp	r3, r1
 800de36:	bf04      	itt	eq
 800de38:	6819      	ldreq	r1, [r3, #0]
 800de3a:	685b      	ldreq	r3, [r3, #4]
 800de3c:	6063      	str	r3, [r4, #4]
 800de3e:	bf04      	itt	eq
 800de40:	1809      	addeq	r1, r1, r0
 800de42:	6021      	streq	r1, [r4, #0]
 800de44:	6054      	str	r4, [r2, #4]
 800de46:	e7ca      	b.n	800ddde <_free_r+0x22>
 800de48:	bd38      	pop	{r3, r4, r5, pc}
 800de4a:	bf00      	nop
 800de4c:	24002080 	.word	0x24002080

0800de50 <malloc>:
 800de50:	4b02      	ldr	r3, [pc, #8]	@ (800de5c <malloc+0xc>)
 800de52:	4601      	mov	r1, r0
 800de54:	6818      	ldr	r0, [r3, #0]
 800de56:	f000 b825 	b.w	800dea4 <_malloc_r>
 800de5a:	bf00      	nop
 800de5c:	24000110 	.word	0x24000110

0800de60 <sbrk_aligned>:
 800de60:	b570      	push	{r4, r5, r6, lr}
 800de62:	4e0f      	ldr	r6, [pc, #60]	@ (800dea0 <sbrk_aligned+0x40>)
 800de64:	460c      	mov	r4, r1
 800de66:	6831      	ldr	r1, [r6, #0]
 800de68:	4605      	mov	r5, r0
 800de6a:	b911      	cbnz	r1, 800de72 <sbrk_aligned+0x12>
 800de6c:	f001 fdb4 	bl	800f9d8 <_sbrk_r>
 800de70:	6030      	str	r0, [r6, #0]
 800de72:	4621      	mov	r1, r4
 800de74:	4628      	mov	r0, r5
 800de76:	f001 fdaf 	bl	800f9d8 <_sbrk_r>
 800de7a:	1c43      	adds	r3, r0, #1
 800de7c:	d103      	bne.n	800de86 <sbrk_aligned+0x26>
 800de7e:	f04f 34ff 	mov.w	r4, #4294967295
 800de82:	4620      	mov	r0, r4
 800de84:	bd70      	pop	{r4, r5, r6, pc}
 800de86:	1cc4      	adds	r4, r0, #3
 800de88:	f024 0403 	bic.w	r4, r4, #3
 800de8c:	42a0      	cmp	r0, r4
 800de8e:	d0f8      	beq.n	800de82 <sbrk_aligned+0x22>
 800de90:	1a21      	subs	r1, r4, r0
 800de92:	4628      	mov	r0, r5
 800de94:	f001 fda0 	bl	800f9d8 <_sbrk_r>
 800de98:	3001      	adds	r0, #1
 800de9a:	d1f2      	bne.n	800de82 <sbrk_aligned+0x22>
 800de9c:	e7ef      	b.n	800de7e <sbrk_aligned+0x1e>
 800de9e:	bf00      	nop
 800dea0:	2400207c 	.word	0x2400207c

0800dea4 <_malloc_r>:
 800dea4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dea8:	1ccd      	adds	r5, r1, #3
 800deaa:	f025 0503 	bic.w	r5, r5, #3
 800deae:	3508      	adds	r5, #8
 800deb0:	2d0c      	cmp	r5, #12
 800deb2:	bf38      	it	cc
 800deb4:	250c      	movcc	r5, #12
 800deb6:	2d00      	cmp	r5, #0
 800deb8:	4606      	mov	r6, r0
 800deba:	db01      	blt.n	800dec0 <_malloc_r+0x1c>
 800debc:	42a9      	cmp	r1, r5
 800debe:	d904      	bls.n	800deca <_malloc_r+0x26>
 800dec0:	230c      	movs	r3, #12
 800dec2:	6033      	str	r3, [r6, #0]
 800dec4:	2000      	movs	r0, #0
 800dec6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800deca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800dfa0 <_malloc_r+0xfc>
 800dece:	f000 f869 	bl	800dfa4 <__malloc_lock>
 800ded2:	f8d8 3000 	ldr.w	r3, [r8]
 800ded6:	461c      	mov	r4, r3
 800ded8:	bb44      	cbnz	r4, 800df2c <_malloc_r+0x88>
 800deda:	4629      	mov	r1, r5
 800dedc:	4630      	mov	r0, r6
 800dede:	f7ff ffbf 	bl	800de60 <sbrk_aligned>
 800dee2:	1c43      	adds	r3, r0, #1
 800dee4:	4604      	mov	r4, r0
 800dee6:	d158      	bne.n	800df9a <_malloc_r+0xf6>
 800dee8:	f8d8 4000 	ldr.w	r4, [r8]
 800deec:	4627      	mov	r7, r4
 800deee:	2f00      	cmp	r7, #0
 800def0:	d143      	bne.n	800df7a <_malloc_r+0xd6>
 800def2:	2c00      	cmp	r4, #0
 800def4:	d04b      	beq.n	800df8e <_malloc_r+0xea>
 800def6:	6823      	ldr	r3, [r4, #0]
 800def8:	4639      	mov	r1, r7
 800defa:	4630      	mov	r0, r6
 800defc:	eb04 0903 	add.w	r9, r4, r3
 800df00:	f001 fd6a 	bl	800f9d8 <_sbrk_r>
 800df04:	4581      	cmp	r9, r0
 800df06:	d142      	bne.n	800df8e <_malloc_r+0xea>
 800df08:	6821      	ldr	r1, [r4, #0]
 800df0a:	1a6d      	subs	r5, r5, r1
 800df0c:	4629      	mov	r1, r5
 800df0e:	4630      	mov	r0, r6
 800df10:	f7ff ffa6 	bl	800de60 <sbrk_aligned>
 800df14:	3001      	adds	r0, #1
 800df16:	d03a      	beq.n	800df8e <_malloc_r+0xea>
 800df18:	6823      	ldr	r3, [r4, #0]
 800df1a:	442b      	add	r3, r5
 800df1c:	6023      	str	r3, [r4, #0]
 800df1e:	f8d8 3000 	ldr.w	r3, [r8]
 800df22:	685a      	ldr	r2, [r3, #4]
 800df24:	bb62      	cbnz	r2, 800df80 <_malloc_r+0xdc>
 800df26:	f8c8 7000 	str.w	r7, [r8]
 800df2a:	e00f      	b.n	800df4c <_malloc_r+0xa8>
 800df2c:	6822      	ldr	r2, [r4, #0]
 800df2e:	1b52      	subs	r2, r2, r5
 800df30:	d420      	bmi.n	800df74 <_malloc_r+0xd0>
 800df32:	2a0b      	cmp	r2, #11
 800df34:	d917      	bls.n	800df66 <_malloc_r+0xc2>
 800df36:	1961      	adds	r1, r4, r5
 800df38:	42a3      	cmp	r3, r4
 800df3a:	6025      	str	r5, [r4, #0]
 800df3c:	bf18      	it	ne
 800df3e:	6059      	strne	r1, [r3, #4]
 800df40:	6863      	ldr	r3, [r4, #4]
 800df42:	bf08      	it	eq
 800df44:	f8c8 1000 	streq.w	r1, [r8]
 800df48:	5162      	str	r2, [r4, r5]
 800df4a:	604b      	str	r3, [r1, #4]
 800df4c:	4630      	mov	r0, r6
 800df4e:	f000 f82f 	bl	800dfb0 <__malloc_unlock>
 800df52:	f104 000b 	add.w	r0, r4, #11
 800df56:	1d23      	adds	r3, r4, #4
 800df58:	f020 0007 	bic.w	r0, r0, #7
 800df5c:	1ac2      	subs	r2, r0, r3
 800df5e:	bf1c      	itt	ne
 800df60:	1a1b      	subne	r3, r3, r0
 800df62:	50a3      	strne	r3, [r4, r2]
 800df64:	e7af      	b.n	800dec6 <_malloc_r+0x22>
 800df66:	6862      	ldr	r2, [r4, #4]
 800df68:	42a3      	cmp	r3, r4
 800df6a:	bf0c      	ite	eq
 800df6c:	f8c8 2000 	streq.w	r2, [r8]
 800df70:	605a      	strne	r2, [r3, #4]
 800df72:	e7eb      	b.n	800df4c <_malloc_r+0xa8>
 800df74:	4623      	mov	r3, r4
 800df76:	6864      	ldr	r4, [r4, #4]
 800df78:	e7ae      	b.n	800ded8 <_malloc_r+0x34>
 800df7a:	463c      	mov	r4, r7
 800df7c:	687f      	ldr	r7, [r7, #4]
 800df7e:	e7b6      	b.n	800deee <_malloc_r+0x4a>
 800df80:	461a      	mov	r2, r3
 800df82:	685b      	ldr	r3, [r3, #4]
 800df84:	42a3      	cmp	r3, r4
 800df86:	d1fb      	bne.n	800df80 <_malloc_r+0xdc>
 800df88:	2300      	movs	r3, #0
 800df8a:	6053      	str	r3, [r2, #4]
 800df8c:	e7de      	b.n	800df4c <_malloc_r+0xa8>
 800df8e:	230c      	movs	r3, #12
 800df90:	6033      	str	r3, [r6, #0]
 800df92:	4630      	mov	r0, r6
 800df94:	f000 f80c 	bl	800dfb0 <__malloc_unlock>
 800df98:	e794      	b.n	800dec4 <_malloc_r+0x20>
 800df9a:	6005      	str	r5, [r0, #0]
 800df9c:	e7d6      	b.n	800df4c <_malloc_r+0xa8>
 800df9e:	bf00      	nop
 800dfa0:	24002080 	.word	0x24002080

0800dfa4 <__malloc_lock>:
 800dfa4:	4801      	ldr	r0, [pc, #4]	@ (800dfac <__malloc_lock+0x8>)
 800dfa6:	f7ff b91a 	b.w	800d1de <__retarget_lock_acquire_recursive>
 800dfaa:	bf00      	nop
 800dfac:	24002078 	.word	0x24002078

0800dfb0 <__malloc_unlock>:
 800dfb0:	4801      	ldr	r0, [pc, #4]	@ (800dfb8 <__malloc_unlock+0x8>)
 800dfb2:	f7ff b915 	b.w	800d1e0 <__retarget_lock_release_recursive>
 800dfb6:	bf00      	nop
 800dfb8:	24002078 	.word	0x24002078

0800dfbc <_Balloc>:
 800dfbc:	b570      	push	{r4, r5, r6, lr}
 800dfbe:	69c6      	ldr	r6, [r0, #28]
 800dfc0:	4604      	mov	r4, r0
 800dfc2:	460d      	mov	r5, r1
 800dfc4:	b976      	cbnz	r6, 800dfe4 <_Balloc+0x28>
 800dfc6:	2010      	movs	r0, #16
 800dfc8:	f7ff ff42 	bl	800de50 <malloc>
 800dfcc:	4602      	mov	r2, r0
 800dfce:	61e0      	str	r0, [r4, #28]
 800dfd0:	b920      	cbnz	r0, 800dfdc <_Balloc+0x20>
 800dfd2:	4b18      	ldr	r3, [pc, #96]	@ (800e034 <_Balloc+0x78>)
 800dfd4:	4818      	ldr	r0, [pc, #96]	@ (800e038 <_Balloc+0x7c>)
 800dfd6:	216b      	movs	r1, #107	@ 0x6b
 800dfd8:	f001 fd26 	bl	800fa28 <__assert_func>
 800dfdc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dfe0:	6006      	str	r6, [r0, #0]
 800dfe2:	60c6      	str	r6, [r0, #12]
 800dfe4:	69e6      	ldr	r6, [r4, #28]
 800dfe6:	68f3      	ldr	r3, [r6, #12]
 800dfe8:	b183      	cbz	r3, 800e00c <_Balloc+0x50>
 800dfea:	69e3      	ldr	r3, [r4, #28]
 800dfec:	68db      	ldr	r3, [r3, #12]
 800dfee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800dff2:	b9b8      	cbnz	r0, 800e024 <_Balloc+0x68>
 800dff4:	2101      	movs	r1, #1
 800dff6:	fa01 f605 	lsl.w	r6, r1, r5
 800dffa:	1d72      	adds	r2, r6, #5
 800dffc:	0092      	lsls	r2, r2, #2
 800dffe:	4620      	mov	r0, r4
 800e000:	f001 fd30 	bl	800fa64 <_calloc_r>
 800e004:	b160      	cbz	r0, 800e020 <_Balloc+0x64>
 800e006:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e00a:	e00e      	b.n	800e02a <_Balloc+0x6e>
 800e00c:	2221      	movs	r2, #33	@ 0x21
 800e00e:	2104      	movs	r1, #4
 800e010:	4620      	mov	r0, r4
 800e012:	f001 fd27 	bl	800fa64 <_calloc_r>
 800e016:	69e3      	ldr	r3, [r4, #28]
 800e018:	60f0      	str	r0, [r6, #12]
 800e01a:	68db      	ldr	r3, [r3, #12]
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	d1e4      	bne.n	800dfea <_Balloc+0x2e>
 800e020:	2000      	movs	r0, #0
 800e022:	bd70      	pop	{r4, r5, r6, pc}
 800e024:	6802      	ldr	r2, [r0, #0]
 800e026:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e02a:	2300      	movs	r3, #0
 800e02c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e030:	e7f7      	b.n	800e022 <_Balloc+0x66>
 800e032:	bf00      	nop
 800e034:	080107ea 	.word	0x080107ea
 800e038:	0801086a 	.word	0x0801086a

0800e03c <_Bfree>:
 800e03c:	b570      	push	{r4, r5, r6, lr}
 800e03e:	69c6      	ldr	r6, [r0, #28]
 800e040:	4605      	mov	r5, r0
 800e042:	460c      	mov	r4, r1
 800e044:	b976      	cbnz	r6, 800e064 <_Bfree+0x28>
 800e046:	2010      	movs	r0, #16
 800e048:	f7ff ff02 	bl	800de50 <malloc>
 800e04c:	4602      	mov	r2, r0
 800e04e:	61e8      	str	r0, [r5, #28]
 800e050:	b920      	cbnz	r0, 800e05c <_Bfree+0x20>
 800e052:	4b09      	ldr	r3, [pc, #36]	@ (800e078 <_Bfree+0x3c>)
 800e054:	4809      	ldr	r0, [pc, #36]	@ (800e07c <_Bfree+0x40>)
 800e056:	218f      	movs	r1, #143	@ 0x8f
 800e058:	f001 fce6 	bl	800fa28 <__assert_func>
 800e05c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e060:	6006      	str	r6, [r0, #0]
 800e062:	60c6      	str	r6, [r0, #12]
 800e064:	b13c      	cbz	r4, 800e076 <_Bfree+0x3a>
 800e066:	69eb      	ldr	r3, [r5, #28]
 800e068:	6862      	ldr	r2, [r4, #4]
 800e06a:	68db      	ldr	r3, [r3, #12]
 800e06c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e070:	6021      	str	r1, [r4, #0]
 800e072:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e076:	bd70      	pop	{r4, r5, r6, pc}
 800e078:	080107ea 	.word	0x080107ea
 800e07c:	0801086a 	.word	0x0801086a

0800e080 <__multadd>:
 800e080:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e084:	690d      	ldr	r5, [r1, #16]
 800e086:	4607      	mov	r7, r0
 800e088:	460c      	mov	r4, r1
 800e08a:	461e      	mov	r6, r3
 800e08c:	f101 0c14 	add.w	ip, r1, #20
 800e090:	2000      	movs	r0, #0
 800e092:	f8dc 3000 	ldr.w	r3, [ip]
 800e096:	b299      	uxth	r1, r3
 800e098:	fb02 6101 	mla	r1, r2, r1, r6
 800e09c:	0c1e      	lsrs	r6, r3, #16
 800e09e:	0c0b      	lsrs	r3, r1, #16
 800e0a0:	fb02 3306 	mla	r3, r2, r6, r3
 800e0a4:	b289      	uxth	r1, r1
 800e0a6:	3001      	adds	r0, #1
 800e0a8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e0ac:	4285      	cmp	r5, r0
 800e0ae:	f84c 1b04 	str.w	r1, [ip], #4
 800e0b2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e0b6:	dcec      	bgt.n	800e092 <__multadd+0x12>
 800e0b8:	b30e      	cbz	r6, 800e0fe <__multadd+0x7e>
 800e0ba:	68a3      	ldr	r3, [r4, #8]
 800e0bc:	42ab      	cmp	r3, r5
 800e0be:	dc19      	bgt.n	800e0f4 <__multadd+0x74>
 800e0c0:	6861      	ldr	r1, [r4, #4]
 800e0c2:	4638      	mov	r0, r7
 800e0c4:	3101      	adds	r1, #1
 800e0c6:	f7ff ff79 	bl	800dfbc <_Balloc>
 800e0ca:	4680      	mov	r8, r0
 800e0cc:	b928      	cbnz	r0, 800e0da <__multadd+0x5a>
 800e0ce:	4602      	mov	r2, r0
 800e0d0:	4b0c      	ldr	r3, [pc, #48]	@ (800e104 <__multadd+0x84>)
 800e0d2:	480d      	ldr	r0, [pc, #52]	@ (800e108 <__multadd+0x88>)
 800e0d4:	21ba      	movs	r1, #186	@ 0xba
 800e0d6:	f001 fca7 	bl	800fa28 <__assert_func>
 800e0da:	6922      	ldr	r2, [r4, #16]
 800e0dc:	3202      	adds	r2, #2
 800e0de:	f104 010c 	add.w	r1, r4, #12
 800e0e2:	0092      	lsls	r2, r2, #2
 800e0e4:	300c      	adds	r0, #12
 800e0e6:	f001 fc87 	bl	800f9f8 <memcpy>
 800e0ea:	4621      	mov	r1, r4
 800e0ec:	4638      	mov	r0, r7
 800e0ee:	f7ff ffa5 	bl	800e03c <_Bfree>
 800e0f2:	4644      	mov	r4, r8
 800e0f4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e0f8:	3501      	adds	r5, #1
 800e0fa:	615e      	str	r6, [r3, #20]
 800e0fc:	6125      	str	r5, [r4, #16]
 800e0fe:	4620      	mov	r0, r4
 800e100:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e104:	08010859 	.word	0x08010859
 800e108:	0801086a 	.word	0x0801086a

0800e10c <__s2b>:
 800e10c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e110:	460c      	mov	r4, r1
 800e112:	4615      	mov	r5, r2
 800e114:	461f      	mov	r7, r3
 800e116:	2209      	movs	r2, #9
 800e118:	3308      	adds	r3, #8
 800e11a:	4606      	mov	r6, r0
 800e11c:	fb93 f3f2 	sdiv	r3, r3, r2
 800e120:	2100      	movs	r1, #0
 800e122:	2201      	movs	r2, #1
 800e124:	429a      	cmp	r2, r3
 800e126:	db09      	blt.n	800e13c <__s2b+0x30>
 800e128:	4630      	mov	r0, r6
 800e12a:	f7ff ff47 	bl	800dfbc <_Balloc>
 800e12e:	b940      	cbnz	r0, 800e142 <__s2b+0x36>
 800e130:	4602      	mov	r2, r0
 800e132:	4b19      	ldr	r3, [pc, #100]	@ (800e198 <__s2b+0x8c>)
 800e134:	4819      	ldr	r0, [pc, #100]	@ (800e19c <__s2b+0x90>)
 800e136:	21d3      	movs	r1, #211	@ 0xd3
 800e138:	f001 fc76 	bl	800fa28 <__assert_func>
 800e13c:	0052      	lsls	r2, r2, #1
 800e13e:	3101      	adds	r1, #1
 800e140:	e7f0      	b.n	800e124 <__s2b+0x18>
 800e142:	9b08      	ldr	r3, [sp, #32]
 800e144:	6143      	str	r3, [r0, #20]
 800e146:	2d09      	cmp	r5, #9
 800e148:	f04f 0301 	mov.w	r3, #1
 800e14c:	6103      	str	r3, [r0, #16]
 800e14e:	dd16      	ble.n	800e17e <__s2b+0x72>
 800e150:	f104 0909 	add.w	r9, r4, #9
 800e154:	46c8      	mov	r8, r9
 800e156:	442c      	add	r4, r5
 800e158:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e15c:	4601      	mov	r1, r0
 800e15e:	3b30      	subs	r3, #48	@ 0x30
 800e160:	220a      	movs	r2, #10
 800e162:	4630      	mov	r0, r6
 800e164:	f7ff ff8c 	bl	800e080 <__multadd>
 800e168:	45a0      	cmp	r8, r4
 800e16a:	d1f5      	bne.n	800e158 <__s2b+0x4c>
 800e16c:	f1a5 0408 	sub.w	r4, r5, #8
 800e170:	444c      	add	r4, r9
 800e172:	1b2d      	subs	r5, r5, r4
 800e174:	1963      	adds	r3, r4, r5
 800e176:	42bb      	cmp	r3, r7
 800e178:	db04      	blt.n	800e184 <__s2b+0x78>
 800e17a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e17e:	340a      	adds	r4, #10
 800e180:	2509      	movs	r5, #9
 800e182:	e7f6      	b.n	800e172 <__s2b+0x66>
 800e184:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e188:	4601      	mov	r1, r0
 800e18a:	3b30      	subs	r3, #48	@ 0x30
 800e18c:	220a      	movs	r2, #10
 800e18e:	4630      	mov	r0, r6
 800e190:	f7ff ff76 	bl	800e080 <__multadd>
 800e194:	e7ee      	b.n	800e174 <__s2b+0x68>
 800e196:	bf00      	nop
 800e198:	08010859 	.word	0x08010859
 800e19c:	0801086a 	.word	0x0801086a

0800e1a0 <__hi0bits>:
 800e1a0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e1a4:	4603      	mov	r3, r0
 800e1a6:	bf36      	itet	cc
 800e1a8:	0403      	lslcc	r3, r0, #16
 800e1aa:	2000      	movcs	r0, #0
 800e1ac:	2010      	movcc	r0, #16
 800e1ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e1b2:	bf3c      	itt	cc
 800e1b4:	021b      	lslcc	r3, r3, #8
 800e1b6:	3008      	addcc	r0, #8
 800e1b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e1bc:	bf3c      	itt	cc
 800e1be:	011b      	lslcc	r3, r3, #4
 800e1c0:	3004      	addcc	r0, #4
 800e1c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e1c6:	bf3c      	itt	cc
 800e1c8:	009b      	lslcc	r3, r3, #2
 800e1ca:	3002      	addcc	r0, #2
 800e1cc:	2b00      	cmp	r3, #0
 800e1ce:	db05      	blt.n	800e1dc <__hi0bits+0x3c>
 800e1d0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e1d4:	f100 0001 	add.w	r0, r0, #1
 800e1d8:	bf08      	it	eq
 800e1da:	2020      	moveq	r0, #32
 800e1dc:	4770      	bx	lr

0800e1de <__lo0bits>:
 800e1de:	6803      	ldr	r3, [r0, #0]
 800e1e0:	4602      	mov	r2, r0
 800e1e2:	f013 0007 	ands.w	r0, r3, #7
 800e1e6:	d00b      	beq.n	800e200 <__lo0bits+0x22>
 800e1e8:	07d9      	lsls	r1, r3, #31
 800e1ea:	d421      	bmi.n	800e230 <__lo0bits+0x52>
 800e1ec:	0798      	lsls	r0, r3, #30
 800e1ee:	bf49      	itett	mi
 800e1f0:	085b      	lsrmi	r3, r3, #1
 800e1f2:	089b      	lsrpl	r3, r3, #2
 800e1f4:	2001      	movmi	r0, #1
 800e1f6:	6013      	strmi	r3, [r2, #0]
 800e1f8:	bf5c      	itt	pl
 800e1fa:	6013      	strpl	r3, [r2, #0]
 800e1fc:	2002      	movpl	r0, #2
 800e1fe:	4770      	bx	lr
 800e200:	b299      	uxth	r1, r3
 800e202:	b909      	cbnz	r1, 800e208 <__lo0bits+0x2a>
 800e204:	0c1b      	lsrs	r3, r3, #16
 800e206:	2010      	movs	r0, #16
 800e208:	b2d9      	uxtb	r1, r3
 800e20a:	b909      	cbnz	r1, 800e210 <__lo0bits+0x32>
 800e20c:	3008      	adds	r0, #8
 800e20e:	0a1b      	lsrs	r3, r3, #8
 800e210:	0719      	lsls	r1, r3, #28
 800e212:	bf04      	itt	eq
 800e214:	091b      	lsreq	r3, r3, #4
 800e216:	3004      	addeq	r0, #4
 800e218:	0799      	lsls	r1, r3, #30
 800e21a:	bf04      	itt	eq
 800e21c:	089b      	lsreq	r3, r3, #2
 800e21e:	3002      	addeq	r0, #2
 800e220:	07d9      	lsls	r1, r3, #31
 800e222:	d403      	bmi.n	800e22c <__lo0bits+0x4e>
 800e224:	085b      	lsrs	r3, r3, #1
 800e226:	f100 0001 	add.w	r0, r0, #1
 800e22a:	d003      	beq.n	800e234 <__lo0bits+0x56>
 800e22c:	6013      	str	r3, [r2, #0]
 800e22e:	4770      	bx	lr
 800e230:	2000      	movs	r0, #0
 800e232:	4770      	bx	lr
 800e234:	2020      	movs	r0, #32
 800e236:	4770      	bx	lr

0800e238 <__i2b>:
 800e238:	b510      	push	{r4, lr}
 800e23a:	460c      	mov	r4, r1
 800e23c:	2101      	movs	r1, #1
 800e23e:	f7ff febd 	bl	800dfbc <_Balloc>
 800e242:	4602      	mov	r2, r0
 800e244:	b928      	cbnz	r0, 800e252 <__i2b+0x1a>
 800e246:	4b05      	ldr	r3, [pc, #20]	@ (800e25c <__i2b+0x24>)
 800e248:	4805      	ldr	r0, [pc, #20]	@ (800e260 <__i2b+0x28>)
 800e24a:	f240 1145 	movw	r1, #325	@ 0x145
 800e24e:	f001 fbeb 	bl	800fa28 <__assert_func>
 800e252:	2301      	movs	r3, #1
 800e254:	6144      	str	r4, [r0, #20]
 800e256:	6103      	str	r3, [r0, #16]
 800e258:	bd10      	pop	{r4, pc}
 800e25a:	bf00      	nop
 800e25c:	08010859 	.word	0x08010859
 800e260:	0801086a 	.word	0x0801086a

0800e264 <__multiply>:
 800e264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e268:	4617      	mov	r7, r2
 800e26a:	690a      	ldr	r2, [r1, #16]
 800e26c:	693b      	ldr	r3, [r7, #16]
 800e26e:	429a      	cmp	r2, r3
 800e270:	bfa8      	it	ge
 800e272:	463b      	movge	r3, r7
 800e274:	4689      	mov	r9, r1
 800e276:	bfa4      	itt	ge
 800e278:	460f      	movge	r7, r1
 800e27a:	4699      	movge	r9, r3
 800e27c:	693d      	ldr	r5, [r7, #16]
 800e27e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e282:	68bb      	ldr	r3, [r7, #8]
 800e284:	6879      	ldr	r1, [r7, #4]
 800e286:	eb05 060a 	add.w	r6, r5, sl
 800e28a:	42b3      	cmp	r3, r6
 800e28c:	b085      	sub	sp, #20
 800e28e:	bfb8      	it	lt
 800e290:	3101      	addlt	r1, #1
 800e292:	f7ff fe93 	bl	800dfbc <_Balloc>
 800e296:	b930      	cbnz	r0, 800e2a6 <__multiply+0x42>
 800e298:	4602      	mov	r2, r0
 800e29a:	4b41      	ldr	r3, [pc, #260]	@ (800e3a0 <__multiply+0x13c>)
 800e29c:	4841      	ldr	r0, [pc, #260]	@ (800e3a4 <__multiply+0x140>)
 800e29e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e2a2:	f001 fbc1 	bl	800fa28 <__assert_func>
 800e2a6:	f100 0414 	add.w	r4, r0, #20
 800e2aa:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800e2ae:	4623      	mov	r3, r4
 800e2b0:	2200      	movs	r2, #0
 800e2b2:	4573      	cmp	r3, lr
 800e2b4:	d320      	bcc.n	800e2f8 <__multiply+0x94>
 800e2b6:	f107 0814 	add.w	r8, r7, #20
 800e2ba:	f109 0114 	add.w	r1, r9, #20
 800e2be:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800e2c2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800e2c6:	9302      	str	r3, [sp, #8]
 800e2c8:	1beb      	subs	r3, r5, r7
 800e2ca:	3b15      	subs	r3, #21
 800e2cc:	f023 0303 	bic.w	r3, r3, #3
 800e2d0:	3304      	adds	r3, #4
 800e2d2:	3715      	adds	r7, #21
 800e2d4:	42bd      	cmp	r5, r7
 800e2d6:	bf38      	it	cc
 800e2d8:	2304      	movcc	r3, #4
 800e2da:	9301      	str	r3, [sp, #4]
 800e2dc:	9b02      	ldr	r3, [sp, #8]
 800e2de:	9103      	str	r1, [sp, #12]
 800e2e0:	428b      	cmp	r3, r1
 800e2e2:	d80c      	bhi.n	800e2fe <__multiply+0x9a>
 800e2e4:	2e00      	cmp	r6, #0
 800e2e6:	dd03      	ble.n	800e2f0 <__multiply+0x8c>
 800e2e8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	d055      	beq.n	800e39c <__multiply+0x138>
 800e2f0:	6106      	str	r6, [r0, #16]
 800e2f2:	b005      	add	sp, #20
 800e2f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2f8:	f843 2b04 	str.w	r2, [r3], #4
 800e2fc:	e7d9      	b.n	800e2b2 <__multiply+0x4e>
 800e2fe:	f8b1 a000 	ldrh.w	sl, [r1]
 800e302:	f1ba 0f00 	cmp.w	sl, #0
 800e306:	d01f      	beq.n	800e348 <__multiply+0xe4>
 800e308:	46c4      	mov	ip, r8
 800e30a:	46a1      	mov	r9, r4
 800e30c:	2700      	movs	r7, #0
 800e30e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e312:	f8d9 3000 	ldr.w	r3, [r9]
 800e316:	fa1f fb82 	uxth.w	fp, r2
 800e31a:	b29b      	uxth	r3, r3
 800e31c:	fb0a 330b 	mla	r3, sl, fp, r3
 800e320:	443b      	add	r3, r7
 800e322:	f8d9 7000 	ldr.w	r7, [r9]
 800e326:	0c12      	lsrs	r2, r2, #16
 800e328:	0c3f      	lsrs	r7, r7, #16
 800e32a:	fb0a 7202 	mla	r2, sl, r2, r7
 800e32e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800e332:	b29b      	uxth	r3, r3
 800e334:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e338:	4565      	cmp	r5, ip
 800e33a:	f849 3b04 	str.w	r3, [r9], #4
 800e33e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800e342:	d8e4      	bhi.n	800e30e <__multiply+0xaa>
 800e344:	9b01      	ldr	r3, [sp, #4]
 800e346:	50e7      	str	r7, [r4, r3]
 800e348:	9b03      	ldr	r3, [sp, #12]
 800e34a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e34e:	3104      	adds	r1, #4
 800e350:	f1b9 0f00 	cmp.w	r9, #0
 800e354:	d020      	beq.n	800e398 <__multiply+0x134>
 800e356:	6823      	ldr	r3, [r4, #0]
 800e358:	4647      	mov	r7, r8
 800e35a:	46a4      	mov	ip, r4
 800e35c:	f04f 0a00 	mov.w	sl, #0
 800e360:	f8b7 b000 	ldrh.w	fp, [r7]
 800e364:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800e368:	fb09 220b 	mla	r2, r9, fp, r2
 800e36c:	4452      	add	r2, sl
 800e36e:	b29b      	uxth	r3, r3
 800e370:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e374:	f84c 3b04 	str.w	r3, [ip], #4
 800e378:	f857 3b04 	ldr.w	r3, [r7], #4
 800e37c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e380:	f8bc 3000 	ldrh.w	r3, [ip]
 800e384:	fb09 330a 	mla	r3, r9, sl, r3
 800e388:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800e38c:	42bd      	cmp	r5, r7
 800e38e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e392:	d8e5      	bhi.n	800e360 <__multiply+0xfc>
 800e394:	9a01      	ldr	r2, [sp, #4]
 800e396:	50a3      	str	r3, [r4, r2]
 800e398:	3404      	adds	r4, #4
 800e39a:	e79f      	b.n	800e2dc <__multiply+0x78>
 800e39c:	3e01      	subs	r6, #1
 800e39e:	e7a1      	b.n	800e2e4 <__multiply+0x80>
 800e3a0:	08010859 	.word	0x08010859
 800e3a4:	0801086a 	.word	0x0801086a

0800e3a8 <__pow5mult>:
 800e3a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e3ac:	4615      	mov	r5, r2
 800e3ae:	f012 0203 	ands.w	r2, r2, #3
 800e3b2:	4607      	mov	r7, r0
 800e3b4:	460e      	mov	r6, r1
 800e3b6:	d007      	beq.n	800e3c8 <__pow5mult+0x20>
 800e3b8:	4c25      	ldr	r4, [pc, #148]	@ (800e450 <__pow5mult+0xa8>)
 800e3ba:	3a01      	subs	r2, #1
 800e3bc:	2300      	movs	r3, #0
 800e3be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e3c2:	f7ff fe5d 	bl	800e080 <__multadd>
 800e3c6:	4606      	mov	r6, r0
 800e3c8:	10ad      	asrs	r5, r5, #2
 800e3ca:	d03d      	beq.n	800e448 <__pow5mult+0xa0>
 800e3cc:	69fc      	ldr	r4, [r7, #28]
 800e3ce:	b97c      	cbnz	r4, 800e3f0 <__pow5mult+0x48>
 800e3d0:	2010      	movs	r0, #16
 800e3d2:	f7ff fd3d 	bl	800de50 <malloc>
 800e3d6:	4602      	mov	r2, r0
 800e3d8:	61f8      	str	r0, [r7, #28]
 800e3da:	b928      	cbnz	r0, 800e3e8 <__pow5mult+0x40>
 800e3dc:	4b1d      	ldr	r3, [pc, #116]	@ (800e454 <__pow5mult+0xac>)
 800e3de:	481e      	ldr	r0, [pc, #120]	@ (800e458 <__pow5mult+0xb0>)
 800e3e0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e3e4:	f001 fb20 	bl	800fa28 <__assert_func>
 800e3e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e3ec:	6004      	str	r4, [r0, #0]
 800e3ee:	60c4      	str	r4, [r0, #12]
 800e3f0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e3f4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e3f8:	b94c      	cbnz	r4, 800e40e <__pow5mult+0x66>
 800e3fa:	f240 2171 	movw	r1, #625	@ 0x271
 800e3fe:	4638      	mov	r0, r7
 800e400:	f7ff ff1a 	bl	800e238 <__i2b>
 800e404:	2300      	movs	r3, #0
 800e406:	f8c8 0008 	str.w	r0, [r8, #8]
 800e40a:	4604      	mov	r4, r0
 800e40c:	6003      	str	r3, [r0, #0]
 800e40e:	f04f 0900 	mov.w	r9, #0
 800e412:	07eb      	lsls	r3, r5, #31
 800e414:	d50a      	bpl.n	800e42c <__pow5mult+0x84>
 800e416:	4631      	mov	r1, r6
 800e418:	4622      	mov	r2, r4
 800e41a:	4638      	mov	r0, r7
 800e41c:	f7ff ff22 	bl	800e264 <__multiply>
 800e420:	4631      	mov	r1, r6
 800e422:	4680      	mov	r8, r0
 800e424:	4638      	mov	r0, r7
 800e426:	f7ff fe09 	bl	800e03c <_Bfree>
 800e42a:	4646      	mov	r6, r8
 800e42c:	106d      	asrs	r5, r5, #1
 800e42e:	d00b      	beq.n	800e448 <__pow5mult+0xa0>
 800e430:	6820      	ldr	r0, [r4, #0]
 800e432:	b938      	cbnz	r0, 800e444 <__pow5mult+0x9c>
 800e434:	4622      	mov	r2, r4
 800e436:	4621      	mov	r1, r4
 800e438:	4638      	mov	r0, r7
 800e43a:	f7ff ff13 	bl	800e264 <__multiply>
 800e43e:	6020      	str	r0, [r4, #0]
 800e440:	f8c0 9000 	str.w	r9, [r0]
 800e444:	4604      	mov	r4, r0
 800e446:	e7e4      	b.n	800e412 <__pow5mult+0x6a>
 800e448:	4630      	mov	r0, r6
 800e44a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e44e:	bf00      	nop
 800e450:	0801097c 	.word	0x0801097c
 800e454:	080107ea 	.word	0x080107ea
 800e458:	0801086a 	.word	0x0801086a

0800e45c <__lshift>:
 800e45c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e460:	460c      	mov	r4, r1
 800e462:	6849      	ldr	r1, [r1, #4]
 800e464:	6923      	ldr	r3, [r4, #16]
 800e466:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e46a:	68a3      	ldr	r3, [r4, #8]
 800e46c:	4607      	mov	r7, r0
 800e46e:	4691      	mov	r9, r2
 800e470:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e474:	f108 0601 	add.w	r6, r8, #1
 800e478:	42b3      	cmp	r3, r6
 800e47a:	db0b      	blt.n	800e494 <__lshift+0x38>
 800e47c:	4638      	mov	r0, r7
 800e47e:	f7ff fd9d 	bl	800dfbc <_Balloc>
 800e482:	4605      	mov	r5, r0
 800e484:	b948      	cbnz	r0, 800e49a <__lshift+0x3e>
 800e486:	4602      	mov	r2, r0
 800e488:	4b28      	ldr	r3, [pc, #160]	@ (800e52c <__lshift+0xd0>)
 800e48a:	4829      	ldr	r0, [pc, #164]	@ (800e530 <__lshift+0xd4>)
 800e48c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e490:	f001 faca 	bl	800fa28 <__assert_func>
 800e494:	3101      	adds	r1, #1
 800e496:	005b      	lsls	r3, r3, #1
 800e498:	e7ee      	b.n	800e478 <__lshift+0x1c>
 800e49a:	2300      	movs	r3, #0
 800e49c:	f100 0114 	add.w	r1, r0, #20
 800e4a0:	f100 0210 	add.w	r2, r0, #16
 800e4a4:	4618      	mov	r0, r3
 800e4a6:	4553      	cmp	r3, sl
 800e4a8:	db33      	blt.n	800e512 <__lshift+0xb6>
 800e4aa:	6920      	ldr	r0, [r4, #16]
 800e4ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e4b0:	f104 0314 	add.w	r3, r4, #20
 800e4b4:	f019 091f 	ands.w	r9, r9, #31
 800e4b8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e4bc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e4c0:	d02b      	beq.n	800e51a <__lshift+0xbe>
 800e4c2:	f1c9 0e20 	rsb	lr, r9, #32
 800e4c6:	468a      	mov	sl, r1
 800e4c8:	2200      	movs	r2, #0
 800e4ca:	6818      	ldr	r0, [r3, #0]
 800e4cc:	fa00 f009 	lsl.w	r0, r0, r9
 800e4d0:	4310      	orrs	r0, r2
 800e4d2:	f84a 0b04 	str.w	r0, [sl], #4
 800e4d6:	f853 2b04 	ldr.w	r2, [r3], #4
 800e4da:	459c      	cmp	ip, r3
 800e4dc:	fa22 f20e 	lsr.w	r2, r2, lr
 800e4e0:	d8f3      	bhi.n	800e4ca <__lshift+0x6e>
 800e4e2:	ebac 0304 	sub.w	r3, ip, r4
 800e4e6:	3b15      	subs	r3, #21
 800e4e8:	f023 0303 	bic.w	r3, r3, #3
 800e4ec:	3304      	adds	r3, #4
 800e4ee:	f104 0015 	add.w	r0, r4, #21
 800e4f2:	4560      	cmp	r0, ip
 800e4f4:	bf88      	it	hi
 800e4f6:	2304      	movhi	r3, #4
 800e4f8:	50ca      	str	r2, [r1, r3]
 800e4fa:	b10a      	cbz	r2, 800e500 <__lshift+0xa4>
 800e4fc:	f108 0602 	add.w	r6, r8, #2
 800e500:	3e01      	subs	r6, #1
 800e502:	4638      	mov	r0, r7
 800e504:	612e      	str	r6, [r5, #16]
 800e506:	4621      	mov	r1, r4
 800e508:	f7ff fd98 	bl	800e03c <_Bfree>
 800e50c:	4628      	mov	r0, r5
 800e50e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e512:	f842 0f04 	str.w	r0, [r2, #4]!
 800e516:	3301      	adds	r3, #1
 800e518:	e7c5      	b.n	800e4a6 <__lshift+0x4a>
 800e51a:	3904      	subs	r1, #4
 800e51c:	f853 2b04 	ldr.w	r2, [r3], #4
 800e520:	f841 2f04 	str.w	r2, [r1, #4]!
 800e524:	459c      	cmp	ip, r3
 800e526:	d8f9      	bhi.n	800e51c <__lshift+0xc0>
 800e528:	e7ea      	b.n	800e500 <__lshift+0xa4>
 800e52a:	bf00      	nop
 800e52c:	08010859 	.word	0x08010859
 800e530:	0801086a 	.word	0x0801086a

0800e534 <__mcmp>:
 800e534:	690a      	ldr	r2, [r1, #16]
 800e536:	4603      	mov	r3, r0
 800e538:	6900      	ldr	r0, [r0, #16]
 800e53a:	1a80      	subs	r0, r0, r2
 800e53c:	b530      	push	{r4, r5, lr}
 800e53e:	d10e      	bne.n	800e55e <__mcmp+0x2a>
 800e540:	3314      	adds	r3, #20
 800e542:	3114      	adds	r1, #20
 800e544:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e548:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e54c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e550:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e554:	4295      	cmp	r5, r2
 800e556:	d003      	beq.n	800e560 <__mcmp+0x2c>
 800e558:	d205      	bcs.n	800e566 <__mcmp+0x32>
 800e55a:	f04f 30ff 	mov.w	r0, #4294967295
 800e55e:	bd30      	pop	{r4, r5, pc}
 800e560:	42a3      	cmp	r3, r4
 800e562:	d3f3      	bcc.n	800e54c <__mcmp+0x18>
 800e564:	e7fb      	b.n	800e55e <__mcmp+0x2a>
 800e566:	2001      	movs	r0, #1
 800e568:	e7f9      	b.n	800e55e <__mcmp+0x2a>
	...

0800e56c <__mdiff>:
 800e56c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e570:	4689      	mov	r9, r1
 800e572:	4606      	mov	r6, r0
 800e574:	4611      	mov	r1, r2
 800e576:	4648      	mov	r0, r9
 800e578:	4614      	mov	r4, r2
 800e57a:	f7ff ffdb 	bl	800e534 <__mcmp>
 800e57e:	1e05      	subs	r5, r0, #0
 800e580:	d112      	bne.n	800e5a8 <__mdiff+0x3c>
 800e582:	4629      	mov	r1, r5
 800e584:	4630      	mov	r0, r6
 800e586:	f7ff fd19 	bl	800dfbc <_Balloc>
 800e58a:	4602      	mov	r2, r0
 800e58c:	b928      	cbnz	r0, 800e59a <__mdiff+0x2e>
 800e58e:	4b3f      	ldr	r3, [pc, #252]	@ (800e68c <__mdiff+0x120>)
 800e590:	f240 2137 	movw	r1, #567	@ 0x237
 800e594:	483e      	ldr	r0, [pc, #248]	@ (800e690 <__mdiff+0x124>)
 800e596:	f001 fa47 	bl	800fa28 <__assert_func>
 800e59a:	2301      	movs	r3, #1
 800e59c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e5a0:	4610      	mov	r0, r2
 800e5a2:	b003      	add	sp, #12
 800e5a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5a8:	bfbc      	itt	lt
 800e5aa:	464b      	movlt	r3, r9
 800e5ac:	46a1      	movlt	r9, r4
 800e5ae:	4630      	mov	r0, r6
 800e5b0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e5b4:	bfba      	itte	lt
 800e5b6:	461c      	movlt	r4, r3
 800e5b8:	2501      	movlt	r5, #1
 800e5ba:	2500      	movge	r5, #0
 800e5bc:	f7ff fcfe 	bl	800dfbc <_Balloc>
 800e5c0:	4602      	mov	r2, r0
 800e5c2:	b918      	cbnz	r0, 800e5cc <__mdiff+0x60>
 800e5c4:	4b31      	ldr	r3, [pc, #196]	@ (800e68c <__mdiff+0x120>)
 800e5c6:	f240 2145 	movw	r1, #581	@ 0x245
 800e5ca:	e7e3      	b.n	800e594 <__mdiff+0x28>
 800e5cc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e5d0:	6926      	ldr	r6, [r4, #16]
 800e5d2:	60c5      	str	r5, [r0, #12]
 800e5d4:	f109 0310 	add.w	r3, r9, #16
 800e5d8:	f109 0514 	add.w	r5, r9, #20
 800e5dc:	f104 0e14 	add.w	lr, r4, #20
 800e5e0:	f100 0b14 	add.w	fp, r0, #20
 800e5e4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e5e8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e5ec:	9301      	str	r3, [sp, #4]
 800e5ee:	46d9      	mov	r9, fp
 800e5f0:	f04f 0c00 	mov.w	ip, #0
 800e5f4:	9b01      	ldr	r3, [sp, #4]
 800e5f6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e5fa:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e5fe:	9301      	str	r3, [sp, #4]
 800e600:	fa1f f38a 	uxth.w	r3, sl
 800e604:	4619      	mov	r1, r3
 800e606:	b283      	uxth	r3, r0
 800e608:	1acb      	subs	r3, r1, r3
 800e60a:	0c00      	lsrs	r0, r0, #16
 800e60c:	4463      	add	r3, ip
 800e60e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e612:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e616:	b29b      	uxth	r3, r3
 800e618:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e61c:	4576      	cmp	r6, lr
 800e61e:	f849 3b04 	str.w	r3, [r9], #4
 800e622:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e626:	d8e5      	bhi.n	800e5f4 <__mdiff+0x88>
 800e628:	1b33      	subs	r3, r6, r4
 800e62a:	3b15      	subs	r3, #21
 800e62c:	f023 0303 	bic.w	r3, r3, #3
 800e630:	3415      	adds	r4, #21
 800e632:	3304      	adds	r3, #4
 800e634:	42a6      	cmp	r6, r4
 800e636:	bf38      	it	cc
 800e638:	2304      	movcc	r3, #4
 800e63a:	441d      	add	r5, r3
 800e63c:	445b      	add	r3, fp
 800e63e:	461e      	mov	r6, r3
 800e640:	462c      	mov	r4, r5
 800e642:	4544      	cmp	r4, r8
 800e644:	d30e      	bcc.n	800e664 <__mdiff+0xf8>
 800e646:	f108 0103 	add.w	r1, r8, #3
 800e64a:	1b49      	subs	r1, r1, r5
 800e64c:	f021 0103 	bic.w	r1, r1, #3
 800e650:	3d03      	subs	r5, #3
 800e652:	45a8      	cmp	r8, r5
 800e654:	bf38      	it	cc
 800e656:	2100      	movcc	r1, #0
 800e658:	440b      	add	r3, r1
 800e65a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e65e:	b191      	cbz	r1, 800e686 <__mdiff+0x11a>
 800e660:	6117      	str	r7, [r2, #16]
 800e662:	e79d      	b.n	800e5a0 <__mdiff+0x34>
 800e664:	f854 1b04 	ldr.w	r1, [r4], #4
 800e668:	46e6      	mov	lr, ip
 800e66a:	0c08      	lsrs	r0, r1, #16
 800e66c:	fa1c fc81 	uxtah	ip, ip, r1
 800e670:	4471      	add	r1, lr
 800e672:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e676:	b289      	uxth	r1, r1
 800e678:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e67c:	f846 1b04 	str.w	r1, [r6], #4
 800e680:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e684:	e7dd      	b.n	800e642 <__mdiff+0xd6>
 800e686:	3f01      	subs	r7, #1
 800e688:	e7e7      	b.n	800e65a <__mdiff+0xee>
 800e68a:	bf00      	nop
 800e68c:	08010859 	.word	0x08010859
 800e690:	0801086a 	.word	0x0801086a

0800e694 <__ulp>:
 800e694:	b082      	sub	sp, #8
 800e696:	ed8d 0b00 	vstr	d0, [sp]
 800e69a:	9a01      	ldr	r2, [sp, #4]
 800e69c:	4b0f      	ldr	r3, [pc, #60]	@ (800e6dc <__ulp+0x48>)
 800e69e:	4013      	ands	r3, r2
 800e6a0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800e6a4:	2b00      	cmp	r3, #0
 800e6a6:	dc08      	bgt.n	800e6ba <__ulp+0x26>
 800e6a8:	425b      	negs	r3, r3
 800e6aa:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800e6ae:	ea4f 5223 	mov.w	r2, r3, asr #20
 800e6b2:	da04      	bge.n	800e6be <__ulp+0x2a>
 800e6b4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800e6b8:	4113      	asrs	r3, r2
 800e6ba:	2200      	movs	r2, #0
 800e6bc:	e008      	b.n	800e6d0 <__ulp+0x3c>
 800e6be:	f1a2 0314 	sub.w	r3, r2, #20
 800e6c2:	2b1e      	cmp	r3, #30
 800e6c4:	bfda      	itte	le
 800e6c6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800e6ca:	40da      	lsrle	r2, r3
 800e6cc:	2201      	movgt	r2, #1
 800e6ce:	2300      	movs	r3, #0
 800e6d0:	4619      	mov	r1, r3
 800e6d2:	4610      	mov	r0, r2
 800e6d4:	ec41 0b10 	vmov	d0, r0, r1
 800e6d8:	b002      	add	sp, #8
 800e6da:	4770      	bx	lr
 800e6dc:	7ff00000 	.word	0x7ff00000

0800e6e0 <__b2d>:
 800e6e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e6e4:	6906      	ldr	r6, [r0, #16]
 800e6e6:	f100 0814 	add.w	r8, r0, #20
 800e6ea:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800e6ee:	1f37      	subs	r7, r6, #4
 800e6f0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800e6f4:	4610      	mov	r0, r2
 800e6f6:	f7ff fd53 	bl	800e1a0 <__hi0bits>
 800e6fa:	f1c0 0320 	rsb	r3, r0, #32
 800e6fe:	280a      	cmp	r0, #10
 800e700:	600b      	str	r3, [r1, #0]
 800e702:	491b      	ldr	r1, [pc, #108]	@ (800e770 <__b2d+0x90>)
 800e704:	dc15      	bgt.n	800e732 <__b2d+0x52>
 800e706:	f1c0 0c0b 	rsb	ip, r0, #11
 800e70a:	fa22 f30c 	lsr.w	r3, r2, ip
 800e70e:	45b8      	cmp	r8, r7
 800e710:	ea43 0501 	orr.w	r5, r3, r1
 800e714:	bf34      	ite	cc
 800e716:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e71a:	2300      	movcs	r3, #0
 800e71c:	3015      	adds	r0, #21
 800e71e:	fa02 f000 	lsl.w	r0, r2, r0
 800e722:	fa23 f30c 	lsr.w	r3, r3, ip
 800e726:	4303      	orrs	r3, r0
 800e728:	461c      	mov	r4, r3
 800e72a:	ec45 4b10 	vmov	d0, r4, r5
 800e72e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e732:	45b8      	cmp	r8, r7
 800e734:	bf3a      	itte	cc
 800e736:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e73a:	f1a6 0708 	subcc.w	r7, r6, #8
 800e73e:	2300      	movcs	r3, #0
 800e740:	380b      	subs	r0, #11
 800e742:	d012      	beq.n	800e76a <__b2d+0x8a>
 800e744:	f1c0 0120 	rsb	r1, r0, #32
 800e748:	fa23 f401 	lsr.w	r4, r3, r1
 800e74c:	4082      	lsls	r2, r0
 800e74e:	4322      	orrs	r2, r4
 800e750:	4547      	cmp	r7, r8
 800e752:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800e756:	bf8c      	ite	hi
 800e758:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800e75c:	2200      	movls	r2, #0
 800e75e:	4083      	lsls	r3, r0
 800e760:	40ca      	lsrs	r2, r1
 800e762:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800e766:	4313      	orrs	r3, r2
 800e768:	e7de      	b.n	800e728 <__b2d+0x48>
 800e76a:	ea42 0501 	orr.w	r5, r2, r1
 800e76e:	e7db      	b.n	800e728 <__b2d+0x48>
 800e770:	3ff00000 	.word	0x3ff00000

0800e774 <__d2b>:
 800e774:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e778:	460f      	mov	r7, r1
 800e77a:	2101      	movs	r1, #1
 800e77c:	ec59 8b10 	vmov	r8, r9, d0
 800e780:	4616      	mov	r6, r2
 800e782:	f7ff fc1b 	bl	800dfbc <_Balloc>
 800e786:	4604      	mov	r4, r0
 800e788:	b930      	cbnz	r0, 800e798 <__d2b+0x24>
 800e78a:	4602      	mov	r2, r0
 800e78c:	4b23      	ldr	r3, [pc, #140]	@ (800e81c <__d2b+0xa8>)
 800e78e:	4824      	ldr	r0, [pc, #144]	@ (800e820 <__d2b+0xac>)
 800e790:	f240 310f 	movw	r1, #783	@ 0x30f
 800e794:	f001 f948 	bl	800fa28 <__assert_func>
 800e798:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e79c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e7a0:	b10d      	cbz	r5, 800e7a6 <__d2b+0x32>
 800e7a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e7a6:	9301      	str	r3, [sp, #4]
 800e7a8:	f1b8 0300 	subs.w	r3, r8, #0
 800e7ac:	d023      	beq.n	800e7f6 <__d2b+0x82>
 800e7ae:	4668      	mov	r0, sp
 800e7b0:	9300      	str	r3, [sp, #0]
 800e7b2:	f7ff fd14 	bl	800e1de <__lo0bits>
 800e7b6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e7ba:	b1d0      	cbz	r0, 800e7f2 <__d2b+0x7e>
 800e7bc:	f1c0 0320 	rsb	r3, r0, #32
 800e7c0:	fa02 f303 	lsl.w	r3, r2, r3
 800e7c4:	430b      	orrs	r3, r1
 800e7c6:	40c2      	lsrs	r2, r0
 800e7c8:	6163      	str	r3, [r4, #20]
 800e7ca:	9201      	str	r2, [sp, #4]
 800e7cc:	9b01      	ldr	r3, [sp, #4]
 800e7ce:	61a3      	str	r3, [r4, #24]
 800e7d0:	2b00      	cmp	r3, #0
 800e7d2:	bf0c      	ite	eq
 800e7d4:	2201      	moveq	r2, #1
 800e7d6:	2202      	movne	r2, #2
 800e7d8:	6122      	str	r2, [r4, #16]
 800e7da:	b1a5      	cbz	r5, 800e806 <__d2b+0x92>
 800e7dc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e7e0:	4405      	add	r5, r0
 800e7e2:	603d      	str	r5, [r7, #0]
 800e7e4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e7e8:	6030      	str	r0, [r6, #0]
 800e7ea:	4620      	mov	r0, r4
 800e7ec:	b003      	add	sp, #12
 800e7ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e7f2:	6161      	str	r1, [r4, #20]
 800e7f4:	e7ea      	b.n	800e7cc <__d2b+0x58>
 800e7f6:	a801      	add	r0, sp, #4
 800e7f8:	f7ff fcf1 	bl	800e1de <__lo0bits>
 800e7fc:	9b01      	ldr	r3, [sp, #4]
 800e7fe:	6163      	str	r3, [r4, #20]
 800e800:	3020      	adds	r0, #32
 800e802:	2201      	movs	r2, #1
 800e804:	e7e8      	b.n	800e7d8 <__d2b+0x64>
 800e806:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e80a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e80e:	6038      	str	r0, [r7, #0]
 800e810:	6918      	ldr	r0, [r3, #16]
 800e812:	f7ff fcc5 	bl	800e1a0 <__hi0bits>
 800e816:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e81a:	e7e5      	b.n	800e7e8 <__d2b+0x74>
 800e81c:	08010859 	.word	0x08010859
 800e820:	0801086a 	.word	0x0801086a

0800e824 <__ratio>:
 800e824:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e828:	4688      	mov	r8, r1
 800e82a:	4669      	mov	r1, sp
 800e82c:	4681      	mov	r9, r0
 800e82e:	f7ff ff57 	bl	800e6e0 <__b2d>
 800e832:	a901      	add	r1, sp, #4
 800e834:	4640      	mov	r0, r8
 800e836:	ec55 4b10 	vmov	r4, r5, d0
 800e83a:	f7ff ff51 	bl	800e6e0 <__b2d>
 800e83e:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800e842:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800e846:	1ad2      	subs	r2, r2, r3
 800e848:	e9dd 3100 	ldrd	r3, r1, [sp]
 800e84c:	1a5b      	subs	r3, r3, r1
 800e84e:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800e852:	ec57 6b10 	vmov	r6, r7, d0
 800e856:	2b00      	cmp	r3, #0
 800e858:	bfd6      	itet	le
 800e85a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800e85e:	462a      	movgt	r2, r5
 800e860:	463a      	movle	r2, r7
 800e862:	46ab      	mov	fp, r5
 800e864:	46a2      	mov	sl, r4
 800e866:	bfce      	itee	gt
 800e868:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800e86c:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800e870:	ee00 3a90 	vmovle	s1, r3
 800e874:	ec4b ab17 	vmov	d7, sl, fp
 800e878:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800e87c:	b003      	add	sp, #12
 800e87e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e882 <__copybits>:
 800e882:	3901      	subs	r1, #1
 800e884:	b570      	push	{r4, r5, r6, lr}
 800e886:	1149      	asrs	r1, r1, #5
 800e888:	6914      	ldr	r4, [r2, #16]
 800e88a:	3101      	adds	r1, #1
 800e88c:	f102 0314 	add.w	r3, r2, #20
 800e890:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e894:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e898:	1f05      	subs	r5, r0, #4
 800e89a:	42a3      	cmp	r3, r4
 800e89c:	d30c      	bcc.n	800e8b8 <__copybits+0x36>
 800e89e:	1aa3      	subs	r3, r4, r2
 800e8a0:	3b11      	subs	r3, #17
 800e8a2:	f023 0303 	bic.w	r3, r3, #3
 800e8a6:	3211      	adds	r2, #17
 800e8a8:	42a2      	cmp	r2, r4
 800e8aa:	bf88      	it	hi
 800e8ac:	2300      	movhi	r3, #0
 800e8ae:	4418      	add	r0, r3
 800e8b0:	2300      	movs	r3, #0
 800e8b2:	4288      	cmp	r0, r1
 800e8b4:	d305      	bcc.n	800e8c2 <__copybits+0x40>
 800e8b6:	bd70      	pop	{r4, r5, r6, pc}
 800e8b8:	f853 6b04 	ldr.w	r6, [r3], #4
 800e8bc:	f845 6f04 	str.w	r6, [r5, #4]!
 800e8c0:	e7eb      	b.n	800e89a <__copybits+0x18>
 800e8c2:	f840 3b04 	str.w	r3, [r0], #4
 800e8c6:	e7f4      	b.n	800e8b2 <__copybits+0x30>

0800e8c8 <__any_on>:
 800e8c8:	f100 0214 	add.w	r2, r0, #20
 800e8cc:	6900      	ldr	r0, [r0, #16]
 800e8ce:	114b      	asrs	r3, r1, #5
 800e8d0:	4298      	cmp	r0, r3
 800e8d2:	b510      	push	{r4, lr}
 800e8d4:	db11      	blt.n	800e8fa <__any_on+0x32>
 800e8d6:	dd0a      	ble.n	800e8ee <__any_on+0x26>
 800e8d8:	f011 011f 	ands.w	r1, r1, #31
 800e8dc:	d007      	beq.n	800e8ee <__any_on+0x26>
 800e8de:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e8e2:	fa24 f001 	lsr.w	r0, r4, r1
 800e8e6:	fa00 f101 	lsl.w	r1, r0, r1
 800e8ea:	428c      	cmp	r4, r1
 800e8ec:	d10b      	bne.n	800e906 <__any_on+0x3e>
 800e8ee:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e8f2:	4293      	cmp	r3, r2
 800e8f4:	d803      	bhi.n	800e8fe <__any_on+0x36>
 800e8f6:	2000      	movs	r0, #0
 800e8f8:	bd10      	pop	{r4, pc}
 800e8fa:	4603      	mov	r3, r0
 800e8fc:	e7f7      	b.n	800e8ee <__any_on+0x26>
 800e8fe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e902:	2900      	cmp	r1, #0
 800e904:	d0f5      	beq.n	800e8f2 <__any_on+0x2a>
 800e906:	2001      	movs	r0, #1
 800e908:	e7f6      	b.n	800e8f8 <__any_on+0x30>

0800e90a <sulp>:
 800e90a:	b570      	push	{r4, r5, r6, lr}
 800e90c:	4604      	mov	r4, r0
 800e90e:	460d      	mov	r5, r1
 800e910:	4616      	mov	r6, r2
 800e912:	ec45 4b10 	vmov	d0, r4, r5
 800e916:	f7ff febd 	bl	800e694 <__ulp>
 800e91a:	b17e      	cbz	r6, 800e93c <sulp+0x32>
 800e91c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800e920:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e924:	2b00      	cmp	r3, #0
 800e926:	dd09      	ble.n	800e93c <sulp+0x32>
 800e928:	051b      	lsls	r3, r3, #20
 800e92a:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800e92e:	2000      	movs	r0, #0
 800e930:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800e934:	ec41 0b17 	vmov	d7, r0, r1
 800e938:	ee20 0b07 	vmul.f64	d0, d0, d7
 800e93c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800e940 <_strtod_l>:
 800e940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e944:	ed2d 8b0a 	vpush	{d8-d12}
 800e948:	b097      	sub	sp, #92	@ 0x5c
 800e94a:	4688      	mov	r8, r1
 800e94c:	920e      	str	r2, [sp, #56]	@ 0x38
 800e94e:	2200      	movs	r2, #0
 800e950:	9212      	str	r2, [sp, #72]	@ 0x48
 800e952:	9005      	str	r0, [sp, #20]
 800e954:	f04f 0a00 	mov.w	sl, #0
 800e958:	f04f 0b00 	mov.w	fp, #0
 800e95c:	460a      	mov	r2, r1
 800e95e:	9211      	str	r2, [sp, #68]	@ 0x44
 800e960:	7811      	ldrb	r1, [r2, #0]
 800e962:	292b      	cmp	r1, #43	@ 0x2b
 800e964:	d04c      	beq.n	800ea00 <_strtod_l+0xc0>
 800e966:	d839      	bhi.n	800e9dc <_strtod_l+0x9c>
 800e968:	290d      	cmp	r1, #13
 800e96a:	d833      	bhi.n	800e9d4 <_strtod_l+0x94>
 800e96c:	2908      	cmp	r1, #8
 800e96e:	d833      	bhi.n	800e9d8 <_strtod_l+0x98>
 800e970:	2900      	cmp	r1, #0
 800e972:	d03c      	beq.n	800e9ee <_strtod_l+0xae>
 800e974:	2200      	movs	r2, #0
 800e976:	9208      	str	r2, [sp, #32]
 800e978:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800e97a:	782a      	ldrb	r2, [r5, #0]
 800e97c:	2a30      	cmp	r2, #48	@ 0x30
 800e97e:	f040 80b7 	bne.w	800eaf0 <_strtod_l+0x1b0>
 800e982:	786a      	ldrb	r2, [r5, #1]
 800e984:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e988:	2a58      	cmp	r2, #88	@ 0x58
 800e98a:	d170      	bne.n	800ea6e <_strtod_l+0x12e>
 800e98c:	9302      	str	r3, [sp, #8]
 800e98e:	9b08      	ldr	r3, [sp, #32]
 800e990:	9301      	str	r3, [sp, #4]
 800e992:	ab12      	add	r3, sp, #72	@ 0x48
 800e994:	9300      	str	r3, [sp, #0]
 800e996:	4a90      	ldr	r2, [pc, #576]	@ (800ebd8 <_strtod_l+0x298>)
 800e998:	9805      	ldr	r0, [sp, #20]
 800e99a:	ab13      	add	r3, sp, #76	@ 0x4c
 800e99c:	a911      	add	r1, sp, #68	@ 0x44
 800e99e:	f001 f8dd 	bl	800fb5c <__gethex>
 800e9a2:	f010 060f 	ands.w	r6, r0, #15
 800e9a6:	4604      	mov	r4, r0
 800e9a8:	d005      	beq.n	800e9b6 <_strtod_l+0x76>
 800e9aa:	2e06      	cmp	r6, #6
 800e9ac:	d12a      	bne.n	800ea04 <_strtod_l+0xc4>
 800e9ae:	3501      	adds	r5, #1
 800e9b0:	2300      	movs	r3, #0
 800e9b2:	9511      	str	r5, [sp, #68]	@ 0x44
 800e9b4:	9308      	str	r3, [sp, #32]
 800e9b6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	f040 8537 	bne.w	800f42c <_strtod_l+0xaec>
 800e9be:	9b08      	ldr	r3, [sp, #32]
 800e9c0:	ec4b ab10 	vmov	d0, sl, fp
 800e9c4:	b1cb      	cbz	r3, 800e9fa <_strtod_l+0xba>
 800e9c6:	eeb1 0b40 	vneg.f64	d0, d0
 800e9ca:	b017      	add	sp, #92	@ 0x5c
 800e9cc:	ecbd 8b0a 	vpop	{d8-d12}
 800e9d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9d4:	2920      	cmp	r1, #32
 800e9d6:	d1cd      	bne.n	800e974 <_strtod_l+0x34>
 800e9d8:	3201      	adds	r2, #1
 800e9da:	e7c0      	b.n	800e95e <_strtod_l+0x1e>
 800e9dc:	292d      	cmp	r1, #45	@ 0x2d
 800e9de:	d1c9      	bne.n	800e974 <_strtod_l+0x34>
 800e9e0:	2101      	movs	r1, #1
 800e9e2:	9108      	str	r1, [sp, #32]
 800e9e4:	1c51      	adds	r1, r2, #1
 800e9e6:	9111      	str	r1, [sp, #68]	@ 0x44
 800e9e8:	7852      	ldrb	r2, [r2, #1]
 800e9ea:	2a00      	cmp	r2, #0
 800e9ec:	d1c4      	bne.n	800e978 <_strtod_l+0x38>
 800e9ee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e9f0:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800e9f4:	2b00      	cmp	r3, #0
 800e9f6:	f040 8517 	bne.w	800f428 <_strtod_l+0xae8>
 800e9fa:	ec4b ab10 	vmov	d0, sl, fp
 800e9fe:	e7e4      	b.n	800e9ca <_strtod_l+0x8a>
 800ea00:	2100      	movs	r1, #0
 800ea02:	e7ee      	b.n	800e9e2 <_strtod_l+0xa2>
 800ea04:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ea06:	b13a      	cbz	r2, 800ea18 <_strtod_l+0xd8>
 800ea08:	2135      	movs	r1, #53	@ 0x35
 800ea0a:	a814      	add	r0, sp, #80	@ 0x50
 800ea0c:	f7ff ff39 	bl	800e882 <__copybits>
 800ea10:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800ea12:	9805      	ldr	r0, [sp, #20]
 800ea14:	f7ff fb12 	bl	800e03c <_Bfree>
 800ea18:	1e73      	subs	r3, r6, #1
 800ea1a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800ea1c:	2b04      	cmp	r3, #4
 800ea1e:	d806      	bhi.n	800ea2e <_strtod_l+0xee>
 800ea20:	e8df f003 	tbb	[pc, r3]
 800ea24:	201d0314 	.word	0x201d0314
 800ea28:	14          	.byte	0x14
 800ea29:	00          	.byte	0x00
 800ea2a:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800ea2e:	05e3      	lsls	r3, r4, #23
 800ea30:	bf48      	it	mi
 800ea32:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800ea36:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ea3a:	0d1b      	lsrs	r3, r3, #20
 800ea3c:	051b      	lsls	r3, r3, #20
 800ea3e:	2b00      	cmp	r3, #0
 800ea40:	d1b9      	bne.n	800e9b6 <_strtod_l+0x76>
 800ea42:	f7fe fba1 	bl	800d188 <__errno>
 800ea46:	2322      	movs	r3, #34	@ 0x22
 800ea48:	6003      	str	r3, [r0, #0]
 800ea4a:	e7b4      	b.n	800e9b6 <_strtod_l+0x76>
 800ea4c:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 800ea50:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800ea54:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800ea58:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ea5c:	e7e7      	b.n	800ea2e <_strtod_l+0xee>
 800ea5e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800ebe0 <_strtod_l+0x2a0>
 800ea62:	e7e4      	b.n	800ea2e <_strtod_l+0xee>
 800ea64:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800ea68:	f04f 3aff 	mov.w	sl, #4294967295
 800ea6c:	e7df      	b.n	800ea2e <_strtod_l+0xee>
 800ea6e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ea70:	1c5a      	adds	r2, r3, #1
 800ea72:	9211      	str	r2, [sp, #68]	@ 0x44
 800ea74:	785b      	ldrb	r3, [r3, #1]
 800ea76:	2b30      	cmp	r3, #48	@ 0x30
 800ea78:	d0f9      	beq.n	800ea6e <_strtod_l+0x12e>
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	d09b      	beq.n	800e9b6 <_strtod_l+0x76>
 800ea7e:	2301      	movs	r3, #1
 800ea80:	9307      	str	r3, [sp, #28]
 800ea82:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ea84:	930a      	str	r3, [sp, #40]	@ 0x28
 800ea86:	2300      	movs	r3, #0
 800ea88:	9306      	str	r3, [sp, #24]
 800ea8a:	4699      	mov	r9, r3
 800ea8c:	461d      	mov	r5, r3
 800ea8e:	220a      	movs	r2, #10
 800ea90:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800ea92:	7804      	ldrb	r4, [r0, #0]
 800ea94:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800ea98:	b2d9      	uxtb	r1, r3
 800ea9a:	2909      	cmp	r1, #9
 800ea9c:	d92a      	bls.n	800eaf4 <_strtod_l+0x1b4>
 800ea9e:	494f      	ldr	r1, [pc, #316]	@ (800ebdc <_strtod_l+0x29c>)
 800eaa0:	2201      	movs	r2, #1
 800eaa2:	f000 ff87 	bl	800f9b4 <strncmp>
 800eaa6:	b398      	cbz	r0, 800eb10 <_strtod_l+0x1d0>
 800eaa8:	2000      	movs	r0, #0
 800eaaa:	4622      	mov	r2, r4
 800eaac:	462b      	mov	r3, r5
 800eaae:	4607      	mov	r7, r0
 800eab0:	4601      	mov	r1, r0
 800eab2:	2a65      	cmp	r2, #101	@ 0x65
 800eab4:	d001      	beq.n	800eaba <_strtod_l+0x17a>
 800eab6:	2a45      	cmp	r2, #69	@ 0x45
 800eab8:	d118      	bne.n	800eaec <_strtod_l+0x1ac>
 800eaba:	b91b      	cbnz	r3, 800eac4 <_strtod_l+0x184>
 800eabc:	9b07      	ldr	r3, [sp, #28]
 800eabe:	4303      	orrs	r3, r0
 800eac0:	d095      	beq.n	800e9ee <_strtod_l+0xae>
 800eac2:	2300      	movs	r3, #0
 800eac4:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800eac8:	f108 0201 	add.w	r2, r8, #1
 800eacc:	9211      	str	r2, [sp, #68]	@ 0x44
 800eace:	f898 2001 	ldrb.w	r2, [r8, #1]
 800ead2:	2a2b      	cmp	r2, #43	@ 0x2b
 800ead4:	d074      	beq.n	800ebc0 <_strtod_l+0x280>
 800ead6:	2a2d      	cmp	r2, #45	@ 0x2d
 800ead8:	d07a      	beq.n	800ebd0 <_strtod_l+0x290>
 800eada:	f04f 0e00 	mov.w	lr, #0
 800eade:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800eae2:	2c09      	cmp	r4, #9
 800eae4:	f240 8082 	bls.w	800ebec <_strtod_l+0x2ac>
 800eae8:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800eaec:	2400      	movs	r4, #0
 800eaee:	e09d      	b.n	800ec2c <_strtod_l+0x2ec>
 800eaf0:	2300      	movs	r3, #0
 800eaf2:	e7c5      	b.n	800ea80 <_strtod_l+0x140>
 800eaf4:	2d08      	cmp	r5, #8
 800eaf6:	bfc8      	it	gt
 800eaf8:	9906      	ldrgt	r1, [sp, #24]
 800eafa:	f100 0001 	add.w	r0, r0, #1
 800eafe:	bfca      	itet	gt
 800eb00:	fb02 3301 	mlagt	r3, r2, r1, r3
 800eb04:	fb02 3909 	mlale	r9, r2, r9, r3
 800eb08:	9306      	strgt	r3, [sp, #24]
 800eb0a:	3501      	adds	r5, #1
 800eb0c:	9011      	str	r0, [sp, #68]	@ 0x44
 800eb0e:	e7bf      	b.n	800ea90 <_strtod_l+0x150>
 800eb10:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800eb12:	1c5a      	adds	r2, r3, #1
 800eb14:	9211      	str	r2, [sp, #68]	@ 0x44
 800eb16:	785a      	ldrb	r2, [r3, #1]
 800eb18:	b3bd      	cbz	r5, 800eb8a <_strtod_l+0x24a>
 800eb1a:	4607      	mov	r7, r0
 800eb1c:	462b      	mov	r3, r5
 800eb1e:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800eb22:	2909      	cmp	r1, #9
 800eb24:	d912      	bls.n	800eb4c <_strtod_l+0x20c>
 800eb26:	2101      	movs	r1, #1
 800eb28:	e7c3      	b.n	800eab2 <_strtod_l+0x172>
 800eb2a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800eb2c:	1c5a      	adds	r2, r3, #1
 800eb2e:	9211      	str	r2, [sp, #68]	@ 0x44
 800eb30:	785a      	ldrb	r2, [r3, #1]
 800eb32:	3001      	adds	r0, #1
 800eb34:	2a30      	cmp	r2, #48	@ 0x30
 800eb36:	d0f8      	beq.n	800eb2a <_strtod_l+0x1ea>
 800eb38:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800eb3c:	2b08      	cmp	r3, #8
 800eb3e:	f200 847a 	bhi.w	800f436 <_strtod_l+0xaf6>
 800eb42:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800eb44:	930a      	str	r3, [sp, #40]	@ 0x28
 800eb46:	4607      	mov	r7, r0
 800eb48:	2000      	movs	r0, #0
 800eb4a:	4603      	mov	r3, r0
 800eb4c:	3a30      	subs	r2, #48	@ 0x30
 800eb4e:	f100 0101 	add.w	r1, r0, #1
 800eb52:	d014      	beq.n	800eb7e <_strtod_l+0x23e>
 800eb54:	440f      	add	r7, r1
 800eb56:	469c      	mov	ip, r3
 800eb58:	f04f 0e0a 	mov.w	lr, #10
 800eb5c:	f10c 0401 	add.w	r4, ip, #1
 800eb60:	1ae6      	subs	r6, r4, r3
 800eb62:	42b1      	cmp	r1, r6
 800eb64:	dc13      	bgt.n	800eb8e <_strtod_l+0x24e>
 800eb66:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800eb6a:	1819      	adds	r1, r3, r0
 800eb6c:	2908      	cmp	r1, #8
 800eb6e:	f103 0301 	add.w	r3, r3, #1
 800eb72:	4403      	add	r3, r0
 800eb74:	dc19      	bgt.n	800ebaa <_strtod_l+0x26a>
 800eb76:	210a      	movs	r1, #10
 800eb78:	fb01 2909 	mla	r9, r1, r9, r2
 800eb7c:	2100      	movs	r1, #0
 800eb7e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800eb80:	1c50      	adds	r0, r2, #1
 800eb82:	9011      	str	r0, [sp, #68]	@ 0x44
 800eb84:	7852      	ldrb	r2, [r2, #1]
 800eb86:	4608      	mov	r0, r1
 800eb88:	e7c9      	b.n	800eb1e <_strtod_l+0x1de>
 800eb8a:	4628      	mov	r0, r5
 800eb8c:	e7d2      	b.n	800eb34 <_strtod_l+0x1f4>
 800eb8e:	f1bc 0f08 	cmp.w	ip, #8
 800eb92:	dc03      	bgt.n	800eb9c <_strtod_l+0x25c>
 800eb94:	fb0e f909 	mul.w	r9, lr, r9
 800eb98:	46a4      	mov	ip, r4
 800eb9a:	e7df      	b.n	800eb5c <_strtod_l+0x21c>
 800eb9c:	2c10      	cmp	r4, #16
 800eb9e:	bfde      	ittt	le
 800eba0:	9e06      	ldrle	r6, [sp, #24]
 800eba2:	fb0e f606 	mulle.w	r6, lr, r6
 800eba6:	9606      	strle	r6, [sp, #24]
 800eba8:	e7f6      	b.n	800eb98 <_strtod_l+0x258>
 800ebaa:	290f      	cmp	r1, #15
 800ebac:	bfdf      	itttt	le
 800ebae:	9806      	ldrle	r0, [sp, #24]
 800ebb0:	210a      	movle	r1, #10
 800ebb2:	fb01 2200 	mlale	r2, r1, r0, r2
 800ebb6:	9206      	strle	r2, [sp, #24]
 800ebb8:	e7e0      	b.n	800eb7c <_strtod_l+0x23c>
 800ebba:	2700      	movs	r7, #0
 800ebbc:	2101      	movs	r1, #1
 800ebbe:	e77d      	b.n	800eabc <_strtod_l+0x17c>
 800ebc0:	f04f 0e00 	mov.w	lr, #0
 800ebc4:	f108 0202 	add.w	r2, r8, #2
 800ebc8:	9211      	str	r2, [sp, #68]	@ 0x44
 800ebca:	f898 2002 	ldrb.w	r2, [r8, #2]
 800ebce:	e786      	b.n	800eade <_strtod_l+0x19e>
 800ebd0:	f04f 0e01 	mov.w	lr, #1
 800ebd4:	e7f6      	b.n	800ebc4 <_strtod_l+0x284>
 800ebd6:	bf00      	nop
 800ebd8:	08010a8c 	.word	0x08010a8c
 800ebdc:	080108c3 	.word	0x080108c3
 800ebe0:	7ff00000 	.word	0x7ff00000
 800ebe4:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ebe6:	1c54      	adds	r4, r2, #1
 800ebe8:	9411      	str	r4, [sp, #68]	@ 0x44
 800ebea:	7852      	ldrb	r2, [r2, #1]
 800ebec:	2a30      	cmp	r2, #48	@ 0x30
 800ebee:	d0f9      	beq.n	800ebe4 <_strtod_l+0x2a4>
 800ebf0:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 800ebf4:	2c08      	cmp	r4, #8
 800ebf6:	f63f af79 	bhi.w	800eaec <_strtod_l+0x1ac>
 800ebfa:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800ebfe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ec00:	9209      	str	r2, [sp, #36]	@ 0x24
 800ec02:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ec04:	1c54      	adds	r4, r2, #1
 800ec06:	9411      	str	r4, [sp, #68]	@ 0x44
 800ec08:	7852      	ldrb	r2, [r2, #1]
 800ec0a:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 800ec0e:	2e09      	cmp	r6, #9
 800ec10:	d937      	bls.n	800ec82 <_strtod_l+0x342>
 800ec12:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800ec14:	1ba4      	subs	r4, r4, r6
 800ec16:	2c08      	cmp	r4, #8
 800ec18:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 800ec1c:	dc02      	bgt.n	800ec24 <_strtod_l+0x2e4>
 800ec1e:	4564      	cmp	r4, ip
 800ec20:	bfa8      	it	ge
 800ec22:	4664      	movge	r4, ip
 800ec24:	f1be 0f00 	cmp.w	lr, #0
 800ec28:	d000      	beq.n	800ec2c <_strtod_l+0x2ec>
 800ec2a:	4264      	negs	r4, r4
 800ec2c:	2b00      	cmp	r3, #0
 800ec2e:	d14d      	bne.n	800eccc <_strtod_l+0x38c>
 800ec30:	9b07      	ldr	r3, [sp, #28]
 800ec32:	4318      	orrs	r0, r3
 800ec34:	f47f aebf 	bne.w	800e9b6 <_strtod_l+0x76>
 800ec38:	2900      	cmp	r1, #0
 800ec3a:	f47f aed8 	bne.w	800e9ee <_strtod_l+0xae>
 800ec3e:	2a69      	cmp	r2, #105	@ 0x69
 800ec40:	d027      	beq.n	800ec92 <_strtod_l+0x352>
 800ec42:	dc24      	bgt.n	800ec8e <_strtod_l+0x34e>
 800ec44:	2a49      	cmp	r2, #73	@ 0x49
 800ec46:	d024      	beq.n	800ec92 <_strtod_l+0x352>
 800ec48:	2a4e      	cmp	r2, #78	@ 0x4e
 800ec4a:	f47f aed0 	bne.w	800e9ee <_strtod_l+0xae>
 800ec4e:	4997      	ldr	r1, [pc, #604]	@ (800eeac <_strtod_l+0x56c>)
 800ec50:	a811      	add	r0, sp, #68	@ 0x44
 800ec52:	f001 f9a5 	bl	800ffa0 <__match>
 800ec56:	2800      	cmp	r0, #0
 800ec58:	f43f aec9 	beq.w	800e9ee <_strtod_l+0xae>
 800ec5c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ec5e:	781b      	ldrb	r3, [r3, #0]
 800ec60:	2b28      	cmp	r3, #40	@ 0x28
 800ec62:	d12d      	bne.n	800ecc0 <_strtod_l+0x380>
 800ec64:	4992      	ldr	r1, [pc, #584]	@ (800eeb0 <_strtod_l+0x570>)
 800ec66:	aa14      	add	r2, sp, #80	@ 0x50
 800ec68:	a811      	add	r0, sp, #68	@ 0x44
 800ec6a:	f001 f9ad 	bl	800ffc8 <__hexnan>
 800ec6e:	2805      	cmp	r0, #5
 800ec70:	d126      	bne.n	800ecc0 <_strtod_l+0x380>
 800ec72:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ec74:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800ec78:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800ec7c:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800ec80:	e699      	b.n	800e9b6 <_strtod_l+0x76>
 800ec82:	240a      	movs	r4, #10
 800ec84:	fb04 2c0c 	mla	ip, r4, ip, r2
 800ec88:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 800ec8c:	e7b9      	b.n	800ec02 <_strtod_l+0x2c2>
 800ec8e:	2a6e      	cmp	r2, #110	@ 0x6e
 800ec90:	e7db      	b.n	800ec4a <_strtod_l+0x30a>
 800ec92:	4988      	ldr	r1, [pc, #544]	@ (800eeb4 <_strtod_l+0x574>)
 800ec94:	a811      	add	r0, sp, #68	@ 0x44
 800ec96:	f001 f983 	bl	800ffa0 <__match>
 800ec9a:	2800      	cmp	r0, #0
 800ec9c:	f43f aea7 	beq.w	800e9ee <_strtod_l+0xae>
 800eca0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800eca2:	4985      	ldr	r1, [pc, #532]	@ (800eeb8 <_strtod_l+0x578>)
 800eca4:	3b01      	subs	r3, #1
 800eca6:	a811      	add	r0, sp, #68	@ 0x44
 800eca8:	9311      	str	r3, [sp, #68]	@ 0x44
 800ecaa:	f001 f979 	bl	800ffa0 <__match>
 800ecae:	b910      	cbnz	r0, 800ecb6 <_strtod_l+0x376>
 800ecb0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ecb2:	3301      	adds	r3, #1
 800ecb4:	9311      	str	r3, [sp, #68]	@ 0x44
 800ecb6:	f8df b214 	ldr.w	fp, [pc, #532]	@ 800eecc <_strtod_l+0x58c>
 800ecba:	f04f 0a00 	mov.w	sl, #0
 800ecbe:	e67a      	b.n	800e9b6 <_strtod_l+0x76>
 800ecc0:	487e      	ldr	r0, [pc, #504]	@ (800eebc <_strtod_l+0x57c>)
 800ecc2:	f000 fea9 	bl	800fa18 <nan>
 800ecc6:	ec5b ab10 	vmov	sl, fp, d0
 800ecca:	e674      	b.n	800e9b6 <_strtod_l+0x76>
 800eccc:	ee07 9a90 	vmov	s15, r9
 800ecd0:	1be2      	subs	r2, r4, r7
 800ecd2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800ecd6:	2d00      	cmp	r5, #0
 800ecd8:	bf08      	it	eq
 800ecda:	461d      	moveq	r5, r3
 800ecdc:	2b10      	cmp	r3, #16
 800ecde:	9209      	str	r2, [sp, #36]	@ 0x24
 800ece0:	461a      	mov	r2, r3
 800ece2:	bfa8      	it	ge
 800ece4:	2210      	movge	r2, #16
 800ece6:	2b09      	cmp	r3, #9
 800ece8:	ec5b ab17 	vmov	sl, fp, d7
 800ecec:	dc15      	bgt.n	800ed1a <_strtod_l+0x3da>
 800ecee:	1be1      	subs	r1, r4, r7
 800ecf0:	2900      	cmp	r1, #0
 800ecf2:	f43f ae60 	beq.w	800e9b6 <_strtod_l+0x76>
 800ecf6:	eba4 0107 	sub.w	r1, r4, r7
 800ecfa:	dd72      	ble.n	800ede2 <_strtod_l+0x4a2>
 800ecfc:	2916      	cmp	r1, #22
 800ecfe:	dc59      	bgt.n	800edb4 <_strtod_l+0x474>
 800ed00:	4b6f      	ldr	r3, [pc, #444]	@ (800eec0 <_strtod_l+0x580>)
 800ed02:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ed04:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ed08:	ed93 7b00 	vldr	d7, [r3]
 800ed0c:	ec4b ab16 	vmov	d6, sl, fp
 800ed10:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ed14:	ec5b ab17 	vmov	sl, fp, d7
 800ed18:	e64d      	b.n	800e9b6 <_strtod_l+0x76>
 800ed1a:	4969      	ldr	r1, [pc, #420]	@ (800eec0 <_strtod_l+0x580>)
 800ed1c:	eddd 6a06 	vldr	s13, [sp, #24]
 800ed20:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800ed24:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 800ed28:	2b0f      	cmp	r3, #15
 800ed2a:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800ed2e:	eea7 6b05 	vfma.f64	d6, d7, d5
 800ed32:	ec5b ab16 	vmov	sl, fp, d6
 800ed36:	ddda      	ble.n	800ecee <_strtod_l+0x3ae>
 800ed38:	1a9a      	subs	r2, r3, r2
 800ed3a:	1be1      	subs	r1, r4, r7
 800ed3c:	440a      	add	r2, r1
 800ed3e:	2a00      	cmp	r2, #0
 800ed40:	f340 8094 	ble.w	800ee6c <_strtod_l+0x52c>
 800ed44:	f012 000f 	ands.w	r0, r2, #15
 800ed48:	d00a      	beq.n	800ed60 <_strtod_l+0x420>
 800ed4a:	495d      	ldr	r1, [pc, #372]	@ (800eec0 <_strtod_l+0x580>)
 800ed4c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800ed50:	ed91 7b00 	vldr	d7, [r1]
 800ed54:	ec4b ab16 	vmov	d6, sl, fp
 800ed58:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ed5c:	ec5b ab17 	vmov	sl, fp, d7
 800ed60:	f032 020f 	bics.w	r2, r2, #15
 800ed64:	d073      	beq.n	800ee4e <_strtod_l+0x50e>
 800ed66:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 800ed6a:	dd47      	ble.n	800edfc <_strtod_l+0x4bc>
 800ed6c:	2400      	movs	r4, #0
 800ed6e:	4625      	mov	r5, r4
 800ed70:	9407      	str	r4, [sp, #28]
 800ed72:	4626      	mov	r6, r4
 800ed74:	9a05      	ldr	r2, [sp, #20]
 800ed76:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800eecc <_strtod_l+0x58c>
 800ed7a:	2322      	movs	r3, #34	@ 0x22
 800ed7c:	6013      	str	r3, [r2, #0]
 800ed7e:	f04f 0a00 	mov.w	sl, #0
 800ed82:	9b07      	ldr	r3, [sp, #28]
 800ed84:	2b00      	cmp	r3, #0
 800ed86:	f43f ae16 	beq.w	800e9b6 <_strtod_l+0x76>
 800ed8a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800ed8c:	9805      	ldr	r0, [sp, #20]
 800ed8e:	f7ff f955 	bl	800e03c <_Bfree>
 800ed92:	9805      	ldr	r0, [sp, #20]
 800ed94:	4631      	mov	r1, r6
 800ed96:	f7ff f951 	bl	800e03c <_Bfree>
 800ed9a:	9805      	ldr	r0, [sp, #20]
 800ed9c:	4629      	mov	r1, r5
 800ed9e:	f7ff f94d 	bl	800e03c <_Bfree>
 800eda2:	9907      	ldr	r1, [sp, #28]
 800eda4:	9805      	ldr	r0, [sp, #20]
 800eda6:	f7ff f949 	bl	800e03c <_Bfree>
 800edaa:	9805      	ldr	r0, [sp, #20]
 800edac:	4621      	mov	r1, r4
 800edae:	f7ff f945 	bl	800e03c <_Bfree>
 800edb2:	e600      	b.n	800e9b6 <_strtod_l+0x76>
 800edb4:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 800edb8:	1be0      	subs	r0, r4, r7
 800edba:	4281      	cmp	r1, r0
 800edbc:	dbbc      	blt.n	800ed38 <_strtod_l+0x3f8>
 800edbe:	4a40      	ldr	r2, [pc, #256]	@ (800eec0 <_strtod_l+0x580>)
 800edc0:	f1c3 030f 	rsb	r3, r3, #15
 800edc4:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800edc8:	ed91 7b00 	vldr	d7, [r1]
 800edcc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800edce:	ec4b ab16 	vmov	d6, sl, fp
 800edd2:	1acb      	subs	r3, r1, r3
 800edd4:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800edd8:	ee27 7b06 	vmul.f64	d7, d7, d6
 800eddc:	ed92 6b00 	vldr	d6, [r2]
 800ede0:	e796      	b.n	800ed10 <_strtod_l+0x3d0>
 800ede2:	3116      	adds	r1, #22
 800ede4:	dba8      	blt.n	800ed38 <_strtod_l+0x3f8>
 800ede6:	4b36      	ldr	r3, [pc, #216]	@ (800eec0 <_strtod_l+0x580>)
 800ede8:	1b3c      	subs	r4, r7, r4
 800edea:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800edee:	ed94 7b00 	vldr	d7, [r4]
 800edf2:	ec4b ab16 	vmov	d6, sl, fp
 800edf6:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800edfa:	e78b      	b.n	800ed14 <_strtod_l+0x3d4>
 800edfc:	2000      	movs	r0, #0
 800edfe:	ec4b ab17 	vmov	d7, sl, fp
 800ee02:	4e30      	ldr	r6, [pc, #192]	@ (800eec4 <_strtod_l+0x584>)
 800ee04:	1112      	asrs	r2, r2, #4
 800ee06:	4601      	mov	r1, r0
 800ee08:	2a01      	cmp	r2, #1
 800ee0a:	dc23      	bgt.n	800ee54 <_strtod_l+0x514>
 800ee0c:	b108      	cbz	r0, 800ee12 <_strtod_l+0x4d2>
 800ee0e:	ec5b ab17 	vmov	sl, fp, d7
 800ee12:	4a2c      	ldr	r2, [pc, #176]	@ (800eec4 <_strtod_l+0x584>)
 800ee14:	482c      	ldr	r0, [pc, #176]	@ (800eec8 <_strtod_l+0x588>)
 800ee16:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800ee1a:	ed92 7b00 	vldr	d7, [r2]
 800ee1e:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800ee22:	ec4b ab16 	vmov	d6, sl, fp
 800ee26:	4a29      	ldr	r2, [pc, #164]	@ (800eecc <_strtod_l+0x58c>)
 800ee28:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ee2c:	ee17 1a90 	vmov	r1, s15
 800ee30:	400a      	ands	r2, r1
 800ee32:	4282      	cmp	r2, r0
 800ee34:	ec5b ab17 	vmov	sl, fp, d7
 800ee38:	d898      	bhi.n	800ed6c <_strtod_l+0x42c>
 800ee3a:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 800ee3e:	4282      	cmp	r2, r0
 800ee40:	bf86      	itte	hi
 800ee42:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800eed0 <_strtod_l+0x590>
 800ee46:	f04f 3aff 	movhi.w	sl, #4294967295
 800ee4a:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 800ee4e:	2200      	movs	r2, #0
 800ee50:	9206      	str	r2, [sp, #24]
 800ee52:	e076      	b.n	800ef42 <_strtod_l+0x602>
 800ee54:	f012 0f01 	tst.w	r2, #1
 800ee58:	d004      	beq.n	800ee64 <_strtod_l+0x524>
 800ee5a:	ed96 6b00 	vldr	d6, [r6]
 800ee5e:	2001      	movs	r0, #1
 800ee60:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ee64:	3101      	adds	r1, #1
 800ee66:	1052      	asrs	r2, r2, #1
 800ee68:	3608      	adds	r6, #8
 800ee6a:	e7cd      	b.n	800ee08 <_strtod_l+0x4c8>
 800ee6c:	d0ef      	beq.n	800ee4e <_strtod_l+0x50e>
 800ee6e:	4252      	negs	r2, r2
 800ee70:	f012 000f 	ands.w	r0, r2, #15
 800ee74:	d00a      	beq.n	800ee8c <_strtod_l+0x54c>
 800ee76:	4912      	ldr	r1, [pc, #72]	@ (800eec0 <_strtod_l+0x580>)
 800ee78:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800ee7c:	ed91 7b00 	vldr	d7, [r1]
 800ee80:	ec4b ab16 	vmov	d6, sl, fp
 800ee84:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800ee88:	ec5b ab17 	vmov	sl, fp, d7
 800ee8c:	1112      	asrs	r2, r2, #4
 800ee8e:	d0de      	beq.n	800ee4e <_strtod_l+0x50e>
 800ee90:	2a1f      	cmp	r2, #31
 800ee92:	dd1f      	ble.n	800eed4 <_strtod_l+0x594>
 800ee94:	2400      	movs	r4, #0
 800ee96:	4625      	mov	r5, r4
 800ee98:	9407      	str	r4, [sp, #28]
 800ee9a:	4626      	mov	r6, r4
 800ee9c:	9a05      	ldr	r2, [sp, #20]
 800ee9e:	2322      	movs	r3, #34	@ 0x22
 800eea0:	f04f 0a00 	mov.w	sl, #0
 800eea4:	f04f 0b00 	mov.w	fp, #0
 800eea8:	6013      	str	r3, [r2, #0]
 800eeaa:	e76a      	b.n	800ed82 <_strtod_l+0x442>
 800eeac:	080107b1 	.word	0x080107b1
 800eeb0:	08010a78 	.word	0x08010a78
 800eeb4:	080107a9 	.word	0x080107a9
 800eeb8:	080107e0 	.word	0x080107e0
 800eebc:	08010919 	.word	0x08010919
 800eec0:	080109b0 	.word	0x080109b0
 800eec4:	08010988 	.word	0x08010988
 800eec8:	7ca00000 	.word	0x7ca00000
 800eecc:	7ff00000 	.word	0x7ff00000
 800eed0:	7fefffff 	.word	0x7fefffff
 800eed4:	f012 0110 	ands.w	r1, r2, #16
 800eed8:	bf18      	it	ne
 800eeda:	216a      	movne	r1, #106	@ 0x6a
 800eedc:	9106      	str	r1, [sp, #24]
 800eede:	ec4b ab17 	vmov	d7, sl, fp
 800eee2:	49af      	ldr	r1, [pc, #700]	@ (800f1a0 <_strtod_l+0x860>)
 800eee4:	2000      	movs	r0, #0
 800eee6:	07d6      	lsls	r6, r2, #31
 800eee8:	d504      	bpl.n	800eef4 <_strtod_l+0x5b4>
 800eeea:	ed91 6b00 	vldr	d6, [r1]
 800eeee:	2001      	movs	r0, #1
 800eef0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800eef4:	1052      	asrs	r2, r2, #1
 800eef6:	f101 0108 	add.w	r1, r1, #8
 800eefa:	d1f4      	bne.n	800eee6 <_strtod_l+0x5a6>
 800eefc:	b108      	cbz	r0, 800ef02 <_strtod_l+0x5c2>
 800eefe:	ec5b ab17 	vmov	sl, fp, d7
 800ef02:	9a06      	ldr	r2, [sp, #24]
 800ef04:	b1b2      	cbz	r2, 800ef34 <_strtod_l+0x5f4>
 800ef06:	f3cb 510a 	ubfx	r1, fp, #20, #11
 800ef0a:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 800ef0e:	2a00      	cmp	r2, #0
 800ef10:	4658      	mov	r0, fp
 800ef12:	dd0f      	ble.n	800ef34 <_strtod_l+0x5f4>
 800ef14:	2a1f      	cmp	r2, #31
 800ef16:	dd55      	ble.n	800efc4 <_strtod_l+0x684>
 800ef18:	2a34      	cmp	r2, #52	@ 0x34
 800ef1a:	bfde      	ittt	le
 800ef1c:	f04f 32ff 	movle.w	r2, #4294967295
 800ef20:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 800ef24:	408a      	lslle	r2, r1
 800ef26:	f04f 0a00 	mov.w	sl, #0
 800ef2a:	bfcc      	ite	gt
 800ef2c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800ef30:	ea02 0b00 	andle.w	fp, r2, r0
 800ef34:	ec4b ab17 	vmov	d7, sl, fp
 800ef38:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ef3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ef40:	d0a8      	beq.n	800ee94 <_strtod_l+0x554>
 800ef42:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ef44:	9805      	ldr	r0, [sp, #20]
 800ef46:	f8cd 9000 	str.w	r9, [sp]
 800ef4a:	462a      	mov	r2, r5
 800ef4c:	f7ff f8de 	bl	800e10c <__s2b>
 800ef50:	9007      	str	r0, [sp, #28]
 800ef52:	2800      	cmp	r0, #0
 800ef54:	f43f af0a 	beq.w	800ed6c <_strtod_l+0x42c>
 800ef58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ef5a:	1b3f      	subs	r7, r7, r4
 800ef5c:	2b00      	cmp	r3, #0
 800ef5e:	bfb4      	ite	lt
 800ef60:	463b      	movlt	r3, r7
 800ef62:	2300      	movge	r3, #0
 800ef64:	930a      	str	r3, [sp, #40]	@ 0x28
 800ef66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ef68:	ed9f bb89 	vldr	d11, [pc, #548]	@ 800f190 <_strtod_l+0x850>
 800ef6c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800ef70:	2400      	movs	r4, #0
 800ef72:	930d      	str	r3, [sp, #52]	@ 0x34
 800ef74:	4625      	mov	r5, r4
 800ef76:	9b07      	ldr	r3, [sp, #28]
 800ef78:	9805      	ldr	r0, [sp, #20]
 800ef7a:	6859      	ldr	r1, [r3, #4]
 800ef7c:	f7ff f81e 	bl	800dfbc <_Balloc>
 800ef80:	4606      	mov	r6, r0
 800ef82:	2800      	cmp	r0, #0
 800ef84:	f43f aef6 	beq.w	800ed74 <_strtod_l+0x434>
 800ef88:	9b07      	ldr	r3, [sp, #28]
 800ef8a:	691a      	ldr	r2, [r3, #16]
 800ef8c:	ec4b ab19 	vmov	d9, sl, fp
 800ef90:	3202      	adds	r2, #2
 800ef92:	f103 010c 	add.w	r1, r3, #12
 800ef96:	0092      	lsls	r2, r2, #2
 800ef98:	300c      	adds	r0, #12
 800ef9a:	f000 fd2d 	bl	800f9f8 <memcpy>
 800ef9e:	eeb0 0b49 	vmov.f64	d0, d9
 800efa2:	9805      	ldr	r0, [sp, #20]
 800efa4:	aa14      	add	r2, sp, #80	@ 0x50
 800efa6:	a913      	add	r1, sp, #76	@ 0x4c
 800efa8:	f7ff fbe4 	bl	800e774 <__d2b>
 800efac:	9012      	str	r0, [sp, #72]	@ 0x48
 800efae:	2800      	cmp	r0, #0
 800efb0:	f43f aee0 	beq.w	800ed74 <_strtod_l+0x434>
 800efb4:	9805      	ldr	r0, [sp, #20]
 800efb6:	2101      	movs	r1, #1
 800efb8:	f7ff f93e 	bl	800e238 <__i2b>
 800efbc:	4605      	mov	r5, r0
 800efbe:	b940      	cbnz	r0, 800efd2 <_strtod_l+0x692>
 800efc0:	2500      	movs	r5, #0
 800efc2:	e6d7      	b.n	800ed74 <_strtod_l+0x434>
 800efc4:	f04f 31ff 	mov.w	r1, #4294967295
 800efc8:	fa01 f202 	lsl.w	r2, r1, r2
 800efcc:	ea02 0a0a 	and.w	sl, r2, sl
 800efd0:	e7b0      	b.n	800ef34 <_strtod_l+0x5f4>
 800efd2:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800efd4:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800efd6:	2f00      	cmp	r7, #0
 800efd8:	bfab      	itete	ge
 800efda:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 800efdc:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 800efde:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 800efe2:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 800efe6:	bfac      	ite	ge
 800efe8:	eb07 0903 	addge.w	r9, r7, r3
 800efec:	eba3 0807 	sublt.w	r8, r3, r7
 800eff0:	9b06      	ldr	r3, [sp, #24]
 800eff2:	1aff      	subs	r7, r7, r3
 800eff4:	4417      	add	r7, r2
 800eff6:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 800effa:	4a6a      	ldr	r2, [pc, #424]	@ (800f1a4 <_strtod_l+0x864>)
 800effc:	3f01      	subs	r7, #1
 800effe:	4297      	cmp	r7, r2
 800f000:	da51      	bge.n	800f0a6 <_strtod_l+0x766>
 800f002:	1bd1      	subs	r1, r2, r7
 800f004:	291f      	cmp	r1, #31
 800f006:	eba3 0301 	sub.w	r3, r3, r1
 800f00a:	f04f 0201 	mov.w	r2, #1
 800f00e:	dc3e      	bgt.n	800f08e <_strtod_l+0x74e>
 800f010:	408a      	lsls	r2, r1
 800f012:	920c      	str	r2, [sp, #48]	@ 0x30
 800f014:	2200      	movs	r2, #0
 800f016:	920b      	str	r2, [sp, #44]	@ 0x2c
 800f018:	eb09 0703 	add.w	r7, r9, r3
 800f01c:	4498      	add	r8, r3
 800f01e:	9b06      	ldr	r3, [sp, #24]
 800f020:	45b9      	cmp	r9, r7
 800f022:	4498      	add	r8, r3
 800f024:	464b      	mov	r3, r9
 800f026:	bfa8      	it	ge
 800f028:	463b      	movge	r3, r7
 800f02a:	4543      	cmp	r3, r8
 800f02c:	bfa8      	it	ge
 800f02e:	4643      	movge	r3, r8
 800f030:	2b00      	cmp	r3, #0
 800f032:	bfc2      	ittt	gt
 800f034:	1aff      	subgt	r7, r7, r3
 800f036:	eba8 0803 	subgt.w	r8, r8, r3
 800f03a:	eba9 0903 	subgt.w	r9, r9, r3
 800f03e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f040:	2b00      	cmp	r3, #0
 800f042:	dd16      	ble.n	800f072 <_strtod_l+0x732>
 800f044:	4629      	mov	r1, r5
 800f046:	9805      	ldr	r0, [sp, #20]
 800f048:	461a      	mov	r2, r3
 800f04a:	f7ff f9ad 	bl	800e3a8 <__pow5mult>
 800f04e:	4605      	mov	r5, r0
 800f050:	2800      	cmp	r0, #0
 800f052:	d0b5      	beq.n	800efc0 <_strtod_l+0x680>
 800f054:	4601      	mov	r1, r0
 800f056:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800f058:	9805      	ldr	r0, [sp, #20]
 800f05a:	f7ff f903 	bl	800e264 <__multiply>
 800f05e:	900f      	str	r0, [sp, #60]	@ 0x3c
 800f060:	2800      	cmp	r0, #0
 800f062:	f43f ae87 	beq.w	800ed74 <_strtod_l+0x434>
 800f066:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800f068:	9805      	ldr	r0, [sp, #20]
 800f06a:	f7fe ffe7 	bl	800e03c <_Bfree>
 800f06e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f070:	9312      	str	r3, [sp, #72]	@ 0x48
 800f072:	2f00      	cmp	r7, #0
 800f074:	dc1b      	bgt.n	800f0ae <_strtod_l+0x76e>
 800f076:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f078:	2b00      	cmp	r3, #0
 800f07a:	dd21      	ble.n	800f0c0 <_strtod_l+0x780>
 800f07c:	4631      	mov	r1, r6
 800f07e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f080:	9805      	ldr	r0, [sp, #20]
 800f082:	f7ff f991 	bl	800e3a8 <__pow5mult>
 800f086:	4606      	mov	r6, r0
 800f088:	b9d0      	cbnz	r0, 800f0c0 <_strtod_l+0x780>
 800f08a:	2600      	movs	r6, #0
 800f08c:	e672      	b.n	800ed74 <_strtod_l+0x434>
 800f08e:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 800f092:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 800f096:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 800f09a:	37e2      	adds	r7, #226	@ 0xe2
 800f09c:	fa02 f107 	lsl.w	r1, r2, r7
 800f0a0:	910b      	str	r1, [sp, #44]	@ 0x2c
 800f0a2:	920c      	str	r2, [sp, #48]	@ 0x30
 800f0a4:	e7b8      	b.n	800f018 <_strtod_l+0x6d8>
 800f0a6:	2200      	movs	r2, #0
 800f0a8:	920b      	str	r2, [sp, #44]	@ 0x2c
 800f0aa:	2201      	movs	r2, #1
 800f0ac:	e7f9      	b.n	800f0a2 <_strtod_l+0x762>
 800f0ae:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800f0b0:	9805      	ldr	r0, [sp, #20]
 800f0b2:	463a      	mov	r2, r7
 800f0b4:	f7ff f9d2 	bl	800e45c <__lshift>
 800f0b8:	9012      	str	r0, [sp, #72]	@ 0x48
 800f0ba:	2800      	cmp	r0, #0
 800f0bc:	d1db      	bne.n	800f076 <_strtod_l+0x736>
 800f0be:	e659      	b.n	800ed74 <_strtod_l+0x434>
 800f0c0:	f1b8 0f00 	cmp.w	r8, #0
 800f0c4:	dd07      	ble.n	800f0d6 <_strtod_l+0x796>
 800f0c6:	4631      	mov	r1, r6
 800f0c8:	9805      	ldr	r0, [sp, #20]
 800f0ca:	4642      	mov	r2, r8
 800f0cc:	f7ff f9c6 	bl	800e45c <__lshift>
 800f0d0:	4606      	mov	r6, r0
 800f0d2:	2800      	cmp	r0, #0
 800f0d4:	d0d9      	beq.n	800f08a <_strtod_l+0x74a>
 800f0d6:	f1b9 0f00 	cmp.w	r9, #0
 800f0da:	dd08      	ble.n	800f0ee <_strtod_l+0x7ae>
 800f0dc:	4629      	mov	r1, r5
 800f0de:	9805      	ldr	r0, [sp, #20]
 800f0e0:	464a      	mov	r2, r9
 800f0e2:	f7ff f9bb 	bl	800e45c <__lshift>
 800f0e6:	4605      	mov	r5, r0
 800f0e8:	2800      	cmp	r0, #0
 800f0ea:	f43f ae43 	beq.w	800ed74 <_strtod_l+0x434>
 800f0ee:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800f0f0:	9805      	ldr	r0, [sp, #20]
 800f0f2:	4632      	mov	r2, r6
 800f0f4:	f7ff fa3a 	bl	800e56c <__mdiff>
 800f0f8:	4604      	mov	r4, r0
 800f0fa:	2800      	cmp	r0, #0
 800f0fc:	f43f ae3a 	beq.w	800ed74 <_strtod_l+0x434>
 800f100:	2300      	movs	r3, #0
 800f102:	f8d0 800c 	ldr.w	r8, [r0, #12]
 800f106:	60c3      	str	r3, [r0, #12]
 800f108:	4629      	mov	r1, r5
 800f10a:	f7ff fa13 	bl	800e534 <__mcmp>
 800f10e:	2800      	cmp	r0, #0
 800f110:	da4c      	bge.n	800f1ac <_strtod_l+0x86c>
 800f112:	ea58 080a 	orrs.w	r8, r8, sl
 800f116:	d172      	bne.n	800f1fe <_strtod_l+0x8be>
 800f118:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f11c:	2b00      	cmp	r3, #0
 800f11e:	d16e      	bne.n	800f1fe <_strtod_l+0x8be>
 800f120:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f124:	0d1b      	lsrs	r3, r3, #20
 800f126:	051b      	lsls	r3, r3, #20
 800f128:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f12c:	d967      	bls.n	800f1fe <_strtod_l+0x8be>
 800f12e:	6963      	ldr	r3, [r4, #20]
 800f130:	b913      	cbnz	r3, 800f138 <_strtod_l+0x7f8>
 800f132:	6923      	ldr	r3, [r4, #16]
 800f134:	2b01      	cmp	r3, #1
 800f136:	dd62      	ble.n	800f1fe <_strtod_l+0x8be>
 800f138:	4621      	mov	r1, r4
 800f13a:	2201      	movs	r2, #1
 800f13c:	9805      	ldr	r0, [sp, #20]
 800f13e:	f7ff f98d 	bl	800e45c <__lshift>
 800f142:	4629      	mov	r1, r5
 800f144:	4604      	mov	r4, r0
 800f146:	f7ff f9f5 	bl	800e534 <__mcmp>
 800f14a:	2800      	cmp	r0, #0
 800f14c:	dd57      	ble.n	800f1fe <_strtod_l+0x8be>
 800f14e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f152:	9a06      	ldr	r2, [sp, #24]
 800f154:	0d1b      	lsrs	r3, r3, #20
 800f156:	051b      	lsls	r3, r3, #20
 800f158:	2a00      	cmp	r2, #0
 800f15a:	d06e      	beq.n	800f23a <_strtod_l+0x8fa>
 800f15c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f160:	d86b      	bhi.n	800f23a <_strtod_l+0x8fa>
 800f162:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800f166:	f67f ae99 	bls.w	800ee9c <_strtod_l+0x55c>
 800f16a:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 800f198 <_strtod_l+0x858>
 800f16e:	ec4b ab16 	vmov	d6, sl, fp
 800f172:	4b0d      	ldr	r3, [pc, #52]	@ (800f1a8 <_strtod_l+0x868>)
 800f174:	ee26 7b07 	vmul.f64	d7, d6, d7
 800f178:	ee17 2a90 	vmov	r2, s15
 800f17c:	4013      	ands	r3, r2
 800f17e:	ec5b ab17 	vmov	sl, fp, d7
 800f182:	2b00      	cmp	r3, #0
 800f184:	f47f ae01 	bne.w	800ed8a <_strtod_l+0x44a>
 800f188:	9a05      	ldr	r2, [sp, #20]
 800f18a:	2322      	movs	r3, #34	@ 0x22
 800f18c:	6013      	str	r3, [r2, #0]
 800f18e:	e5fc      	b.n	800ed8a <_strtod_l+0x44a>
 800f190:	ffc00000 	.word	0xffc00000
 800f194:	41dfffff 	.word	0x41dfffff
 800f198:	00000000 	.word	0x00000000
 800f19c:	39500000 	.word	0x39500000
 800f1a0:	08010aa0 	.word	0x08010aa0
 800f1a4:	fffffc02 	.word	0xfffffc02
 800f1a8:	7ff00000 	.word	0x7ff00000
 800f1ac:	46d9      	mov	r9, fp
 800f1ae:	d15d      	bne.n	800f26c <_strtod_l+0x92c>
 800f1b0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f1b4:	f1b8 0f00 	cmp.w	r8, #0
 800f1b8:	d02a      	beq.n	800f210 <_strtod_l+0x8d0>
 800f1ba:	4aa9      	ldr	r2, [pc, #676]	@ (800f460 <_strtod_l+0xb20>)
 800f1bc:	4293      	cmp	r3, r2
 800f1be:	d12a      	bne.n	800f216 <_strtod_l+0x8d6>
 800f1c0:	9b06      	ldr	r3, [sp, #24]
 800f1c2:	4652      	mov	r2, sl
 800f1c4:	b1fb      	cbz	r3, 800f206 <_strtod_l+0x8c6>
 800f1c6:	4ba7      	ldr	r3, [pc, #668]	@ (800f464 <_strtod_l+0xb24>)
 800f1c8:	ea0b 0303 	and.w	r3, fp, r3
 800f1cc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800f1d0:	f04f 31ff 	mov.w	r1, #4294967295
 800f1d4:	d81a      	bhi.n	800f20c <_strtod_l+0x8cc>
 800f1d6:	0d1b      	lsrs	r3, r3, #20
 800f1d8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f1dc:	fa01 f303 	lsl.w	r3, r1, r3
 800f1e0:	429a      	cmp	r2, r3
 800f1e2:	d118      	bne.n	800f216 <_strtod_l+0x8d6>
 800f1e4:	4ba0      	ldr	r3, [pc, #640]	@ (800f468 <_strtod_l+0xb28>)
 800f1e6:	4599      	cmp	r9, r3
 800f1e8:	d102      	bne.n	800f1f0 <_strtod_l+0x8b0>
 800f1ea:	3201      	adds	r2, #1
 800f1ec:	f43f adc2 	beq.w	800ed74 <_strtod_l+0x434>
 800f1f0:	4b9c      	ldr	r3, [pc, #624]	@ (800f464 <_strtod_l+0xb24>)
 800f1f2:	ea09 0303 	and.w	r3, r9, r3
 800f1f6:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 800f1fa:	f04f 0a00 	mov.w	sl, #0
 800f1fe:	9b06      	ldr	r3, [sp, #24]
 800f200:	2b00      	cmp	r3, #0
 800f202:	d1b2      	bne.n	800f16a <_strtod_l+0x82a>
 800f204:	e5c1      	b.n	800ed8a <_strtod_l+0x44a>
 800f206:	f04f 33ff 	mov.w	r3, #4294967295
 800f20a:	e7e9      	b.n	800f1e0 <_strtod_l+0x8a0>
 800f20c:	460b      	mov	r3, r1
 800f20e:	e7e7      	b.n	800f1e0 <_strtod_l+0x8a0>
 800f210:	ea53 030a 	orrs.w	r3, r3, sl
 800f214:	d09b      	beq.n	800f14e <_strtod_l+0x80e>
 800f216:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f218:	b1c3      	cbz	r3, 800f24c <_strtod_l+0x90c>
 800f21a:	ea13 0f09 	tst.w	r3, r9
 800f21e:	d0ee      	beq.n	800f1fe <_strtod_l+0x8be>
 800f220:	9a06      	ldr	r2, [sp, #24]
 800f222:	4650      	mov	r0, sl
 800f224:	4659      	mov	r1, fp
 800f226:	f1b8 0f00 	cmp.w	r8, #0
 800f22a:	d013      	beq.n	800f254 <_strtod_l+0x914>
 800f22c:	f7ff fb6d 	bl	800e90a <sulp>
 800f230:	ee39 7b00 	vadd.f64	d7, d9, d0
 800f234:	ec5b ab17 	vmov	sl, fp, d7
 800f238:	e7e1      	b.n	800f1fe <_strtod_l+0x8be>
 800f23a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800f23e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800f242:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800f246:	f04f 3aff 	mov.w	sl, #4294967295
 800f24a:	e7d8      	b.n	800f1fe <_strtod_l+0x8be>
 800f24c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f24e:	ea13 0f0a 	tst.w	r3, sl
 800f252:	e7e4      	b.n	800f21e <_strtod_l+0x8de>
 800f254:	f7ff fb59 	bl	800e90a <sulp>
 800f258:	ee39 0b40 	vsub.f64	d0, d9, d0
 800f25c:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800f260:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f264:	ec5b ab10 	vmov	sl, fp, d0
 800f268:	d1c9      	bne.n	800f1fe <_strtod_l+0x8be>
 800f26a:	e617      	b.n	800ee9c <_strtod_l+0x55c>
 800f26c:	4629      	mov	r1, r5
 800f26e:	4620      	mov	r0, r4
 800f270:	f7ff fad8 	bl	800e824 <__ratio>
 800f274:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 800f278:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800f27c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f280:	d85d      	bhi.n	800f33e <_strtod_l+0x9fe>
 800f282:	f1b8 0f00 	cmp.w	r8, #0
 800f286:	d164      	bne.n	800f352 <_strtod_l+0xa12>
 800f288:	f1ba 0f00 	cmp.w	sl, #0
 800f28c:	d14b      	bne.n	800f326 <_strtod_l+0x9e6>
 800f28e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f292:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800f296:	2b00      	cmp	r3, #0
 800f298:	d160      	bne.n	800f35c <_strtod_l+0xa1c>
 800f29a:	eeb4 0bc8 	vcmpe.f64	d0, d8
 800f29e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800f2a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f2a6:	d401      	bmi.n	800f2ac <_strtod_l+0x96c>
 800f2a8:	ee20 8b08 	vmul.f64	d8, d0, d8
 800f2ac:	eeb1 ab48 	vneg.f64	d10, d8
 800f2b0:	486c      	ldr	r0, [pc, #432]	@ (800f464 <_strtod_l+0xb24>)
 800f2b2:	496e      	ldr	r1, [pc, #440]	@ (800f46c <_strtod_l+0xb2c>)
 800f2b4:	ea09 0700 	and.w	r7, r9, r0
 800f2b8:	428f      	cmp	r7, r1
 800f2ba:	ec53 2b1a 	vmov	r2, r3, d10
 800f2be:	d17d      	bne.n	800f3bc <_strtod_l+0xa7c>
 800f2c0:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 800f2c4:	ec4b ab1c 	vmov	d12, sl, fp
 800f2c8:	eeb0 0b4c 	vmov.f64	d0, d12
 800f2cc:	f7ff f9e2 	bl	800e694 <__ulp>
 800f2d0:	4864      	ldr	r0, [pc, #400]	@ (800f464 <_strtod_l+0xb24>)
 800f2d2:	eea0 cb0a 	vfma.f64	d12, d0, d10
 800f2d6:	ee1c 3a90 	vmov	r3, s25
 800f2da:	4a65      	ldr	r2, [pc, #404]	@ (800f470 <_strtod_l+0xb30>)
 800f2dc:	ea03 0100 	and.w	r1, r3, r0
 800f2e0:	4291      	cmp	r1, r2
 800f2e2:	ec5b ab1c 	vmov	sl, fp, d12
 800f2e6:	d93c      	bls.n	800f362 <_strtod_l+0xa22>
 800f2e8:	ee19 2a90 	vmov	r2, s19
 800f2ec:	4b5e      	ldr	r3, [pc, #376]	@ (800f468 <_strtod_l+0xb28>)
 800f2ee:	429a      	cmp	r2, r3
 800f2f0:	d104      	bne.n	800f2fc <_strtod_l+0x9bc>
 800f2f2:	ee19 3a10 	vmov	r3, s18
 800f2f6:	3301      	adds	r3, #1
 800f2f8:	f43f ad3c 	beq.w	800ed74 <_strtod_l+0x434>
 800f2fc:	f8df b168 	ldr.w	fp, [pc, #360]	@ 800f468 <_strtod_l+0xb28>
 800f300:	f04f 3aff 	mov.w	sl, #4294967295
 800f304:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800f306:	9805      	ldr	r0, [sp, #20]
 800f308:	f7fe fe98 	bl	800e03c <_Bfree>
 800f30c:	9805      	ldr	r0, [sp, #20]
 800f30e:	4631      	mov	r1, r6
 800f310:	f7fe fe94 	bl	800e03c <_Bfree>
 800f314:	9805      	ldr	r0, [sp, #20]
 800f316:	4629      	mov	r1, r5
 800f318:	f7fe fe90 	bl	800e03c <_Bfree>
 800f31c:	9805      	ldr	r0, [sp, #20]
 800f31e:	4621      	mov	r1, r4
 800f320:	f7fe fe8c 	bl	800e03c <_Bfree>
 800f324:	e627      	b.n	800ef76 <_strtod_l+0x636>
 800f326:	f1ba 0f01 	cmp.w	sl, #1
 800f32a:	d103      	bne.n	800f334 <_strtod_l+0x9f4>
 800f32c:	f1bb 0f00 	cmp.w	fp, #0
 800f330:	f43f adb4 	beq.w	800ee9c <_strtod_l+0x55c>
 800f334:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800f338:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800f33c:	e7b8      	b.n	800f2b0 <_strtod_l+0x970>
 800f33e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800f342:	ee20 8b08 	vmul.f64	d8, d0, d8
 800f346:	f1b8 0f00 	cmp.w	r8, #0
 800f34a:	d0af      	beq.n	800f2ac <_strtod_l+0x96c>
 800f34c:	eeb0 ab48 	vmov.f64	d10, d8
 800f350:	e7ae      	b.n	800f2b0 <_strtod_l+0x970>
 800f352:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 800f356:	eeb0 8b4a 	vmov.f64	d8, d10
 800f35a:	e7a9      	b.n	800f2b0 <_strtod_l+0x970>
 800f35c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800f360:	e7a6      	b.n	800f2b0 <_strtod_l+0x970>
 800f362:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800f366:	9b06      	ldr	r3, [sp, #24]
 800f368:	46d9      	mov	r9, fp
 800f36a:	2b00      	cmp	r3, #0
 800f36c:	d1ca      	bne.n	800f304 <_strtod_l+0x9c4>
 800f36e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f372:	0d1b      	lsrs	r3, r3, #20
 800f374:	051b      	lsls	r3, r3, #20
 800f376:	429f      	cmp	r7, r3
 800f378:	d1c4      	bne.n	800f304 <_strtod_l+0x9c4>
 800f37a:	ec51 0b18 	vmov	r0, r1, d8
 800f37e:	f7f1 f9c3 	bl	8000708 <__aeabi_d2lz>
 800f382:	f7f1 f993 	bl	80006ac <__aeabi_l2d>
 800f386:	f3cb 0913 	ubfx	r9, fp, #0, #20
 800f38a:	ec41 0b17 	vmov	d7, r0, r1
 800f38e:	ea49 090a 	orr.w	r9, r9, sl
 800f392:	ea59 0908 	orrs.w	r9, r9, r8
 800f396:	ee38 8b47 	vsub.f64	d8, d8, d7
 800f39a:	d03c      	beq.n	800f416 <_strtod_l+0xad6>
 800f39c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800f448 <_strtod_l+0xb08>
 800f3a0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800f3a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f3a8:	f53f acef 	bmi.w	800ed8a <_strtod_l+0x44a>
 800f3ac:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 800f450 <_strtod_l+0xb10>
 800f3b0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800f3b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f3b8:	dda4      	ble.n	800f304 <_strtod_l+0x9c4>
 800f3ba:	e4e6      	b.n	800ed8a <_strtod_l+0x44a>
 800f3bc:	9906      	ldr	r1, [sp, #24]
 800f3be:	b1e1      	cbz	r1, 800f3fa <_strtod_l+0xaba>
 800f3c0:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 800f3c4:	d819      	bhi.n	800f3fa <_strtod_l+0xaba>
 800f3c6:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800f3ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f3ce:	d811      	bhi.n	800f3f4 <_strtod_l+0xab4>
 800f3d0:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800f3d4:	ee18 3a10 	vmov	r3, s16
 800f3d8:	2b01      	cmp	r3, #1
 800f3da:	bf38      	it	cc
 800f3dc:	2301      	movcc	r3, #1
 800f3de:	ee08 3a10 	vmov	s16, r3
 800f3e2:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800f3e6:	f1b8 0f00 	cmp.w	r8, #0
 800f3ea:	d111      	bne.n	800f410 <_strtod_l+0xad0>
 800f3ec:	eeb1 7b48 	vneg.f64	d7, d8
 800f3f0:	ec53 2b17 	vmov	r2, r3, d7
 800f3f4:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 800f3f8:	1bcb      	subs	r3, r1, r7
 800f3fa:	eeb0 0b49 	vmov.f64	d0, d9
 800f3fe:	ec43 2b1a 	vmov	d10, r2, r3
 800f402:	f7ff f947 	bl	800e694 <__ulp>
 800f406:	eeaa 9b00 	vfma.f64	d9, d10, d0
 800f40a:	ec5b ab19 	vmov	sl, fp, d9
 800f40e:	e7aa      	b.n	800f366 <_strtod_l+0xa26>
 800f410:	eeb0 7b48 	vmov.f64	d7, d8
 800f414:	e7ec      	b.n	800f3f0 <_strtod_l+0xab0>
 800f416:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 800f458 <_strtod_l+0xb18>
 800f41a:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800f41e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f422:	f57f af6f 	bpl.w	800f304 <_strtod_l+0x9c4>
 800f426:	e4b0      	b.n	800ed8a <_strtod_l+0x44a>
 800f428:	2300      	movs	r3, #0
 800f42a:	9308      	str	r3, [sp, #32]
 800f42c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f42e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f430:	6013      	str	r3, [r2, #0]
 800f432:	f7ff bac4 	b.w	800e9be <_strtod_l+0x7e>
 800f436:	2a65      	cmp	r2, #101	@ 0x65
 800f438:	f43f abbf 	beq.w	800ebba <_strtod_l+0x27a>
 800f43c:	2a45      	cmp	r2, #69	@ 0x45
 800f43e:	f43f abbc 	beq.w	800ebba <_strtod_l+0x27a>
 800f442:	2101      	movs	r1, #1
 800f444:	f7ff bbf4 	b.w	800ec30 <_strtod_l+0x2f0>
 800f448:	94a03595 	.word	0x94a03595
 800f44c:	3fdfffff 	.word	0x3fdfffff
 800f450:	35afe535 	.word	0x35afe535
 800f454:	3fe00000 	.word	0x3fe00000
 800f458:	94a03595 	.word	0x94a03595
 800f45c:	3fcfffff 	.word	0x3fcfffff
 800f460:	000fffff 	.word	0x000fffff
 800f464:	7ff00000 	.word	0x7ff00000
 800f468:	7fefffff 	.word	0x7fefffff
 800f46c:	7fe00000 	.word	0x7fe00000
 800f470:	7c9fffff 	.word	0x7c9fffff

0800f474 <_strtod_r>:
 800f474:	4b01      	ldr	r3, [pc, #4]	@ (800f47c <_strtod_r+0x8>)
 800f476:	f7ff ba63 	b.w	800e940 <_strtod_l>
 800f47a:	bf00      	nop
 800f47c:	24000160 	.word	0x24000160

0800f480 <_strtol_l.isra.0>:
 800f480:	2b24      	cmp	r3, #36	@ 0x24
 800f482:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f486:	4686      	mov	lr, r0
 800f488:	4690      	mov	r8, r2
 800f48a:	d801      	bhi.n	800f490 <_strtol_l.isra.0+0x10>
 800f48c:	2b01      	cmp	r3, #1
 800f48e:	d106      	bne.n	800f49e <_strtol_l.isra.0+0x1e>
 800f490:	f7fd fe7a 	bl	800d188 <__errno>
 800f494:	2316      	movs	r3, #22
 800f496:	6003      	str	r3, [r0, #0]
 800f498:	2000      	movs	r0, #0
 800f49a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f49e:	4834      	ldr	r0, [pc, #208]	@ (800f570 <_strtol_l.isra.0+0xf0>)
 800f4a0:	460d      	mov	r5, r1
 800f4a2:	462a      	mov	r2, r5
 800f4a4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f4a8:	5d06      	ldrb	r6, [r0, r4]
 800f4aa:	f016 0608 	ands.w	r6, r6, #8
 800f4ae:	d1f8      	bne.n	800f4a2 <_strtol_l.isra.0+0x22>
 800f4b0:	2c2d      	cmp	r4, #45	@ 0x2d
 800f4b2:	d110      	bne.n	800f4d6 <_strtol_l.isra.0+0x56>
 800f4b4:	782c      	ldrb	r4, [r5, #0]
 800f4b6:	2601      	movs	r6, #1
 800f4b8:	1c95      	adds	r5, r2, #2
 800f4ba:	f033 0210 	bics.w	r2, r3, #16
 800f4be:	d115      	bne.n	800f4ec <_strtol_l.isra.0+0x6c>
 800f4c0:	2c30      	cmp	r4, #48	@ 0x30
 800f4c2:	d10d      	bne.n	800f4e0 <_strtol_l.isra.0+0x60>
 800f4c4:	782a      	ldrb	r2, [r5, #0]
 800f4c6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800f4ca:	2a58      	cmp	r2, #88	@ 0x58
 800f4cc:	d108      	bne.n	800f4e0 <_strtol_l.isra.0+0x60>
 800f4ce:	786c      	ldrb	r4, [r5, #1]
 800f4d0:	3502      	adds	r5, #2
 800f4d2:	2310      	movs	r3, #16
 800f4d4:	e00a      	b.n	800f4ec <_strtol_l.isra.0+0x6c>
 800f4d6:	2c2b      	cmp	r4, #43	@ 0x2b
 800f4d8:	bf04      	itt	eq
 800f4da:	782c      	ldrbeq	r4, [r5, #0]
 800f4dc:	1c95      	addeq	r5, r2, #2
 800f4de:	e7ec      	b.n	800f4ba <_strtol_l.isra.0+0x3a>
 800f4e0:	2b00      	cmp	r3, #0
 800f4e2:	d1f6      	bne.n	800f4d2 <_strtol_l.isra.0+0x52>
 800f4e4:	2c30      	cmp	r4, #48	@ 0x30
 800f4e6:	bf14      	ite	ne
 800f4e8:	230a      	movne	r3, #10
 800f4ea:	2308      	moveq	r3, #8
 800f4ec:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800f4f0:	f10c 3cff 	add.w	ip, ip, #4294967295
 800f4f4:	2200      	movs	r2, #0
 800f4f6:	fbbc f9f3 	udiv	r9, ip, r3
 800f4fa:	4610      	mov	r0, r2
 800f4fc:	fb03 ca19 	mls	sl, r3, r9, ip
 800f500:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800f504:	2f09      	cmp	r7, #9
 800f506:	d80f      	bhi.n	800f528 <_strtol_l.isra.0+0xa8>
 800f508:	463c      	mov	r4, r7
 800f50a:	42a3      	cmp	r3, r4
 800f50c:	dd1b      	ble.n	800f546 <_strtol_l.isra.0+0xc6>
 800f50e:	1c57      	adds	r7, r2, #1
 800f510:	d007      	beq.n	800f522 <_strtol_l.isra.0+0xa2>
 800f512:	4581      	cmp	r9, r0
 800f514:	d314      	bcc.n	800f540 <_strtol_l.isra.0+0xc0>
 800f516:	d101      	bne.n	800f51c <_strtol_l.isra.0+0x9c>
 800f518:	45a2      	cmp	sl, r4
 800f51a:	db11      	blt.n	800f540 <_strtol_l.isra.0+0xc0>
 800f51c:	fb00 4003 	mla	r0, r0, r3, r4
 800f520:	2201      	movs	r2, #1
 800f522:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f526:	e7eb      	b.n	800f500 <_strtol_l.isra.0+0x80>
 800f528:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800f52c:	2f19      	cmp	r7, #25
 800f52e:	d801      	bhi.n	800f534 <_strtol_l.isra.0+0xb4>
 800f530:	3c37      	subs	r4, #55	@ 0x37
 800f532:	e7ea      	b.n	800f50a <_strtol_l.isra.0+0x8a>
 800f534:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800f538:	2f19      	cmp	r7, #25
 800f53a:	d804      	bhi.n	800f546 <_strtol_l.isra.0+0xc6>
 800f53c:	3c57      	subs	r4, #87	@ 0x57
 800f53e:	e7e4      	b.n	800f50a <_strtol_l.isra.0+0x8a>
 800f540:	f04f 32ff 	mov.w	r2, #4294967295
 800f544:	e7ed      	b.n	800f522 <_strtol_l.isra.0+0xa2>
 800f546:	1c53      	adds	r3, r2, #1
 800f548:	d108      	bne.n	800f55c <_strtol_l.isra.0+0xdc>
 800f54a:	2322      	movs	r3, #34	@ 0x22
 800f54c:	f8ce 3000 	str.w	r3, [lr]
 800f550:	4660      	mov	r0, ip
 800f552:	f1b8 0f00 	cmp.w	r8, #0
 800f556:	d0a0      	beq.n	800f49a <_strtol_l.isra.0+0x1a>
 800f558:	1e69      	subs	r1, r5, #1
 800f55a:	e006      	b.n	800f56a <_strtol_l.isra.0+0xea>
 800f55c:	b106      	cbz	r6, 800f560 <_strtol_l.isra.0+0xe0>
 800f55e:	4240      	negs	r0, r0
 800f560:	f1b8 0f00 	cmp.w	r8, #0
 800f564:	d099      	beq.n	800f49a <_strtol_l.isra.0+0x1a>
 800f566:	2a00      	cmp	r2, #0
 800f568:	d1f6      	bne.n	800f558 <_strtol_l.isra.0+0xd8>
 800f56a:	f8c8 1000 	str.w	r1, [r8]
 800f56e:	e794      	b.n	800f49a <_strtol_l.isra.0+0x1a>
 800f570:	08010ac9 	.word	0x08010ac9

0800f574 <_strtol_r>:
 800f574:	f7ff bf84 	b.w	800f480 <_strtol_l.isra.0>

0800f578 <__ssputs_r>:
 800f578:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f57c:	688e      	ldr	r6, [r1, #8]
 800f57e:	461f      	mov	r7, r3
 800f580:	42be      	cmp	r6, r7
 800f582:	680b      	ldr	r3, [r1, #0]
 800f584:	4682      	mov	sl, r0
 800f586:	460c      	mov	r4, r1
 800f588:	4690      	mov	r8, r2
 800f58a:	d82d      	bhi.n	800f5e8 <__ssputs_r+0x70>
 800f58c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f590:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800f594:	d026      	beq.n	800f5e4 <__ssputs_r+0x6c>
 800f596:	6965      	ldr	r5, [r4, #20]
 800f598:	6909      	ldr	r1, [r1, #16]
 800f59a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f59e:	eba3 0901 	sub.w	r9, r3, r1
 800f5a2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f5a6:	1c7b      	adds	r3, r7, #1
 800f5a8:	444b      	add	r3, r9
 800f5aa:	106d      	asrs	r5, r5, #1
 800f5ac:	429d      	cmp	r5, r3
 800f5ae:	bf38      	it	cc
 800f5b0:	461d      	movcc	r5, r3
 800f5b2:	0553      	lsls	r3, r2, #21
 800f5b4:	d527      	bpl.n	800f606 <__ssputs_r+0x8e>
 800f5b6:	4629      	mov	r1, r5
 800f5b8:	f7fe fc74 	bl	800dea4 <_malloc_r>
 800f5bc:	4606      	mov	r6, r0
 800f5be:	b360      	cbz	r0, 800f61a <__ssputs_r+0xa2>
 800f5c0:	6921      	ldr	r1, [r4, #16]
 800f5c2:	464a      	mov	r2, r9
 800f5c4:	f000 fa18 	bl	800f9f8 <memcpy>
 800f5c8:	89a3      	ldrh	r3, [r4, #12]
 800f5ca:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800f5ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f5d2:	81a3      	strh	r3, [r4, #12]
 800f5d4:	6126      	str	r6, [r4, #16]
 800f5d6:	6165      	str	r5, [r4, #20]
 800f5d8:	444e      	add	r6, r9
 800f5da:	eba5 0509 	sub.w	r5, r5, r9
 800f5de:	6026      	str	r6, [r4, #0]
 800f5e0:	60a5      	str	r5, [r4, #8]
 800f5e2:	463e      	mov	r6, r7
 800f5e4:	42be      	cmp	r6, r7
 800f5e6:	d900      	bls.n	800f5ea <__ssputs_r+0x72>
 800f5e8:	463e      	mov	r6, r7
 800f5ea:	6820      	ldr	r0, [r4, #0]
 800f5ec:	4632      	mov	r2, r6
 800f5ee:	4641      	mov	r1, r8
 800f5f0:	f000 f9c6 	bl	800f980 <memmove>
 800f5f4:	68a3      	ldr	r3, [r4, #8]
 800f5f6:	1b9b      	subs	r3, r3, r6
 800f5f8:	60a3      	str	r3, [r4, #8]
 800f5fa:	6823      	ldr	r3, [r4, #0]
 800f5fc:	4433      	add	r3, r6
 800f5fe:	6023      	str	r3, [r4, #0]
 800f600:	2000      	movs	r0, #0
 800f602:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f606:	462a      	mov	r2, r5
 800f608:	f000 fd8b 	bl	8010122 <_realloc_r>
 800f60c:	4606      	mov	r6, r0
 800f60e:	2800      	cmp	r0, #0
 800f610:	d1e0      	bne.n	800f5d4 <__ssputs_r+0x5c>
 800f612:	6921      	ldr	r1, [r4, #16]
 800f614:	4650      	mov	r0, sl
 800f616:	f7fe fbd1 	bl	800ddbc <_free_r>
 800f61a:	230c      	movs	r3, #12
 800f61c:	f8ca 3000 	str.w	r3, [sl]
 800f620:	89a3      	ldrh	r3, [r4, #12]
 800f622:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f626:	81a3      	strh	r3, [r4, #12]
 800f628:	f04f 30ff 	mov.w	r0, #4294967295
 800f62c:	e7e9      	b.n	800f602 <__ssputs_r+0x8a>
	...

0800f630 <_svfiprintf_r>:
 800f630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f634:	4698      	mov	r8, r3
 800f636:	898b      	ldrh	r3, [r1, #12]
 800f638:	061b      	lsls	r3, r3, #24
 800f63a:	b09d      	sub	sp, #116	@ 0x74
 800f63c:	4607      	mov	r7, r0
 800f63e:	460d      	mov	r5, r1
 800f640:	4614      	mov	r4, r2
 800f642:	d510      	bpl.n	800f666 <_svfiprintf_r+0x36>
 800f644:	690b      	ldr	r3, [r1, #16]
 800f646:	b973      	cbnz	r3, 800f666 <_svfiprintf_r+0x36>
 800f648:	2140      	movs	r1, #64	@ 0x40
 800f64a:	f7fe fc2b 	bl	800dea4 <_malloc_r>
 800f64e:	6028      	str	r0, [r5, #0]
 800f650:	6128      	str	r0, [r5, #16]
 800f652:	b930      	cbnz	r0, 800f662 <_svfiprintf_r+0x32>
 800f654:	230c      	movs	r3, #12
 800f656:	603b      	str	r3, [r7, #0]
 800f658:	f04f 30ff 	mov.w	r0, #4294967295
 800f65c:	b01d      	add	sp, #116	@ 0x74
 800f65e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f662:	2340      	movs	r3, #64	@ 0x40
 800f664:	616b      	str	r3, [r5, #20]
 800f666:	2300      	movs	r3, #0
 800f668:	9309      	str	r3, [sp, #36]	@ 0x24
 800f66a:	2320      	movs	r3, #32
 800f66c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f670:	f8cd 800c 	str.w	r8, [sp, #12]
 800f674:	2330      	movs	r3, #48	@ 0x30
 800f676:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800f814 <_svfiprintf_r+0x1e4>
 800f67a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f67e:	f04f 0901 	mov.w	r9, #1
 800f682:	4623      	mov	r3, r4
 800f684:	469a      	mov	sl, r3
 800f686:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f68a:	b10a      	cbz	r2, 800f690 <_svfiprintf_r+0x60>
 800f68c:	2a25      	cmp	r2, #37	@ 0x25
 800f68e:	d1f9      	bne.n	800f684 <_svfiprintf_r+0x54>
 800f690:	ebba 0b04 	subs.w	fp, sl, r4
 800f694:	d00b      	beq.n	800f6ae <_svfiprintf_r+0x7e>
 800f696:	465b      	mov	r3, fp
 800f698:	4622      	mov	r2, r4
 800f69a:	4629      	mov	r1, r5
 800f69c:	4638      	mov	r0, r7
 800f69e:	f7ff ff6b 	bl	800f578 <__ssputs_r>
 800f6a2:	3001      	adds	r0, #1
 800f6a4:	f000 80a7 	beq.w	800f7f6 <_svfiprintf_r+0x1c6>
 800f6a8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f6aa:	445a      	add	r2, fp
 800f6ac:	9209      	str	r2, [sp, #36]	@ 0x24
 800f6ae:	f89a 3000 	ldrb.w	r3, [sl]
 800f6b2:	2b00      	cmp	r3, #0
 800f6b4:	f000 809f 	beq.w	800f7f6 <_svfiprintf_r+0x1c6>
 800f6b8:	2300      	movs	r3, #0
 800f6ba:	f04f 32ff 	mov.w	r2, #4294967295
 800f6be:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f6c2:	f10a 0a01 	add.w	sl, sl, #1
 800f6c6:	9304      	str	r3, [sp, #16]
 800f6c8:	9307      	str	r3, [sp, #28]
 800f6ca:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f6ce:	931a      	str	r3, [sp, #104]	@ 0x68
 800f6d0:	4654      	mov	r4, sl
 800f6d2:	2205      	movs	r2, #5
 800f6d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f6d8:	484e      	ldr	r0, [pc, #312]	@ (800f814 <_svfiprintf_r+0x1e4>)
 800f6da:	f7f0 fe01 	bl	80002e0 <memchr>
 800f6de:	9a04      	ldr	r2, [sp, #16]
 800f6e0:	b9d8      	cbnz	r0, 800f71a <_svfiprintf_r+0xea>
 800f6e2:	06d0      	lsls	r0, r2, #27
 800f6e4:	bf44      	itt	mi
 800f6e6:	2320      	movmi	r3, #32
 800f6e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f6ec:	0711      	lsls	r1, r2, #28
 800f6ee:	bf44      	itt	mi
 800f6f0:	232b      	movmi	r3, #43	@ 0x2b
 800f6f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f6f6:	f89a 3000 	ldrb.w	r3, [sl]
 800f6fa:	2b2a      	cmp	r3, #42	@ 0x2a
 800f6fc:	d015      	beq.n	800f72a <_svfiprintf_r+0xfa>
 800f6fe:	9a07      	ldr	r2, [sp, #28]
 800f700:	4654      	mov	r4, sl
 800f702:	2000      	movs	r0, #0
 800f704:	f04f 0c0a 	mov.w	ip, #10
 800f708:	4621      	mov	r1, r4
 800f70a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f70e:	3b30      	subs	r3, #48	@ 0x30
 800f710:	2b09      	cmp	r3, #9
 800f712:	d94b      	bls.n	800f7ac <_svfiprintf_r+0x17c>
 800f714:	b1b0      	cbz	r0, 800f744 <_svfiprintf_r+0x114>
 800f716:	9207      	str	r2, [sp, #28]
 800f718:	e014      	b.n	800f744 <_svfiprintf_r+0x114>
 800f71a:	eba0 0308 	sub.w	r3, r0, r8
 800f71e:	fa09 f303 	lsl.w	r3, r9, r3
 800f722:	4313      	orrs	r3, r2
 800f724:	9304      	str	r3, [sp, #16]
 800f726:	46a2      	mov	sl, r4
 800f728:	e7d2      	b.n	800f6d0 <_svfiprintf_r+0xa0>
 800f72a:	9b03      	ldr	r3, [sp, #12]
 800f72c:	1d19      	adds	r1, r3, #4
 800f72e:	681b      	ldr	r3, [r3, #0]
 800f730:	9103      	str	r1, [sp, #12]
 800f732:	2b00      	cmp	r3, #0
 800f734:	bfbb      	ittet	lt
 800f736:	425b      	neglt	r3, r3
 800f738:	f042 0202 	orrlt.w	r2, r2, #2
 800f73c:	9307      	strge	r3, [sp, #28]
 800f73e:	9307      	strlt	r3, [sp, #28]
 800f740:	bfb8      	it	lt
 800f742:	9204      	strlt	r2, [sp, #16]
 800f744:	7823      	ldrb	r3, [r4, #0]
 800f746:	2b2e      	cmp	r3, #46	@ 0x2e
 800f748:	d10a      	bne.n	800f760 <_svfiprintf_r+0x130>
 800f74a:	7863      	ldrb	r3, [r4, #1]
 800f74c:	2b2a      	cmp	r3, #42	@ 0x2a
 800f74e:	d132      	bne.n	800f7b6 <_svfiprintf_r+0x186>
 800f750:	9b03      	ldr	r3, [sp, #12]
 800f752:	1d1a      	adds	r2, r3, #4
 800f754:	681b      	ldr	r3, [r3, #0]
 800f756:	9203      	str	r2, [sp, #12]
 800f758:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f75c:	3402      	adds	r4, #2
 800f75e:	9305      	str	r3, [sp, #20]
 800f760:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800f824 <_svfiprintf_r+0x1f4>
 800f764:	7821      	ldrb	r1, [r4, #0]
 800f766:	2203      	movs	r2, #3
 800f768:	4650      	mov	r0, sl
 800f76a:	f7f0 fdb9 	bl	80002e0 <memchr>
 800f76e:	b138      	cbz	r0, 800f780 <_svfiprintf_r+0x150>
 800f770:	9b04      	ldr	r3, [sp, #16]
 800f772:	eba0 000a 	sub.w	r0, r0, sl
 800f776:	2240      	movs	r2, #64	@ 0x40
 800f778:	4082      	lsls	r2, r0
 800f77a:	4313      	orrs	r3, r2
 800f77c:	3401      	adds	r4, #1
 800f77e:	9304      	str	r3, [sp, #16]
 800f780:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f784:	4824      	ldr	r0, [pc, #144]	@ (800f818 <_svfiprintf_r+0x1e8>)
 800f786:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f78a:	2206      	movs	r2, #6
 800f78c:	f7f0 fda8 	bl	80002e0 <memchr>
 800f790:	2800      	cmp	r0, #0
 800f792:	d036      	beq.n	800f802 <_svfiprintf_r+0x1d2>
 800f794:	4b21      	ldr	r3, [pc, #132]	@ (800f81c <_svfiprintf_r+0x1ec>)
 800f796:	bb1b      	cbnz	r3, 800f7e0 <_svfiprintf_r+0x1b0>
 800f798:	9b03      	ldr	r3, [sp, #12]
 800f79a:	3307      	adds	r3, #7
 800f79c:	f023 0307 	bic.w	r3, r3, #7
 800f7a0:	3308      	adds	r3, #8
 800f7a2:	9303      	str	r3, [sp, #12]
 800f7a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f7a6:	4433      	add	r3, r6
 800f7a8:	9309      	str	r3, [sp, #36]	@ 0x24
 800f7aa:	e76a      	b.n	800f682 <_svfiprintf_r+0x52>
 800f7ac:	fb0c 3202 	mla	r2, ip, r2, r3
 800f7b0:	460c      	mov	r4, r1
 800f7b2:	2001      	movs	r0, #1
 800f7b4:	e7a8      	b.n	800f708 <_svfiprintf_r+0xd8>
 800f7b6:	2300      	movs	r3, #0
 800f7b8:	3401      	adds	r4, #1
 800f7ba:	9305      	str	r3, [sp, #20]
 800f7bc:	4619      	mov	r1, r3
 800f7be:	f04f 0c0a 	mov.w	ip, #10
 800f7c2:	4620      	mov	r0, r4
 800f7c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f7c8:	3a30      	subs	r2, #48	@ 0x30
 800f7ca:	2a09      	cmp	r2, #9
 800f7cc:	d903      	bls.n	800f7d6 <_svfiprintf_r+0x1a6>
 800f7ce:	2b00      	cmp	r3, #0
 800f7d0:	d0c6      	beq.n	800f760 <_svfiprintf_r+0x130>
 800f7d2:	9105      	str	r1, [sp, #20]
 800f7d4:	e7c4      	b.n	800f760 <_svfiprintf_r+0x130>
 800f7d6:	fb0c 2101 	mla	r1, ip, r1, r2
 800f7da:	4604      	mov	r4, r0
 800f7dc:	2301      	movs	r3, #1
 800f7de:	e7f0      	b.n	800f7c2 <_svfiprintf_r+0x192>
 800f7e0:	ab03      	add	r3, sp, #12
 800f7e2:	9300      	str	r3, [sp, #0]
 800f7e4:	462a      	mov	r2, r5
 800f7e6:	4b0e      	ldr	r3, [pc, #56]	@ (800f820 <_svfiprintf_r+0x1f0>)
 800f7e8:	a904      	add	r1, sp, #16
 800f7ea:	4638      	mov	r0, r7
 800f7ec:	f7fc fd70 	bl	800c2d0 <_printf_float>
 800f7f0:	1c42      	adds	r2, r0, #1
 800f7f2:	4606      	mov	r6, r0
 800f7f4:	d1d6      	bne.n	800f7a4 <_svfiprintf_r+0x174>
 800f7f6:	89ab      	ldrh	r3, [r5, #12]
 800f7f8:	065b      	lsls	r3, r3, #25
 800f7fa:	f53f af2d 	bmi.w	800f658 <_svfiprintf_r+0x28>
 800f7fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f800:	e72c      	b.n	800f65c <_svfiprintf_r+0x2c>
 800f802:	ab03      	add	r3, sp, #12
 800f804:	9300      	str	r3, [sp, #0]
 800f806:	462a      	mov	r2, r5
 800f808:	4b05      	ldr	r3, [pc, #20]	@ (800f820 <_svfiprintf_r+0x1f0>)
 800f80a:	a904      	add	r1, sp, #16
 800f80c:	4638      	mov	r0, r7
 800f80e:	f7fc ffe7 	bl	800c7e0 <_printf_i>
 800f812:	e7ed      	b.n	800f7f0 <_svfiprintf_r+0x1c0>
 800f814:	080108c5 	.word	0x080108c5
 800f818:	080108cf 	.word	0x080108cf
 800f81c:	0800c2d1 	.word	0x0800c2d1
 800f820:	0800f579 	.word	0x0800f579
 800f824:	080108cb 	.word	0x080108cb

0800f828 <__sflush_r>:
 800f828:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f82c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f830:	0716      	lsls	r6, r2, #28
 800f832:	4605      	mov	r5, r0
 800f834:	460c      	mov	r4, r1
 800f836:	d454      	bmi.n	800f8e2 <__sflush_r+0xba>
 800f838:	684b      	ldr	r3, [r1, #4]
 800f83a:	2b00      	cmp	r3, #0
 800f83c:	dc02      	bgt.n	800f844 <__sflush_r+0x1c>
 800f83e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f840:	2b00      	cmp	r3, #0
 800f842:	dd48      	ble.n	800f8d6 <__sflush_r+0xae>
 800f844:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f846:	2e00      	cmp	r6, #0
 800f848:	d045      	beq.n	800f8d6 <__sflush_r+0xae>
 800f84a:	2300      	movs	r3, #0
 800f84c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f850:	682f      	ldr	r7, [r5, #0]
 800f852:	6a21      	ldr	r1, [r4, #32]
 800f854:	602b      	str	r3, [r5, #0]
 800f856:	d030      	beq.n	800f8ba <__sflush_r+0x92>
 800f858:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f85a:	89a3      	ldrh	r3, [r4, #12]
 800f85c:	0759      	lsls	r1, r3, #29
 800f85e:	d505      	bpl.n	800f86c <__sflush_r+0x44>
 800f860:	6863      	ldr	r3, [r4, #4]
 800f862:	1ad2      	subs	r2, r2, r3
 800f864:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f866:	b10b      	cbz	r3, 800f86c <__sflush_r+0x44>
 800f868:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f86a:	1ad2      	subs	r2, r2, r3
 800f86c:	2300      	movs	r3, #0
 800f86e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f870:	6a21      	ldr	r1, [r4, #32]
 800f872:	4628      	mov	r0, r5
 800f874:	47b0      	blx	r6
 800f876:	1c43      	adds	r3, r0, #1
 800f878:	89a3      	ldrh	r3, [r4, #12]
 800f87a:	d106      	bne.n	800f88a <__sflush_r+0x62>
 800f87c:	6829      	ldr	r1, [r5, #0]
 800f87e:	291d      	cmp	r1, #29
 800f880:	d82b      	bhi.n	800f8da <__sflush_r+0xb2>
 800f882:	4a2a      	ldr	r2, [pc, #168]	@ (800f92c <__sflush_r+0x104>)
 800f884:	40ca      	lsrs	r2, r1
 800f886:	07d6      	lsls	r6, r2, #31
 800f888:	d527      	bpl.n	800f8da <__sflush_r+0xb2>
 800f88a:	2200      	movs	r2, #0
 800f88c:	6062      	str	r2, [r4, #4]
 800f88e:	04d9      	lsls	r1, r3, #19
 800f890:	6922      	ldr	r2, [r4, #16]
 800f892:	6022      	str	r2, [r4, #0]
 800f894:	d504      	bpl.n	800f8a0 <__sflush_r+0x78>
 800f896:	1c42      	adds	r2, r0, #1
 800f898:	d101      	bne.n	800f89e <__sflush_r+0x76>
 800f89a:	682b      	ldr	r3, [r5, #0]
 800f89c:	b903      	cbnz	r3, 800f8a0 <__sflush_r+0x78>
 800f89e:	6560      	str	r0, [r4, #84]	@ 0x54
 800f8a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f8a2:	602f      	str	r7, [r5, #0]
 800f8a4:	b1b9      	cbz	r1, 800f8d6 <__sflush_r+0xae>
 800f8a6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f8aa:	4299      	cmp	r1, r3
 800f8ac:	d002      	beq.n	800f8b4 <__sflush_r+0x8c>
 800f8ae:	4628      	mov	r0, r5
 800f8b0:	f7fe fa84 	bl	800ddbc <_free_r>
 800f8b4:	2300      	movs	r3, #0
 800f8b6:	6363      	str	r3, [r4, #52]	@ 0x34
 800f8b8:	e00d      	b.n	800f8d6 <__sflush_r+0xae>
 800f8ba:	2301      	movs	r3, #1
 800f8bc:	4628      	mov	r0, r5
 800f8be:	47b0      	blx	r6
 800f8c0:	4602      	mov	r2, r0
 800f8c2:	1c50      	adds	r0, r2, #1
 800f8c4:	d1c9      	bne.n	800f85a <__sflush_r+0x32>
 800f8c6:	682b      	ldr	r3, [r5, #0]
 800f8c8:	2b00      	cmp	r3, #0
 800f8ca:	d0c6      	beq.n	800f85a <__sflush_r+0x32>
 800f8cc:	2b1d      	cmp	r3, #29
 800f8ce:	d001      	beq.n	800f8d4 <__sflush_r+0xac>
 800f8d0:	2b16      	cmp	r3, #22
 800f8d2:	d11e      	bne.n	800f912 <__sflush_r+0xea>
 800f8d4:	602f      	str	r7, [r5, #0]
 800f8d6:	2000      	movs	r0, #0
 800f8d8:	e022      	b.n	800f920 <__sflush_r+0xf8>
 800f8da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f8de:	b21b      	sxth	r3, r3
 800f8e0:	e01b      	b.n	800f91a <__sflush_r+0xf2>
 800f8e2:	690f      	ldr	r7, [r1, #16]
 800f8e4:	2f00      	cmp	r7, #0
 800f8e6:	d0f6      	beq.n	800f8d6 <__sflush_r+0xae>
 800f8e8:	0793      	lsls	r3, r2, #30
 800f8ea:	680e      	ldr	r6, [r1, #0]
 800f8ec:	bf08      	it	eq
 800f8ee:	694b      	ldreq	r3, [r1, #20]
 800f8f0:	600f      	str	r7, [r1, #0]
 800f8f2:	bf18      	it	ne
 800f8f4:	2300      	movne	r3, #0
 800f8f6:	eba6 0807 	sub.w	r8, r6, r7
 800f8fa:	608b      	str	r3, [r1, #8]
 800f8fc:	f1b8 0f00 	cmp.w	r8, #0
 800f900:	dde9      	ble.n	800f8d6 <__sflush_r+0xae>
 800f902:	6a21      	ldr	r1, [r4, #32]
 800f904:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f906:	4643      	mov	r3, r8
 800f908:	463a      	mov	r2, r7
 800f90a:	4628      	mov	r0, r5
 800f90c:	47b0      	blx	r6
 800f90e:	2800      	cmp	r0, #0
 800f910:	dc08      	bgt.n	800f924 <__sflush_r+0xfc>
 800f912:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f916:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f91a:	81a3      	strh	r3, [r4, #12]
 800f91c:	f04f 30ff 	mov.w	r0, #4294967295
 800f920:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f924:	4407      	add	r7, r0
 800f926:	eba8 0800 	sub.w	r8, r8, r0
 800f92a:	e7e7      	b.n	800f8fc <__sflush_r+0xd4>
 800f92c:	20400001 	.word	0x20400001

0800f930 <_fflush_r>:
 800f930:	b538      	push	{r3, r4, r5, lr}
 800f932:	690b      	ldr	r3, [r1, #16]
 800f934:	4605      	mov	r5, r0
 800f936:	460c      	mov	r4, r1
 800f938:	b913      	cbnz	r3, 800f940 <_fflush_r+0x10>
 800f93a:	2500      	movs	r5, #0
 800f93c:	4628      	mov	r0, r5
 800f93e:	bd38      	pop	{r3, r4, r5, pc}
 800f940:	b118      	cbz	r0, 800f94a <_fflush_r+0x1a>
 800f942:	6a03      	ldr	r3, [r0, #32]
 800f944:	b90b      	cbnz	r3, 800f94a <_fflush_r+0x1a>
 800f946:	f7fd fafb 	bl	800cf40 <__sinit>
 800f94a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f94e:	2b00      	cmp	r3, #0
 800f950:	d0f3      	beq.n	800f93a <_fflush_r+0xa>
 800f952:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f954:	07d0      	lsls	r0, r2, #31
 800f956:	d404      	bmi.n	800f962 <_fflush_r+0x32>
 800f958:	0599      	lsls	r1, r3, #22
 800f95a:	d402      	bmi.n	800f962 <_fflush_r+0x32>
 800f95c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f95e:	f7fd fc3e 	bl	800d1de <__retarget_lock_acquire_recursive>
 800f962:	4628      	mov	r0, r5
 800f964:	4621      	mov	r1, r4
 800f966:	f7ff ff5f 	bl	800f828 <__sflush_r>
 800f96a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f96c:	07da      	lsls	r2, r3, #31
 800f96e:	4605      	mov	r5, r0
 800f970:	d4e4      	bmi.n	800f93c <_fflush_r+0xc>
 800f972:	89a3      	ldrh	r3, [r4, #12]
 800f974:	059b      	lsls	r3, r3, #22
 800f976:	d4e1      	bmi.n	800f93c <_fflush_r+0xc>
 800f978:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f97a:	f7fd fc31 	bl	800d1e0 <__retarget_lock_release_recursive>
 800f97e:	e7dd      	b.n	800f93c <_fflush_r+0xc>

0800f980 <memmove>:
 800f980:	4288      	cmp	r0, r1
 800f982:	b510      	push	{r4, lr}
 800f984:	eb01 0402 	add.w	r4, r1, r2
 800f988:	d902      	bls.n	800f990 <memmove+0x10>
 800f98a:	4284      	cmp	r4, r0
 800f98c:	4623      	mov	r3, r4
 800f98e:	d807      	bhi.n	800f9a0 <memmove+0x20>
 800f990:	1e43      	subs	r3, r0, #1
 800f992:	42a1      	cmp	r1, r4
 800f994:	d008      	beq.n	800f9a8 <memmove+0x28>
 800f996:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f99a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f99e:	e7f8      	b.n	800f992 <memmove+0x12>
 800f9a0:	4402      	add	r2, r0
 800f9a2:	4601      	mov	r1, r0
 800f9a4:	428a      	cmp	r2, r1
 800f9a6:	d100      	bne.n	800f9aa <memmove+0x2a>
 800f9a8:	bd10      	pop	{r4, pc}
 800f9aa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f9ae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f9b2:	e7f7      	b.n	800f9a4 <memmove+0x24>

0800f9b4 <strncmp>:
 800f9b4:	b510      	push	{r4, lr}
 800f9b6:	b16a      	cbz	r2, 800f9d4 <strncmp+0x20>
 800f9b8:	3901      	subs	r1, #1
 800f9ba:	1884      	adds	r4, r0, r2
 800f9bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f9c0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800f9c4:	429a      	cmp	r2, r3
 800f9c6:	d103      	bne.n	800f9d0 <strncmp+0x1c>
 800f9c8:	42a0      	cmp	r0, r4
 800f9ca:	d001      	beq.n	800f9d0 <strncmp+0x1c>
 800f9cc:	2a00      	cmp	r2, #0
 800f9ce:	d1f5      	bne.n	800f9bc <strncmp+0x8>
 800f9d0:	1ad0      	subs	r0, r2, r3
 800f9d2:	bd10      	pop	{r4, pc}
 800f9d4:	4610      	mov	r0, r2
 800f9d6:	e7fc      	b.n	800f9d2 <strncmp+0x1e>

0800f9d8 <_sbrk_r>:
 800f9d8:	b538      	push	{r3, r4, r5, lr}
 800f9da:	4d06      	ldr	r5, [pc, #24]	@ (800f9f4 <_sbrk_r+0x1c>)
 800f9dc:	2300      	movs	r3, #0
 800f9de:	4604      	mov	r4, r0
 800f9e0:	4608      	mov	r0, r1
 800f9e2:	602b      	str	r3, [r5, #0]
 800f9e4:	f7f1 f9b8 	bl	8000d58 <_sbrk>
 800f9e8:	1c43      	adds	r3, r0, #1
 800f9ea:	d102      	bne.n	800f9f2 <_sbrk_r+0x1a>
 800f9ec:	682b      	ldr	r3, [r5, #0]
 800f9ee:	b103      	cbz	r3, 800f9f2 <_sbrk_r+0x1a>
 800f9f0:	6023      	str	r3, [r4, #0]
 800f9f2:	bd38      	pop	{r3, r4, r5, pc}
 800f9f4:	24002074 	.word	0x24002074

0800f9f8 <memcpy>:
 800f9f8:	440a      	add	r2, r1
 800f9fa:	4291      	cmp	r1, r2
 800f9fc:	f100 33ff 	add.w	r3, r0, #4294967295
 800fa00:	d100      	bne.n	800fa04 <memcpy+0xc>
 800fa02:	4770      	bx	lr
 800fa04:	b510      	push	{r4, lr}
 800fa06:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fa0a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fa0e:	4291      	cmp	r1, r2
 800fa10:	d1f9      	bne.n	800fa06 <memcpy+0xe>
 800fa12:	bd10      	pop	{r4, pc}
 800fa14:	0000      	movs	r0, r0
	...

0800fa18 <nan>:
 800fa18:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800fa20 <nan+0x8>
 800fa1c:	4770      	bx	lr
 800fa1e:	bf00      	nop
 800fa20:	00000000 	.word	0x00000000
 800fa24:	7ff80000 	.word	0x7ff80000

0800fa28 <__assert_func>:
 800fa28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fa2a:	4614      	mov	r4, r2
 800fa2c:	461a      	mov	r2, r3
 800fa2e:	4b09      	ldr	r3, [pc, #36]	@ (800fa54 <__assert_func+0x2c>)
 800fa30:	681b      	ldr	r3, [r3, #0]
 800fa32:	4605      	mov	r5, r0
 800fa34:	68d8      	ldr	r0, [r3, #12]
 800fa36:	b14c      	cbz	r4, 800fa4c <__assert_func+0x24>
 800fa38:	4b07      	ldr	r3, [pc, #28]	@ (800fa58 <__assert_func+0x30>)
 800fa3a:	9100      	str	r1, [sp, #0]
 800fa3c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800fa40:	4906      	ldr	r1, [pc, #24]	@ (800fa5c <__assert_func+0x34>)
 800fa42:	462b      	mov	r3, r5
 800fa44:	f000 fba8 	bl	8010198 <fiprintf>
 800fa48:	f000 fbb8 	bl	80101bc <abort>
 800fa4c:	4b04      	ldr	r3, [pc, #16]	@ (800fa60 <__assert_func+0x38>)
 800fa4e:	461c      	mov	r4, r3
 800fa50:	e7f3      	b.n	800fa3a <__assert_func+0x12>
 800fa52:	bf00      	nop
 800fa54:	24000110 	.word	0x24000110
 800fa58:	080108de 	.word	0x080108de
 800fa5c:	080108eb 	.word	0x080108eb
 800fa60:	08010919 	.word	0x08010919

0800fa64 <_calloc_r>:
 800fa64:	b570      	push	{r4, r5, r6, lr}
 800fa66:	fba1 5402 	umull	r5, r4, r1, r2
 800fa6a:	b934      	cbnz	r4, 800fa7a <_calloc_r+0x16>
 800fa6c:	4629      	mov	r1, r5
 800fa6e:	f7fe fa19 	bl	800dea4 <_malloc_r>
 800fa72:	4606      	mov	r6, r0
 800fa74:	b928      	cbnz	r0, 800fa82 <_calloc_r+0x1e>
 800fa76:	4630      	mov	r0, r6
 800fa78:	bd70      	pop	{r4, r5, r6, pc}
 800fa7a:	220c      	movs	r2, #12
 800fa7c:	6002      	str	r2, [r0, #0]
 800fa7e:	2600      	movs	r6, #0
 800fa80:	e7f9      	b.n	800fa76 <_calloc_r+0x12>
 800fa82:	462a      	mov	r2, r5
 800fa84:	4621      	mov	r1, r4
 800fa86:	f7fd fb2c 	bl	800d0e2 <memset>
 800fa8a:	e7f4      	b.n	800fa76 <_calloc_r+0x12>

0800fa8c <rshift>:
 800fa8c:	6903      	ldr	r3, [r0, #16]
 800fa8e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800fa92:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800fa96:	ea4f 1261 	mov.w	r2, r1, asr #5
 800fa9a:	f100 0414 	add.w	r4, r0, #20
 800fa9e:	dd45      	ble.n	800fb2c <rshift+0xa0>
 800faa0:	f011 011f 	ands.w	r1, r1, #31
 800faa4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800faa8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800faac:	d10c      	bne.n	800fac8 <rshift+0x3c>
 800faae:	f100 0710 	add.w	r7, r0, #16
 800fab2:	4629      	mov	r1, r5
 800fab4:	42b1      	cmp	r1, r6
 800fab6:	d334      	bcc.n	800fb22 <rshift+0x96>
 800fab8:	1a9b      	subs	r3, r3, r2
 800faba:	009b      	lsls	r3, r3, #2
 800fabc:	1eea      	subs	r2, r5, #3
 800fabe:	4296      	cmp	r6, r2
 800fac0:	bf38      	it	cc
 800fac2:	2300      	movcc	r3, #0
 800fac4:	4423      	add	r3, r4
 800fac6:	e015      	b.n	800faf4 <rshift+0x68>
 800fac8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800facc:	f1c1 0820 	rsb	r8, r1, #32
 800fad0:	40cf      	lsrs	r7, r1
 800fad2:	f105 0e04 	add.w	lr, r5, #4
 800fad6:	46a1      	mov	r9, r4
 800fad8:	4576      	cmp	r6, lr
 800fada:	46f4      	mov	ip, lr
 800fadc:	d815      	bhi.n	800fb0a <rshift+0x7e>
 800fade:	1a9a      	subs	r2, r3, r2
 800fae0:	0092      	lsls	r2, r2, #2
 800fae2:	3a04      	subs	r2, #4
 800fae4:	3501      	adds	r5, #1
 800fae6:	42ae      	cmp	r6, r5
 800fae8:	bf38      	it	cc
 800faea:	2200      	movcc	r2, #0
 800faec:	18a3      	adds	r3, r4, r2
 800faee:	50a7      	str	r7, [r4, r2]
 800faf0:	b107      	cbz	r7, 800faf4 <rshift+0x68>
 800faf2:	3304      	adds	r3, #4
 800faf4:	1b1a      	subs	r2, r3, r4
 800faf6:	42a3      	cmp	r3, r4
 800faf8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800fafc:	bf08      	it	eq
 800fafe:	2300      	moveq	r3, #0
 800fb00:	6102      	str	r2, [r0, #16]
 800fb02:	bf08      	it	eq
 800fb04:	6143      	streq	r3, [r0, #20]
 800fb06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fb0a:	f8dc c000 	ldr.w	ip, [ip]
 800fb0e:	fa0c fc08 	lsl.w	ip, ip, r8
 800fb12:	ea4c 0707 	orr.w	r7, ip, r7
 800fb16:	f849 7b04 	str.w	r7, [r9], #4
 800fb1a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800fb1e:	40cf      	lsrs	r7, r1
 800fb20:	e7da      	b.n	800fad8 <rshift+0x4c>
 800fb22:	f851 cb04 	ldr.w	ip, [r1], #4
 800fb26:	f847 cf04 	str.w	ip, [r7, #4]!
 800fb2a:	e7c3      	b.n	800fab4 <rshift+0x28>
 800fb2c:	4623      	mov	r3, r4
 800fb2e:	e7e1      	b.n	800faf4 <rshift+0x68>

0800fb30 <__hexdig_fun>:
 800fb30:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800fb34:	2b09      	cmp	r3, #9
 800fb36:	d802      	bhi.n	800fb3e <__hexdig_fun+0xe>
 800fb38:	3820      	subs	r0, #32
 800fb3a:	b2c0      	uxtb	r0, r0
 800fb3c:	4770      	bx	lr
 800fb3e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800fb42:	2b05      	cmp	r3, #5
 800fb44:	d801      	bhi.n	800fb4a <__hexdig_fun+0x1a>
 800fb46:	3847      	subs	r0, #71	@ 0x47
 800fb48:	e7f7      	b.n	800fb3a <__hexdig_fun+0xa>
 800fb4a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800fb4e:	2b05      	cmp	r3, #5
 800fb50:	d801      	bhi.n	800fb56 <__hexdig_fun+0x26>
 800fb52:	3827      	subs	r0, #39	@ 0x27
 800fb54:	e7f1      	b.n	800fb3a <__hexdig_fun+0xa>
 800fb56:	2000      	movs	r0, #0
 800fb58:	4770      	bx	lr
	...

0800fb5c <__gethex>:
 800fb5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb60:	b085      	sub	sp, #20
 800fb62:	468a      	mov	sl, r1
 800fb64:	9302      	str	r3, [sp, #8]
 800fb66:	680b      	ldr	r3, [r1, #0]
 800fb68:	9001      	str	r0, [sp, #4]
 800fb6a:	4690      	mov	r8, r2
 800fb6c:	1c9c      	adds	r4, r3, #2
 800fb6e:	46a1      	mov	r9, r4
 800fb70:	f814 0b01 	ldrb.w	r0, [r4], #1
 800fb74:	2830      	cmp	r0, #48	@ 0x30
 800fb76:	d0fa      	beq.n	800fb6e <__gethex+0x12>
 800fb78:	eba9 0303 	sub.w	r3, r9, r3
 800fb7c:	f1a3 0b02 	sub.w	fp, r3, #2
 800fb80:	f7ff ffd6 	bl	800fb30 <__hexdig_fun>
 800fb84:	4605      	mov	r5, r0
 800fb86:	2800      	cmp	r0, #0
 800fb88:	d168      	bne.n	800fc5c <__gethex+0x100>
 800fb8a:	49a0      	ldr	r1, [pc, #640]	@ (800fe0c <__gethex+0x2b0>)
 800fb8c:	2201      	movs	r2, #1
 800fb8e:	4648      	mov	r0, r9
 800fb90:	f7ff ff10 	bl	800f9b4 <strncmp>
 800fb94:	4607      	mov	r7, r0
 800fb96:	2800      	cmp	r0, #0
 800fb98:	d167      	bne.n	800fc6a <__gethex+0x10e>
 800fb9a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800fb9e:	4626      	mov	r6, r4
 800fba0:	f7ff ffc6 	bl	800fb30 <__hexdig_fun>
 800fba4:	2800      	cmp	r0, #0
 800fba6:	d062      	beq.n	800fc6e <__gethex+0x112>
 800fba8:	4623      	mov	r3, r4
 800fbaa:	7818      	ldrb	r0, [r3, #0]
 800fbac:	2830      	cmp	r0, #48	@ 0x30
 800fbae:	4699      	mov	r9, r3
 800fbb0:	f103 0301 	add.w	r3, r3, #1
 800fbb4:	d0f9      	beq.n	800fbaa <__gethex+0x4e>
 800fbb6:	f7ff ffbb 	bl	800fb30 <__hexdig_fun>
 800fbba:	fab0 f580 	clz	r5, r0
 800fbbe:	096d      	lsrs	r5, r5, #5
 800fbc0:	f04f 0b01 	mov.w	fp, #1
 800fbc4:	464a      	mov	r2, r9
 800fbc6:	4616      	mov	r6, r2
 800fbc8:	3201      	adds	r2, #1
 800fbca:	7830      	ldrb	r0, [r6, #0]
 800fbcc:	f7ff ffb0 	bl	800fb30 <__hexdig_fun>
 800fbd0:	2800      	cmp	r0, #0
 800fbd2:	d1f8      	bne.n	800fbc6 <__gethex+0x6a>
 800fbd4:	498d      	ldr	r1, [pc, #564]	@ (800fe0c <__gethex+0x2b0>)
 800fbd6:	2201      	movs	r2, #1
 800fbd8:	4630      	mov	r0, r6
 800fbda:	f7ff feeb 	bl	800f9b4 <strncmp>
 800fbde:	2800      	cmp	r0, #0
 800fbe0:	d13f      	bne.n	800fc62 <__gethex+0x106>
 800fbe2:	b944      	cbnz	r4, 800fbf6 <__gethex+0x9a>
 800fbe4:	1c74      	adds	r4, r6, #1
 800fbe6:	4622      	mov	r2, r4
 800fbe8:	4616      	mov	r6, r2
 800fbea:	3201      	adds	r2, #1
 800fbec:	7830      	ldrb	r0, [r6, #0]
 800fbee:	f7ff ff9f 	bl	800fb30 <__hexdig_fun>
 800fbf2:	2800      	cmp	r0, #0
 800fbf4:	d1f8      	bne.n	800fbe8 <__gethex+0x8c>
 800fbf6:	1ba4      	subs	r4, r4, r6
 800fbf8:	00a7      	lsls	r7, r4, #2
 800fbfa:	7833      	ldrb	r3, [r6, #0]
 800fbfc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800fc00:	2b50      	cmp	r3, #80	@ 0x50
 800fc02:	d13e      	bne.n	800fc82 <__gethex+0x126>
 800fc04:	7873      	ldrb	r3, [r6, #1]
 800fc06:	2b2b      	cmp	r3, #43	@ 0x2b
 800fc08:	d033      	beq.n	800fc72 <__gethex+0x116>
 800fc0a:	2b2d      	cmp	r3, #45	@ 0x2d
 800fc0c:	d034      	beq.n	800fc78 <__gethex+0x11c>
 800fc0e:	1c71      	adds	r1, r6, #1
 800fc10:	2400      	movs	r4, #0
 800fc12:	7808      	ldrb	r0, [r1, #0]
 800fc14:	f7ff ff8c 	bl	800fb30 <__hexdig_fun>
 800fc18:	1e43      	subs	r3, r0, #1
 800fc1a:	b2db      	uxtb	r3, r3
 800fc1c:	2b18      	cmp	r3, #24
 800fc1e:	d830      	bhi.n	800fc82 <__gethex+0x126>
 800fc20:	f1a0 0210 	sub.w	r2, r0, #16
 800fc24:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800fc28:	f7ff ff82 	bl	800fb30 <__hexdig_fun>
 800fc2c:	f100 3cff 	add.w	ip, r0, #4294967295
 800fc30:	fa5f fc8c 	uxtb.w	ip, ip
 800fc34:	f1bc 0f18 	cmp.w	ip, #24
 800fc38:	f04f 030a 	mov.w	r3, #10
 800fc3c:	d91e      	bls.n	800fc7c <__gethex+0x120>
 800fc3e:	b104      	cbz	r4, 800fc42 <__gethex+0xe6>
 800fc40:	4252      	negs	r2, r2
 800fc42:	4417      	add	r7, r2
 800fc44:	f8ca 1000 	str.w	r1, [sl]
 800fc48:	b1ed      	cbz	r5, 800fc86 <__gethex+0x12a>
 800fc4a:	f1bb 0f00 	cmp.w	fp, #0
 800fc4e:	bf0c      	ite	eq
 800fc50:	2506      	moveq	r5, #6
 800fc52:	2500      	movne	r5, #0
 800fc54:	4628      	mov	r0, r5
 800fc56:	b005      	add	sp, #20
 800fc58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc5c:	2500      	movs	r5, #0
 800fc5e:	462c      	mov	r4, r5
 800fc60:	e7b0      	b.n	800fbc4 <__gethex+0x68>
 800fc62:	2c00      	cmp	r4, #0
 800fc64:	d1c7      	bne.n	800fbf6 <__gethex+0x9a>
 800fc66:	4627      	mov	r7, r4
 800fc68:	e7c7      	b.n	800fbfa <__gethex+0x9e>
 800fc6a:	464e      	mov	r6, r9
 800fc6c:	462f      	mov	r7, r5
 800fc6e:	2501      	movs	r5, #1
 800fc70:	e7c3      	b.n	800fbfa <__gethex+0x9e>
 800fc72:	2400      	movs	r4, #0
 800fc74:	1cb1      	adds	r1, r6, #2
 800fc76:	e7cc      	b.n	800fc12 <__gethex+0xb6>
 800fc78:	2401      	movs	r4, #1
 800fc7a:	e7fb      	b.n	800fc74 <__gethex+0x118>
 800fc7c:	fb03 0002 	mla	r0, r3, r2, r0
 800fc80:	e7ce      	b.n	800fc20 <__gethex+0xc4>
 800fc82:	4631      	mov	r1, r6
 800fc84:	e7de      	b.n	800fc44 <__gethex+0xe8>
 800fc86:	eba6 0309 	sub.w	r3, r6, r9
 800fc8a:	3b01      	subs	r3, #1
 800fc8c:	4629      	mov	r1, r5
 800fc8e:	2b07      	cmp	r3, #7
 800fc90:	dc0a      	bgt.n	800fca8 <__gethex+0x14c>
 800fc92:	9801      	ldr	r0, [sp, #4]
 800fc94:	f7fe f992 	bl	800dfbc <_Balloc>
 800fc98:	4604      	mov	r4, r0
 800fc9a:	b940      	cbnz	r0, 800fcae <__gethex+0x152>
 800fc9c:	4b5c      	ldr	r3, [pc, #368]	@ (800fe10 <__gethex+0x2b4>)
 800fc9e:	4602      	mov	r2, r0
 800fca0:	21e4      	movs	r1, #228	@ 0xe4
 800fca2:	485c      	ldr	r0, [pc, #368]	@ (800fe14 <__gethex+0x2b8>)
 800fca4:	f7ff fec0 	bl	800fa28 <__assert_func>
 800fca8:	3101      	adds	r1, #1
 800fcaa:	105b      	asrs	r3, r3, #1
 800fcac:	e7ef      	b.n	800fc8e <__gethex+0x132>
 800fcae:	f100 0a14 	add.w	sl, r0, #20
 800fcb2:	2300      	movs	r3, #0
 800fcb4:	4655      	mov	r5, sl
 800fcb6:	469b      	mov	fp, r3
 800fcb8:	45b1      	cmp	r9, r6
 800fcba:	d337      	bcc.n	800fd2c <__gethex+0x1d0>
 800fcbc:	f845 bb04 	str.w	fp, [r5], #4
 800fcc0:	eba5 050a 	sub.w	r5, r5, sl
 800fcc4:	10ad      	asrs	r5, r5, #2
 800fcc6:	6125      	str	r5, [r4, #16]
 800fcc8:	4658      	mov	r0, fp
 800fcca:	f7fe fa69 	bl	800e1a0 <__hi0bits>
 800fcce:	016d      	lsls	r5, r5, #5
 800fcd0:	f8d8 6000 	ldr.w	r6, [r8]
 800fcd4:	1a2d      	subs	r5, r5, r0
 800fcd6:	42b5      	cmp	r5, r6
 800fcd8:	dd54      	ble.n	800fd84 <__gethex+0x228>
 800fcda:	1bad      	subs	r5, r5, r6
 800fcdc:	4629      	mov	r1, r5
 800fcde:	4620      	mov	r0, r4
 800fce0:	f7fe fdf2 	bl	800e8c8 <__any_on>
 800fce4:	4681      	mov	r9, r0
 800fce6:	b178      	cbz	r0, 800fd08 <__gethex+0x1ac>
 800fce8:	1e6b      	subs	r3, r5, #1
 800fcea:	1159      	asrs	r1, r3, #5
 800fcec:	f003 021f 	and.w	r2, r3, #31
 800fcf0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800fcf4:	f04f 0901 	mov.w	r9, #1
 800fcf8:	fa09 f202 	lsl.w	r2, r9, r2
 800fcfc:	420a      	tst	r2, r1
 800fcfe:	d003      	beq.n	800fd08 <__gethex+0x1ac>
 800fd00:	454b      	cmp	r3, r9
 800fd02:	dc36      	bgt.n	800fd72 <__gethex+0x216>
 800fd04:	f04f 0902 	mov.w	r9, #2
 800fd08:	4629      	mov	r1, r5
 800fd0a:	4620      	mov	r0, r4
 800fd0c:	f7ff febe 	bl	800fa8c <rshift>
 800fd10:	442f      	add	r7, r5
 800fd12:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fd16:	42bb      	cmp	r3, r7
 800fd18:	da42      	bge.n	800fda0 <__gethex+0x244>
 800fd1a:	9801      	ldr	r0, [sp, #4]
 800fd1c:	4621      	mov	r1, r4
 800fd1e:	f7fe f98d 	bl	800e03c <_Bfree>
 800fd22:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fd24:	2300      	movs	r3, #0
 800fd26:	6013      	str	r3, [r2, #0]
 800fd28:	25a3      	movs	r5, #163	@ 0xa3
 800fd2a:	e793      	b.n	800fc54 <__gethex+0xf8>
 800fd2c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800fd30:	2a2e      	cmp	r2, #46	@ 0x2e
 800fd32:	d012      	beq.n	800fd5a <__gethex+0x1fe>
 800fd34:	2b20      	cmp	r3, #32
 800fd36:	d104      	bne.n	800fd42 <__gethex+0x1e6>
 800fd38:	f845 bb04 	str.w	fp, [r5], #4
 800fd3c:	f04f 0b00 	mov.w	fp, #0
 800fd40:	465b      	mov	r3, fp
 800fd42:	7830      	ldrb	r0, [r6, #0]
 800fd44:	9303      	str	r3, [sp, #12]
 800fd46:	f7ff fef3 	bl	800fb30 <__hexdig_fun>
 800fd4a:	9b03      	ldr	r3, [sp, #12]
 800fd4c:	f000 000f 	and.w	r0, r0, #15
 800fd50:	4098      	lsls	r0, r3
 800fd52:	ea4b 0b00 	orr.w	fp, fp, r0
 800fd56:	3304      	adds	r3, #4
 800fd58:	e7ae      	b.n	800fcb8 <__gethex+0x15c>
 800fd5a:	45b1      	cmp	r9, r6
 800fd5c:	d8ea      	bhi.n	800fd34 <__gethex+0x1d8>
 800fd5e:	492b      	ldr	r1, [pc, #172]	@ (800fe0c <__gethex+0x2b0>)
 800fd60:	9303      	str	r3, [sp, #12]
 800fd62:	2201      	movs	r2, #1
 800fd64:	4630      	mov	r0, r6
 800fd66:	f7ff fe25 	bl	800f9b4 <strncmp>
 800fd6a:	9b03      	ldr	r3, [sp, #12]
 800fd6c:	2800      	cmp	r0, #0
 800fd6e:	d1e1      	bne.n	800fd34 <__gethex+0x1d8>
 800fd70:	e7a2      	b.n	800fcb8 <__gethex+0x15c>
 800fd72:	1ea9      	subs	r1, r5, #2
 800fd74:	4620      	mov	r0, r4
 800fd76:	f7fe fda7 	bl	800e8c8 <__any_on>
 800fd7a:	2800      	cmp	r0, #0
 800fd7c:	d0c2      	beq.n	800fd04 <__gethex+0x1a8>
 800fd7e:	f04f 0903 	mov.w	r9, #3
 800fd82:	e7c1      	b.n	800fd08 <__gethex+0x1ac>
 800fd84:	da09      	bge.n	800fd9a <__gethex+0x23e>
 800fd86:	1b75      	subs	r5, r6, r5
 800fd88:	4621      	mov	r1, r4
 800fd8a:	9801      	ldr	r0, [sp, #4]
 800fd8c:	462a      	mov	r2, r5
 800fd8e:	f7fe fb65 	bl	800e45c <__lshift>
 800fd92:	1b7f      	subs	r7, r7, r5
 800fd94:	4604      	mov	r4, r0
 800fd96:	f100 0a14 	add.w	sl, r0, #20
 800fd9a:	f04f 0900 	mov.w	r9, #0
 800fd9e:	e7b8      	b.n	800fd12 <__gethex+0x1b6>
 800fda0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800fda4:	42bd      	cmp	r5, r7
 800fda6:	dd6f      	ble.n	800fe88 <__gethex+0x32c>
 800fda8:	1bed      	subs	r5, r5, r7
 800fdaa:	42ae      	cmp	r6, r5
 800fdac:	dc34      	bgt.n	800fe18 <__gethex+0x2bc>
 800fdae:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800fdb2:	2b02      	cmp	r3, #2
 800fdb4:	d022      	beq.n	800fdfc <__gethex+0x2a0>
 800fdb6:	2b03      	cmp	r3, #3
 800fdb8:	d024      	beq.n	800fe04 <__gethex+0x2a8>
 800fdba:	2b01      	cmp	r3, #1
 800fdbc:	d115      	bne.n	800fdea <__gethex+0x28e>
 800fdbe:	42ae      	cmp	r6, r5
 800fdc0:	d113      	bne.n	800fdea <__gethex+0x28e>
 800fdc2:	2e01      	cmp	r6, #1
 800fdc4:	d10b      	bne.n	800fdde <__gethex+0x282>
 800fdc6:	9a02      	ldr	r2, [sp, #8]
 800fdc8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800fdcc:	6013      	str	r3, [r2, #0]
 800fdce:	2301      	movs	r3, #1
 800fdd0:	6123      	str	r3, [r4, #16]
 800fdd2:	f8ca 3000 	str.w	r3, [sl]
 800fdd6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fdd8:	2562      	movs	r5, #98	@ 0x62
 800fdda:	601c      	str	r4, [r3, #0]
 800fddc:	e73a      	b.n	800fc54 <__gethex+0xf8>
 800fdde:	1e71      	subs	r1, r6, #1
 800fde0:	4620      	mov	r0, r4
 800fde2:	f7fe fd71 	bl	800e8c8 <__any_on>
 800fde6:	2800      	cmp	r0, #0
 800fde8:	d1ed      	bne.n	800fdc6 <__gethex+0x26a>
 800fdea:	9801      	ldr	r0, [sp, #4]
 800fdec:	4621      	mov	r1, r4
 800fdee:	f7fe f925 	bl	800e03c <_Bfree>
 800fdf2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fdf4:	2300      	movs	r3, #0
 800fdf6:	6013      	str	r3, [r2, #0]
 800fdf8:	2550      	movs	r5, #80	@ 0x50
 800fdfa:	e72b      	b.n	800fc54 <__gethex+0xf8>
 800fdfc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fdfe:	2b00      	cmp	r3, #0
 800fe00:	d1f3      	bne.n	800fdea <__gethex+0x28e>
 800fe02:	e7e0      	b.n	800fdc6 <__gethex+0x26a>
 800fe04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fe06:	2b00      	cmp	r3, #0
 800fe08:	d1dd      	bne.n	800fdc6 <__gethex+0x26a>
 800fe0a:	e7ee      	b.n	800fdea <__gethex+0x28e>
 800fe0c:	080108c3 	.word	0x080108c3
 800fe10:	08010859 	.word	0x08010859
 800fe14:	0801091a 	.word	0x0801091a
 800fe18:	1e6f      	subs	r7, r5, #1
 800fe1a:	f1b9 0f00 	cmp.w	r9, #0
 800fe1e:	d130      	bne.n	800fe82 <__gethex+0x326>
 800fe20:	b127      	cbz	r7, 800fe2c <__gethex+0x2d0>
 800fe22:	4639      	mov	r1, r7
 800fe24:	4620      	mov	r0, r4
 800fe26:	f7fe fd4f 	bl	800e8c8 <__any_on>
 800fe2a:	4681      	mov	r9, r0
 800fe2c:	117a      	asrs	r2, r7, #5
 800fe2e:	2301      	movs	r3, #1
 800fe30:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800fe34:	f007 071f 	and.w	r7, r7, #31
 800fe38:	40bb      	lsls	r3, r7
 800fe3a:	4213      	tst	r3, r2
 800fe3c:	4629      	mov	r1, r5
 800fe3e:	4620      	mov	r0, r4
 800fe40:	bf18      	it	ne
 800fe42:	f049 0902 	orrne.w	r9, r9, #2
 800fe46:	f7ff fe21 	bl	800fa8c <rshift>
 800fe4a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800fe4e:	1b76      	subs	r6, r6, r5
 800fe50:	2502      	movs	r5, #2
 800fe52:	f1b9 0f00 	cmp.w	r9, #0
 800fe56:	d047      	beq.n	800fee8 <__gethex+0x38c>
 800fe58:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800fe5c:	2b02      	cmp	r3, #2
 800fe5e:	d015      	beq.n	800fe8c <__gethex+0x330>
 800fe60:	2b03      	cmp	r3, #3
 800fe62:	d017      	beq.n	800fe94 <__gethex+0x338>
 800fe64:	2b01      	cmp	r3, #1
 800fe66:	d109      	bne.n	800fe7c <__gethex+0x320>
 800fe68:	f019 0f02 	tst.w	r9, #2
 800fe6c:	d006      	beq.n	800fe7c <__gethex+0x320>
 800fe6e:	f8da 3000 	ldr.w	r3, [sl]
 800fe72:	ea49 0903 	orr.w	r9, r9, r3
 800fe76:	f019 0f01 	tst.w	r9, #1
 800fe7a:	d10e      	bne.n	800fe9a <__gethex+0x33e>
 800fe7c:	f045 0510 	orr.w	r5, r5, #16
 800fe80:	e032      	b.n	800fee8 <__gethex+0x38c>
 800fe82:	f04f 0901 	mov.w	r9, #1
 800fe86:	e7d1      	b.n	800fe2c <__gethex+0x2d0>
 800fe88:	2501      	movs	r5, #1
 800fe8a:	e7e2      	b.n	800fe52 <__gethex+0x2f6>
 800fe8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fe8e:	f1c3 0301 	rsb	r3, r3, #1
 800fe92:	930f      	str	r3, [sp, #60]	@ 0x3c
 800fe94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fe96:	2b00      	cmp	r3, #0
 800fe98:	d0f0      	beq.n	800fe7c <__gethex+0x320>
 800fe9a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800fe9e:	f104 0314 	add.w	r3, r4, #20
 800fea2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800fea6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800feaa:	f04f 0c00 	mov.w	ip, #0
 800feae:	4618      	mov	r0, r3
 800feb0:	f853 2b04 	ldr.w	r2, [r3], #4
 800feb4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800feb8:	d01b      	beq.n	800fef2 <__gethex+0x396>
 800feba:	3201      	adds	r2, #1
 800febc:	6002      	str	r2, [r0, #0]
 800febe:	2d02      	cmp	r5, #2
 800fec0:	f104 0314 	add.w	r3, r4, #20
 800fec4:	d13c      	bne.n	800ff40 <__gethex+0x3e4>
 800fec6:	f8d8 2000 	ldr.w	r2, [r8]
 800feca:	3a01      	subs	r2, #1
 800fecc:	42b2      	cmp	r2, r6
 800fece:	d109      	bne.n	800fee4 <__gethex+0x388>
 800fed0:	1171      	asrs	r1, r6, #5
 800fed2:	2201      	movs	r2, #1
 800fed4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800fed8:	f006 061f 	and.w	r6, r6, #31
 800fedc:	fa02 f606 	lsl.w	r6, r2, r6
 800fee0:	421e      	tst	r6, r3
 800fee2:	d13a      	bne.n	800ff5a <__gethex+0x3fe>
 800fee4:	f045 0520 	orr.w	r5, r5, #32
 800fee8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800feea:	601c      	str	r4, [r3, #0]
 800feec:	9b02      	ldr	r3, [sp, #8]
 800feee:	601f      	str	r7, [r3, #0]
 800fef0:	e6b0      	b.n	800fc54 <__gethex+0xf8>
 800fef2:	4299      	cmp	r1, r3
 800fef4:	f843 cc04 	str.w	ip, [r3, #-4]
 800fef8:	d8d9      	bhi.n	800feae <__gethex+0x352>
 800fefa:	68a3      	ldr	r3, [r4, #8]
 800fefc:	459b      	cmp	fp, r3
 800fefe:	db17      	blt.n	800ff30 <__gethex+0x3d4>
 800ff00:	6861      	ldr	r1, [r4, #4]
 800ff02:	9801      	ldr	r0, [sp, #4]
 800ff04:	3101      	adds	r1, #1
 800ff06:	f7fe f859 	bl	800dfbc <_Balloc>
 800ff0a:	4681      	mov	r9, r0
 800ff0c:	b918      	cbnz	r0, 800ff16 <__gethex+0x3ba>
 800ff0e:	4b1a      	ldr	r3, [pc, #104]	@ (800ff78 <__gethex+0x41c>)
 800ff10:	4602      	mov	r2, r0
 800ff12:	2184      	movs	r1, #132	@ 0x84
 800ff14:	e6c5      	b.n	800fca2 <__gethex+0x146>
 800ff16:	6922      	ldr	r2, [r4, #16]
 800ff18:	3202      	adds	r2, #2
 800ff1a:	f104 010c 	add.w	r1, r4, #12
 800ff1e:	0092      	lsls	r2, r2, #2
 800ff20:	300c      	adds	r0, #12
 800ff22:	f7ff fd69 	bl	800f9f8 <memcpy>
 800ff26:	4621      	mov	r1, r4
 800ff28:	9801      	ldr	r0, [sp, #4]
 800ff2a:	f7fe f887 	bl	800e03c <_Bfree>
 800ff2e:	464c      	mov	r4, r9
 800ff30:	6923      	ldr	r3, [r4, #16]
 800ff32:	1c5a      	adds	r2, r3, #1
 800ff34:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ff38:	6122      	str	r2, [r4, #16]
 800ff3a:	2201      	movs	r2, #1
 800ff3c:	615a      	str	r2, [r3, #20]
 800ff3e:	e7be      	b.n	800febe <__gethex+0x362>
 800ff40:	6922      	ldr	r2, [r4, #16]
 800ff42:	455a      	cmp	r2, fp
 800ff44:	dd0b      	ble.n	800ff5e <__gethex+0x402>
 800ff46:	2101      	movs	r1, #1
 800ff48:	4620      	mov	r0, r4
 800ff4a:	f7ff fd9f 	bl	800fa8c <rshift>
 800ff4e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ff52:	3701      	adds	r7, #1
 800ff54:	42bb      	cmp	r3, r7
 800ff56:	f6ff aee0 	blt.w	800fd1a <__gethex+0x1be>
 800ff5a:	2501      	movs	r5, #1
 800ff5c:	e7c2      	b.n	800fee4 <__gethex+0x388>
 800ff5e:	f016 061f 	ands.w	r6, r6, #31
 800ff62:	d0fa      	beq.n	800ff5a <__gethex+0x3fe>
 800ff64:	4453      	add	r3, sl
 800ff66:	f1c6 0620 	rsb	r6, r6, #32
 800ff6a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ff6e:	f7fe f917 	bl	800e1a0 <__hi0bits>
 800ff72:	42b0      	cmp	r0, r6
 800ff74:	dbe7      	blt.n	800ff46 <__gethex+0x3ea>
 800ff76:	e7f0      	b.n	800ff5a <__gethex+0x3fe>
 800ff78:	08010859 	.word	0x08010859

0800ff7c <L_shift>:
 800ff7c:	f1c2 0208 	rsb	r2, r2, #8
 800ff80:	0092      	lsls	r2, r2, #2
 800ff82:	b570      	push	{r4, r5, r6, lr}
 800ff84:	f1c2 0620 	rsb	r6, r2, #32
 800ff88:	6843      	ldr	r3, [r0, #4]
 800ff8a:	6804      	ldr	r4, [r0, #0]
 800ff8c:	fa03 f506 	lsl.w	r5, r3, r6
 800ff90:	432c      	orrs	r4, r5
 800ff92:	40d3      	lsrs	r3, r2
 800ff94:	6004      	str	r4, [r0, #0]
 800ff96:	f840 3f04 	str.w	r3, [r0, #4]!
 800ff9a:	4288      	cmp	r0, r1
 800ff9c:	d3f4      	bcc.n	800ff88 <L_shift+0xc>
 800ff9e:	bd70      	pop	{r4, r5, r6, pc}

0800ffa0 <__match>:
 800ffa0:	b530      	push	{r4, r5, lr}
 800ffa2:	6803      	ldr	r3, [r0, #0]
 800ffa4:	3301      	adds	r3, #1
 800ffa6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ffaa:	b914      	cbnz	r4, 800ffb2 <__match+0x12>
 800ffac:	6003      	str	r3, [r0, #0]
 800ffae:	2001      	movs	r0, #1
 800ffb0:	bd30      	pop	{r4, r5, pc}
 800ffb2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ffb6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800ffba:	2d19      	cmp	r5, #25
 800ffbc:	bf98      	it	ls
 800ffbe:	3220      	addls	r2, #32
 800ffc0:	42a2      	cmp	r2, r4
 800ffc2:	d0f0      	beq.n	800ffa6 <__match+0x6>
 800ffc4:	2000      	movs	r0, #0
 800ffc6:	e7f3      	b.n	800ffb0 <__match+0x10>

0800ffc8 <__hexnan>:
 800ffc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ffcc:	680b      	ldr	r3, [r1, #0]
 800ffce:	6801      	ldr	r1, [r0, #0]
 800ffd0:	115e      	asrs	r6, r3, #5
 800ffd2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ffd6:	f013 031f 	ands.w	r3, r3, #31
 800ffda:	b087      	sub	sp, #28
 800ffdc:	bf18      	it	ne
 800ffde:	3604      	addne	r6, #4
 800ffe0:	2500      	movs	r5, #0
 800ffe2:	1f37      	subs	r7, r6, #4
 800ffe4:	4682      	mov	sl, r0
 800ffe6:	4690      	mov	r8, r2
 800ffe8:	9301      	str	r3, [sp, #4]
 800ffea:	f846 5c04 	str.w	r5, [r6, #-4]
 800ffee:	46b9      	mov	r9, r7
 800fff0:	463c      	mov	r4, r7
 800fff2:	9502      	str	r5, [sp, #8]
 800fff4:	46ab      	mov	fp, r5
 800fff6:	784a      	ldrb	r2, [r1, #1]
 800fff8:	1c4b      	adds	r3, r1, #1
 800fffa:	9303      	str	r3, [sp, #12]
 800fffc:	b342      	cbz	r2, 8010050 <__hexnan+0x88>
 800fffe:	4610      	mov	r0, r2
 8010000:	9105      	str	r1, [sp, #20]
 8010002:	9204      	str	r2, [sp, #16]
 8010004:	f7ff fd94 	bl	800fb30 <__hexdig_fun>
 8010008:	2800      	cmp	r0, #0
 801000a:	d151      	bne.n	80100b0 <__hexnan+0xe8>
 801000c:	9a04      	ldr	r2, [sp, #16]
 801000e:	9905      	ldr	r1, [sp, #20]
 8010010:	2a20      	cmp	r2, #32
 8010012:	d818      	bhi.n	8010046 <__hexnan+0x7e>
 8010014:	9b02      	ldr	r3, [sp, #8]
 8010016:	459b      	cmp	fp, r3
 8010018:	dd13      	ble.n	8010042 <__hexnan+0x7a>
 801001a:	454c      	cmp	r4, r9
 801001c:	d206      	bcs.n	801002c <__hexnan+0x64>
 801001e:	2d07      	cmp	r5, #7
 8010020:	dc04      	bgt.n	801002c <__hexnan+0x64>
 8010022:	462a      	mov	r2, r5
 8010024:	4649      	mov	r1, r9
 8010026:	4620      	mov	r0, r4
 8010028:	f7ff ffa8 	bl	800ff7c <L_shift>
 801002c:	4544      	cmp	r4, r8
 801002e:	d952      	bls.n	80100d6 <__hexnan+0x10e>
 8010030:	2300      	movs	r3, #0
 8010032:	f1a4 0904 	sub.w	r9, r4, #4
 8010036:	f844 3c04 	str.w	r3, [r4, #-4]
 801003a:	f8cd b008 	str.w	fp, [sp, #8]
 801003e:	464c      	mov	r4, r9
 8010040:	461d      	mov	r5, r3
 8010042:	9903      	ldr	r1, [sp, #12]
 8010044:	e7d7      	b.n	800fff6 <__hexnan+0x2e>
 8010046:	2a29      	cmp	r2, #41	@ 0x29
 8010048:	d157      	bne.n	80100fa <__hexnan+0x132>
 801004a:	3102      	adds	r1, #2
 801004c:	f8ca 1000 	str.w	r1, [sl]
 8010050:	f1bb 0f00 	cmp.w	fp, #0
 8010054:	d051      	beq.n	80100fa <__hexnan+0x132>
 8010056:	454c      	cmp	r4, r9
 8010058:	d206      	bcs.n	8010068 <__hexnan+0xa0>
 801005a:	2d07      	cmp	r5, #7
 801005c:	dc04      	bgt.n	8010068 <__hexnan+0xa0>
 801005e:	462a      	mov	r2, r5
 8010060:	4649      	mov	r1, r9
 8010062:	4620      	mov	r0, r4
 8010064:	f7ff ff8a 	bl	800ff7c <L_shift>
 8010068:	4544      	cmp	r4, r8
 801006a:	d936      	bls.n	80100da <__hexnan+0x112>
 801006c:	f1a8 0204 	sub.w	r2, r8, #4
 8010070:	4623      	mov	r3, r4
 8010072:	f853 1b04 	ldr.w	r1, [r3], #4
 8010076:	f842 1f04 	str.w	r1, [r2, #4]!
 801007a:	429f      	cmp	r7, r3
 801007c:	d2f9      	bcs.n	8010072 <__hexnan+0xaa>
 801007e:	1b3b      	subs	r3, r7, r4
 8010080:	f023 0303 	bic.w	r3, r3, #3
 8010084:	3304      	adds	r3, #4
 8010086:	3401      	adds	r4, #1
 8010088:	3e03      	subs	r6, #3
 801008a:	42b4      	cmp	r4, r6
 801008c:	bf88      	it	hi
 801008e:	2304      	movhi	r3, #4
 8010090:	4443      	add	r3, r8
 8010092:	2200      	movs	r2, #0
 8010094:	f843 2b04 	str.w	r2, [r3], #4
 8010098:	429f      	cmp	r7, r3
 801009a:	d2fb      	bcs.n	8010094 <__hexnan+0xcc>
 801009c:	683b      	ldr	r3, [r7, #0]
 801009e:	b91b      	cbnz	r3, 80100a8 <__hexnan+0xe0>
 80100a0:	4547      	cmp	r7, r8
 80100a2:	d128      	bne.n	80100f6 <__hexnan+0x12e>
 80100a4:	2301      	movs	r3, #1
 80100a6:	603b      	str	r3, [r7, #0]
 80100a8:	2005      	movs	r0, #5
 80100aa:	b007      	add	sp, #28
 80100ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80100b0:	3501      	adds	r5, #1
 80100b2:	2d08      	cmp	r5, #8
 80100b4:	f10b 0b01 	add.w	fp, fp, #1
 80100b8:	dd06      	ble.n	80100c8 <__hexnan+0x100>
 80100ba:	4544      	cmp	r4, r8
 80100bc:	d9c1      	bls.n	8010042 <__hexnan+0x7a>
 80100be:	2300      	movs	r3, #0
 80100c0:	f844 3c04 	str.w	r3, [r4, #-4]
 80100c4:	2501      	movs	r5, #1
 80100c6:	3c04      	subs	r4, #4
 80100c8:	6822      	ldr	r2, [r4, #0]
 80100ca:	f000 000f 	and.w	r0, r0, #15
 80100ce:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80100d2:	6020      	str	r0, [r4, #0]
 80100d4:	e7b5      	b.n	8010042 <__hexnan+0x7a>
 80100d6:	2508      	movs	r5, #8
 80100d8:	e7b3      	b.n	8010042 <__hexnan+0x7a>
 80100da:	9b01      	ldr	r3, [sp, #4]
 80100dc:	2b00      	cmp	r3, #0
 80100de:	d0dd      	beq.n	801009c <__hexnan+0xd4>
 80100e0:	f1c3 0320 	rsb	r3, r3, #32
 80100e4:	f04f 32ff 	mov.w	r2, #4294967295
 80100e8:	40da      	lsrs	r2, r3
 80100ea:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80100ee:	4013      	ands	r3, r2
 80100f0:	f846 3c04 	str.w	r3, [r6, #-4]
 80100f4:	e7d2      	b.n	801009c <__hexnan+0xd4>
 80100f6:	3f04      	subs	r7, #4
 80100f8:	e7d0      	b.n	801009c <__hexnan+0xd4>
 80100fa:	2004      	movs	r0, #4
 80100fc:	e7d5      	b.n	80100aa <__hexnan+0xe2>

080100fe <__ascii_mbtowc>:
 80100fe:	b082      	sub	sp, #8
 8010100:	b901      	cbnz	r1, 8010104 <__ascii_mbtowc+0x6>
 8010102:	a901      	add	r1, sp, #4
 8010104:	b142      	cbz	r2, 8010118 <__ascii_mbtowc+0x1a>
 8010106:	b14b      	cbz	r3, 801011c <__ascii_mbtowc+0x1e>
 8010108:	7813      	ldrb	r3, [r2, #0]
 801010a:	600b      	str	r3, [r1, #0]
 801010c:	7812      	ldrb	r2, [r2, #0]
 801010e:	1e10      	subs	r0, r2, #0
 8010110:	bf18      	it	ne
 8010112:	2001      	movne	r0, #1
 8010114:	b002      	add	sp, #8
 8010116:	4770      	bx	lr
 8010118:	4610      	mov	r0, r2
 801011a:	e7fb      	b.n	8010114 <__ascii_mbtowc+0x16>
 801011c:	f06f 0001 	mvn.w	r0, #1
 8010120:	e7f8      	b.n	8010114 <__ascii_mbtowc+0x16>

08010122 <_realloc_r>:
 8010122:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010126:	4607      	mov	r7, r0
 8010128:	4614      	mov	r4, r2
 801012a:	460d      	mov	r5, r1
 801012c:	b921      	cbnz	r1, 8010138 <_realloc_r+0x16>
 801012e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010132:	4611      	mov	r1, r2
 8010134:	f7fd beb6 	b.w	800dea4 <_malloc_r>
 8010138:	b92a      	cbnz	r2, 8010146 <_realloc_r+0x24>
 801013a:	f7fd fe3f 	bl	800ddbc <_free_r>
 801013e:	4625      	mov	r5, r4
 8010140:	4628      	mov	r0, r5
 8010142:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010146:	f000 f840 	bl	80101ca <_malloc_usable_size_r>
 801014a:	4284      	cmp	r4, r0
 801014c:	4606      	mov	r6, r0
 801014e:	d802      	bhi.n	8010156 <_realloc_r+0x34>
 8010150:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010154:	d8f4      	bhi.n	8010140 <_realloc_r+0x1e>
 8010156:	4621      	mov	r1, r4
 8010158:	4638      	mov	r0, r7
 801015a:	f7fd fea3 	bl	800dea4 <_malloc_r>
 801015e:	4680      	mov	r8, r0
 8010160:	b908      	cbnz	r0, 8010166 <_realloc_r+0x44>
 8010162:	4645      	mov	r5, r8
 8010164:	e7ec      	b.n	8010140 <_realloc_r+0x1e>
 8010166:	42b4      	cmp	r4, r6
 8010168:	4622      	mov	r2, r4
 801016a:	4629      	mov	r1, r5
 801016c:	bf28      	it	cs
 801016e:	4632      	movcs	r2, r6
 8010170:	f7ff fc42 	bl	800f9f8 <memcpy>
 8010174:	4629      	mov	r1, r5
 8010176:	4638      	mov	r0, r7
 8010178:	f7fd fe20 	bl	800ddbc <_free_r>
 801017c:	e7f1      	b.n	8010162 <_realloc_r+0x40>

0801017e <__ascii_wctomb>:
 801017e:	4603      	mov	r3, r0
 8010180:	4608      	mov	r0, r1
 8010182:	b141      	cbz	r1, 8010196 <__ascii_wctomb+0x18>
 8010184:	2aff      	cmp	r2, #255	@ 0xff
 8010186:	d904      	bls.n	8010192 <__ascii_wctomb+0x14>
 8010188:	228a      	movs	r2, #138	@ 0x8a
 801018a:	601a      	str	r2, [r3, #0]
 801018c:	f04f 30ff 	mov.w	r0, #4294967295
 8010190:	4770      	bx	lr
 8010192:	700a      	strb	r2, [r1, #0]
 8010194:	2001      	movs	r0, #1
 8010196:	4770      	bx	lr

08010198 <fiprintf>:
 8010198:	b40e      	push	{r1, r2, r3}
 801019a:	b503      	push	{r0, r1, lr}
 801019c:	4601      	mov	r1, r0
 801019e:	ab03      	add	r3, sp, #12
 80101a0:	4805      	ldr	r0, [pc, #20]	@ (80101b8 <fiprintf+0x20>)
 80101a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80101a6:	6800      	ldr	r0, [r0, #0]
 80101a8:	9301      	str	r3, [sp, #4]
 80101aa:	f000 f83f 	bl	801022c <_vfiprintf_r>
 80101ae:	b002      	add	sp, #8
 80101b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80101b4:	b003      	add	sp, #12
 80101b6:	4770      	bx	lr
 80101b8:	24000110 	.word	0x24000110

080101bc <abort>:
 80101bc:	b508      	push	{r3, lr}
 80101be:	2006      	movs	r0, #6
 80101c0:	f000 fa08 	bl	80105d4 <raise>
 80101c4:	2001      	movs	r0, #1
 80101c6:	f7f0 fd4f 	bl	8000c68 <_exit>

080101ca <_malloc_usable_size_r>:
 80101ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80101ce:	1f18      	subs	r0, r3, #4
 80101d0:	2b00      	cmp	r3, #0
 80101d2:	bfbc      	itt	lt
 80101d4:	580b      	ldrlt	r3, [r1, r0]
 80101d6:	18c0      	addlt	r0, r0, r3
 80101d8:	4770      	bx	lr

080101da <__sfputc_r>:
 80101da:	6893      	ldr	r3, [r2, #8]
 80101dc:	3b01      	subs	r3, #1
 80101de:	2b00      	cmp	r3, #0
 80101e0:	b410      	push	{r4}
 80101e2:	6093      	str	r3, [r2, #8]
 80101e4:	da08      	bge.n	80101f8 <__sfputc_r+0x1e>
 80101e6:	6994      	ldr	r4, [r2, #24]
 80101e8:	42a3      	cmp	r3, r4
 80101ea:	db01      	blt.n	80101f0 <__sfputc_r+0x16>
 80101ec:	290a      	cmp	r1, #10
 80101ee:	d103      	bne.n	80101f8 <__sfputc_r+0x1e>
 80101f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80101f4:	f000 b932 	b.w	801045c <__swbuf_r>
 80101f8:	6813      	ldr	r3, [r2, #0]
 80101fa:	1c58      	adds	r0, r3, #1
 80101fc:	6010      	str	r0, [r2, #0]
 80101fe:	7019      	strb	r1, [r3, #0]
 8010200:	4608      	mov	r0, r1
 8010202:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010206:	4770      	bx	lr

08010208 <__sfputs_r>:
 8010208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801020a:	4606      	mov	r6, r0
 801020c:	460f      	mov	r7, r1
 801020e:	4614      	mov	r4, r2
 8010210:	18d5      	adds	r5, r2, r3
 8010212:	42ac      	cmp	r4, r5
 8010214:	d101      	bne.n	801021a <__sfputs_r+0x12>
 8010216:	2000      	movs	r0, #0
 8010218:	e007      	b.n	801022a <__sfputs_r+0x22>
 801021a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801021e:	463a      	mov	r2, r7
 8010220:	4630      	mov	r0, r6
 8010222:	f7ff ffda 	bl	80101da <__sfputc_r>
 8010226:	1c43      	adds	r3, r0, #1
 8010228:	d1f3      	bne.n	8010212 <__sfputs_r+0xa>
 801022a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801022c <_vfiprintf_r>:
 801022c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010230:	460d      	mov	r5, r1
 8010232:	b09d      	sub	sp, #116	@ 0x74
 8010234:	4614      	mov	r4, r2
 8010236:	4698      	mov	r8, r3
 8010238:	4606      	mov	r6, r0
 801023a:	b118      	cbz	r0, 8010244 <_vfiprintf_r+0x18>
 801023c:	6a03      	ldr	r3, [r0, #32]
 801023e:	b90b      	cbnz	r3, 8010244 <_vfiprintf_r+0x18>
 8010240:	f7fc fe7e 	bl	800cf40 <__sinit>
 8010244:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010246:	07d9      	lsls	r1, r3, #31
 8010248:	d405      	bmi.n	8010256 <_vfiprintf_r+0x2a>
 801024a:	89ab      	ldrh	r3, [r5, #12]
 801024c:	059a      	lsls	r2, r3, #22
 801024e:	d402      	bmi.n	8010256 <_vfiprintf_r+0x2a>
 8010250:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010252:	f7fc ffc4 	bl	800d1de <__retarget_lock_acquire_recursive>
 8010256:	89ab      	ldrh	r3, [r5, #12]
 8010258:	071b      	lsls	r3, r3, #28
 801025a:	d501      	bpl.n	8010260 <_vfiprintf_r+0x34>
 801025c:	692b      	ldr	r3, [r5, #16]
 801025e:	b99b      	cbnz	r3, 8010288 <_vfiprintf_r+0x5c>
 8010260:	4629      	mov	r1, r5
 8010262:	4630      	mov	r0, r6
 8010264:	f000 f938 	bl	80104d8 <__swsetup_r>
 8010268:	b170      	cbz	r0, 8010288 <_vfiprintf_r+0x5c>
 801026a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801026c:	07dc      	lsls	r4, r3, #31
 801026e:	d504      	bpl.n	801027a <_vfiprintf_r+0x4e>
 8010270:	f04f 30ff 	mov.w	r0, #4294967295
 8010274:	b01d      	add	sp, #116	@ 0x74
 8010276:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801027a:	89ab      	ldrh	r3, [r5, #12]
 801027c:	0598      	lsls	r0, r3, #22
 801027e:	d4f7      	bmi.n	8010270 <_vfiprintf_r+0x44>
 8010280:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010282:	f7fc ffad 	bl	800d1e0 <__retarget_lock_release_recursive>
 8010286:	e7f3      	b.n	8010270 <_vfiprintf_r+0x44>
 8010288:	2300      	movs	r3, #0
 801028a:	9309      	str	r3, [sp, #36]	@ 0x24
 801028c:	2320      	movs	r3, #32
 801028e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010292:	f8cd 800c 	str.w	r8, [sp, #12]
 8010296:	2330      	movs	r3, #48	@ 0x30
 8010298:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8010448 <_vfiprintf_r+0x21c>
 801029c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80102a0:	f04f 0901 	mov.w	r9, #1
 80102a4:	4623      	mov	r3, r4
 80102a6:	469a      	mov	sl, r3
 80102a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80102ac:	b10a      	cbz	r2, 80102b2 <_vfiprintf_r+0x86>
 80102ae:	2a25      	cmp	r2, #37	@ 0x25
 80102b0:	d1f9      	bne.n	80102a6 <_vfiprintf_r+0x7a>
 80102b2:	ebba 0b04 	subs.w	fp, sl, r4
 80102b6:	d00b      	beq.n	80102d0 <_vfiprintf_r+0xa4>
 80102b8:	465b      	mov	r3, fp
 80102ba:	4622      	mov	r2, r4
 80102bc:	4629      	mov	r1, r5
 80102be:	4630      	mov	r0, r6
 80102c0:	f7ff ffa2 	bl	8010208 <__sfputs_r>
 80102c4:	3001      	adds	r0, #1
 80102c6:	f000 80a7 	beq.w	8010418 <_vfiprintf_r+0x1ec>
 80102ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80102cc:	445a      	add	r2, fp
 80102ce:	9209      	str	r2, [sp, #36]	@ 0x24
 80102d0:	f89a 3000 	ldrb.w	r3, [sl]
 80102d4:	2b00      	cmp	r3, #0
 80102d6:	f000 809f 	beq.w	8010418 <_vfiprintf_r+0x1ec>
 80102da:	2300      	movs	r3, #0
 80102dc:	f04f 32ff 	mov.w	r2, #4294967295
 80102e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80102e4:	f10a 0a01 	add.w	sl, sl, #1
 80102e8:	9304      	str	r3, [sp, #16]
 80102ea:	9307      	str	r3, [sp, #28]
 80102ec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80102f0:	931a      	str	r3, [sp, #104]	@ 0x68
 80102f2:	4654      	mov	r4, sl
 80102f4:	2205      	movs	r2, #5
 80102f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80102fa:	4853      	ldr	r0, [pc, #332]	@ (8010448 <_vfiprintf_r+0x21c>)
 80102fc:	f7ef fff0 	bl	80002e0 <memchr>
 8010300:	9a04      	ldr	r2, [sp, #16]
 8010302:	b9d8      	cbnz	r0, 801033c <_vfiprintf_r+0x110>
 8010304:	06d1      	lsls	r1, r2, #27
 8010306:	bf44      	itt	mi
 8010308:	2320      	movmi	r3, #32
 801030a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801030e:	0713      	lsls	r3, r2, #28
 8010310:	bf44      	itt	mi
 8010312:	232b      	movmi	r3, #43	@ 0x2b
 8010314:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010318:	f89a 3000 	ldrb.w	r3, [sl]
 801031c:	2b2a      	cmp	r3, #42	@ 0x2a
 801031e:	d015      	beq.n	801034c <_vfiprintf_r+0x120>
 8010320:	9a07      	ldr	r2, [sp, #28]
 8010322:	4654      	mov	r4, sl
 8010324:	2000      	movs	r0, #0
 8010326:	f04f 0c0a 	mov.w	ip, #10
 801032a:	4621      	mov	r1, r4
 801032c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010330:	3b30      	subs	r3, #48	@ 0x30
 8010332:	2b09      	cmp	r3, #9
 8010334:	d94b      	bls.n	80103ce <_vfiprintf_r+0x1a2>
 8010336:	b1b0      	cbz	r0, 8010366 <_vfiprintf_r+0x13a>
 8010338:	9207      	str	r2, [sp, #28]
 801033a:	e014      	b.n	8010366 <_vfiprintf_r+0x13a>
 801033c:	eba0 0308 	sub.w	r3, r0, r8
 8010340:	fa09 f303 	lsl.w	r3, r9, r3
 8010344:	4313      	orrs	r3, r2
 8010346:	9304      	str	r3, [sp, #16]
 8010348:	46a2      	mov	sl, r4
 801034a:	e7d2      	b.n	80102f2 <_vfiprintf_r+0xc6>
 801034c:	9b03      	ldr	r3, [sp, #12]
 801034e:	1d19      	adds	r1, r3, #4
 8010350:	681b      	ldr	r3, [r3, #0]
 8010352:	9103      	str	r1, [sp, #12]
 8010354:	2b00      	cmp	r3, #0
 8010356:	bfbb      	ittet	lt
 8010358:	425b      	neglt	r3, r3
 801035a:	f042 0202 	orrlt.w	r2, r2, #2
 801035e:	9307      	strge	r3, [sp, #28]
 8010360:	9307      	strlt	r3, [sp, #28]
 8010362:	bfb8      	it	lt
 8010364:	9204      	strlt	r2, [sp, #16]
 8010366:	7823      	ldrb	r3, [r4, #0]
 8010368:	2b2e      	cmp	r3, #46	@ 0x2e
 801036a:	d10a      	bne.n	8010382 <_vfiprintf_r+0x156>
 801036c:	7863      	ldrb	r3, [r4, #1]
 801036e:	2b2a      	cmp	r3, #42	@ 0x2a
 8010370:	d132      	bne.n	80103d8 <_vfiprintf_r+0x1ac>
 8010372:	9b03      	ldr	r3, [sp, #12]
 8010374:	1d1a      	adds	r2, r3, #4
 8010376:	681b      	ldr	r3, [r3, #0]
 8010378:	9203      	str	r2, [sp, #12]
 801037a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801037e:	3402      	adds	r4, #2
 8010380:	9305      	str	r3, [sp, #20]
 8010382:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010458 <_vfiprintf_r+0x22c>
 8010386:	7821      	ldrb	r1, [r4, #0]
 8010388:	2203      	movs	r2, #3
 801038a:	4650      	mov	r0, sl
 801038c:	f7ef ffa8 	bl	80002e0 <memchr>
 8010390:	b138      	cbz	r0, 80103a2 <_vfiprintf_r+0x176>
 8010392:	9b04      	ldr	r3, [sp, #16]
 8010394:	eba0 000a 	sub.w	r0, r0, sl
 8010398:	2240      	movs	r2, #64	@ 0x40
 801039a:	4082      	lsls	r2, r0
 801039c:	4313      	orrs	r3, r2
 801039e:	3401      	adds	r4, #1
 80103a0:	9304      	str	r3, [sp, #16]
 80103a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80103a6:	4829      	ldr	r0, [pc, #164]	@ (801044c <_vfiprintf_r+0x220>)
 80103a8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80103ac:	2206      	movs	r2, #6
 80103ae:	f7ef ff97 	bl	80002e0 <memchr>
 80103b2:	2800      	cmp	r0, #0
 80103b4:	d03f      	beq.n	8010436 <_vfiprintf_r+0x20a>
 80103b6:	4b26      	ldr	r3, [pc, #152]	@ (8010450 <_vfiprintf_r+0x224>)
 80103b8:	bb1b      	cbnz	r3, 8010402 <_vfiprintf_r+0x1d6>
 80103ba:	9b03      	ldr	r3, [sp, #12]
 80103bc:	3307      	adds	r3, #7
 80103be:	f023 0307 	bic.w	r3, r3, #7
 80103c2:	3308      	adds	r3, #8
 80103c4:	9303      	str	r3, [sp, #12]
 80103c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80103c8:	443b      	add	r3, r7
 80103ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80103cc:	e76a      	b.n	80102a4 <_vfiprintf_r+0x78>
 80103ce:	fb0c 3202 	mla	r2, ip, r2, r3
 80103d2:	460c      	mov	r4, r1
 80103d4:	2001      	movs	r0, #1
 80103d6:	e7a8      	b.n	801032a <_vfiprintf_r+0xfe>
 80103d8:	2300      	movs	r3, #0
 80103da:	3401      	adds	r4, #1
 80103dc:	9305      	str	r3, [sp, #20]
 80103de:	4619      	mov	r1, r3
 80103e0:	f04f 0c0a 	mov.w	ip, #10
 80103e4:	4620      	mov	r0, r4
 80103e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80103ea:	3a30      	subs	r2, #48	@ 0x30
 80103ec:	2a09      	cmp	r2, #9
 80103ee:	d903      	bls.n	80103f8 <_vfiprintf_r+0x1cc>
 80103f0:	2b00      	cmp	r3, #0
 80103f2:	d0c6      	beq.n	8010382 <_vfiprintf_r+0x156>
 80103f4:	9105      	str	r1, [sp, #20]
 80103f6:	e7c4      	b.n	8010382 <_vfiprintf_r+0x156>
 80103f8:	fb0c 2101 	mla	r1, ip, r1, r2
 80103fc:	4604      	mov	r4, r0
 80103fe:	2301      	movs	r3, #1
 8010400:	e7f0      	b.n	80103e4 <_vfiprintf_r+0x1b8>
 8010402:	ab03      	add	r3, sp, #12
 8010404:	9300      	str	r3, [sp, #0]
 8010406:	462a      	mov	r2, r5
 8010408:	4b12      	ldr	r3, [pc, #72]	@ (8010454 <_vfiprintf_r+0x228>)
 801040a:	a904      	add	r1, sp, #16
 801040c:	4630      	mov	r0, r6
 801040e:	f7fb ff5f 	bl	800c2d0 <_printf_float>
 8010412:	4607      	mov	r7, r0
 8010414:	1c78      	adds	r0, r7, #1
 8010416:	d1d6      	bne.n	80103c6 <_vfiprintf_r+0x19a>
 8010418:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801041a:	07d9      	lsls	r1, r3, #31
 801041c:	d405      	bmi.n	801042a <_vfiprintf_r+0x1fe>
 801041e:	89ab      	ldrh	r3, [r5, #12]
 8010420:	059a      	lsls	r2, r3, #22
 8010422:	d402      	bmi.n	801042a <_vfiprintf_r+0x1fe>
 8010424:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010426:	f7fc fedb 	bl	800d1e0 <__retarget_lock_release_recursive>
 801042a:	89ab      	ldrh	r3, [r5, #12]
 801042c:	065b      	lsls	r3, r3, #25
 801042e:	f53f af1f 	bmi.w	8010270 <_vfiprintf_r+0x44>
 8010432:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010434:	e71e      	b.n	8010274 <_vfiprintf_r+0x48>
 8010436:	ab03      	add	r3, sp, #12
 8010438:	9300      	str	r3, [sp, #0]
 801043a:	462a      	mov	r2, r5
 801043c:	4b05      	ldr	r3, [pc, #20]	@ (8010454 <_vfiprintf_r+0x228>)
 801043e:	a904      	add	r1, sp, #16
 8010440:	4630      	mov	r0, r6
 8010442:	f7fc f9cd 	bl	800c7e0 <_printf_i>
 8010446:	e7e4      	b.n	8010412 <_vfiprintf_r+0x1e6>
 8010448:	080108c5 	.word	0x080108c5
 801044c:	080108cf 	.word	0x080108cf
 8010450:	0800c2d1 	.word	0x0800c2d1
 8010454:	08010209 	.word	0x08010209
 8010458:	080108cb 	.word	0x080108cb

0801045c <__swbuf_r>:
 801045c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801045e:	460e      	mov	r6, r1
 8010460:	4614      	mov	r4, r2
 8010462:	4605      	mov	r5, r0
 8010464:	b118      	cbz	r0, 801046e <__swbuf_r+0x12>
 8010466:	6a03      	ldr	r3, [r0, #32]
 8010468:	b90b      	cbnz	r3, 801046e <__swbuf_r+0x12>
 801046a:	f7fc fd69 	bl	800cf40 <__sinit>
 801046e:	69a3      	ldr	r3, [r4, #24]
 8010470:	60a3      	str	r3, [r4, #8]
 8010472:	89a3      	ldrh	r3, [r4, #12]
 8010474:	071a      	lsls	r2, r3, #28
 8010476:	d501      	bpl.n	801047c <__swbuf_r+0x20>
 8010478:	6923      	ldr	r3, [r4, #16]
 801047a:	b943      	cbnz	r3, 801048e <__swbuf_r+0x32>
 801047c:	4621      	mov	r1, r4
 801047e:	4628      	mov	r0, r5
 8010480:	f000 f82a 	bl	80104d8 <__swsetup_r>
 8010484:	b118      	cbz	r0, 801048e <__swbuf_r+0x32>
 8010486:	f04f 37ff 	mov.w	r7, #4294967295
 801048a:	4638      	mov	r0, r7
 801048c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801048e:	6823      	ldr	r3, [r4, #0]
 8010490:	6922      	ldr	r2, [r4, #16]
 8010492:	1a98      	subs	r0, r3, r2
 8010494:	6963      	ldr	r3, [r4, #20]
 8010496:	b2f6      	uxtb	r6, r6
 8010498:	4283      	cmp	r3, r0
 801049a:	4637      	mov	r7, r6
 801049c:	dc05      	bgt.n	80104aa <__swbuf_r+0x4e>
 801049e:	4621      	mov	r1, r4
 80104a0:	4628      	mov	r0, r5
 80104a2:	f7ff fa45 	bl	800f930 <_fflush_r>
 80104a6:	2800      	cmp	r0, #0
 80104a8:	d1ed      	bne.n	8010486 <__swbuf_r+0x2a>
 80104aa:	68a3      	ldr	r3, [r4, #8]
 80104ac:	3b01      	subs	r3, #1
 80104ae:	60a3      	str	r3, [r4, #8]
 80104b0:	6823      	ldr	r3, [r4, #0]
 80104b2:	1c5a      	adds	r2, r3, #1
 80104b4:	6022      	str	r2, [r4, #0]
 80104b6:	701e      	strb	r6, [r3, #0]
 80104b8:	6962      	ldr	r2, [r4, #20]
 80104ba:	1c43      	adds	r3, r0, #1
 80104bc:	429a      	cmp	r2, r3
 80104be:	d004      	beq.n	80104ca <__swbuf_r+0x6e>
 80104c0:	89a3      	ldrh	r3, [r4, #12]
 80104c2:	07db      	lsls	r3, r3, #31
 80104c4:	d5e1      	bpl.n	801048a <__swbuf_r+0x2e>
 80104c6:	2e0a      	cmp	r6, #10
 80104c8:	d1df      	bne.n	801048a <__swbuf_r+0x2e>
 80104ca:	4621      	mov	r1, r4
 80104cc:	4628      	mov	r0, r5
 80104ce:	f7ff fa2f 	bl	800f930 <_fflush_r>
 80104d2:	2800      	cmp	r0, #0
 80104d4:	d0d9      	beq.n	801048a <__swbuf_r+0x2e>
 80104d6:	e7d6      	b.n	8010486 <__swbuf_r+0x2a>

080104d8 <__swsetup_r>:
 80104d8:	b538      	push	{r3, r4, r5, lr}
 80104da:	4b29      	ldr	r3, [pc, #164]	@ (8010580 <__swsetup_r+0xa8>)
 80104dc:	4605      	mov	r5, r0
 80104de:	6818      	ldr	r0, [r3, #0]
 80104e0:	460c      	mov	r4, r1
 80104e2:	b118      	cbz	r0, 80104ec <__swsetup_r+0x14>
 80104e4:	6a03      	ldr	r3, [r0, #32]
 80104e6:	b90b      	cbnz	r3, 80104ec <__swsetup_r+0x14>
 80104e8:	f7fc fd2a 	bl	800cf40 <__sinit>
 80104ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80104f0:	0719      	lsls	r1, r3, #28
 80104f2:	d422      	bmi.n	801053a <__swsetup_r+0x62>
 80104f4:	06da      	lsls	r2, r3, #27
 80104f6:	d407      	bmi.n	8010508 <__swsetup_r+0x30>
 80104f8:	2209      	movs	r2, #9
 80104fa:	602a      	str	r2, [r5, #0]
 80104fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010500:	81a3      	strh	r3, [r4, #12]
 8010502:	f04f 30ff 	mov.w	r0, #4294967295
 8010506:	e033      	b.n	8010570 <__swsetup_r+0x98>
 8010508:	0758      	lsls	r0, r3, #29
 801050a:	d512      	bpl.n	8010532 <__swsetup_r+0x5a>
 801050c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801050e:	b141      	cbz	r1, 8010522 <__swsetup_r+0x4a>
 8010510:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010514:	4299      	cmp	r1, r3
 8010516:	d002      	beq.n	801051e <__swsetup_r+0x46>
 8010518:	4628      	mov	r0, r5
 801051a:	f7fd fc4f 	bl	800ddbc <_free_r>
 801051e:	2300      	movs	r3, #0
 8010520:	6363      	str	r3, [r4, #52]	@ 0x34
 8010522:	89a3      	ldrh	r3, [r4, #12]
 8010524:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010528:	81a3      	strh	r3, [r4, #12]
 801052a:	2300      	movs	r3, #0
 801052c:	6063      	str	r3, [r4, #4]
 801052e:	6923      	ldr	r3, [r4, #16]
 8010530:	6023      	str	r3, [r4, #0]
 8010532:	89a3      	ldrh	r3, [r4, #12]
 8010534:	f043 0308 	orr.w	r3, r3, #8
 8010538:	81a3      	strh	r3, [r4, #12]
 801053a:	6923      	ldr	r3, [r4, #16]
 801053c:	b94b      	cbnz	r3, 8010552 <__swsetup_r+0x7a>
 801053e:	89a3      	ldrh	r3, [r4, #12]
 8010540:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010544:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010548:	d003      	beq.n	8010552 <__swsetup_r+0x7a>
 801054a:	4621      	mov	r1, r4
 801054c:	4628      	mov	r0, r5
 801054e:	f000 f883 	bl	8010658 <__smakebuf_r>
 8010552:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010556:	f013 0201 	ands.w	r2, r3, #1
 801055a:	d00a      	beq.n	8010572 <__swsetup_r+0x9a>
 801055c:	2200      	movs	r2, #0
 801055e:	60a2      	str	r2, [r4, #8]
 8010560:	6962      	ldr	r2, [r4, #20]
 8010562:	4252      	negs	r2, r2
 8010564:	61a2      	str	r2, [r4, #24]
 8010566:	6922      	ldr	r2, [r4, #16]
 8010568:	b942      	cbnz	r2, 801057c <__swsetup_r+0xa4>
 801056a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801056e:	d1c5      	bne.n	80104fc <__swsetup_r+0x24>
 8010570:	bd38      	pop	{r3, r4, r5, pc}
 8010572:	0799      	lsls	r1, r3, #30
 8010574:	bf58      	it	pl
 8010576:	6962      	ldrpl	r2, [r4, #20]
 8010578:	60a2      	str	r2, [r4, #8]
 801057a:	e7f4      	b.n	8010566 <__swsetup_r+0x8e>
 801057c:	2000      	movs	r0, #0
 801057e:	e7f7      	b.n	8010570 <__swsetup_r+0x98>
 8010580:	24000110 	.word	0x24000110

08010584 <_raise_r>:
 8010584:	291f      	cmp	r1, #31
 8010586:	b538      	push	{r3, r4, r5, lr}
 8010588:	4605      	mov	r5, r0
 801058a:	460c      	mov	r4, r1
 801058c:	d904      	bls.n	8010598 <_raise_r+0x14>
 801058e:	2316      	movs	r3, #22
 8010590:	6003      	str	r3, [r0, #0]
 8010592:	f04f 30ff 	mov.w	r0, #4294967295
 8010596:	bd38      	pop	{r3, r4, r5, pc}
 8010598:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801059a:	b112      	cbz	r2, 80105a2 <_raise_r+0x1e>
 801059c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80105a0:	b94b      	cbnz	r3, 80105b6 <_raise_r+0x32>
 80105a2:	4628      	mov	r0, r5
 80105a4:	f000 f830 	bl	8010608 <_getpid_r>
 80105a8:	4622      	mov	r2, r4
 80105aa:	4601      	mov	r1, r0
 80105ac:	4628      	mov	r0, r5
 80105ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80105b2:	f000 b817 	b.w	80105e4 <_kill_r>
 80105b6:	2b01      	cmp	r3, #1
 80105b8:	d00a      	beq.n	80105d0 <_raise_r+0x4c>
 80105ba:	1c59      	adds	r1, r3, #1
 80105bc:	d103      	bne.n	80105c6 <_raise_r+0x42>
 80105be:	2316      	movs	r3, #22
 80105c0:	6003      	str	r3, [r0, #0]
 80105c2:	2001      	movs	r0, #1
 80105c4:	e7e7      	b.n	8010596 <_raise_r+0x12>
 80105c6:	2100      	movs	r1, #0
 80105c8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80105cc:	4620      	mov	r0, r4
 80105ce:	4798      	blx	r3
 80105d0:	2000      	movs	r0, #0
 80105d2:	e7e0      	b.n	8010596 <_raise_r+0x12>

080105d4 <raise>:
 80105d4:	4b02      	ldr	r3, [pc, #8]	@ (80105e0 <raise+0xc>)
 80105d6:	4601      	mov	r1, r0
 80105d8:	6818      	ldr	r0, [r3, #0]
 80105da:	f7ff bfd3 	b.w	8010584 <_raise_r>
 80105de:	bf00      	nop
 80105e0:	24000110 	.word	0x24000110

080105e4 <_kill_r>:
 80105e4:	b538      	push	{r3, r4, r5, lr}
 80105e6:	4d07      	ldr	r5, [pc, #28]	@ (8010604 <_kill_r+0x20>)
 80105e8:	2300      	movs	r3, #0
 80105ea:	4604      	mov	r4, r0
 80105ec:	4608      	mov	r0, r1
 80105ee:	4611      	mov	r1, r2
 80105f0:	602b      	str	r3, [r5, #0]
 80105f2:	f7f0 fb29 	bl	8000c48 <_kill>
 80105f6:	1c43      	adds	r3, r0, #1
 80105f8:	d102      	bne.n	8010600 <_kill_r+0x1c>
 80105fa:	682b      	ldr	r3, [r5, #0]
 80105fc:	b103      	cbz	r3, 8010600 <_kill_r+0x1c>
 80105fe:	6023      	str	r3, [r4, #0]
 8010600:	bd38      	pop	{r3, r4, r5, pc}
 8010602:	bf00      	nop
 8010604:	24002074 	.word	0x24002074

08010608 <_getpid_r>:
 8010608:	f7f0 bb16 	b.w	8000c38 <_getpid>

0801060c <__swhatbuf_r>:
 801060c:	b570      	push	{r4, r5, r6, lr}
 801060e:	460c      	mov	r4, r1
 8010610:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010614:	2900      	cmp	r1, #0
 8010616:	b096      	sub	sp, #88	@ 0x58
 8010618:	4615      	mov	r5, r2
 801061a:	461e      	mov	r6, r3
 801061c:	da0d      	bge.n	801063a <__swhatbuf_r+0x2e>
 801061e:	89a3      	ldrh	r3, [r4, #12]
 8010620:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010624:	f04f 0100 	mov.w	r1, #0
 8010628:	bf14      	ite	ne
 801062a:	2340      	movne	r3, #64	@ 0x40
 801062c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010630:	2000      	movs	r0, #0
 8010632:	6031      	str	r1, [r6, #0]
 8010634:	602b      	str	r3, [r5, #0]
 8010636:	b016      	add	sp, #88	@ 0x58
 8010638:	bd70      	pop	{r4, r5, r6, pc}
 801063a:	466a      	mov	r2, sp
 801063c:	f000 f848 	bl	80106d0 <_fstat_r>
 8010640:	2800      	cmp	r0, #0
 8010642:	dbec      	blt.n	801061e <__swhatbuf_r+0x12>
 8010644:	9901      	ldr	r1, [sp, #4]
 8010646:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801064a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801064e:	4259      	negs	r1, r3
 8010650:	4159      	adcs	r1, r3
 8010652:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010656:	e7eb      	b.n	8010630 <__swhatbuf_r+0x24>

08010658 <__smakebuf_r>:
 8010658:	898b      	ldrh	r3, [r1, #12]
 801065a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801065c:	079d      	lsls	r5, r3, #30
 801065e:	4606      	mov	r6, r0
 8010660:	460c      	mov	r4, r1
 8010662:	d507      	bpl.n	8010674 <__smakebuf_r+0x1c>
 8010664:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010668:	6023      	str	r3, [r4, #0]
 801066a:	6123      	str	r3, [r4, #16]
 801066c:	2301      	movs	r3, #1
 801066e:	6163      	str	r3, [r4, #20]
 8010670:	b003      	add	sp, #12
 8010672:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010674:	ab01      	add	r3, sp, #4
 8010676:	466a      	mov	r2, sp
 8010678:	f7ff ffc8 	bl	801060c <__swhatbuf_r>
 801067c:	9f00      	ldr	r7, [sp, #0]
 801067e:	4605      	mov	r5, r0
 8010680:	4639      	mov	r1, r7
 8010682:	4630      	mov	r0, r6
 8010684:	f7fd fc0e 	bl	800dea4 <_malloc_r>
 8010688:	b948      	cbnz	r0, 801069e <__smakebuf_r+0x46>
 801068a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801068e:	059a      	lsls	r2, r3, #22
 8010690:	d4ee      	bmi.n	8010670 <__smakebuf_r+0x18>
 8010692:	f023 0303 	bic.w	r3, r3, #3
 8010696:	f043 0302 	orr.w	r3, r3, #2
 801069a:	81a3      	strh	r3, [r4, #12]
 801069c:	e7e2      	b.n	8010664 <__smakebuf_r+0xc>
 801069e:	89a3      	ldrh	r3, [r4, #12]
 80106a0:	6020      	str	r0, [r4, #0]
 80106a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80106a6:	81a3      	strh	r3, [r4, #12]
 80106a8:	9b01      	ldr	r3, [sp, #4]
 80106aa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80106ae:	b15b      	cbz	r3, 80106c8 <__smakebuf_r+0x70>
 80106b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80106b4:	4630      	mov	r0, r6
 80106b6:	f000 f81d 	bl	80106f4 <_isatty_r>
 80106ba:	b128      	cbz	r0, 80106c8 <__smakebuf_r+0x70>
 80106bc:	89a3      	ldrh	r3, [r4, #12]
 80106be:	f023 0303 	bic.w	r3, r3, #3
 80106c2:	f043 0301 	orr.w	r3, r3, #1
 80106c6:	81a3      	strh	r3, [r4, #12]
 80106c8:	89a3      	ldrh	r3, [r4, #12]
 80106ca:	431d      	orrs	r5, r3
 80106cc:	81a5      	strh	r5, [r4, #12]
 80106ce:	e7cf      	b.n	8010670 <__smakebuf_r+0x18>

080106d0 <_fstat_r>:
 80106d0:	b538      	push	{r3, r4, r5, lr}
 80106d2:	4d07      	ldr	r5, [pc, #28]	@ (80106f0 <_fstat_r+0x20>)
 80106d4:	2300      	movs	r3, #0
 80106d6:	4604      	mov	r4, r0
 80106d8:	4608      	mov	r0, r1
 80106da:	4611      	mov	r1, r2
 80106dc:	602b      	str	r3, [r5, #0]
 80106de:	f7f0 fb13 	bl	8000d08 <_fstat>
 80106e2:	1c43      	adds	r3, r0, #1
 80106e4:	d102      	bne.n	80106ec <_fstat_r+0x1c>
 80106e6:	682b      	ldr	r3, [r5, #0]
 80106e8:	b103      	cbz	r3, 80106ec <_fstat_r+0x1c>
 80106ea:	6023      	str	r3, [r4, #0]
 80106ec:	bd38      	pop	{r3, r4, r5, pc}
 80106ee:	bf00      	nop
 80106f0:	24002074 	.word	0x24002074

080106f4 <_isatty_r>:
 80106f4:	b538      	push	{r3, r4, r5, lr}
 80106f6:	4d06      	ldr	r5, [pc, #24]	@ (8010710 <_isatty_r+0x1c>)
 80106f8:	2300      	movs	r3, #0
 80106fa:	4604      	mov	r4, r0
 80106fc:	4608      	mov	r0, r1
 80106fe:	602b      	str	r3, [r5, #0]
 8010700:	f7f0 fb12 	bl	8000d28 <_isatty>
 8010704:	1c43      	adds	r3, r0, #1
 8010706:	d102      	bne.n	801070e <_isatty_r+0x1a>
 8010708:	682b      	ldr	r3, [r5, #0]
 801070a:	b103      	cbz	r3, 801070e <_isatty_r+0x1a>
 801070c:	6023      	str	r3, [r4, #0]
 801070e:	bd38      	pop	{r3, r4, r5, pc}
 8010710:	24002074 	.word	0x24002074

08010714 <_init>:
 8010714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010716:	bf00      	nop
 8010718:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801071a:	bc08      	pop	{r3}
 801071c:	469e      	mov	lr, r3
 801071e:	4770      	bx	lr

08010720 <_fini>:
 8010720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010722:	bf00      	nop
 8010724:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010726:	bc08      	pop	{r3}
 8010728:	469e      	mov	lr, r3
 801072a:	4770      	bx	lr
