{
 "metadata": {
  "name": "",
  "signature": "sha256:abc6751354cf3984fdb62c9b53aaed552cd055b988dc17a8831e7ec12f6b34c3"
 },
 "nbformat": 3,
 "nbformat_minor": 0,
 "worksheets": [
  {
   "cells": [
    {
     "cell_type": "code",
     "collapsed": false,
     "input": [
      "%%writefile ../hdl/fifo.v\n",
      "module fifo (\n",
      "    clK, \n",
      "    fifo_WR,\n",
      "    fifo_IN,\n",
      "    fifo_RD,\n",
      "    fifo_OUT,\n",
      "    rsT,\n",
      "    statuS\n",
      "    );\n",
      "\n",
      "    parameter DATA = 16;\n",
      "    parameter ADDR = 5;\n",
      "    \n",
      "    input clK;\n",
      "    \n",
      "    // in fifo\n",
      "    input  wire              fifo_WR;\n",
      "    input  wire [DATA-1:0]   fifo_IN;\n",
      "    \n",
      "    // out fifo\n",
      "    input  wire              fifo_RD;\n",
      "    output wire [DATA-1:0]   fifo_OUT;\n",
      "    input  wire              rsT;\n",
      "    output wire [1:0]        statuS;\n",
      "    reg         [ADDR-1:0]   Address_In;\n",
      "    reg         [ADDR-1:0]   Address_Out;\n",
      "    reg         [ADDR-1:0]   Diff;\n",
      " \n",
      "    dpram Fifomem (\n",
      "        .clK(clK), \n",
      "\n",
      "        .a_port_WR(fifo_WR),\n",
      "        .a_port_ADDR(Address_In),\n",
      "        .a_port_data_IN(fifo_IN),\n",
      "        .a_port_data_OUT(),\n",
      "\n",
      "        .b_port_WR(1'b0),\n",
      "        .b_port_ADDR(Address_Out),\n",
      "        .b_port_data_IN(),\n",
      "        .b_port_data_OUT(fifo_OUT)\n",
      "        );\n",
      "    defparam Fifomem.DATA = DATA;\n",
      "    defparam Fifomem.ADDR = ADDR;\n",
      "\n",
      "    assign statuS = Diff;\n",
      "\n",
      "\n",
      "    initial begin\n",
      "        $dumpfile(\"dump.lxt\");\n",
      "        $dumpvars();\n",
      "    end\n",
      "    \n",
      "    initial begin\n",
      "        Address_Out <= 0;\n",
      "        Address_In  <= 0;\n",
      "        Diff        <= 0;\n",
      "    end\n",
      "        \n",
      "    always @(posedge clK) begin\n",
      "        if (rsT) begin\n",
      "            Address_Out <= 0;\n",
      "            Address_In  <= 0;\n",
      "            Diff        <= 0;\n",
      "        end\n",
      "\n",
      "        if (fifo_WR & fifo_RD) begin            \n",
      "            Address_In <= Address_In + 1;\n",
      "            Address_Out <= Address_Out + 1;\n",
      "        end\n",
      "        else if (fifo_WR) begin\n",
      "            Address_In <= Address_In + 1;\n",
      "            Diff       <= Diff + 1;\n",
      "        end        \n",
      "        else if (fifo_RD) begin\n",
      "            Address_Out <= Address_Out + 1;\n",
      "            Diff        <= Diff - 1;\n",
      "        end   \n",
      "    end\n",
      "\n",
      "endmodule"
     ],
     "language": "python",
     "metadata": {},
     "outputs": [
      {
       "output_type": "stream",
       "stream": "stdout",
       "text": [
        "Overwriting ../hdl/fifo.v\n"
       ]
      }
     ],
     "prompt_number": 26
    },
    {
     "cell_type": "code",
     "collapsed": false,
     "input": [],
     "language": "python",
     "metadata": {},
     "outputs": []
    }
   ],
   "metadata": {}
  }
 ]
}