set_min_delay 30 -rise_from clk2 -fall_through and1 -rise_to clk1 -ignore_clock_latency -probe -reset_path
