<dec f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='326' type='llvm::SDValue llvm::SITargetLowering::splitUnaryVectorOp(llvm::SDValue Op, llvm::SelectionDAG &amp; DAG) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3664' ll='3680' type='llvm::SDValue llvm::SITargetLowering::splitUnaryVectorOp(llvm::SDValue Op, llvm::SelectionDAG &amp; DAG) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3749' u='c' c='_ZNK4llvm16SITargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3658'>//===----------------------------------------------------------------------===//
// Custom DAG Lowering Operations
//===----------------------------------------------------------------------===//

// Work around LegalizeDAG doing the wrong thing and fully scalarizing if the
// wider vector type is legal.</doc>
