

================================================================
== Vivado HLS Report for 'fir_operator_s'
================================================================
* Date:           Sun Aug  7 01:22:16 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        fir_hls_proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.52|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  161|  161|  161|  161|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- loop    |  160|  160|         5|          -|          -|    32|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: x_read [1/1] 0.00ns
:0  %x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind

ST_1: stg_8 [1/1] 1.57ns
:1  br label %1


 <State 2>: 4.11ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i6 [ 31, %0 ], [ %i_1, %6 ]

ST_2: acc [1/1] 0.00ns
:1  %acc = phi i32 [ 0, %0 ], [ %acc_1, %6 ]

ST_2: i_cast [1/1] 0.00ns
:2  %i_cast = sext i6 %i to i32

ST_2: tmp [1/1] 0.00ns
:3  %tmp = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %i, i32 5)

ST_2: empty [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

ST_2: stg_14 [1/1] 0.00ns
:5  br i1 %tmp, label %7, label %2

ST_2: stg_15 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str3) nounwind

ST_2: tmp_2 [1/1] 1.94ns
:1  %tmp_2 = icmp eq i6 %i, 0

ST_2: stg_17 [1/1] 0.00ns
:2  br i1 %tmp_2, label %3, label %4

ST_2: tmp_3 [1/1] 1.72ns
:0  %tmp_3 = add i6 %i, -1

ST_2: tmp_4 [1/1] 0.00ns
:1  %tmp_4 = zext i6 %tmp_3 to i64

ST_2: fir1_shift_reg_addr [1/1] 0.00ns
:2  %fir1_shift_reg_addr = getelementptr [31 x i32]* @fir1_shift_reg, i64 0, i64 %tmp_4

ST_2: m [2/2] 2.39ns
:3  %m = load i32* %fir1_shift_reg_addr, align 4

ST_2: stg_22 [1/1] 2.39ns
:0  store i32 %x_read, i32* getelementptr inbounds ([31 x i32]* @fir1_shift_reg, i64 0, i64 0), align 16

ST_2: stg_23 [1/1] 1.57ns
:1  br label %6

ST_2: stg_24 [1/1] 0.00ns
:0  ret i32 %acc


 <State 3>: 4.78ns
ST_3: m [1/2] 2.39ns
:3  %m = load i32* %fir1_shift_reg_addr, align 4

ST_3: tmp_5 [1/1] 1.94ns
:4  %tmp_5 = icmp eq i6 %i, 31

ST_3: stg_27 [1/1] 0.00ns
:5  br i1 %tmp_5, label %._crit_edge, label %5

ST_3: tmp_6 [1/1] 0.00ns
:0  %tmp_6 = zext i32 %i_cast to i64

ST_3: fir1_shift_reg_addr_1 [1/1] 0.00ns
:1  %fir1_shift_reg_addr_1 = getelementptr [31 x i32]* @fir1_shift_reg, i64 0, i64 %tmp_6

ST_3: stg_30 [1/1] 2.39ns
:2  store i32 %m, i32* %fir1_shift_reg_addr_1, align 4

ST_3: stg_31 [1/1] 0.00ns
:3  br label %._crit_edge

ST_3: stg_32 [1/1] 1.57ns
._crit_edge:0  br label %6

ST_3: tmp_7 [1/1] 0.00ns
:1  %tmp_7 = zext i32 %i_cast to i64

ST_3: c_addr [1/1] 0.00ns
:2  %c_addr = getelementptr [32 x i15]* @c, i64 0, i64 %tmp_7

ST_3: c_load [2/2] 2.39ns
:3  %c_load = load i15* %c_addr, align 2

ST_3: i_1 [1/1] 1.72ns
:7  %i_1 = add i6 %i, -1


 <State 4>: 8.47ns
ST_4: m1 [1/1] 0.00ns
:0  %m1 = phi i32 [ %x_read, %3 ], [ %m, %._crit_edge ]

ST_4: c_load [1/2] 2.39ns
:3  %c_load = load i15* %c_addr, align 2

ST_4: CFir_c_load_cast [1/1] 0.00ns
:4  %CFir_c_load_cast = sext i15 %c_load to i32

ST_4: tmp_8 [3/3] 6.08ns
:5  %tmp_8 = mul nsw i32 %CFir_c_load_cast, %m1


 <State 5>: 6.08ns
ST_5: tmp_8 [2/3] 6.08ns
:5  %tmp_8 = mul nsw i32 %CFir_c_load_cast, %m1


 <State 6>: 8.52ns
ST_6: tmp_8 [1/3] 6.08ns
:5  %tmp_8 = mul nsw i32 %CFir_c_load_cast, %m1

ST_6: acc_1 [1/1] 2.44ns
:6  %acc_1 = add nsw i32 %tmp_8, %acc

ST_6: stg_44 [1/1] 0.00ns
:8  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fir1_shift_reg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ c]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read                (read             ) [ 0011111]
stg_8                 (br               ) [ 0111111]
i                     (phi              ) [ 0011000]
acc                   (phi              ) [ 0011111]
i_cast                (sext             ) [ 0001000]
tmp                   (bitselect        ) [ 0011111]
empty                 (speclooptripcount) [ 0000000]
stg_14                (br               ) [ 0000000]
stg_15                (specloopname     ) [ 0000000]
tmp_2                 (icmp             ) [ 0011111]
stg_17                (br               ) [ 0000000]
tmp_3                 (add              ) [ 0000000]
tmp_4                 (zext             ) [ 0000000]
fir1_shift_reg_addr   (getelementptr    ) [ 0001000]
stg_22                (store            ) [ 0000000]
stg_23                (br               ) [ 0011111]
stg_24                (ret              ) [ 0000000]
m                     (load             ) [ 0011111]
tmp_5                 (icmp             ) [ 0011111]
stg_27                (br               ) [ 0000000]
tmp_6                 (zext             ) [ 0000000]
fir1_shift_reg_addr_1 (getelementptr    ) [ 0000000]
stg_30                (store            ) [ 0000000]
stg_31                (br               ) [ 0000000]
stg_32                (br               ) [ 0011111]
tmp_7                 (zext             ) [ 0000000]
c_addr                (getelementptr    ) [ 0000100]
i_1                   (add              ) [ 0110111]
m1                    (phi              ) [ 0000111]
c_load                (load             ) [ 0000000]
CFir_c_load_cast      (sext             ) [ 0000011]
tmp_8                 (mul              ) [ 0000000]
acc_1                 (add              ) [ 0111111]
stg_44                (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fir1_shift_reg">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir1_shift_reg"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="x_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="fir1_shift_reg_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="6" slack="0"/>
<pin id="42" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir1_shift_reg_addr/2 "/>
</bind>
</comp>

<comp id="45" class="1004" name="grp_access_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="5" slack="0"/>
<pin id="47" dir="0" index="1" bw="32" slack="0"/>
<pin id="48" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="m/2 stg_22/2 stg_30/3 "/>
</bind>
</comp>

<comp id="51" class="1004" name="fir1_shift_reg_addr_1_gep_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="32" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="0" index="2" bw="32" slack="0"/>
<pin id="55" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir1_shift_reg_addr_1/3 "/>
</bind>
</comp>

<comp id="60" class="1004" name="c_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="15" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="0"/>
<pin id="64" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/3 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="5" slack="0"/>
<pin id="69" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="70" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/3 "/>
</bind>
</comp>

<comp id="72" class="1005" name="i_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="6" slack="1"/>
<pin id="74" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_phi_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="6" slack="1"/>
<pin id="78" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="6" slack="1"/>
<pin id="80" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="84" class="1005" name="acc_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="1"/>
<pin id="86" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="acc_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="1"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="32" slack="1"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc/2 "/>
</bind>
</comp>

<comp id="96" class="1005" name="m1_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="1"/>
<pin id="98" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="m1 (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="m1_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="3"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="32" slack="1"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m1/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="6" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/2 i_1/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="i_cast_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="6" slack="0"/>
<pin id="115" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="6" slack="0"/>
<pin id="120" dir="0" index="2" bw="4" slack="0"/>
<pin id="121" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp_2_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="6" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_4_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="6" slack="0"/>
<pin id="133" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_5_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="6" slack="1"/>
<pin id="138" dir="0" index="1" bw="6" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_6_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="1"/>
<pin id="144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_7_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="1"/>
<pin id="148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="CFir_c_load_cast_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="15" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="CFir_c_load_cast/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="15" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="acc_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="4"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1/6 "/>
</bind>
</comp>

<comp id="166" class="1005" name="x_read_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="172" class="1005" name="i_cast_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="181" class="1005" name="tmp_2_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="185" class="1005" name="fir1_shift_reg_addr_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="1"/>
<pin id="187" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="fir1_shift_reg_addr "/>
</bind>
</comp>

<comp id="190" class="1005" name="m_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="198" class="1005" name="c_addr_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="1"/>
<pin id="200" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="203" class="1005" name="i_1_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="1"/>
<pin id="205" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="208" class="1005" name="CFir_c_load_cast_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="CFir_c_load_cast "/>
</bind>
</comp>

<comp id="213" class="1005" name="acc_1_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="6" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="28" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="38" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="50"><net_src comp="30" pin="0"/><net_sink comp="45" pin=0"/></net>

<net id="56"><net_src comp="2" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="28" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="58"><net_src comp="45" pin="2"/><net_sink comp="45" pin=1"/></net>

<net id="59"><net_src comp="51" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="28" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="72" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="76" pin="4"/><net_sink comp="72" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="88" pin="4"/><net_sink comp="84" pin=0"/></net>

<net id="105"><net_src comp="99" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="110"><net_src comp="76" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="112"><net_src comp="72" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="76" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="76" pin="4"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="129"><net_src comp="76" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="134"><net_src comp="106" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="140"><net_src comp="72" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="142" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="149"><net_src comp="146" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="153"><net_src comp="67" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="99" pin="4"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="154" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="84" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="32" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="45" pin=1"/></net>

<net id="171"><net_src comp="166" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="175"><net_src comp="113" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="184"><net_src comp="125" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="38" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="45" pin=0"/></net>

<net id="193"><net_src comp="45" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="201"><net_src comp="60" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="206"><net_src comp="106" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="211"><net_src comp="150" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="216"><net_src comp="160" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="88" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fir1_shift_reg | {2 3 }
 - Input state : 
	Port: fir_operator() : x | {1 }
	Port: fir_operator() : fir1_shift_reg | {2 3 }
	Port: fir_operator() : c | {3 4 }
  - Chain level:
	State 1
	State 2
		i_cast : 1
		tmp : 1
		stg_14 : 2
		tmp_2 : 1
		stg_17 : 2
		tmp_3 : 1
		tmp_4 : 2
		fir1_shift_reg_addr : 3
		m : 4
		stg_24 : 1
	State 3
		stg_27 : 1
		fir1_shift_reg_addr_1 : 1
		stg_30 : 2
		c_addr : 1
		c_load : 2
	State 4
		CFir_c_load_cast : 1
		tmp_8 : 2
	State 5
	State 6
		acc_1 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    add   |        grp_fu_106       |    0    |    0    |    6    |
|          |       acc_1_fu_160      |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |       tmp_2_fu_125      |    0    |    0    |    3    |
|          |       tmp_5_fu_136      |    0    |    0    |    3    |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_154       |    2    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |    x_read_read_fu_32    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |      i_cast_fu_113      |    0    |    0    |    0    |
|          | CFir_c_load_cast_fu_150 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|        tmp_fu_117       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_4_fu_131      |    0    |    0    |    0    |
|   zext   |       tmp_6_fu_142      |    0    |    0    |    0    |
|          |       tmp_7_fu_146      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    2    |    0    |    44   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  CFir_c_load_cast_reg_208 |   32   |
|       acc_1_reg_213       |   32   |
|         acc_reg_84        |   32   |
|       c_addr_reg_198      |    5   |
|fir1_shift_reg_addr_reg_185|    5   |
|        i_1_reg_203        |    6   |
|       i_cast_reg_172      |   32   |
|          i_reg_72         |    6   |
|         m1_reg_96         |   32   |
|         m_reg_190         |   32   |
|       tmp_2_reg_181       |    1   |
|       x_read_reg_166      |   32   |
+---------------------------+--------+
|           Total           |   247  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_45 |  p0  |   4  |   5  |   20   ||    5    |
| grp_access_fu_45 |  p1  |   2  |  32  |   64   ||    32   |
| grp_access_fu_67 |  p0  |   2  |   5  |   10   ||    5    |
|     i_reg_72     |  p0  |   2  |   6  |   12   ||    6    |
|    acc_reg_84    |  p0  |   2  |  32  |   64   ||    32   |
|    grp_fu_106    |  p0  |   2  |   6  |   12   ||    6    |
|    grp_fu_154    |  p0  |   2  |  15  |   30   ||    15   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   212  ||  10.997 ||   101   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   44   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   101  |
|  Register |    -   |    -   |   247  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   10   |   247  |   145  |
+-----------+--------+--------+--------+--------+
