Timing Violation Report Min Delay Analysis

SmartTime Version v2021.2
Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)
Date: Tue Oct  5 11:38:36 2021


Design: top
Family: PolarFire
Die: MPF100T
Package: FCVG484
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v2021.2 release notes for more details.

Path 1
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[15]:SLn
  Delay (ns):              1.995
  Slack (ns):             -0.722
  Arrival (ns):            6.264
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 2
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[16]:SLn
  Delay (ns):              1.995
  Slack (ns):             -0.721
  Arrival (ns):            6.264
  Required (ns):           6.985
  Operating Conditions: fast_hv_lt

Path 3
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[14]:SLn
  Delay (ns):              1.996
  Slack (ns):             -0.721
  Arrival (ns):            6.265
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 4
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[13]:SLn
  Delay (ns):              1.996
  Slack (ns):             -0.721
  Arrival (ns):            6.265
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 5
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[19]:SLn
  Delay (ns):              1.997
  Slack (ns):             -0.720
  Arrival (ns):            6.266
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 6
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[18]:SLn
  Delay (ns):              1.997
  Slack (ns):             -0.720
  Arrival (ns):            6.266
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 7
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[17]:SLn
  Delay (ns):              1.996
  Slack (ns):             -0.720
  Arrival (ns):            6.265
  Required (ns):           6.985
  Operating Conditions: fast_hv_lt

Path 8
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[0]:SLn
  Delay (ns):              1.997
  Slack (ns):             -0.719
  Arrival (ns):            6.266
  Required (ns):           6.985
  Operating Conditions: fast_hv_lt

Path 9
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[23]:SLn
  Delay (ns):              2.042
  Slack (ns):             -0.671
  Arrival (ns):            6.311
  Required (ns):           6.982
  Operating Conditions: fast_hv_lt

Path 10
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[21]:SLn
  Delay (ns):              2.041
  Slack (ns):             -0.671
  Arrival (ns):            6.310
  Required (ns):           6.981
  Operating Conditions: fast_hv_lt

Path 11
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[19]:SLn
  Delay (ns):              2.042
  Slack (ns):             -0.670
  Arrival (ns):            6.311
  Required (ns):           6.981
  Operating Conditions: fast_hv_lt

Path 12
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[17]:SLn
  Delay (ns):              2.042
  Slack (ns):             -0.670
  Arrival (ns):            6.311
  Required (ns):           6.981
  Operating Conditions: fast_hv_lt

Path 13
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[13]:SLn
  Delay (ns):              2.043
  Slack (ns):             -0.670
  Arrival (ns):            6.312
  Required (ns):           6.982
  Operating Conditions: fast_hv_lt

Path 14
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[22]:SLn
  Delay (ns):              2.043
  Slack (ns):             -0.669
  Arrival (ns):            6.312
  Required (ns):           6.981
  Operating Conditions: fast_hv_lt

Path 15
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[20]:SLn
  Delay (ns):              2.043
  Slack (ns):             -0.669
  Arrival (ns):            6.312
  Required (ns):           6.981
  Operating Conditions: fast_hv_lt

Path 16
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[18]:SLn
  Delay (ns):              2.043
  Slack (ns):             -0.669
  Arrival (ns):            6.312
  Required (ns):           6.981
  Operating Conditions: fast_hv_lt

Path 17
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[16]:SLn
  Delay (ns):              2.043
  Slack (ns):             -0.669
  Arrival (ns):            6.312
  Required (ns):           6.981
  Operating Conditions: fast_hv_lt

Path 18
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[15]:SLn
  Delay (ns):              2.043
  Slack (ns):             -0.669
  Arrival (ns):            6.312
  Required (ns):           6.981
  Operating Conditions: fast_hv_lt

Path 19
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[12]:SLn
  Delay (ns):              2.044
  Slack (ns):             -0.669
  Arrival (ns):            6.313
  Required (ns):           6.982
  Operating Conditions: fast_hv_lt

Path 20
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[14]:SLn
  Delay (ns):              2.044
  Slack (ns):             -0.668
  Arrival (ns):            6.313
  Required (ns):           6.981
  Operating Conditions: fast_hv_lt

Path 21
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[8]:SLn
  Delay (ns):              2.062
  Slack (ns):             -0.653
  Arrival (ns):            6.331
  Required (ns):           6.984
  Operating Conditions: fast_hv_lt

Path 22
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[12]:SLn
  Delay (ns):              2.062
  Slack (ns):             -0.653
  Arrival (ns):            6.331
  Required (ns):           6.984
  Operating Conditions: fast_hv_lt

Path 23
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[9]:SLn
  Delay (ns):              2.063
  Slack (ns):             -0.652
  Arrival (ns):            6.332
  Required (ns):           6.984
  Operating Conditions: fast_hv_lt

Path 24
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[4]:SLn
  Delay (ns):              2.063
  Slack (ns):             -0.652
  Arrival (ns):            6.332
  Required (ns):           6.984
  Operating Conditions: fast_hv_lt

Path 25
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[10]:SLn
  Delay (ns):              2.063
  Slack (ns):             -0.652
  Arrival (ns):            6.332
  Required (ns):           6.984
  Operating Conditions: fast_hv_lt

Path 26
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[7]:SLn
  Delay (ns):              2.064
  Slack (ns):             -0.651
  Arrival (ns):            6.333
  Required (ns):           6.984
  Operating Conditions: fast_hv_lt

Path 27
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[6]:SLn
  Delay (ns):              2.064
  Slack (ns):             -0.651
  Arrival (ns):            6.333
  Required (ns):           6.984
  Operating Conditions: fast_hv_lt

Path 28
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[2]:SLn
  Delay (ns):              2.064
  Slack (ns):             -0.651
  Arrival (ns):            6.333
  Required (ns):           6.984
  Operating Conditions: fast_hv_lt

Path 29
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[11]:SLn
  Delay (ns):              2.064
  Slack (ns):             -0.651
  Arrival (ns):            6.333
  Required (ns):           6.984
  Operating Conditions: fast_hv_lt

Path 30
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[29]:SLn
  Delay (ns):              2.082
  Slack (ns):             -0.636
  Arrival (ns):            6.351
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 31
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[27]:SLn
  Delay (ns):              2.082
  Slack (ns):             -0.636
  Arrival (ns):            6.351
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 32
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[32]:SLn
  Delay (ns):              2.082
  Slack (ns):             -0.635
  Arrival (ns):            6.351
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 33
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[28]:SLn
  Delay (ns):              2.083
  Slack (ns):             -0.635
  Arrival (ns):            6.352
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 34
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[24]:SLn
  Delay (ns):              2.083
  Slack (ns):             -0.635
  Arrival (ns):            6.352
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 35
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[20]:SLn
  Delay (ns):              2.083
  Slack (ns):             -0.635
  Arrival (ns):            6.352
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 36
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[25]:SLn
  Delay (ns):              2.084
  Slack (ns):             -0.634
  Arrival (ns):            6.353
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 37
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[23]:SLn
  Delay (ns):              2.084
  Slack (ns):             -0.634
  Arrival (ns):            6.353
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 38
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[30]:SLn
  Delay (ns):              2.084
  Slack (ns):             -0.633
  Arrival (ns):            6.353
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 39
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[26]:SLn
  Delay (ns):              2.085
  Slack (ns):             -0.633
  Arrival (ns):            6.354
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 40
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[22]:SLn
  Delay (ns):              2.085
  Slack (ns):             -0.633
  Arrival (ns):            6.354
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 41
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[3]:SLn
  Delay (ns):              2.081
  Slack (ns):             -0.630
  Arrival (ns):            6.350
  Required (ns):           6.980
  Operating Conditions: fast_hv_lt

Path 42
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/led[1]:SLn
  Delay (ns):              2.082
  Slack (ns):             -0.629
  Arrival (ns):            6.351
  Required (ns):           6.980
  Operating Conditions: fast_hv_lt

Path 43
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[31]:SLn
  Delay (ns):              2.082
  Slack (ns):             -0.629
  Arrival (ns):            6.351
  Required (ns):           6.980
  Operating Conditions: fast_hv_lt

Path 44
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[1]:SLn
  Delay (ns):              2.082
  Slack (ns):             -0.629
  Arrival (ns):            6.351
  Required (ns):           6.980
  Operating Conditions: fast_hv_lt

Path 45
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[0]:SLn
  Delay (ns):              2.082
  Slack (ns):             -0.629
  Arrival (ns):            6.351
  Required (ns):           6.980
  Operating Conditions: fast_hv_lt

Path 46
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/led[0]:SLn
  Delay (ns):              2.083
  Slack (ns):             -0.628
  Arrival (ns):            6.352
  Required (ns):           6.980
  Operating Conditions: fast_hv_lt

Path 47
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[5]:SLn
  Delay (ns):              2.083
  Slack (ns):             -0.628
  Arrival (ns):            6.352
  Required (ns):           6.980
  Operating Conditions: fast_hv_lt

Path 48
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[33]:SLn
  Delay (ns):              2.084
  Slack (ns):             -0.627
  Arrival (ns):            6.353
  Required (ns):           6.980
  Operating Conditions: fast_hv_lt

Path 49
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[24]:SLn
  Delay (ns):              2.084
  Slack (ns):             -0.627
  Arrival (ns):            6.353
  Required (ns):           6.980
  Operating Conditions: fast_hv_lt

Path 50
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[11]:SLn
  Delay (ns):              2.118
  Slack (ns):             -0.596
  Arrival (ns):            6.387
  Required (ns):           6.983
  Operating Conditions: fast_hv_lt

Path 51
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[9]:SLn
  Delay (ns):              2.118
  Slack (ns):             -0.595
  Arrival (ns):            6.387
  Required (ns):           6.982
  Operating Conditions: fast_hv_lt

Path 52
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[7]:SLn
  Delay (ns):              2.118
  Slack (ns):             -0.595
  Arrival (ns):            6.387
  Required (ns):           6.982
  Operating Conditions: fast_hv_lt

Path 53
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[5]:SLn
  Delay (ns):              2.118
  Slack (ns):             -0.595
  Arrival (ns):            6.387
  Required (ns):           6.982
  Operating Conditions: fast_hv_lt

Path 54
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[1]:SLn
  Delay (ns):              2.119
  Slack (ns):             -0.595
  Arrival (ns):            6.388
  Required (ns):           6.983
  Operating Conditions: fast_hv_lt

Path 55
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[21]:SLn
  Delay (ns):              2.120
  Slack (ns):             -0.594
  Arrival (ns):            6.389
  Required (ns):           6.983
  Operating Conditions: fast_hv_lt

Path 56
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[8]:SLn
  Delay (ns):              2.119
  Slack (ns):             -0.594
  Arrival (ns):            6.388
  Required (ns):           6.982
  Operating Conditions: fast_hv_lt

Path 57
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[6]:SLn
  Delay (ns):              2.119
  Slack (ns):             -0.594
  Arrival (ns):            6.388
  Required (ns):           6.982
  Operating Conditions: fast_hv_lt

Path 58
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[4]:SLn
  Delay (ns):              2.119
  Slack (ns):             -0.594
  Arrival (ns):            6.388
  Required (ns):           6.982
  Operating Conditions: fast_hv_lt

Path 59
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[3]:SLn
  Delay (ns):              2.119
  Slack (ns):             -0.594
  Arrival (ns):            6.388
  Required (ns):           6.982
  Operating Conditions: fast_hv_lt

Path 60
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[10]:SLn
  Delay (ns):              2.119
  Slack (ns):             -0.594
  Arrival (ns):            6.388
  Required (ns):           6.982
  Operating Conditions: fast_hv_lt

Path 61
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[2]:SLn
  Delay (ns):              2.120
  Slack (ns):             -0.593
  Arrival (ns):            6.389
  Required (ns):           6.982
  Operating Conditions: fast_hv_lt

Path 62
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/trgmx/slaveAADDR[24]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[55]:D
  Delay (ns):              0.313
  Slack (ns):              0.051
  Arrival (ns):            6.741
  Required (ns):           6.690
  Operating Conditions: slow_lv_lt

Path 63
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_239/Iceik52v83Bpl1rft9oy9vpnwDjhAehLn51IpjuFzq4fFbaEbLDteFbJ:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_239/Iceik52v83Bpl1rft9oy9vpnwDiHvxFkGtJvgtvJCH73xcxlKCrqqfxn:D
  Delay (ns):              0.203
  Slack (ns):              0.055
  Arrival (ns):            4.595
  Required (ns):           4.540
  Operating Conditions: fast_hv_lt

Path 64
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/trgmx/slaveAADDR[23]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[54]:D
  Delay (ns):              0.204
  Slack (ns):              0.056
  Arrival (ns):            4.581
  Required (ns):           4.525
  Operating Conditions: fast_hv_lt

Path 65
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_239/IblrpjDK5iAqgFeCA2bx0qjc5opehowl27yuxuewCBj3B9CCz2EfngFDk7J:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_239/IblrpjDK5iAqgFeCA2bx0qjc5opefIEu3LrCuEv2m2bKirCKrhhe7csHrDn:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.547
  Required (ns):           4.479
  Operating Conditions: fast_hv_lt

Path 66
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_235/IblrpjDK5iAqgFeCA2bx0qjc5opedj2C61e0p7hDij84J3DoalBdyFvd6hn:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_235/IblrpjDK5iAqgFeCA2bx0qjc5opebDKL7EJInfyI4a0LqlDvDCecIAKhDm3:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.537
  Required (ns):           4.469
  Operating Conditions: fast_hv_lt

Path 67
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_223/IunsBG033jGDxGaJBnjmFzG3fkqvdzp6JgpCH09vexfFFA5Im2n9I3:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_216/In91EcEqILdJhKej7BtlLyI3:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.537
  Required (ns):           4.469
  Operating Conditions: fast_hv_lt

Path 68
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_223/IunsBG033jGDxGaJBnjmFzG3fkqvdzp6JgpCH09vexfFFA4crwhDxn:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_223/IunsBG033jGDxGaJBnjmFzG3fkqvdzp6JgpCH09vexfFFA5Im2n9I3:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.537
  Required (ns):           4.469
  Operating Conditions: fast_hv_lt

Path 69
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/IyBGKIs3Gu1lLptns6icc0B9J9z8xKDbn5Ef77xHu0oaoo0ojiHkGeKGFxAA67I3:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/IyBGKIs3Gu1lLptns6icc0B9J9z8xKDbn5Ef77xHu0oaoo0ojiHkGeKGFxAA68bJ:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.548
  Required (ns):           4.480
  Operating Conditions: fast_hv_lt

Path 70
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_216/IxjbK2BIbgpl8DpIL96hn:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BANK_P0_OUT[1]:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.523
  Required (ns):           4.455
  Operating Conditions: fast_hv_lt

Path 71
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_216/In91EcEqILdJhKet7ltKAmxn:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ODT_P1_OUT:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.537
  Required (ns):           4.469
  Operating Conditions: fast_hv_lt

Path 72
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s1[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s2[2]:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            1.730
  Required (ns):           1.662
  Operating Conditions: fast_hv_lt

Path 73
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_233/Ii8Lj13o8lK6bgbDn:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_233/Ii8Lj13o8lK6bgbI3:D
  Delay (ns):              0.143
  Slack (ns):              0.069
  Arrival (ns):            4.539
  Required (ns):           4.470
  Operating Conditions: fast_hv_lt

Path 74
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_223/IcmhukcJJHAAs5qfegCru30dllDh6sDd567Apyo3axHppo9qm3gdrHrJ:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_223/IcmhukcJJHAAs5qfegCru30dllDh6sDd567Apyo3axHppo90mdg8KJhn:D
  Delay (ns):              0.143
  Slack (ns):              0.069
  Arrival (ns):            4.541
  Required (ns):           4.472
  Operating Conditions: fast_hv_lt

Path 75
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_223/IcmhukcJJHAAs5qfegCru30dllDh6sDd567Apyo3axHppo90mdg8KJm3:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_216/IbznAv5g3lbvkf8IEBosfkC5bJ:D
  Delay (ns):              0.143
  Slack (ns):              0.069
  Arrival (ns):            4.522
  Required (ns):           4.453
  Operating Conditions: fast_hv_lt

Path 76
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/Iir6KlzH6uEDxxAkmc2ELf0akr84Bq9DoDsi3f3kI3v0A1287FlgwgFpumLbrH18tJsCJp475Kpb8xhn:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_271/IblrpjDK5iAqgFeCA2bx0qjc5opb04Dy1DB5uzDL7J8fw517zmkdtrm7HrJ:D
  Delay (ns):              0.143
  Slack (ns):              0.069
  Arrival (ns):            4.539
  Required (ns):           4.470
  Operating Conditions: fast_hv_lt

Path 77
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[4]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:D
  Delay (ns):              0.144
  Slack (ns):              0.069
  Arrival (ns):            4.541
  Required (ns):           4.472
  Operating Conditions: fast_hv_lt

Path 78
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_wdata[10]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[10]:D
  Delay (ns):              0.144
  Slack (ns):              0.069
  Arrival (ns):            4.512
  Required (ns):           4.443
  Operating Conditions: fast_hv_lt

Path 79
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_235/IblrpjDK5iAqgFeCA2bx0qjc5ooIDJE1xIby7t8619jrys67nxdKFijborJ:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_235/IblrpjDK5iAqgFeCA2bx0qjc5ooIC2kAzjGG4EdCb0b7Ha6FfbsKnd8fvxn:D
  Delay (ns):              0.145
  Slack (ns):              0.070
  Arrival (ns):            4.538
  Required (ns):           4.468
  Operating Conditions: fast_hv_lt

Path 80
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_235/IblrpjDK5iAqgFeCA2bx0qjc5ooIC2kAzjGG4EdCb0b7Ha6FfbsKnd8fvxn:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_235/IblrpjDK5iAqgFeCA2bx0qjc5ooIBk2J0xAm2muHxqGcn47aI17J6Llj223:D
  Delay (ns):              0.145
  Slack (ns):              0.070
  Arrival (ns):            4.538
  Required (ns):           4.468
  Operating Conditions: fast_hv_lt

Path 81
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/IcCDfthHhhcvtJvwfrIBvDn:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/IcCDfthHhhcvtJvwfrIBvI3:D
  Delay (ns):              0.145
  Slack (ns):              0.070
  Arrival (ns):            4.535
  Required (ns):           4.465
  Operating Conditions: fast_hv_lt

Path 82
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[12]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[12]:D
  Delay (ns):              0.145
  Slack (ns):              0.070
  Arrival (ns):            4.543
  Required (ns):           4.473
  Operating Conditions: fast_hv_lt

Path 83
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/LANE_CTRL/dfi_rddata_valid:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata_valid:D
  Delay (ns):              0.145
  Slack (ns):              0.070
  Arrival (ns):            4.542
  Required (ns):           4.472
  Operating Conditions: fast_hv_lt

Path 84
  From: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/rx_byte[2]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/offset_data_o[26]:D
  Delay (ns):              0.209
  Slack (ns):              0.070
  Arrival (ns):            4.590
  Required (ns):           4.520
  Operating Conditions: fast_hv_lt

Path 85
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_wdata[18]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[18]:D
  Delay (ns):              0.146
  Slack (ns):              0.071
  Arrival (ns):            4.527
  Required (ns):           4.456
  Operating Conditions: fast_hv_lt

Path 86
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_239/IblrpjDK5iAqgFeCA2bx0qjc5ooI4sxG6JdgpskwAtdAkA7EcpmGAyE4qbJ:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_239/Iceik52v83Bpl1rft9oy9vpnwDjuc6w96HktxLtBlB04kL0ufjnvF2xn:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.553
  Required (ns):           4.481
  Operating Conditions: fast_hv_lt

Path 87
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_223/IcmhukcJJHAAs5qfegCru30dllDh6sDd567Apyo3axHppo9gnhftAnrJ:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_223/IcmhukcJJHAAs5qfegCru30dllDh6sDd567Apyo3axHppo9qm3gdrphn:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.540
  Required (ns):           4.468
  Operating Conditions: fast_hv_lt

Path 88
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/IeJ9ylipGtkCKkwa9d7J:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/IeJ9ylipGtkCKkwa9dDn:D
  Delay (ns):              0.146
  Slack (ns):              0.072
  Arrival (ns):            4.552
  Required (ns):           4.480
  Operating Conditions: fast_hv_lt

Path 89
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/II2aADt4jc1ibd7o23:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/II2aADt4jc1ibd7o7J:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.539
  Required (ns):           4.467
  Operating Conditions: fast_hv_lt

Path 90
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_216/IbznAv5g3lbvkf8IEBosfnKqxn:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[4]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.528
  Required (ns):           4.456
  Operating Conditions: fast_hv_lt

Path 91
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[21]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[21]:D
  Delay (ns):              0.146
  Slack (ns):              0.072
  Arrival (ns):            4.540
  Required (ns):           4.468
  Operating Conditions: fast_hv_lt

Path 92
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[5]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[5]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.536
  Required (ns):           4.464
  Operating Conditions: fast_hv_lt

Path 93
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[7]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.544
  Required (ns):           4.472
  Operating Conditions: fast_hv_lt

Path 94
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/delay_line_sel_rd[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DELAY_LINE_SEL_RD[0]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.546
  Required (ns):           4.474
  Operating Conditions: fast_hv_lt

Path 95
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s1[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s2[0]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            1.734
  Required (ns):           1.662
  Operating Conditions: fast_hv_lt

Path 96
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlelkfgoj1kFgm4Aexxzmtga9GCm3:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_271/IlglEEx9E4Dbn7HmFmntJb7xF6DnLBt3kwcGEExJr1tblIjn9nG44nibJ:D
  Delay (ns):              0.148
  Slack (ns):              0.073
  Arrival (ns):            4.540
  Required (ns):           4.467
  Operating Conditions: fast_hv_lt

Path 97
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[108]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[108]:D
  Delay (ns):              0.148
  Slack (ns):              0.073
  Arrival (ns):            4.559
  Required (ns):           4.486
  Operating Conditions: fast_hv_lt

Path 98
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_1:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_2:D
  Delay (ns):              0.147
  Slack (ns):              0.073
  Arrival (ns):            4.542
  Required (ns):           4.469
  Operating Conditions: fast_hv_lt

Path 99
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/load_int[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[1]:D
  Delay (ns):              0.148
  Slack (ns):              0.073
  Arrival (ns):            4.547
  Required (ns):           4.474
  Operating Conditions: fast_hv_lt

Path 100
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP2/cntBinary[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP2/cntGray[2]:D
  Delay (ns):              0.148
  Slack (ns):              0.073
  Arrival (ns):            1.734
  Required (ns):           1.661
  Operating Conditions: fast_hv_lt

