INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.srcs/sources_1/new/vga_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_buffer'
WARNING: [VRFC 10-3093] actual for formal port 'wea' is neither a static name nor a globally static expression [C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.srcs/sources_1/new/vga_buffer.vhd:43]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.srcs/sim_1/new/tb_vga_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_vga_buffer'
