

================================================================
== Vivado HLS Report for 'concatenate1d_ap_fixed_ap_fixed_ap_fixed_merge_config1_s'
================================================================
* Date:           Tue Nov  9 09:58:36 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution12
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns |   0 ns   |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data2_3_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data2_3_V_read)" [firmware/nnet_utils/nnet_merge.h:154]   --->   Operation 2 'read' 'data2_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data2_2_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data2_2_V_read)" [firmware/nnet_utils/nnet_merge.h:154]   --->   Operation 3 'read' 'data2_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data2_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data2_1_V_read)" [firmware/nnet_utils/nnet_merge.h:154]   --->   Operation 4 'read' 'data2_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data2_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data2_0_V_read)" [firmware/nnet_utils/nnet_merge.h:154]   --->   Operation 5 'read' 'data2_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data1_2_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data1_2_V_read)" [firmware/nnet_utils/nnet_merge.h:154]   --->   Operation 6 'read' 'data1_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data1_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data1_1_V_read)" [firmware/nnet_utils/nnet_merge.h:154]   --->   Operation 7 'read' 'data1_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data1_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data1_0_V_read)" [firmware/nnet_utils/nnet_merge.h:154]   --->   Operation 8 'read' 'data1_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16, i16, i16, i16, i16 } undef, i16 %data1_0_V_read_1, 0" [firmware/nnet_utils/nnet_merge.h:174]   --->   Operation 9 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16, i16 } %mrv, i16 %data1_1_V_read_1, 1" [firmware/nnet_utils/nnet_merge.h:174]   --->   Operation 10 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %data1_2_V_read_1, 2" [firmware/nnet_utils/nnet_merge.h:174]   --->   Operation 11 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %data2_0_V_read_1, 3" [firmware/nnet_utils/nnet_merge.h:174]   --->   Operation 12 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %data2_1_V_read_1, 4" [firmware/nnet_utils/nnet_merge.h:174]   --->   Operation 13 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %data2_2_V_read_1, 5" [firmware/nnet_utils/nnet_merge.h:174]   --->   Operation 14 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i16, i16, i16, i16, i16, i16, i16 } %mrv_5, i16 %data2_3_V_read_1, 6" [firmware/nnet_utils/nnet_merge.h:174]   --->   Operation 15 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16, i16, i16, i16 } %mrv_6" [firmware/nnet_utils/nnet_merge.h:174]   --->   Operation 16 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
