;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, #402
	JMN 0, <-2
	JMP @12, #200
	SUB -12, @-10
	ADD #270, <1
	SUB @-127, 100
	DJN -1, @-20
	SUB @127, -106
	SUB @127, -106
	SLT 270, 60
	DJN -1, @-20
	SUB 700, 600
	DJN -1, @-20
	SUB -207, <-120
	JMN 3, #20
	SPL 0, <-2
	CMP -207, <-120
	MOV -7, <-20
	MOV -607, <-20
	SPL 30, <-0
	MOV -507, <-20
	SPL 30, <-0
	MOV -507, <-20
	SUB @-127, 100
	SUB @127, -106
	MOV -507, <-20
	SUB @127, 106
	SUB @127, 106
	JMN 0, <-2
	MOV -7, <-20
	MOV -607, <-20
	MOV -7, <-20
	MOV -7, <-20
	SUB @-127, 100
	SUB @-27, 100
	CMP -207, <-120
	ADD 130, @9
	ADD 130, @9
	SUB @-127, 100
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	SUB @127, -106
	MOV -1, <-20
	CMP -207, <-120
	SUB @127, -106
	SUB @127, -106
	DJN -1, @-20
	JMN <121, 106
