

================================================================
== Vitis HLS Report for 'aes_round_Pipeline_mixColumnsLoop'
================================================================
* Date:           Wed Apr 17 16:01:50 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_Power_Monitor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.982 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       30|       30|  0.300 us|  0.300 us|   30|   30|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                 |                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance            |         Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_galois_multiplication_fu_85  |galois_multiplication  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |grp_galois_multiplication_fu_92  |galois_multiplication  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |grp_galois_multiplication_fu_99  |galois_multiplication  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +---------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- mixColumnsLoop  |       28|       28|         7|          7|          7|     4|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 7, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.28>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc15.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_2 = load i3 %i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:337]   --->   Operation 13 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.13ns)   --->   "%icmp_ln337 = icmp_eq  i3 %i_2, i3 4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:337]   --->   Operation 14 'icmp' 'icmp_ln337' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.65ns)   --->   "%add_ln337 = add i3 %i_2, i3 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:337]   --->   Operation 16 'add' 'add_ln337' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln337 = br i1 %icmp_ln337, void %for.inc15.i.split, void %for.inc.i15.preheader.exitStub" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:337]   --->   Operation 17 'br' 'br_ln337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln337 = zext i3 %i_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:337]   --->   Operation 18 'zext' 'zext_ln337' <Predicate = (!icmp_ln337)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i8 %state, i64 0, i64 %zext_ln337" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343]   --->   Operation 19 'getelementptr' 'state_addr' <Predicate = (!icmp_ln337)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%cpy = load i4 %state_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343]   --->   Operation 20 'load' 'cpy' <Predicate = (!icmp_ln337)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 21 [1/1] (0.96ns)   --->   "%xor_ln343 = xor i3 %i_2, i3 4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343]   --->   Operation 21 'xor' 'xor_ln343' <Predicate = (!icmp_ln337)> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln343 = zext i3 %xor_ln343" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343]   --->   Operation 22 'zext' 'zext_ln343' <Predicate = (!icmp_ln337)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%state_addr_1 = getelementptr i8 %state, i64 0, i64 %zext_ln343" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343]   --->   Operation 23 'getelementptr' 'state_addr_1' <Predicate = (!icmp_ln337)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%cpy_1 = load i4 %state_addr_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343]   --->   Operation 24 'load' 'cpy_1' <Predicate = (!icmp_ln337)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln337 = store i3 %add_ln337, i3 %i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:337]   --->   Operation 25 'store' 'store_ln337' <Predicate = (!icmp_ln337)> <Delay = 1.58>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln337)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 26 [1/2] (2.32ns)   --->   "%cpy = load i4 %state_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343]   --->   Operation 26 'load' 'cpy' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 27 [1/2] (2.32ns)   --->   "%cpy_1 = load i4 %state_addr_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343]   --->   Operation 27 'load' 'cpy_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln343_1_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %i_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343]   --->   Operation 28 'bitconcatenate' 'zext_ln343_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln343_1 = zext i4 %zext_ln343_1_cast" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343]   --->   Operation 29 'zext' 'zext_ln343_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%state_addr_2 = getelementptr i8 %state, i64 0, i64 %zext_ln343_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343]   --->   Operation 30 'getelementptr' 'state_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (2.32ns)   --->   "%cpy_2 = load i4 %state_addr_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343]   --->   Operation 31 'load' 'cpy_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln343 = sext i3 %xor_ln343" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343]   --->   Operation 32 'sext' 'sext_ln343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln343_2 = zext i4 %sext_ln343" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343]   --->   Operation 33 'zext' 'zext_ln343_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%state_addr_3 = getelementptr i8 %state, i64 0, i64 %zext_ln343_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343]   --->   Operation 34 'getelementptr' 'state_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (2.32ns)   --->   "%cpy_3 = load i4 %state_addr_3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343]   --->   Operation 35 'load' 'cpy_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 4.99>
ST_3 : Operation 36 [1/2] (2.32ns)   --->   "%cpy_2 = load i4 %state_addr_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343]   --->   Operation 36 'load' 'cpy_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 37 [1/2] (2.32ns)   --->   "%cpy_3 = load i4 %state_addr_3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343]   --->   Operation 37 'load' 'cpy_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 38 [1/1] (4.99ns)   --->   "%tmp = call i8 @galois_multiplication, i8 %cpy, i4 2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:365]   --->   Operation 38 'call' 'tmp' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 39 [1/1] (4.99ns)   --->   "%tmp_4 = call i8 @galois_multiplication, i8 %cpy_1, i4 2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:370]   --->   Operation 39 'call' 'tmp_4' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 40 [1/1] (4.99ns)   --->   "%tmp_5 = call i8 @galois_multiplication, i8 %cpy, i4 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:371]   --->   Operation 40 'call' 'tmp_5' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.98>
ST_4 : Operation 41 [1/1] (4.99ns)   --->   "%tmp_1 = call i8 @galois_multiplication, i8 %cpy_3, i4 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:366]   --->   Operation 41 'call' 'tmp_1' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 42 [1/1] (4.99ns)   --->   "%tmp_2 = call i8 @galois_multiplication, i8 %cpy_2, i4 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:367]   --->   Operation 42 'call' 'tmp_2' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 43 [1/1] (4.99ns)   --->   "%tmp_6 = call i8 @galois_multiplication, i8 %cpy_2, i4 3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:373]   --->   Operation 43 'call' 'tmp_6' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xor_ln372)   --->   "%xor_ln372_2 = xor i8 %tmp_5, i8 %tmp_6" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:372]   --->   Operation 44 'xor' 'xor_ln372_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node xor_ln372)   --->   "%xor_ln372_1 = xor i8 %tmp_1, i8 %tmp_4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:372]   --->   Operation 45 'xor' 'xor_ln372_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln372 = xor i8 %xor_ln372_1, i8 %xor_ln372_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:372]   --->   Operation 46 'xor' 'xor_ln372' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.98>
ST_5 : Operation 47 [1/1] (4.99ns)   --->   "%tmp_3 = call i8 @galois_multiplication, i8 %cpy_1, i4 3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:368]   --->   Operation 47 'call' 'tmp_3' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node xor_ln367)   --->   "%xor_ln367_2 = xor i8 %tmp_3, i8 %tmp_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:367]   --->   Operation 48 'xor' 'xor_ln367_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node xor_ln367)   --->   "%xor_ln367_1 = xor i8 %tmp_1, i8 %tmp" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:367]   --->   Operation 49 'xor' 'xor_ln367_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln367 = xor i8 %xor_ln367_1, i8 %xor_ln367_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:367]   --->   Operation 50 'xor' 'xor_ln367' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (4.99ns)   --->   "%tmp_7 = call i8 @galois_multiplication, i8 %cpy_2, i4 2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:375]   --->   Operation 51 'call' 'tmp_7' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 52 [1/1] (4.99ns)   --->   "%tmp_8 = call i8 @galois_multiplication, i8 %cpy_1, i4 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:376]   --->   Operation 52 'call' 'tmp_8' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 53 [1/1] (2.32ns)   --->   "%store_ln352 = store i8 %xor_ln372, i4 %state_addr_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:352]   --->   Operation 53 'store' 'store_ln352' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 5.98>
ST_6 : Operation 54 [1/1] (4.99ns)   --->   "%tmp_9 = call i8 @galois_multiplication, i8 %cpy_3, i4 3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:378]   --->   Operation 54 'call' 'tmp_9' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node xor_ln377)   --->   "%xor_ln377_1 = xor i8 %tmp_7, i8 %tmp_5" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:377]   --->   Operation 55 'xor' 'xor_ln377_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node xor_ln377)   --->   "%xor_ln377_2 = xor i8 %tmp_9, i8 %tmp_8" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:377]   --->   Operation 56 'xor' 'xor_ln377_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln377 = xor i8 %xor_ln377_2, i8 %xor_ln377_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:377]   --->   Operation 57 'xor' 'xor_ln377' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (4.99ns)   --->   "%tmp_s = call i8 @galois_multiplication, i8 %cpy_3, i4 2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:380]   --->   Operation 58 'call' 'tmp_s' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 59 [1/1] (4.99ns)   --->   "%tmp_10 = call i8 @galois_multiplication, i8 %cpy, i4 3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:383]   --->   Operation 59 'call' 'tmp_10' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node xor_ln382)   --->   "%xor_ln382_1 = xor i8 %tmp_8, i8 %tmp_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:382]   --->   Operation 60 'xor' 'xor_ln382_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node xor_ln382)   --->   "%xor_ln382_2 = xor i8 %tmp_s, i8 %tmp_10" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:382]   --->   Operation 61 'xor' 'xor_ln382_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln382 = xor i8 %xor_ln382_2, i8 %xor_ln382_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:382]   --->   Operation 62 'xor' 'xor_ln382' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (2.32ns)   --->   "%store_ln352 = store i8 %xor_ln367, i4 %state_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:352]   --->   Operation 63 'store' 'store_ln352' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%specpipeline_ln339 = specpipeline void @_ssdm_op_SpecPipeline, i32 7, i32 0, i32 0, i32 0, void @empty_22" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:339]   --->   Operation 64 'specpipeline' 'specpipeline_ln339' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln332 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:332]   --->   Operation 65 'specloopname' 'specloopname_ln332' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (2.32ns)   --->   "%store_ln352 = store i8 %xor_ln377, i4 %state_addr_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:352]   --->   Operation 66 'store' 'store_ln352' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 67 [1/1] (2.32ns)   --->   "%store_ln352 = store i8 %xor_ln382, i4 %state_addr_3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:352]   --->   Operation 67 'store' 'store_ln352' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln337 = br void %for.inc15.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:337]   --->   Operation 68 'br' 'br_ln337' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 01000000]
store_ln0          (store            ) [ 00000000]
br_ln0             (br               ) [ 00000000]
i_2                (load             ) [ 00100000]
icmp_ln337         (icmp             ) [ 01000000]
empty              (speclooptripcount) [ 00000000]
add_ln337          (add              ) [ 00000000]
br_ln337           (br               ) [ 00000000]
zext_ln337         (zext             ) [ 00000000]
state_addr         (getelementptr    ) [ 00111110]
xor_ln343          (xor              ) [ 00100000]
zext_ln343         (zext             ) [ 00000000]
state_addr_1       (getelementptr    ) [ 00111100]
store_ln337        (store            ) [ 00000000]
cpy                (load             ) [ 00011110]
cpy_1              (load             ) [ 00011100]
zext_ln343_1_cast  (bitconcatenate   ) [ 00000000]
zext_ln343_1       (zext             ) [ 00000000]
state_addr_2       (getelementptr    ) [ 00011111]
sext_ln343         (sext             ) [ 00000000]
zext_ln343_2       (zext             ) [ 00000000]
state_addr_3       (getelementptr    ) [ 00011111]
cpy_2              (load             ) [ 00001100]
cpy_3              (load             ) [ 00001110]
tmp                (call             ) [ 00001100]
tmp_4              (call             ) [ 00001000]
tmp_5              (call             ) [ 00001110]
tmp_1              (call             ) [ 00000100]
tmp_2              (call             ) [ 00000110]
tmp_6              (call             ) [ 00000000]
xor_ln372_2        (xor              ) [ 00000000]
xor_ln372_1        (xor              ) [ 00000000]
xor_ln372          (xor              ) [ 00000100]
tmp_3              (call             ) [ 00000000]
xor_ln367_2        (xor              ) [ 00000000]
xor_ln367_1        (xor              ) [ 00000000]
xor_ln367          (xor              ) [ 00000010]
tmp_7              (call             ) [ 00000010]
tmp_8              (call             ) [ 00000010]
store_ln352        (store            ) [ 00000000]
tmp_9              (call             ) [ 00000000]
xor_ln377_1        (xor              ) [ 00000000]
xor_ln377_2        (xor              ) [ 00000000]
xor_ln377          (xor              ) [ 00000001]
tmp_s              (call             ) [ 00000000]
tmp_10             (call             ) [ 00000000]
xor_ln382_1        (xor              ) [ 00000000]
xor_ln382_2        (xor              ) [ 00000000]
xor_ln382          (xor              ) [ 00000001]
store_ln352        (store            ) [ 00000000]
specpipeline_ln339 (specpipeline     ) [ 00000000]
specloopname_ln332 (specloopname     ) [ 00000000]
store_ln352        (store            ) [ 00000000]
store_ln352        (store            ) [ 00000000]
br_ln337           (br               ) [ 00000000]
ret_ln0            (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="galois_multiplication"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="i_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="state_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="8" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="3" slack="0"/>
<pin id="48" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="4" slack="0"/>
<pin id="53" dir="0" index="1" bw="8" slack="1"/>
<pin id="54" dir="0" index="2" bw="0" slack="0"/>
<pin id="56" dir="0" index="4" bw="4" slack="1"/>
<pin id="57" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="58" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="8" slack="1"/>
<pin id="59" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cpy/1 cpy_1/1 cpy_2/2 cpy_3/2 store_ln352/5 store_ln352/6 store_ln352/7 store_ln352/7 "/>
</bind>
</comp>

<comp id="61" class="1004" name="state_addr_1_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="8" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="3" slack="0"/>
<pin id="65" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_1/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="state_addr_2_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="4" slack="0"/>
<pin id="73" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_2/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="state_addr_3_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="4" slack="0"/>
<pin id="81" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_3/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_galois_multiplication_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="0" index="1" bw="8" slack="1"/>
<pin id="88" dir="0" index="2" bw="3" slack="0"/>
<pin id="89" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/3 tmp_1/4 tmp_3/5 tmp_9/6 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_galois_multiplication_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="1"/>
<pin id="95" dir="0" index="2" bw="3" slack="0"/>
<pin id="96" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_4/3 tmp_2/4 tmp_7/5 tmp_s/6 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_galois_multiplication_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="8" slack="0"/>
<pin id="101" dir="0" index="1" bw="8" slack="1"/>
<pin id="102" dir="0" index="2" bw="3" slack="0"/>
<pin id="103" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_5/3 tmp_6/4 tmp_8/5 tmp_10/6 "/>
</bind>
</comp>

<comp id="110" class="1005" name="reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="1"/>
<pin id="112" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 tmp_2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln0_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="3" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="i_2_load_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="3" slack="0"/>
<pin id="121" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="icmp_ln337_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="0"/>
<pin id="124" dir="0" index="1" bw="3" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln337/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="add_ln337_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="3" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln337/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="zext_ln337_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="3" slack="0"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln337/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="xor_ln343_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="3" slack="0"/>
<pin id="141" dir="0" index="1" bw="3" slack="0"/>
<pin id="142" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln343/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln343_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="3" slack="0"/>
<pin id="147" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln343/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln337_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="3" slack="0"/>
<pin id="152" dir="0" index="1" bw="3" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln337/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="zext_ln343_1_cast_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="3" slack="1"/>
<pin id="159" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln343_1_cast/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln343_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln343_1/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="sext_ln343_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="1"/>
<pin id="169" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln343/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln343_2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln343_2/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="xor_ln372_2_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="1"/>
<pin id="177" dir="0" index="1" bw="8" slack="0"/>
<pin id="178" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln372_2/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="xor_ln372_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="1"/>
<pin id="183" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln372_1/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="xor_ln372_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln372/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="xor_ln367_2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="1"/>
<pin id="195" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln367_2/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="xor_ln367_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="1"/>
<pin id="200" dir="0" index="1" bw="8" slack="2"/>
<pin id="201" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln367_1/5 "/>
</bind>
</comp>

<comp id="202" class="1004" name="xor_ln367_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln367/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="xor_ln377_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="1"/>
<pin id="210" dir="0" index="1" bw="8" slack="3"/>
<pin id="211" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln377_1/6 "/>
</bind>
</comp>

<comp id="212" class="1004" name="xor_ln377_2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="1"/>
<pin id="215" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln377_2/6 "/>
</bind>
</comp>

<comp id="217" class="1004" name="xor_ln377_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="8" slack="0"/>
<pin id="220" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln377/6 "/>
</bind>
</comp>

<comp id="223" class="1004" name="xor_ln382_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="1"/>
<pin id="225" dir="0" index="1" bw="8" slack="2"/>
<pin id="226" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln382_1/6 "/>
</bind>
</comp>

<comp id="228" class="1004" name="xor_ln382_2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="0"/>
<pin id="231" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln382_2/6 "/>
</bind>
</comp>

<comp id="234" class="1004" name="xor_ln382_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="0"/>
<pin id="237" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln382/6 "/>
</bind>
</comp>

<comp id="240" class="1005" name="i_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="0"/>
<pin id="242" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="247" class="1005" name="i_2_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="3" slack="1"/>
<pin id="249" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="255" class="1005" name="state_addr_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="1"/>
<pin id="257" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="260" class="1005" name="xor_ln343_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="1"/>
<pin id="262" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln343 "/>
</bind>
</comp>

<comp id="265" class="1005" name="state_addr_1_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="1"/>
<pin id="267" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_1 "/>
</bind>
</comp>

<comp id="270" class="1005" name="cpy_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="1"/>
<pin id="272" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="cpy "/>
</bind>
</comp>

<comp id="276" class="1005" name="cpy_1_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="1"/>
<pin id="278" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="cpy_1 "/>
</bind>
</comp>

<comp id="283" class="1005" name="state_addr_2_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="1"/>
<pin id="285" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_2 "/>
</bind>
</comp>

<comp id="288" class="1005" name="state_addr_3_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="1"/>
<pin id="290" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_3 "/>
</bind>
</comp>

<comp id="293" class="1005" name="cpy_2_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="1"/>
<pin id="295" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="cpy_2 "/>
</bind>
</comp>

<comp id="299" class="1005" name="cpy_3_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="1"/>
<pin id="301" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="cpy_3 "/>
</bind>
</comp>

<comp id="305" class="1005" name="tmp_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="2"/>
<pin id="307" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="310" class="1005" name="tmp_5_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="1"/>
<pin id="312" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="316" class="1005" name="tmp_1_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="1"/>
<pin id="318" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="321" class="1005" name="xor_ln372_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="1"/>
<pin id="323" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln372 "/>
</bind>
</comp>

<comp id="326" class="1005" name="xor_ln367_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="1"/>
<pin id="328" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln367 "/>
</bind>
</comp>

<comp id="331" class="1005" name="tmp_7_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="1"/>
<pin id="333" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="336" class="1005" name="tmp_8_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="1"/>
<pin id="338" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="342" class="1005" name="xor_ln377_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="1"/>
<pin id="344" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln377 "/>
</bind>
</comp>

<comp id="347" class="1005" name="xor_ln382_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="1"/>
<pin id="349" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln382 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="2" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="14" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="60"><net_src comp="44" pin="3"/><net_sink comp="51" pin=2"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="68"><net_src comp="61" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="76"><net_src comp="69" pin="3"/><net_sink comp="51" pin=2"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="84"><net_src comp="77" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="104"><net_src comp="20" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="24" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="109"><net_src comp="26" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="113"><net_src comp="92" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="126"><net_src comp="119" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="119" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="119" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="143"><net_src comp="119" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="139" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="154"><net_src comp="128" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="18" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="155" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="173"><net_src comp="167" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="179"><net_src comp="99" pin="3"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="85" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="110" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="180" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="175" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="85" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="110" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="206"><net_src comp="198" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="192" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="216"><net_src comp="85" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="212" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="208" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="110" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="92" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="99" pin="3"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="223" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="40" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="246"><net_src comp="240" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="250"><net_src comp="119" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="258"><net_src comp="44" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="263"><net_src comp="139" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="268"><net_src comp="61" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="273"><net_src comp="51" pin="7"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="279"><net_src comp="51" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="282"><net_src comp="276" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="286"><net_src comp="69" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="291"><net_src comp="77" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="296"><net_src comp="51" pin="7"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="302"><net_src comp="51" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="308"><net_src comp="85" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="313"><net_src comp="99" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="319"><net_src comp="85" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="324"><net_src comp="186" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="51" pin=1"/></net>

<net id="329"><net_src comp="202" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="51" pin=4"/></net>

<net id="334"><net_src comp="92" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="339"><net_src comp="99" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="345"><net_src comp="217" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="51" pin=4"/></net>

<net id="350"><net_src comp="234" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="51" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {5 6 7 }
 - Input state : 
	Port: aes_round_Pipeline_mixColumnsLoop : state | {1 2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln337 : 2
		add_ln337 : 2
		br_ln337 : 3
		zext_ln337 : 2
		state_addr : 3
		cpy : 4
		xor_ln343 : 2
		zext_ln343 : 2
		state_addr_1 : 3
		cpy_1 : 4
		store_ln337 : 3
	State 2
		zext_ln343_1 : 1
		state_addr_2 : 2
		cpy_2 : 3
		zext_ln343_2 : 1
		state_addr_3 : 2
		cpy_3 : 3
	State 3
	State 4
		xor_ln372_2 : 1
		xor_ln372_1 : 1
		xor_ln372 : 1
	State 5
		xor_ln367_2 : 1
		xor_ln367 : 1
	State 6
		xor_ln377_2 : 1
		xor_ln377 : 1
		xor_ln382_2 : 1
		xor_ln382 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          | grp_galois_multiplication_fu_85 |    0    |   104   |
|   call   | grp_galois_multiplication_fu_92 |    0    |   104   |
|          | grp_galois_multiplication_fu_99 |    0    |   104   |
|----------|---------------------------------|---------|---------|
|          |         xor_ln343_fu_139        |    0    |    3    |
|          |        xor_ln372_2_fu_175       |    0    |    8    |
|          |        xor_ln372_1_fu_180       |    0    |    8    |
|          |         xor_ln372_fu_186        |    0    |    8    |
|          |        xor_ln367_2_fu_192       |    0    |    8    |
|          |        xor_ln367_1_fu_198       |    0    |    8    |
|    xor   |         xor_ln367_fu_202        |    0    |    8    |
|          |        xor_ln377_1_fu_208       |    0    |    8    |
|          |        xor_ln377_2_fu_212       |    0    |    8    |
|          |         xor_ln377_fu_217        |    0    |    8    |
|          |        xor_ln382_1_fu_223       |    0    |    8    |
|          |        xor_ln382_2_fu_228       |    0    |    8    |
|          |         xor_ln382_fu_234        |    0    |    8    |
|----------|---------------------------------|---------|---------|
|    add   |         add_ln337_fu_128        |    0    |    11   |
|----------|---------------------------------|---------|---------|
|   icmp   |        icmp_ln337_fu_122        |    0    |    8    |
|----------|---------------------------------|---------|---------|
|          |        zext_ln337_fu_134        |    0    |    0    |
|   zext   |        zext_ln343_fu_145        |    0    |    0    |
|          |       zext_ln343_1_fu_162       |    0    |    0    |
|          |       zext_ln343_2_fu_170       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|     zext_ln343_1_cast_fu_155    |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   sext   |        sext_ln343_fu_167        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   430   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    cpy_1_reg_276   |    8   |
|    cpy_2_reg_293   |    8   |
|    cpy_3_reg_299   |    8   |
|     cpy_reg_270    |    8   |
|     i_2_reg_247    |    3   |
|      i_reg_240     |    3   |
|       reg_110      |    8   |
|state_addr_1_reg_265|    4   |
|state_addr_2_reg_283|    4   |
|state_addr_3_reg_288|    4   |
| state_addr_reg_255 |    4   |
|    tmp_1_reg_316   |    8   |
|    tmp_5_reg_310   |    8   |
|    tmp_7_reg_331   |    8   |
|    tmp_8_reg_336   |    8   |
|     tmp_reg_305    |    8   |
|  xor_ln343_reg_260 |    3   |
|  xor_ln367_reg_326 |    8   |
|  xor_ln372_reg_321 |    8   |
|  xor_ln377_reg_342 |    8   |
|  xor_ln382_reg_347 |    8   |
+--------------------+--------+
|        Total       |   137  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|         grp_access_fu_51        |  p0  |   4  |   4  |   16   ||    20   |
|         grp_access_fu_51        |  p1  |   2  |   8  |   16   ||    9    |
|         grp_access_fu_51        |  p2  |   4  |   0  |    0   ||    20   |
|         grp_access_fu_51        |  p4  |   2  |   4  |    8   ||    9    |
| grp_galois_multiplication_fu_85 |  p1  |   3  |   8  |   24   ||    14   |
| grp_galois_multiplication_fu_85 |  p2  |   3  |   3  |    9   |
| grp_galois_multiplication_fu_92 |  p1  |   3  |   8  |   24   ||    14   |
| grp_galois_multiplication_fu_92 |  p2  |   2  |   3  |    6   |
| grp_galois_multiplication_fu_99 |  p1  |   3  |   8  |   24   ||    14   |
| grp_galois_multiplication_fu_99 |  p2  |   2  |   3  |    6   |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   133  || 16.8344 ||   100   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   430  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   16   |    -   |   100  |
|  Register |    -   |   137  |    -   |
+-----------+--------+--------+--------+
|   Total   |   16   |   137  |   530  |
+-----------+--------+--------+--------+
