0.7
2020.2
May 22 2024
19:03:11
C:/Users/Silviu/AMD_Internship/ALU_digit_dec/digitDecoder.srcs/sources_1/new/ALU.v,1720591400,verilog,,C:/Users/Silviu/AMD_Internship/ALU_digit_dec/digitDecoder.srcs/sources_1/new/cnt.v,,ALU,,,,,,,,
C:/Users/Silviu/AMD_Internship/ALU_digit_dec/digitDecoder.srcs/sources_1/new/cnt.v,1720591400,verilog,,C:/Users/Silviu/AMD_Internship/ALU_digit_dec/digitDecoder.srcs/sources_1/new/dec2_4.v,,cnt,,,,,,,,
C:/Users/Silviu/AMD_Internship/ALU_digit_dec/digitDecoder.srcs/sources_1/new/dec2_4.v,1720591400,verilog,,C:/Users/Silviu/AMD_Internship/ALU_digit_dec/digitDecoder.srcs/sources_1/new/dec_err.v,,dec2_4,,,,,,,,
C:/Users/Silviu/AMD_Internship/ALU_digit_dec/digitDecoder.srcs/sources_1/new/dec_err.v,1720591400,verilog,,C:/Users/Silviu/AMD_Internship/ALU_digit_dec/digitDecoder.srcs/sources_1/new/dec_sel.v,,dec_err,,,,,,,,
C:/Users/Silviu/AMD_Internship/ALU_digit_dec/digitDecoder.srcs/sources_1/new/dec_sel.v,1720591400,verilog,,C:/Users/Silviu/AMD_Internship/ALU_digit_dec/digitDecoder.srcs/sources_1/new/dig_dec.v,,dec_sel,,,,,,,,
C:/Users/Silviu/AMD_Internship/ALU_digit_dec/digitDecoder.srcs/sources_1/new/dig_dec.v,1720591400,verilog,,C:/Users/Silviu/AMD_Internship/ALU_digit_dec/digitDecoder.srcs/sources_1/new/digit.v,,dig_dec,,,,,,,,
C:/Users/Silviu/AMD_Internship/ALU_digit_dec/digitDecoder.srcs/sources_1/new/digit.v,1720593700,verilog,,C:/Users/Silviu/AMD_Internship/ALU_digit_dec/digitDecoder.srcs/sources_1/new/div.v,,digit,,,,,,,,
C:/Users/Silviu/AMD_Internship/ALU_digit_dec/digitDecoder.srcs/sources_1/new/div.v,1720591400,verilog,,C:/Users/Silviu/AMD_Internship/ALU_digit_dec/digitDecoder.srcs/sources_1/new/mux.v,,div_t,,,,,,,,
C:/Users/Silviu/AMD_Internship/ALU_digit_dec/digitDecoder.srcs/sources_1/new/mux.v,1720591400,verilog,,C:/Users/Silviu/AMD_Internship/Completare_ALU_Digit/Completare_ALU_Digit.srcs/sources_1/new/mux12_4.v,,mux,,,,,,,,
C:/Users/Silviu/AMD_Internship/ALU_digit_dec/digitDecoder.srcs/sources_1/new/reg.v,1720591400,verilog,,C:/Users/Silviu/AMD_Internship/ALU_digit_dec/digitDecoder.srcs/sources_1/new/top.v,,reg_p,,,,,,,,
C:/Users/Silviu/AMD_Internship/ALU_digit_dec/digitDecoder.srcs/sources_1/new/top.v,1720594618,verilog,,C:/Users/Silviu/AMD_Internship/Completare_ALU_Digit/Completare_ALU_Digit.srcs/sim_1/new/tb_top.v,,top,,,,,,,,
C:/Users/Silviu/AMD_Internship/Completare_ALU_Digit/Completare_ALU_Digit.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/Silviu/AMD_Internship/Completare_ALU_Digit/Completare_ALU_Digit.srcs/sim_1/new/tb_top.v,1720594998,verilog,,,,tb_top,,,,,,,,
C:/Users/Silviu/AMD_Internship/Completare_ALU_Digit/Completare_ALU_Digit.srcs/sources_1/new/mux12_4.v,1720592305,verilog,,C:/Users/Silviu/AMD_Internship/ALU_digit_dec/digitDecoder.srcs/sources_1/new/reg.v,,mux12_4,,,,,,,,
