m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Duncan/git/ForthCPU/instructionLatch/test/instructionLatchTestbench
vinstructionLatch
Z1 !s110 1702215729
!i10b 1
!s100 jAPD=A0P??CFSaOXF@==Q3
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IKGn:XWz0mO2MHB2T?<Nb43
R0
w1702215639
8C:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v
FC:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v
!i122 6
L0 3 36
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OT;L;2020.3;71
r1
!s85 0
31
Z5 !s108 1702215729.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v|
!s101 -O0
!i113 1
Z6 o-work work -O0
Z7 tCvgOpt 0
ninstruction@latch
vinstructionLatchTests
R1
!i10b 1
!s100 5@6j1l[inf8LjnC1@[:I52
R2
IRjf9eEi^UH_L7SKM^lb8U2
R0
w1702215710
8C:/Users/Duncan/git/ForthCPU/instructionLatch/test/instructionLatchTests.v
FC:/Users/Duncan/git/ForthCPU/instructionLatch/test/instructionLatchTests.v
!i122 7
L0 6 93
R3
R4
r1
!s85 0
31
R5
!s107 C:\Users\Duncan\git\ForthCPU\instructionLatch\test\..\..\testSetup.v|C:\Users\Duncan\git\ForthCPU\instructionLatch\test\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/instructionLatch/test/instructionLatchTests.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/instructionLatch/test/instructionLatchTests.v|
!s101 -O0
!i113 1
R6
R7
ninstruction@latch@tests
vinstructionPhaseDecoder
R1
!i10b 1
!s100 Ala]U^:W17iL8iMTGlKn<1
R2
I1gZ0[m]G:TZ1j86[3AUVU2
R0
w1702215133
8C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
FC:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
!i122 8
L0 21 120
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s101 -O0
!i113 1
R6
R7
ninstruction@phase@decoder
