module test_Buffer(Buffer,Reg_Enable,clock,data_writeReg)
	input[31:0] Reg_Enable;
	input clock;
	input[31:0] data_writeReg;
	output[31:0] Buffer[0:31];
	//reg32(D,E,clock,Q,Q_bar);
	genvar i;
	generate
		for (i=0;i<32;i=i+1)	begin: wtoReg
			reg32(data_writeReg,Reg_Enable[i],clock,Buffer[i]);
		end
	endgenerate
	