{"Source Block": ["hdl/library/prcfg/qpsk/prcfg_dac.v@138:167@HdlStmProcess", "    .data_qpsk_i(dac_data_fltr_i),\n    .data_qpsk_q(dac_data_fltr_q)\n  );\n\n  // output logic\n  always @(posedge clk) begin\n\n    src_dac_en     <= dst_dac_en;\n    dst_dac_dvalid <= src_dac_dvalid;\n\n    case(mode)\n      4'h0 : begin\n        dst_dac_ddata <= src_dac_ddata;\n        dst_dac_dunf  <= src_dac_dunf;\n      end\n      4'h1 : begin\n        dst_dac_ddata <= { dac_data_fltr_q, dac_data_fltr_i };\n        dst_dac_dunf  <= 1'h0;\n      end\n      4'h2 : begin\n        dst_dac_ddata <= { dac_data_fltr_q, dac_data_fltr_i };\n        dst_dac_dunf  <= src_dac_dunf;\n      end\n      default : begin\n      end\n    endcase\n\n  end\nendmodule\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[145, "    src_dac_en     <= dst_dac_en;\n"], [146, "    dst_dac_dvalid <= src_dac_dvalid;\n"], [150, "        dst_dac_ddata <= src_dac_ddata;\n"], [151, "        dst_dac_dunf  <= src_dac_dunf;\n"], [154, "        dst_dac_ddata <= { dac_data_fltr_q, dac_data_fltr_i };\n"], [155, "        dst_dac_dunf  <= 1'h0;\n"], [158, "        dst_dac_ddata <= { dac_data_fltr_q, dac_data_fltr_i };\n"], [159, "        dst_dac_dunf  <= src_dac_dunf;\n"]], "Add": [[146, "    src_dac_enable <= dst_dac_en;\n"], [146, "    src_dac_valid  <= dst_dac_valid;\n"], [151, "        dst_dac_data <= src_dac_data;\n"], [155, "        dst_dac_data <= { dac_data_fltr_q, dac_data_fltr_i };\n"], [159, "        dst_dac_data <= { dac_data_fltr_q, dac_data_fltr_i };\n"]]}}