<stg><name>cordiccart2pol</name>


<trans_list>

<trans id="57" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:0 %y_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %y

]]></Node>
<StgValue><ssdm name="y_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:1 %x_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="15" op_0_bw="64">
<![CDATA[
entry_ifconv:2 %theta_out_V_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="theta_out_V_loc"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="15" op_0_bw="64">
<![CDATA[
entry_ifconv:3 %x_cordic_V_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_cordic_V_1_loc"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:13 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %x_read, i32 14

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:14 %x_cordic_V = sub i15 0, i15 %x_read

]]></Node>
<StgValue><ssdm name="x_cordic_V"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:15 %y_cordic_V = sub i15 0, i15 %y_read

]]></Node>
<StgValue><ssdm name="y_cordic_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:16 %select_ln1697 = select i1 %tmp, i15 %y_cordic_V, i15 %y_read

]]></Node>
<StgValue><ssdm name="select_ln1697"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:17 %select_ln1697_1 = select i1 %tmp, i15 %x_cordic_V, i15 %x_read

]]></Node>
<StgValue><ssdm name="select_ln1697_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="15" op_3_bw="15" op_4_bw="15" op_5_bw="12">
<![CDATA[
entry_ifconv:18 %call_ln1697 = call void @cordiccart2pol_Pipeline_cordic_loop, i15 %select_ln1697, i15 %select_ln1697_1, i15 %x_cordic_V_1_loc, i15 %theta_out_V_loc, i12 %angles_V

]]></Node>
<StgValue><ssdm name="call_ln1697"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="15" op_3_bw="15" op_4_bw="15" op_5_bw="12">
<![CDATA[
entry_ifconv:18 %call_ln1697 = call void @cordiccart2pol_Pipeline_cordic_loop, i15 %select_ln1697, i15 %select_ln1697_1, i15 %x_cordic_V_1_loc, i15 %theta_out_V_loc, i12 %angles_V

]]></Node>
<StgValue><ssdm name="call_ln1697"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
entry_ifconv:19 %x_cordic_V_1_loc_load = load i15 %x_cordic_V_1_loc

]]></Node>
<StgValue><ssdm name="x_cordic_V_1_loc_load"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
entry_ifconv:20 %theta_out_V_loc_load = load i15 %theta_out_V_loc

]]></Node>
<StgValue><ssdm name="theta_out_V_loc_load"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="14" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:21 %r_1 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %x_cordic_V_1_loc_load, i32 1, i32 14

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="11" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:23 %r_2 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %x_cordic_V_1_loc_load, i32 4, i32 14

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:24 %sext_ln1533 = sext i11 %r_2

]]></Node>
<StgValue><ssdm name="sext_ln1533"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="10" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:25 %r_3 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %x_cordic_V_1_loc_load, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="r_3"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="10">
<![CDATA[
entry_ifconv:26 %sext_ln1533_1 = sext i10 %r_3

]]></Node>
<StgValue><ssdm name="sext_ln1533_1"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:27 %r_V = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %x_cordic_V_1_loc_load, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="8">
<![CDATA[
entry_ifconv:28 %sext_ln1533_2 = sext i8 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln1533_2"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="7" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:29 %r_V_1 = partselect i7 @_ssdm_op_PartSelect.i7.i15.i32.i32, i15 %x_cordic_V_1_loc_load, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="7">
<![CDATA[
entry_ifconv:30 %sext_ln1533_3 = sext i7 %r_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1533_3"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:31 %r_V_2 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %x_cordic_V_1_loc_load, i32 10, i32 14

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="5">
<![CDATA[
entry_ifconv:32 %sext_ln1533_4 = sext i5 %r_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1533_4"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:33 %r_V_3 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %x_cordic_V_1_loc_load, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="4">
<![CDATA[
entry_ifconv:34 %sext_ln1533_5 = sext i4 %r_V_3

]]></Node>
<StgValue><ssdm name="sext_ln1533_5"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:35 %add_ln859 = add i12 %sext_ln1533, i12 %sext_ln1533_1

]]></Node>
<StgValue><ssdm name="add_ln859"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:38 %add_ln859_2 = add i9 %sext_ln1533_2, i9 %sext_ln1533_3

]]></Node>
<StgValue><ssdm name="add_ln859_2"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:39 %add_ln859_3 = add i6 %sext_ln1533_4, i6 %sext_ln1533_5

]]></Node>
<StgValue><ssdm name="add_ln859_3"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="6">
<![CDATA[
entry_ifconv:40 %sext_ln859_1 = sext i6 %add_ln859_3

]]></Node>
<StgValue><ssdm name="sext_ln859_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:41 %add_ln859_4 = add i9 %sext_ln859_1, i9 %add_ln859_2

]]></Node>
<StgValue><ssdm name="add_ln859_4"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:45 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %y_read, i32 14

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:46 %select_ln56 = select i1 %tmp_1, i15 19900, i15 12868

]]></Node>
<StgValue><ssdm name="select_ln56"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:47 %add_ln56 = add i15 %select_ln56, i15 %theta_out_V_loc_load

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:48 %select_ln1697_2 = select i1 %tmp, i15 %add_ln56, i15 %theta_out_V_loc_load

]]></Node>
<StgValue><ssdm name="select_ln1697_2"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:49 %write_ln54 = write void @_ssdm_op_Write.ap_auto.i15P0A, i15 %theta, i15 %select_ln1697_2

]]></Node>
<StgValue><ssdm name="write_ln54"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry_ifconv:4 %spectopmodule_ln20 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln20"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="15">
<![CDATA[
entry_ifconv:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i15 %x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="15">
<![CDATA[
entry_ifconv:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i15 %y

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="15">
<![CDATA[
entry_ifconv:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i15 %r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="15">
<![CDATA[
entry_ifconv:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i15 %theta

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %theta, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:22 %sext_ln1534 = sext i14 %r_1

]]></Node>
<StgValue><ssdm name="sext_ln1534"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="15" op_0_bw="12">
<![CDATA[
entry_ifconv:36 %sext_ln859 = sext i12 %add_ln859

]]></Node>
<StgValue><ssdm name="sext_ln859"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:37 %add_ln859_1 = add i15 %sext_ln859, i15 %sext_ln1534

]]></Node>
<StgValue><ssdm name="add_ln859_1"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="15" op_0_bw="9">
<![CDATA[
entry_ifconv:42 %sext_ln859_2 = sext i9 %add_ln859_4

]]></Node>
<StgValue><ssdm name="sext_ln859_2"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:43 %add_ln859_5 = add i15 %sext_ln859_2, i15 %add_ln859_1

]]></Node>
<StgValue><ssdm name="add_ln859_5"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:44 %write_ln53 = write void @_ssdm_op_Write.ap_auto.i15P0A, i15 %r, i15 %add_ln859_5

]]></Node>
<StgValue><ssdm name="write_ln53"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0">
<![CDATA[
entry_ifconv:50 %ret_ln59 = ret

]]></Node>
<StgValue><ssdm name="ret_ln59"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
