// Must match fields defined in trch/syscfg.h
{
    "boot" : {
        // bitfield/bitmask spec: word index, bit pos, bit width[, value dict]
        // u32 spec: word index
        "load_binaries" : {"type": "bitfield",
            "spec": [0, 0, 1, {"no" : 0, "yes" : 1}]},
        "rtps_mode"  : {"type": "bitfield",
            "spec": [0, 1, 2, {
                "LOCKSTEP"   : 0,
                "SMP"        : 1,
                "SPLIT"      : 2
                }]
            },
        "rtps_cores" : {"type": "bitmask",
            "spec": [0, 3, 2, {"CORE0": 1, "CORE1": 2}]},
        "subsystems" : {"type": "bitmask",
            "spec": [0, 5, 4, {
                "TRCH"      : 1,
                "RTPS_R52"  : 2,
                "RTPS_A53"  : 4,
                "HPPS"      : 8
                }]
            },
        "have_sfs_offset" : {"type": "bitfield",
            "spec": [0, 12, 1, {"no": 0, "yes": 1}]},
        "sfs_offset" : {"type": "u32", "spec": [1]}
    },
    "RTPS_R52" : {
        "blobs": {"type": "strlist", "spec": [4, 16]}
    },
    "RTPS_A53" : {
        "blobs": {"type": "strlist", "spec": [20, 16]}
    },
    "rio" : {
        "master" : {"type": "bitfield", "spec": [0, 13, 1, {"no": 0, "yes": 1}]}
    },
    "test" : {
        "rio_onchip" : {"type": "bitfield", "spec": [0, 14, 4, {
            // enum test_rio_tests in tests/test.h
            "NONE": 0,
            "ALL": 15, // ~0
            "ONEWAY":   1,
            "CSR":      2,
            "MSG_RPC":  4,
            "MAP":      8
        }]},
        "rio_offchip" : {"type": "bitfield", "spec": [0, 18, 4, {
            // enum test_rio_tests in tests/test.h
            "NONE": 0,
            "ALL": 15, // ~0
            "ONEWAY":   1,
            "CSR":      2,
            "MSG_RPC":  4,
            "MAP":      8
        }]}
    },
    "HPPS" : {
        "blobs": {"type": "strlist", "spec": [36, 24]},
        "rootfs_loc" : {"type": "bitfield",
            "spec": [0, 9, 3, {
                 // value type: enum memdev
                 "HPPS_SMC_NAND"  : 3,
                 "HPPS_DRAM"      : 4
            }]
        }
    }
}
