#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Wed Apr 30 11:58:21 2014
# Process ID: 6427
# Log file: /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/impl_1/zynq_system_wrapper.rdi
# Journal file: /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/impl_1/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source zynq_system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/zynq_system_processing_system7_0_0.xdc] for cell 'zynq_system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/zynq_system_processing_system7_0_0.xdc] for cell 'zynq_system_i/processing_system7_0/inst'
Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/zynq_system_rst_processing_system7_0_50M_0.xdc] for cell 'zynq_system_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/zynq_system_rst_processing_system7_0_50M_0.xdc] for cell 'zynq_system_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/zynq_system_rst_processing_system7_0_50M_0_board.xdc] for cell 'zynq_system_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/zynq_system_rst_processing_system7_0_50M_0_board.xdc] for cell 'zynq_system_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/ip/zynq_system_clk_wiz_0_0/zynq_system_clk_wiz_0_0.xdc] for cell 'zynq_system_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/ip/zynq_system_clk_wiz_0_0/zynq_system_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/ip/zynq_system_clk_wiz_0_0/zynq_system_clk_wiz_0_0.xdc:56]
Finished Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/ip/zynq_system_clk_wiz_0_0/zynq_system_clk_wiz_0_0.xdc] for cell 'zynq_system_i/clk_wiz_0/inst'
Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/ip/zynq_system_clk_wiz_0_0/zynq_system_clk_wiz_0_0_board.xdc] for cell 'zynq_system_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/ip/zynq_system_clk_wiz_0_0/zynq_system_clk_wiz_0_0_board.xdc] for cell 'zynq_system_i/clk_wiz_0/inst'
Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/ip/zynq_system_axi_clock_converter_0_26/zynq_system_axi_clock_converter_0_26_clocks.xdc] for cell 'zynq_system_i/axi_clock_converter_0/inst'
Finished Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/ip/zynq_system_axi_clock_converter_0_26/zynq_system_axi_clock_converter_0_26_clocks.xdc] for cell 'zynq_system_i/axi_clock_converter_0/inst'
Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/impl_1/.Xil/Vivado-6427-ee-boxer0/dcp/zynq_system_wrapper.xdc]
Finished Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/impl_1/.Xil/Vivado-6427-ee-boxer0/dcp/zynq_system_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  RAM16X1D => RAM16X1D (RAMD32, RAMD32, GND): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 18 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1540.719 ; gain = 813.055
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1546.738 ; gain = 6.016

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2ce7bcac1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1546.738 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 6 inverter(s).
INFO: [Opt 31-10] Eliminated 2006 cells.
Phase 2 Constant Propagation | Checksum: 1dfefce4c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.738 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 12948 unconnected nets.
INFO: [Opt 31-11] Eliminated 1154 unconnected cells.
Phase 3 Sweep | Checksum: 2c92dc985

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1546.738 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2c92dc985

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1546.738 ; gain = 0.000
Implement Debug Cores | Checksum: 1ab7fd72d
Logic Optimization | Checksum: 1ab7fd72d

Starting Power Optimization Task
Ending Power Optimization Task | Checksum: 2c92dc985

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1546.738 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1546.738 ; gain = 6.020
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1560.668 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1560.672 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1560.672 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 1959dae68

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1560.672 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 1959dae68

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1560.672 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 1959dae68

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1560.672 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 245994201

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1560.672 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[0] of IOStandard LVCMOS18
	FIXED_IO_mio[1] of IOStandard LVCMOS18
	FIXED_IO_mio[2] of IOStandard LVCMOS18
	FIXED_IO_mio[3] of IOStandard LVCMOS18
	FIXED_IO_mio[4] of IOStandard LVCMOS18
	FIXED_IO_mio[5] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[53] of IOStandard LVCMOS18
Phase 1.1.5 Implementation Feasibility check | Checksum: 245994201

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1560.672 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 245994201

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1560.672 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17dd3e666

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1584.680 ; gain = 24.008

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 23ab39c6e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 1636.258 ; gain = 75.586
Phase 1.1.8.1 Place Init Design | Checksum: 23a939a63

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 1636.258 ; gain = 75.586
Phase 1.1.8 Build Placer Netlist Model | Checksum: 23a939a63

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 1636.258 ; gain = 75.586

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 22be7f981

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 1636.258 ; gain = 75.586
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 22be7f981

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 1636.258 ; gain = 75.586
Phase 1.1 Placer Initialization Core | Checksum: 22be7f981

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 1636.258 ; gain = 75.586
Phase 1 Placer Initialization | Checksum: 22be7f981

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 1636.258 ; gain = 75.586

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 26fa36749

Time (s): cpu = 00:02:51 ; elapsed = 00:01:00 . Memory (MB): peak = 1664.258 ; gain = 103.586

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 26fa36749

Time (s): cpu = 00:02:51 ; elapsed = 00:01:00 . Memory (MB): peak = 1664.258 ; gain = 103.586

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1fb4f4b03

Time (s): cpu = 00:03:00 ; elapsed = 00:01:06 . Memory (MB): peak = 1670.391 ; gain = 109.719

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d5687f7e

Time (s): cpu = 00:03:00 ; elapsed = 00:01:06 . Memory (MB): peak = 1670.391 ; gain = 109.719

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 13ff91611

Time (s): cpu = 00:03:03 ; elapsed = 00:01:07 . Memory (MB): peak = 1670.391 ; gain = 109.719

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 2150d5f89

Time (s): cpu = 00:03:08 ; elapsed = 00:01:12 . Memory (MB): peak = 1709.527 ; gain = 148.855

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2150d5f89

Time (s): cpu = 00:03:10 ; elapsed = 00:01:13 . Memory (MB): peak = 1709.527 ; gain = 148.855
Phase 3 Detail Placement | Checksum: 2150d5f89

Time (s): cpu = 00:03:10 ; elapsed = 00:01:13 . Memory (MB): peak = 1709.527 ; gain = 148.855

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 24b3c060d

Time (s): cpu = 00:03:10 ; elapsed = 00:01:13 . Memory (MB): peak = 1709.527 ; gain = 148.855

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 1bfb0a22a

Time (s): cpu = 00:03:24 ; elapsed = 00:01:17 . Memory (MB): peak = 1721.215 ; gain = 160.543
Phase 4.2 Post Placement Optimization | Checksum: 1bfb0a22a

Time (s): cpu = 00:03:24 ; elapsed = 00:01:17 . Memory (MB): peak = 1721.215 ; gain = 160.543

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1bfb0a22a

Time (s): cpu = 00:03:24 ; elapsed = 00:01:17 . Memory (MB): peak = 1721.215 ; gain = 160.543

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 1bfb0a22a

Time (s): cpu = 00:03:25 ; elapsed = 00:01:18 . Memory (MB): peak = 1721.215 ; gain = 160.543

Phase 4.4.2 updateTiming final
Phase 4.4.2 updateTiming final | Checksum: 1d14028ff

Time (s): cpu = 00:03:30 ; elapsed = 00:01:20 . Memory (MB): peak = 1724.340 ; gain = 163.668

Phase 4.4.3 Dump Critical Paths 
Phase 4.4.3 Dump Critical Paths  | Checksum: 1d14028ff

Time (s): cpu = 00:03:30 ; elapsed = 00:01:20 . Memory (MB): peak = 1724.340 ; gain = 163.668

Phase 4.4.4 Restore STA
Phase 4.4.4 Restore STA | Checksum: 1d14028ff

Time (s): cpu = 00:03:31 ; elapsed = 00:01:20 . Memory (MB): peak = 1724.340 ; gain = 163.668

Phase 4.4.5 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=9.625  | TNS=0.000  |

Phase 4.4.5 Print Final WNS | Checksum: 1d14028ff

Time (s): cpu = 00:03:51 ; elapsed = 00:01:26 . Memory (MB): peak = 1729.027 ; gain = 168.355
Phase 4.4 Placer Reporting | Checksum: 1d14028ff

Time (s): cpu = 00:03:51 ; elapsed = 00:01:26 . Memory (MB): peak = 1729.027 ; gain = 168.355

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: e3c4444d

Time (s): cpu = 00:03:51 ; elapsed = 00:01:26 . Memory (MB): peak = 1729.027 ; gain = 168.355
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e3c4444d

Time (s): cpu = 00:03:51 ; elapsed = 00:01:26 . Memory (MB): peak = 1729.027 ; gain = 168.355
Ending Placer Task | Checksum: 90de3779

Time (s): cpu = 00:03:51 ; elapsed = 00:01:26 . Memory (MB): peak = 1729.027 ; gain = 168.355
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:53 ; elapsed = 00:01:27 . Memory (MB): peak = 1729.027 ; gain = 168.355
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 1.2 secs 

report_utilization: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:01 . Memory (MB): peak = 1729.027 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0.79 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1729.031 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 9f89d85b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1861.324 ; gain = 103.289
Phase 1 Build RT Design | Checksum: 10a72f67d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1861.324 ; gain = 103.289

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10a72f67d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1861.328 ; gain = 103.293

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: 10a72f67d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1875.379 ; gain = 117.344

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 146509683

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1895.129 ; gain = 137.094

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 146509683

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1895.129 ; gain = 137.094

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 146509683

Time (s): cpu = 00:00:56 ; elapsed = 00:00:28 . Memory (MB): peak = 1901.145 ; gain = 143.109
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 146509683

Time (s): cpu = 00:00:56 ; elapsed = 00:00:28 . Memory (MB): peak = 1901.145 ; gain = 143.109
Phase 2.5 Update Timing | Checksum: 146509683

Time (s): cpu = 00:00:56 ; elapsed = 00:00:28 . Memory (MB): peak = 1901.145 ; gain = 143.109
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.84   | TNS=0      | WHS=-0.149 | THS=-103   |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 146509683

Time (s): cpu = 00:01:03 ; elapsed = 00:00:31 . Memory (MB): peak = 1901.145 ; gain = 143.109
Phase 2 Router Initialization | Checksum: 146509683

Time (s): cpu = 00:01:03 ; elapsed = 00:00:31 . Memory (MB): peak = 1901.145 ; gain = 143.109

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: eaf85feb

Time (s): cpu = 00:01:08 ; elapsed = 00:00:33 . Memory (MB): peak = 1901.145 ; gain = 143.109

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 2908
 Number of Nodes with overlaps = 234
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 97dcd9ae

Time (s): cpu = 00:01:21 ; elapsed = 00:00:36 . Memory (MB): peak = 1901.145 ; gain = 143.109

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 97dcd9ae

Time (s): cpu = 00:01:25 ; elapsed = 00:00:37 . Memory (MB): peak = 1901.145 ; gain = 143.109
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.31   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: ed6780d8

Time (s): cpu = 00:01:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1901.145 ; gain = 143.109
Phase 4.1 Global Iteration 0 | Checksum: ed6780d8

Time (s): cpu = 00:01:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1901.145 ; gain = 143.109

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: 5afbcea3

Time (s): cpu = 00:01:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1901.145 ; gain = 143.109

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: 5afbcea3

Time (s): cpu = 00:01:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1901.145 ; gain = 143.109
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.31   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.2.3 collectNewHoldAndFix
Phase 4.2.3 collectNewHoldAndFix | Checksum: 5afbcea3

Time (s): cpu = 00:01:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1901.145 ; gain = 143.109
Phase 4.2 Global Iteration 1 | Checksum: 5afbcea3

Time (s): cpu = 00:01:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1901.145 ; gain = 143.109
Phase 4 Rip-up And Reroute | Checksum: 5afbcea3

Time (s): cpu = 00:01:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1901.145 ; gain = 143.109

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 5afbcea3

Time (s): cpu = 00:01:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1901.145 ; gain = 143.109
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.31   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 5afbcea3

Time (s): cpu = 00:01:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1901.145 ; gain = 143.109

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 5afbcea3

Time (s): cpu = 00:01:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1901.145 ; gain = 143.109
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.31   | TNS=0      | WHS=0.022  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: 5afbcea3

Time (s): cpu = 00:01:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1901.145 ; gain = 143.109
Phase 6 Post Hold Fix | Checksum: 5afbcea3

Time (s): cpu = 00:01:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1901.145 ; gain = 143.109

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.03019 %
  Global Horizontal Routing Utilization  = 7.34255 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 5afbcea3

Time (s): cpu = 00:01:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1901.145 ; gain = 143.109

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 4d7160bc

Time (s): cpu = 00:01:39 ; elapsed = 00:00:45 . Memory (MB): peak = 1901.145 ; gain = 143.109

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=8.316  | TNS=0.000  | WHS=0.023  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: 4d7160bc

Time (s): cpu = 00:02:06 ; elapsed = 00:00:51 . Memory (MB): peak = 1901.145 ; gain = 143.109
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 4d7160bc

Time (s): cpu = 00:02:07 ; elapsed = 00:00:51 . Memory (MB): peak = 1901.145 ; gain = 143.109

Routing Is Done.

Time (s): cpu = 00:02:07 ; elapsed = 00:00:51 . Memory (MB): peak = 1901.145 ; gain = 143.109
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:11 ; elapsed = 00:00:54 . Memory (MB): peak = 1901.145 ; gain = 172.113
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/impl_1/zynq_system_wrapper_drc_routed.rpt.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets zynq_system_i/clk_wiz_0/inst/CLK_CORE_DRP_I/RST_MMCM_PLL]'  to set the static_probabiblity to '1'  if desired.
report_power: Time (s): cpu = 00:02:16 ; elapsed = 00:01:11 . Memory (MB): peak = 1909.152 ; gain = 8.008
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1909.156 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 30 12:03:01 2014...
