Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/pavelf/build_sockit_arm_2/a10s_ghrd/a10s_ghrd.qsys --block-symbol-file --output-directory=/home/pavelf/build_sockit_arm_2/a10s_ghrd/a10s_ghrd --family="Arria 10" --part=10AS066K3F40E2SG
Progress: Loading a10s_ghrd/a10s_ghrd.qsys
Progress: Reading input file
Progress: Adding ILC [interrupt_latency_counter 18.1]
Progress: Parameterizing module ILC
Progress: Adding arria10_hps [altera_arria10_hps 18.1]
Progress: Parameterizing module arria10_hps
Progress: Adding button_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module button_pio
Progress: Adding clk_100 [clock_source 18.1]
Progress: Parameterizing module clk_100
Progress: Adding clock_bridge_0 [altera_clock_bridge 18.1]
Progress: Parameterizing module clock_bridge_0
Progress: Adding dc_fifo_0 [altera_avalon_dc_fifo 18.1]
Progress: Parameterizing module dc_fifo_0
Progress: Adding dc_fifo_1 [altera_avalon_dc_fifo 18.1]
Progress: Parameterizing module dc_fifo_1
Progress: Adding dipsw_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module dipsw_pio
Progress: Adding emif_a10_hps [altera_emif_a10_hps 18.1]
Progress: Parameterizing module emif_a10_hps
Progress: Adding f2sdram_m [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module f2sdram_m
Progress: Adding fpga_m [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module fpga_m
Progress: Adding hps_m [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module hps_m
Progress: Adding issp [altera_in_system_sources_probes 18.1]
Progress: Parameterizing module issp
Progress: Adding led_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module led_pio
Progress: Adding msgdma_0 [altera_msgdma 18.1]
Progress: Parameterizing module msgdma_0
Progress: Adding msgdma_1 [altera_msgdma 18.1]
Progress: Parameterizing module msgdma_1
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding pb_lwh2f [altera_avalon_mm_bridge 18.1]
Progress: Parameterizing module pb_lwh2f
Progress: Adding reset_bridge [altera_reset_bridge 18.1]
Progress: Parameterizing module reset_bridge
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: a10s_ghrd.arria10_hps: HPS NOC (L3 clock) is set to 200 MHz When the Max Speed for this part is 400 MHz.
Info: a10s_ghrd.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: a10s_ghrd.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: a10s_ghrd.emif_a10_hps: Debug features for HPS are currently not supported.
Info: a10s_ghrd.emif_a10_hps.arch: Placement of address/command pins must follow "DDR4 Scheme 2: Component/SODIMM".
Info: a10s_ghrd.emif_a10_hps.arch: Interface estimated to require 2 I/O Bank(s) and 2 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
Info: a10s_ghrd.emif_a10_hps.arch: Valid memory frequencies for the current PLL reference clock and user clock rate, in MHz: 1066.67
Info: a10s_ghrd.emif_a10_hps.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
Info: a10s_ghrd.msgdma_1: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: a10s_ghrd.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: a10s_ghrd.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/pavelf/build_sockit_arm_2/a10s_ghrd/a10s_ghrd.qsys --synthesis=VERILOG --output-directory=/home/pavelf/build_sockit_arm_2/a10s_ghrd/a10s_ghrd --family="Arria 10" --part=10AS066K3F40E2SG
Progress: Loading a10s_ghrd/a10s_ghrd.qsys
Progress: Reading input file
Progress: Adding ILC [interrupt_latency_counter 18.1]
Progress: Parameterizing module ILC
Progress: Adding arria10_hps [altera_arria10_hps 18.1]
Progress: Parameterizing module arria10_hps
Progress: Adding button_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module button_pio
Progress: Adding clk_100 [clock_source 18.1]
Progress: Parameterizing module clk_100
Progress: Adding clock_bridge_0 [altera_clock_bridge 18.1]
Progress: Parameterizing module clock_bridge_0
Progress: Adding dc_fifo_0 [altera_avalon_dc_fifo 18.1]
Progress: Parameterizing module dc_fifo_0
Progress: Adding dc_fifo_1 [altera_avalon_dc_fifo 18.1]
Progress: Parameterizing module dc_fifo_1
Progress: Adding dipsw_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module dipsw_pio
Progress: Adding emif_a10_hps [altera_emif_a10_hps 18.1]
Progress: Parameterizing module emif_a10_hps
Progress: Adding f2sdram_m [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module f2sdram_m
Progress: Adding fpga_m [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module fpga_m
Progress: Adding hps_m [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module hps_m
Progress: Adding issp [altera_in_system_sources_probes 18.1]
Progress: Parameterizing module issp
Progress: Adding led_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module led_pio
Progress: Adding msgdma_0 [altera_msgdma 18.1]
Progress: Parameterizing module msgdma_0
Progress: Adding msgdma_1 [altera_msgdma 18.1]
Progress: Parameterizing module msgdma_1
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding pb_lwh2f [altera_avalon_mm_bridge 18.1]
Progress: Parameterizing module pb_lwh2f
Progress: Adding reset_bridge [altera_reset_bridge 18.1]
Progress: Parameterizing module reset_bridge
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: a10s_ghrd.arria10_hps: HPS NOC (L3 clock) is set to 200 MHz When the Max Speed for this part is 400 MHz.
Info: a10s_ghrd.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: a10s_ghrd.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: a10s_ghrd.emif_a10_hps: Debug features for HPS are currently not supported.
Info: a10s_ghrd.emif_a10_hps.arch: Placement of address/command pins must follow "DDR4 Scheme 2: Component/SODIMM".
Info: a10s_ghrd.emif_a10_hps.arch: Interface estimated to require 2 I/O Bank(s) and 2 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
Info: a10s_ghrd.emif_a10_hps.arch: Valid memory frequencies for the current PLL reference clock and user clock rate, in MHz: 1066.67
Info: a10s_ghrd.emif_a10_hps.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
Info: a10s_ghrd.msgdma_1: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: a10s_ghrd.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: a10s_ghrd.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: a10s_ghrd: "Transforming system: a10s_ghrd"
Info: a10s_ghrd: Running transform generation_view_transform
Info: a10s_ghrd: Running transform generation_view_transform took 0.000s
Info: ILC: Running transform generation_view_transform
Info: ILC: Running transform generation_view_transform took 0.000s
Info: arria10_hps: Running transform generation_view_transform
Info: arria10_hps: HPS NOC (L3 clock) is set to 200 MHz When the Max Speed for this part is 400 MHz.
Info: arria10_hps: Running transform generation_view_transform took 0.572s
Info: button_pio: Running transform generation_view_transform
Info: button_pio: Running transform generation_view_transform took 0.000s
Info: clock_bridge_0: Running transform generation_view_transform
Info: clock_bridge_0: Running transform generation_view_transform took 0.000s
Info: dc_fifo_0: Running transform generation_view_transform
Info: dc_fifo_0: Running transform generation_view_transform took 0.000s
Info: dc_fifo_1: Running transform generation_view_transform
Info: dc_fifo_1: Running transform generation_view_transform took 0.000s
Info: dipsw_pio: Running transform generation_view_transform
Info: dipsw_pio: Running transform generation_view_transform took 0.000s
Info: emif_a10_hps: Running transform generation_view_transform
Info: emif_a10_hps: Running transform generation_view_transform took 0.000s
Info: f2sdram_m: Running transform generation_view_transform
Info: f2sdram_m: Running transform generation_view_transform took 0.000s
Info: fpga_m: Running transform generation_view_transform
Info: fpga_m: Running transform generation_view_transform took 0.000s
Info: hps_m: Running transform generation_view_transform
Info: hps_m: Running transform generation_view_transform took 0.000s
Info: issp: Running transform generation_view_transform
Info: issp: Running transform generation_view_transform took 0.000s
Info: led_pio: Running transform generation_view_transform
Info: led_pio: Running transform generation_view_transform took 0.000s
Info: msgdma_0: Running transform generation_view_transform
Info: msgdma_0: Running transform generation_view_transform took 0.000s
Info: msgdma_1: Running transform generation_view_transform
Info: msgdma_1: Running transform generation_view_transform took 0.000s
Info: onchip_memory2: Running transform generation_view_transform
Info: onchip_memory2: Running transform generation_view_transform took 0.000s
Info: pb_lwh2f: Running transform generation_view_transform
Info: pb_lwh2f: Running transform generation_view_transform took 0.000s
Info: reset_bridge: Running transform generation_view_transform
Info: reset_bridge: Running transform generation_view_transform took 0.000s
Info: sysid_qsys: Running transform generation_view_transform
Info: sysid_qsys: Running transform generation_view_transform took 0.000s
Info: fpga_interfaces: Running transform generation_view_transform
Info: fpga_interfaces: Running transform generation_view_transform took 0.000s
Info: hps_io: Running transform generation_view_transform
Info: hps_io: Running transform generation_view_transform took 0.000s
Info: arch: Running transform generation_view_transform
Info: arch: Running transform generation_view_transform took 0.000s
Info: clk_src: Running transform generation_view_transform
Info: clk_src: Running transform generation_view_transform took 0.000s
Info: clk_rst: Running transform generation_view_transform
Info: clk_rst: Running transform generation_view_transform took 0.000s
Info: jtag_phy_embedded_in_jtag_master: Running transform generation_view_transform
Info: jtag_phy_embedded_in_jtag_master: Running transform generation_view_transform took 0.000s
Info: timing_adt: Running transform generation_view_transform
Info: timing_adt: Running transform generation_view_transform took 0.000s
Info: fifo: Running transform generation_view_transform
Info: fifo: Running transform generation_view_transform took 0.000s
Info: b2p: Running transform generation_view_transform
Info: b2p: Running transform generation_view_transform took 0.000s
Info: p2b: Running transform generation_view_transform
Info: p2b: Running transform generation_view_transform took 0.000s
Info: transacto: Running transform generation_view_transform
Info: transacto: Running transform generation_view_transform took 0.000s
Info: b2p_adapter: Running transform generation_view_transform
Info: b2p_adapter: Running transform generation_view_transform took 0.000s
Info: p2b_adapter: Running transform generation_view_transform
Info: p2b_adapter: Running transform generation_view_transform took 0.000s
Info: clk_src: Running transform generation_view_transform
Info: clk_src: Running transform generation_view_transform took 0.000s
Info: clk_rst: Running transform generation_view_transform
Info: clk_rst: Running transform generation_view_transform took 0.000s
Info: jtag_phy_embedded_in_jtag_master: Running transform generation_view_transform
Info: jtag_phy_embedded_in_jtag_master: Running transform generation_view_transform took 0.000s
Info: timing_adt: Running transform generation_view_transform
Info: timing_adt: Running transform generation_view_transform took 0.000s
Info: fifo: Running transform generation_view_transform
Info: fifo: Running transform generation_view_transform took 0.000s
Info: b2p: Running transform generation_view_transform
Info: b2p: Running transform generation_view_transform took 0.000s
Info: p2b: Running transform generation_view_transform
Info: p2b: Running transform generation_view_transform took 0.000s
Info: transacto: Running transform generation_view_transform
Info: transacto: Running transform generation_view_transform took 0.000s
Info: b2p_adapter: Running transform generation_view_transform
Info: b2p_adapter: Running transform generation_view_transform took 0.000s
Info: p2b_adapter: Running transform generation_view_transform
Info: p2b_adapter: Running transform generation_view_transform took 0.000s
Info: clk_src: Running transform generation_view_transform
Info: clk_src: Running transform generation_view_transform took 0.000s
Info: clk_rst: Running transform generation_view_transform
Info: clk_rst: Running transform generation_view_transform took 0.000s
Info: jtag_phy_embedded_in_jtag_master: Running transform generation_view_transform
Info: jtag_phy_embedded_in_jtag_master: Running transform generation_view_transform took 0.000s
Info: timing_adt: Running transform generation_view_transform
Info: timing_adt: Running transform generation_view_transform took 0.000s
Info: fifo: Running transform generation_view_transform
Info: fifo: Running transform generation_view_transform took 0.000s
Info: b2p: Running transform generation_view_transform
Info: b2p: Running transform generation_view_transform took 0.000s
Info: p2b: Running transform generation_view_transform
Info: p2b: Running transform generation_view_transform took 0.000s
Info: transacto: Running transform generation_view_transform
Info: transacto: Running transform generation_view_transform took 0.000s
Info: b2p_adapter: Running transform generation_view_transform
Info: b2p_adapter: Running transform generation_view_transform took 0.000s
Info: p2b_adapter: Running transform generation_view_transform
Info: p2b_adapter: Running transform generation_view_transform took 0.000s
Info: cb_inst: Running transform generation_view_transform
Info: cb_inst: Running transform generation_view_transform took 0.000s
Info: rst_inst: Running transform generation_view_transform
Info: rst_inst: Running transform generation_view_transform took 0.000s
Info: dispatcher_internal: Running transform generation_view_transform
Info: dispatcher_internal: Running transform generation_view_transform took 0.000s
Info: read_mstr_internal: Running transform generation_view_transform
Info: read_mstr_internal: Running transform generation_view_transform took 0.000s
Info: cb_inst: Running transform generation_view_transform
Info: cb_inst: Running transform generation_view_transform took 0.000s
Info: rst_inst: Running transform generation_view_transform
Info: rst_inst: Running transform generation_view_transform took 0.000s
Info: dispatcher_internal: Running transform generation_view_transform
Info: dispatcher_internal: Running transform generation_view_transform took 0.000s
Info: write_mstr_internal: Running transform generation_view_transform
Info: write_mstr_internal: Running transform generation_view_transform took 0.000s
Info: border: Running transform generation_view_transform
Info: border: Running transform generation_view_transform took 0.000s
Info: a10s_ghrd: Running transform merlin_avalon_transform
Info: Interconnect is inserted between master f2sdram_m.master and slave arria10_hps.f2sdram0_data because the master is of type avalon and the slave is of type axi.
Warning: arria10_hps.f2h_irq0: Cannot connect clock for irq_mapper_001.sender
Warning: arria10_hps.f2h_irq0: Cannot connect reset for irq_mapper_001.sender
Warning: arria10_hps.f2h_irq1: Cannot connect clock for irq_mapper_002.sender
Warning: arria10_hps.f2h_irq1: Cannot connect reset for irq_mapper_002.sender
Info: a10s_ghrd: Running transform merlin_avalon_transform took 3.182s
Info: arria10_hps: Running transform merlin_avalon_transform
Info: arria10_hps: Running transform merlin_avalon_transform took 0.008s
Info: emif_a10_hps: Running transform merlin_avalon_transform
Info: emif_a10_hps: Running transform merlin_avalon_transform took 0.008s
Info: f2sdram_m: Running transform merlin_avalon_transform
Info: f2sdram_m: Running transform merlin_avalon_transform took 0.012s
Info: fpga_m: Running transform merlin_avalon_transform
Info: fpga_m: Running transform merlin_avalon_transform took 0.012s
Info: hps_m: Running transform merlin_avalon_transform
Info: hps_m: Running transform merlin_avalon_transform took 0.012s
Info: msgdma_0: Running transform merlin_avalon_transform
Info: msgdma_0: Running transform merlin_avalon_transform took 0.008s
Info: msgdma_1: Running transform merlin_avalon_transform
Info: msgdma_1: Running transform merlin_avalon_transform took 0.009s
Info: mm_interconnect_0: Running transform merlin_avalon_transform
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: Running transform merlin_avalon_transform took 0.446s
Info: mm_interconnect_1: Running transform merlin_avalon_transform
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: Running transform merlin_avalon_transform took 0.108s
Info: mm_interconnect_2: Running transform merlin_avalon_transform
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: Running transform merlin_avalon_transform took 0.369s
Info: mm_interconnect_3: Running transform merlin_avalon_transform
Info: mm_interconnect_3: Running transform merlin_avalon_transform took 0.085s
Info: mm_interconnect_4: Running transform merlin_avalon_transform
Info: mm_interconnect_4: Running transform merlin_avalon_transform took 0.034s
Info: hps_io: Running transform merlin_avalon_transform
Info: hps_io: Running transform merlin_avalon_transform took 0.008s
Info: avalon_st_adapter: Running transform merlin_avalon_transform
Info: avalon_st_adapter: Running transform merlin_avalon_transform took 0.008s
Info: avalon_st_adapter_001: Running transform merlin_avalon_transform
Info: avalon_st_adapter_001: Running transform merlin_avalon_transform took 0.010s
Info: avalon_st_adapter_002: Running transform merlin_avalon_transform
Info: avalon_st_adapter_002: Running transform merlin_avalon_transform took 0.008s
Info: avalon_st_adapter_003: Running transform merlin_avalon_transform
Info: avalon_st_adapter_003: Running transform merlin_avalon_transform took 0.008s
Info: avalon_st_adapter_004: Running transform merlin_avalon_transform
Info: avalon_st_adapter_004: Running transform merlin_avalon_transform took 0.008s
Info: avalon_st_adapter: Running transform merlin_avalon_transform
Info: avalon_st_adapter: Running transform merlin_avalon_transform took 0.008s
Info: avalon_st_adapter: Running transform merlin_avalon_transform
Info: avalon_st_adapter: Running transform merlin_avalon_transform took 0.047s
Info: avalon_st_adapter_001: Running transform merlin_avalon_transform
Info: avalon_st_adapter_001: Running transform merlin_avalon_transform took 0.008s
Info: avalon_st_adapter_002: Running transform merlin_avalon_transform
Info: avalon_st_adapter_002: Running transform merlin_avalon_transform took 0.008s
Info: avalon_st_adapter_003: Running transform merlin_avalon_transform
Info: avalon_st_adapter_003: Running transform merlin_avalon_transform took 0.008s
Info: avalon_st_adapter_004: Running transform merlin_avalon_transform
Info: avalon_st_adapter_004: Running transform merlin_avalon_transform took 0.008s
Info: a10s_ghrd: "Naming system components in system: a10s_ghrd"
Info: a10s_ghrd: "Processing generation queue"
Info: a10s_ghrd: "Generating: a10s_ghrd"
Info: a10s_ghrd: "Generating: interrupt_latency_counter"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_arria10_hps_181_udhioly"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_avalon_pio_181_u6z2bzq"
Info: button_pio: Starting RTL generation for module 'a10s_ghrd_altera_avalon_pio_181_u6z2bzq'
Info: button_pio:   Generation command is [exec /home/pavelf/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/pavelf/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/pavelf/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/pavelf/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/pavelf/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/pavelf/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/pavelf/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/pavelf/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=a10s_ghrd_altera_avalon_pio_181_u6z2bzq --dir=/tmp/alt8603_5226473245786087841.dir/0003_button_pio_gen/ --quartus_dir=/home/pavelf/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8603_5226473245786087841.dir/0003_button_pio_gen//a10s_ghrd_altera_avalon_pio_181_u6z2bzq_component_configuration.pl  --do_build_sim=0  ]
Info: button_pio: Done RTL generation for module 'a10s_ghrd_altera_avalon_pio_181_u6z2bzq'
Info: a10s_ghrd: "Generating: altera_avalon_dc_fifo"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_avalon_pio_181_na6njny"
Info: dipsw_pio: Starting RTL generation for module 'a10s_ghrd_altera_avalon_pio_181_na6njny'
Info: dipsw_pio:   Generation command is [exec /home/pavelf/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/pavelf/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/pavelf/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/pavelf/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/pavelf/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/pavelf/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/pavelf/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/pavelf/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=a10s_ghrd_altera_avalon_pio_181_na6njny --dir=/tmp/alt8603_5226473245786087841.dir/0005_dipsw_pio_gen/ --quartus_dir=/home/pavelf/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8603_5226473245786087841.dir/0005_dipsw_pio_gen//a10s_ghrd_altera_avalon_pio_181_na6njny_component_configuration.pl  --do_build_sim=0  ]
Info: dipsw_pio: Done RTL generation for module 'a10s_ghrd_altera_avalon_pio_181_na6njny'
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_emif_a10_hps_181_oeawlci"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_jtag_avalon_master_181_winiqja"
Info: a10s_ghrd: "Generating: altsource_probe_top"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_avalon_pio_181_b3m6h3q"
Info: led_pio: Starting RTL generation for module 'a10s_ghrd_altera_avalon_pio_181_b3m6h3q'
Info: led_pio:   Generation command is [exec /home/pavelf/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/pavelf/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/pavelf/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/pavelf/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/pavelf/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/pavelf/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/pavelf/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/pavelf/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=a10s_ghrd_altera_avalon_pio_181_b3m6h3q --dir=/tmp/alt8603_5226473245786087841.dir/0007_led_pio_gen/ --quartus_dir=/home/pavelf/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8603_5226473245786087841.dir/0007_led_pio_gen//a10s_ghrd_altera_avalon_pio_181_b3m6h3q_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'a10s_ghrd_altera_avalon_pio_181_b3m6h3q'
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_msgdma_181_gdu7dji"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_msgdma_181_z42lkky"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_avalon_onchip_memory2_181_7kzxmpa"
Info: onchip_memory2: Starting RTL generation for module 'a10s_ghrd_altera_avalon_onchip_memory2_181_7kzxmpa'
Info: onchip_memory2:   Generation command is [exec /home/pavelf/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/pavelf/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/pavelf/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/pavelf/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/pavelf/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/pavelf/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/pavelf/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/pavelf/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=a10s_ghrd_altera_avalon_onchip_memory2_181_7kzxmpa --dir=/tmp/alt8603_5226473245786087841.dir/0008_onchip_memory2_gen/ --quartus_dir=/home/pavelf/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8603_5226473245786087841.dir/0008_onchip_memory2_gen//a10s_ghrd_altera_avalon_onchip_memory2_181_7kzxmpa_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2: Done RTL generation for module 'a10s_ghrd_altera_avalon_onchip_memory2_181_7kzxmpa'
Info: a10s_ghrd: "Generating: altera_avalon_mm_bridge"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_avalon_sysid_qsys_181_stot2vi"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_mm_interconnect_181_bccfexq"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_mm_interconnect_181_2w3xhoq"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_mm_interconnect_181_6tzbopq"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_mm_interconnect_181_6u7usai"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_mm_interconnect_181_dvebr6a"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_irq_mapper_181_tzoq7yy"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_irq_mapper_181_5nwfdui"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_irq_mapper_181_acw3b6a"
Info: a10s_ghrd: "Generating: altera_reset_controller"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_arria10_interface_generator_140_xmdmzpi"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_arria10_hps_io_181_stpywma"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_emif_arch_nf_181_ccplvsq"
Info: a10s_ghrd: "Generating: altera_avalon_st_jtag_interface"
Info: a10s_ghrd: "Generating: a10s_ghrd_timing_adapter_181_v2af63i"
Info: a10s_ghrd: "Generating: altera_avalon_sc_fifo"
Info: a10s_ghrd: "Generating: altera_avalon_st_bytes_to_packets"
Info: a10s_ghrd: "Generating: altera_avalon_st_packets_to_bytes"
Info: a10s_ghrd: "Generating: altera_avalon_packets_to_master"
Info: a10s_ghrd: "Generating: a10s_ghrd_channel_adapter_181_arrjpdi"
Info: a10s_ghrd: "Generating: a10s_ghrd_channel_adapter_181_xiycpqq"
Info: a10s_ghrd: "Generating: dispatcher"
Info: a10s_ghrd: "Generating: read_master"
Info: a10s_ghrd: "Generating: write_master"
Info: a10s_ghrd: "Generating: altera_merlin_slave_translator"
Info: a10s_ghrd: "Generating: altera_merlin_axi_master_ni"
Info: a10s_ghrd: "Generating: altera_merlin_slave_agent"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_merlin_router_181_yov7imy"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_merlin_router_181_2zlz57q"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_merlin_router_181_iu4vioy"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_merlin_router_181_3swwdhq"
Info: a10s_ghrd: "Generating: altera_merlin_traffic_limiter"
Info: a10s_ghrd: "Generating: altera_merlin_burst_adapter"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_merlin_demultiplexer_181_usppnsi"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_merlin_multiplexer_181_rfgns6y"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_merlin_demultiplexer_181_allua7a"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_merlin_multiplexer_181_q5ittfq"
Info: a10s_ghrd: "Generating: altera_merlin_width_adapter"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_avalon_st_adapter_181_bbfziwi"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_avalon_st_adapter_181_fme5yhq"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_avalon_st_adapter_181_sc7osri"
Info: a10s_ghrd: "Generating: altera_merlin_master_translator"
Info: a10s_ghrd: "Generating: altera_merlin_master_agent"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_merlin_router_181_yloihfq"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_merlin_router_181_4abqbui"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_merlin_demultiplexer_181_obrwnpa"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_merlin_multiplexer_181_zoswswa"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_merlin_demultiplexer_181_yfxh77q"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_merlin_multiplexer_181_nzjnjka"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_merlin_router_181_45pxmci"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_merlin_router_181_a35vlui"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_merlin_demultiplexer_181_xwdj4sq"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_merlin_multiplexer_181_3zqjrja"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_merlin_demultiplexer_181_jei7voi"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_merlin_multiplexer_181_q7pijiy"
Info: a10s_ghrd: "Generating: altera_merlin_axi_slave_ni"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_merlin_router_181_ry4t2zi"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_merlin_router_181_qrnsvty"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_merlin_demultiplexer_181_djvhlki"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_merlin_demultiplexer_181_b2d2fny"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_merlin_multiplexer_181_3kyzkga"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_merlin_demultiplexer_181_tjqhsiq"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_merlin_multiplexer_181_dwv3zta"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_merlin_router_181_d2ydiqy"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_merlin_router_181_lrp2dny"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_merlin_demultiplexer_181_6w3v2gy"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_merlin_multiplexer_181_wyhutqa"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_merlin_demultiplexer_181_xkcgyti"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_merlin_multiplexer_181_zyw6nsy"
Info: a10s_ghrd: "Generating: a10s_ghrd_altera_arria10_interface_generator_140_ytlch6i"
Info: a10s_ghrd: "Generating: a10s_ghrd_error_adapter_181_6bjmpii"
Info: a10s_ghrd: "Generating: a10s_ghrd_error_adapter_181_nw5grea"
Info: a10s_ghrd: "Generating: a10s_ghrd_error_adapter_181_rr5nq7i"
Info: a10s_ghrd: Done "a10s_ghrd" with 87 modules, 209 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
