// Seed: 133280480
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  genvar id_9;
  assign id_4 = 1;
  wire id_10;
  assign id_5 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri  id_1,
    input  tri  id_2
);
  uwire id_4 = 1'd0 - id_4;
  not (id_0, id_2);
  module_0(
      id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4
  );
endmodule
