// Seed: 2515948393
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  id_5(
      .id_0(), .id_1(id_4)
  );
endmodule
module module_1 (
    input logic id_0,
    input tri id_1,
    input tri1 id_2
    , id_7,
    input tri id_3,
    output wand id_4
    , id_8,
    input supply1 id_5
);
  wor id_9 = 1;
  module_0(
      id_9, id_9, id_9
  );
  assign id_7 = 1;
  always_latch id_8 <= {1, id_0};
endmodule
