controller
datapath
faults
fault
register
ms
misr
tpgr
functionally
multiplexer
piggyback
rl
testability
sfr
coverage
stuck
controllers
irredundant
circuits
cfi
outputs
fsm
registers
testable
bist
consumption
redundant
multiplexers
carletta
circuitry
integrated
compass
alu
load
muxes
synthesis
clocks
loaded
cfr
papachristou
testing
bit
datapaths
fummi
synthesized
outnumber
signals
syntest
tpgrs
facet
functionality
alus
breuer
curves
solver
manufacturing
inadvertent
noticeable
select
bus
sfi
logic
vlsi
watts
observability
overhead
bits
fanouts
behavioral
devadas
mode
observing
separate
insertion
tested
observable
gated
harmanani
kime
akron
nourani
signal
supposed
interacting
differential
causes
lifespans
gentest
dout
wunderlich
demicheli
detected
latch
power
transistor
architectural
cracks
behaviorally
fig
rtl
inputs
randomness
bitwidth
crosstalk
designer
schedule
status
affects
affect
troller
effects
undesirable
circuit
automation
gajski
shorts
lines
content
dept
overlaying
care
erroneous
benini
savings
clock
inseparable
propagate
separately
watch
dey
interacts
micron
hot
normal
faulty
self
poly
defects
transistors
pseudorandom
loading
observation
drive
oh
patterns
rises
functional
complemented
facilitating
neglecting
flow
excessive
detect
schemes
cause
bakoglu
jone
lagnese
arate
sparmann
tiplexers
datapth
pprocedure
rlrl
mukherejee
tapped
joersz
mustang
eschermann
fault coverage
test scheme
system functionally
functionally redundant
controller datapath
controller faults
controller outputs
load line
register load
multiplexer select
time step
ms ms
select lines
datapath pair
datapath registers
datapath controller
together test
controller functionally
power consumption
select line
functionally irredundant
separate test
control line
coverage curves
ms rl
test schemes
fault effect
piggyback test
piggyback scheme
sfr faults
register r
finite state
normal mode
coverage time
state machine
clocks separate
rl ms
equation solver
test circuitry
example circuits
redundant faults
location d
compass design
integrated test
control lines
self testable
original controller
time steps
load lines
observation circuitry
misr tpgr
outputs directly
synthesized controller
tpgr misr
register output
separate scheme
fummi et
cfi faults
controller pairs
causes rl
ms f
four example
controller output
test together
test piggyback
al 1995
data flow
differential equation
et al
fault free
irredundant faults
fault causes
extra load
three test
faults within
self test
state assignment
care specifications
tested together
testability insertion
integrated controller
together piggyback
completely integrated
integrated datapath
inputs power
control schedule
manufacturing problem
test corresponds
carletta et
outputs outnumber
level multiplexers
inadvertent load
datapath outputs
new value
single bit
non functional
output behavior
integrated way
datapath register
control status
scheme test
state machines
registers rather
datapath and controller
system functionally redundant
register load line
controller datapath pair
ms ms ms
multiplexer select lines
controller and datapath
fault coverage curves
differential equation solver
fault coverage time
finite state machine
stuck at 0
time in clocks
content of register
functionally redundant faults
stuck at 1
controller are tested
controller functionally redundant
three test schemes
controller functionally irredundant
together test scheme
ms rl ms
compass design automation
design for testability
et al 1995
functionally irredundant faults
within the controller
test together test
multiplexer select line
piggyback test together
observe the controller
separate test piggyback
fummi et al
datapath controller pairs
controller outputs directly
separate test scheme
test piggyback test
four example circuits
clocks separate test
register load lines
built in self
datapath registers rather
ms on rl
system functionally irredundant
rl ms rl
excessive power consumption
carletta et al
test scheme test
scheme test scheme
multi level multiplexers
cfi faults within
datapaths and controllers
whether a fault
testing of datapath
integrated datapath controller
integrated controller datapath
amount of observation
number of multiplexer
tpgr and observe
carletta and papachristou
small finite state
finite state machines
input output behavior
drive the inputs
ffl the scheme
