/*
 * OMAP54xx CTRL_MODULE_WKUP registers and bitfields
 *
 * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com
 *
 * Benoit Cousson (b-cousson@ti.com)
 *
 * This file is automatically generated from the OMAP hardware databases.
 * We respectfully ask that any modifications to this file be coordinated
 * with the public linux-omap@vger.kernel.org mailing list and the
 * authors above to ensure that the autogeneration scripts are kept
 * up-to-date with the file contents.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef __ARCH_ARM_MACH_OMAP2_CTRL_MODULE_WKUP_54XX_H
#define __ARCH_ARM_MACH_OMAP2_CTRL_MODULE_WKUP_54XX_H

/* Base address */
#define OMAP5_CTRL_MODULE_WKUP					0x4ae0c000

#define OMAP44XX_CTRL_MODULE_WKUP_REGADDR(reg)	\
		OMAP2_L4_IO_ADDRESS(OMAP4_CTRL_MODULE_WKUP + (reg))

/* Registers offset */
#define OMAP5_CTRL_MODULE_WKUP_IP_REVISION			0x0000
#define OMAP5_CTRL_MODULE_WKUP_IP_HWINFO			0x0004
#define OMAP5_CTRL_MODULE_WKUP_IP_SYSCONFIG			0x0010
#define OMAP5_CTRL_MODULE_WKUP_SEC_CTRL				0x0100
#define OMAP5_CTRL_MODULE_WKUP_SEC_EMU				0x0104
#define OMAP5_CTRL_MODULE_WKUP_SEC_TAP				0x0108
#define OMAP5_CTRL_MODULE_WKUP_OCPREG_SPARE			0x010c
#define OMAP5_CTRL_MODULE_WKUP_SECURE_EMIF1_SDRAM_CONFIG	0x0110
#define OMAP5_CTRL_MODULE_WKUP_SECURE_EMIF1_LPDDR2_NVM_CONFIG	0x0114
#define OMAP5_CTRL_MODULE_WKUP_SECURE_EMIF2_SDRAM_CONFIG	0x0118
#define OMAP5_CTRL_MODULE_WKUP_SECURE_EMIF2_LPDDR2_NVM_CONFIG2	0x011c
#define OMAP5_CTRL_MODULE_WKUP_STD_FUSE_USB_CONF		0x0138
#define OMAP5_CTRL_MODULE_WKUP_STD_FUSE_CONF			0x013c
#define OMAP5_CTRL_MODULE_WKUP_DPLL_CLK_TRIMMING		0x0140
#define OMAP5_CTRL_MODULE_WKUP_EMIF1_SDRAM_CONFIG_EXT		0x0144
#define OMAP5_CTRL_MODULE_WKUP_EMIF2_SDRAM_CONFIG_EXT		0x0148
#define OMAP5_CTRL_MODULE_WKUP_EMIF1_SDRAM_CONFIG_EXT_1		0x014c
#define OMAP5_CTRL_MODULE_WKUP_EMIF2_SDRAM_CONFIG_EXT_2		0x0150
#define OMAP5_CTRL_MODULE_WKUP_STD_FUSE_DIE_ID_0		0x0200
#define OMAP5_CTRL_MODULE_WKUP_ID_CODE				0x0204
#define OMAP5_CTRL_MODULE_WKUP_STD_FUSE_DIE_ID_1		0x0208
#define OMAP5_CTRL_MODULE_WKUP_STD_FUSE_DIE_ID_2		0x020c
#define OMAP5_CTRL_MODULE_WKUP_STD_FUSE_DIE_ID_3		0x0210
#define OMAP5_CTRL_MODULE_WKUP_STD_FUSE_PROD_ID_0		0x0214
#define OMAP5_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_0		0x0460
#define OMAP5_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_1		0x0464
#define OMAP5_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_2		0x0468
#define OMAP5_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_3		0x046c
#define OMAP5_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_4		0x0470
#define OMAP5_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_5		0x0474
#define OMAP5_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_6		0x0478
#define OMAP5_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_7		0x047c
#define OMAP5_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_8		0x0480
#define OMAP5_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_9		0x0484
#define OMAP5_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_10		0x0488
#define OMAP5_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_11		0x048c
#define OMAP5_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_12		0x0490
#define OMAP5_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_13		0x0494
#define OMAP5_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_14		0x0498
#define OMAP5_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_15		0x049c
#define OMAP5_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_16		0x04a0
#define OMAP5_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_17		0x04a4
#define OMAP5_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_18		0x04a8
#define OMAP5_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_19		0x04ac
#define OMAP5_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_20		0x04b0
#define OMAP5_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_21		0x04b4
#define OMAP5_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_22		0x04b8
#define OMAP5_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_23		0x04bc
#define OMAP5_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_24		0x04c0
#define OMAP5_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_25		0x04c4
#define OMAP5_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_26		0x04c8
#define OMAP5_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_27		0x04cc
#define OMAP5_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_28		0x04d0
#define OMAP5_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_29		0x04d4
#define OMAP5_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_30		0x04d8
#define OMAP5_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_31		0x04dc

/* Registers shifts and masks */

/* IP_REVISION */
#define OMAP5_IP_REV_SCHEME_SHIFT			30
#define OMAP5_IP_REV_SCHEME_MASK			(0x3 << 30)
#define OMAP5_IP_REV_FUNC_SHIFT				16
#define OMAP5_IP_REV_FUNC_MASK				(0xfff << 16)
#define OMAP5_IP_REV_RTL_SHIFT				11
#define OMAP5_IP_REV_RTL_MASK				(0x1f << 11)
#define OMAP5_IP_REV_MAJOR_SHIFT			8
#define OMAP5_IP_REV_MAJOR_MASK				(0x7 << 8)
#define OMAP5_IP_REV_CUSTOM_SHIFT			6
#define OMAP5_IP_REV_CUSTOM_MASK			(0x3 << 6)
#define OMAP5_IP_REV_MINOR_SHIFT			0
#define OMAP5_IP_REV_MINOR_MASK				(0x3f << 0)

/* IP_HWINFO */
#define OMAP5_IP_HWINFO_SHIFT				0
#define OMAP5_IP_HWINFO_MASK				(0xffffffff << 0)

/* IP_SYSCONFIG */
#define OMAP5_IP_SYSCONFIG_IDLEMODE_SHIFT		2
#define OMAP5_IP_SYSCONFIG_IDLEMODE_MASK		(0x3 << 2)

/* SEC_CTRL */
#define OMAP5_SECCTRLWRDISABLE_SHIFT			31
#define OMAP5_SECCTRLWRDISABLE_MASK			(1 << 31)
#define OMAP5_SAVEANDRESTOREINITDONE_SHIFT		30
#define OMAP5_SAVEANDRESTOREINITDONE_MASK		(1 << 30)
#define OMAP5_FASTOCMRAMSECURESAVE_1_SHIFT		29
#define OMAP5_FASTOCMRAMSECURESAVE_1_MASK		(1 << 29)
#define OMAP5_FASTOCMRAMSECURESAVE_0_SHIFT		28
#define OMAP5_FASTOCMRAMSECURESAVE_0_MASK		(1 << 28)
#define OMAP5_L3OCMRAMSECURESAVE_1_SHIFT		27
#define OMAP5_L3OCMRAMSECURESAVE_1_MASK			(1 << 27)
#define OMAP5_L3OCMRAMSECURESAVE_0_SHIFT		26
#define OMAP5_L3OCMRAMSECURESAVE_0_MASK			(1 << 26)
#define OMAP5_DSP_TO_IVAHD_DISABLE_SHIFT		18
#define OMAP5_DSP_TO_IVAHD_DISABLE_MASK			(1 << 18)
#define OMAP5_LLI_C2C_N_SHIFT				17
#define OMAP5_LLI_C2C_N_MASK				(1 << 17)
#define OMAP5_DMLEDMODEMENABLE_SHIFT			16
#define OMAP5_DMLEDMODEMENABLE_MASK			(1 << 16)
#define OMAP5_MODEMDISABLE_SHIFT			15
#define OMAP5_MODEMDISABLE_MASK				(1 << 15)
#define OMAP5_HDCP_DUCATI_DISABLE_SHIFT			14
#define OMAP5_HDCP_DUCATI_DISABLE_MASK			(1 << 14)
#define OMAP5_CUST_EFUSE_DECODE_N_SHIFT			12
#define OMAP5_CUST_EFUSE_DECODE_N_MASK			(1 << 12)
#define OMAP5_CUST_EFUSE_WR_DISABLE_SHIFT		11
#define OMAP5_CUST_EFUSE_WR_DISABLE_MASK		(1 << 11)
#define OMAP5_BSCENABLE_SHIFT				9
#define OMAP5_BSCENABLE_MASK				(1 << 9)
#define OMAP5_DMLEDDUCATIENABLE_SHIFT			8
#define OMAP5_DMLEDDUCATIENABLE_MASK			(1 << 8)
#define OMAP5_DMLEDCOREENABLE_SHIFT			7
#define OMAP5_DMLEDCOREENABLE_MASK			(1 << 7)
#define OMAP5_VIRTUALISATION_EN_SHIFT			6
#define OMAP5_VIRTUALISATION_EN_MASK			(1 << 6)
#define OMAP5_OBSERVABILITYDISABLE_SHIFT		5
#define OMAP5_OBSERVABILITYDISABLE_MASK			(1 << 5)
#define OMAP5_SECURE_EMIF_CONFIG_RO_EN_SHIFT		4
#define OMAP5_SECURE_EMIF_CONFIG_RO_EN_MASK		(1 << 4)
#define OMAP5_PADCONFACCDISABLE_SHIFT			3
#define OMAP5_PADCONFACCDISABLE_MASK			(1 << 3)
#define OMAP5_KEK_SW_EN_SHIFT				2
#define OMAP5_KEK_SW_EN_MASK				(1 << 2)
#define OMAP5_WDREGENABLE_SHIFT				1
#define OMAP5_WDREGENABLE_MASK				(1 << 1)
#define OMAP5_WDOPDISABLE_SHIFT				0
#define OMAP5_WDOPDISABLE_MASK				(1 << 0)

/* SEC_EMU */
#define OMAP5_SECEMUWRDISABLE_SHIFT			31
#define OMAP5_SECEMUWRDISABLE_MASK			(1 << 31)
#define OMAP5_ICE_SEC_PRIV_DBG_EN_SHIFT			13
#define OMAP5_ICE_SEC_PRIV_DBG_EN_MASK			(1 << 13)
#define OMAP5_ETM_SEC_PRIV_DBG_EN_SHIFT			12
#define OMAP5_ETM_SEC_PRIV_DBG_EN_MASK			(1 << 12)
#define OMAP5_GENDBGENABLE_SHIFT			0
#define OMAP5_GENDBGENABLE_MASK				(0xfff << 0)

/* SEC_TAP */
#define OMAP5_SECTAPWR_DISABLE_SHIFT			31
#define OMAP5_SECTAPWR_DISABLE_MASK			(1 << 31)
#define OMAP5_IVAHD_TAPENABLE_SHIFT			10
#define OMAP5_IVAHD_TAPENABLE_MASK			(1 << 10)
#define OMAP5_ZONDA_MPUGLOBALDEBUG_ENABLE_SHIFT		9
#define OMAP5_ZONDA_MPUGLOBALDEBUG_ENABLE_MASK		(1 << 9)
#define OMAP5_PARTIAL_IEEE1500_DISABLE_SHIFT		4
#define OMAP5_PARTIAL_IEEE1500_DISABLE_MASK		(1 << 4)
#define OMAP5_IEEE1500_ENABLE_SHIFT			3
#define OMAP5_IEEE1500_ENABLE_MASK			(1 << 3)
#define OMAP5_DUCATI_TAPENABLE_SHIFT			2
#define OMAP5_DUCATI_TAPENABLE_MASK			(1 << 2)
#define OMAP5_IVA3C64_TAPENABLE_SHIFT			1
#define OMAP5_IVA3C64_TAPENABLE_MASK			(1 << 1)
#define OMAP5_DAP_TAPENABLE_SHIFT			0
#define OMAP5_DAP_TAPENABLE_MASK			(1 << 0)

/* OCPREG_SPARE */
#define OMAP5_OCPREG_SPARE31_SHIFT			31
#define OMAP5_OCPREG_SPARE31_MASK			(1 << 31)
#define OMAP5_OCPREG_SPARE30_SHIFT			30
#define OMAP5_OCPREG_SPARE30_MASK			(1 << 30)
#define OMAP5_OCPREG_SPARE29_SHIFT			29
#define OMAP5_OCPREG_SPARE29_MASK			(1 << 29)
#define OMAP5_OCPREG_SPARE28_SHIFT			28
#define OMAP5_OCPREG_SPARE28_MASK			(1 << 28)
#define OMAP5_OCPREG_SPARE27_SHIFT			27
#define OMAP5_OCPREG_SPARE27_MASK			(1 << 27)
#define OMAP5_OCPREG_SPARE26_SHIFT			26
#define OMAP5_OCPREG_SPARE26_MASK			(1 << 26)
#define OMAP5_OCPREG_SPARE25_SHIFT			25
#define OMAP5_OCPREG_SPARE25_MASK			(1 << 25)
#define OMAP5_OCPREG_SPARE24_SHIFT			24
#define OMAP5_OCPREG_SPARE24_MASK			(1 << 24)
#define OMAP5_OCPREG_SPARE23_SHIFT			23
#define OMAP5_OCPREG_SPARE23_MASK			(1 << 23)
#define OMAP5_OCPREG_SPARE22_SHIFT			22
#define OMAP5_OCPREG_SPARE22_MASK			(1 << 22)
#define OMAP5_OCPREG_SPARE21_SHIFT			21
#define OMAP5_OCPREG_SPARE21_MASK			(1 << 21)
#define OMAP5_OCPREG_SPARE20_SHIFT			20
#define OMAP5_OCPREG_SPARE20_MASK			(1 << 20)
#define OMAP5_OCPREG_SPARE19_SHIFT			19
#define OMAP5_OCPREG_SPARE19_MASK			(1 << 19)
#define OMAP5_OCPREG_SPARE18_SHIFT			18
#define OMAP5_OCPREG_SPARE18_MASK			(1 << 18)
#define OMAP5_OCPREG_SPARE17_SHIFT			17
#define OMAP5_OCPREG_SPARE17_MASK			(1 << 17)
#define OMAP5_OCPREG_SPARE16_SHIFT			16
#define OMAP5_OCPREG_SPARE16_MASK			(1 << 16)
#define OMAP5_OCPREG_SPARE15_SHIFT			15
#define OMAP5_OCPREG_SPARE15_MASK			(1 << 15)
#define OMAP5_OCPREG_SPARE14_SHIFT			14
#define OMAP5_OCPREG_SPARE14_MASK			(1 << 14)
#define OMAP5_OCPREG_SPARE13_SHIFT			13
#define OMAP5_OCPREG_SPARE13_MASK			(1 << 13)
#define OMAP5_OCPREG_SPARE12_SHIFT			12
#define OMAP5_OCPREG_SPARE12_MASK			(1 << 12)
#define OMAP5_OCPREG_SPARE11_SHIFT			11
#define OMAP5_OCPREG_SPARE11_MASK			(1 << 11)
#define OMAP5_OCPREG_SPARE10_SHIFT			10
#define OMAP5_OCPREG_SPARE10_MASK			(1 << 10)
#define OMAP5_OCPREG_SPARE9_SHIFT			9
#define OMAP5_OCPREG_SPARE9_MASK			(1 << 9)
#define OMAP5_OCPREG_SPARE8_SHIFT			8
#define OMAP5_OCPREG_SPARE8_MASK			(1 << 8)
#define OMAP5_OCPREG_SPARE7_SHIFT			7
#define OMAP5_OCPREG_SPARE7_MASK			(1 << 7)
#define OMAP5_OCPREG_SPARE6_SHIFT			6
#define OMAP5_OCPREG_SPARE6_MASK			(1 << 6)
#define OMAP5_OCPREG_SPARE5_SHIFT			5
#define OMAP5_OCPREG_SPARE5_MASK			(1 << 5)
#define OMAP5_OCPREG_SPARE4_SHIFT			4
#define OMAP5_OCPREG_SPARE4_MASK			(1 << 4)
#define OMAP5_OCPREG_SPARE3_SHIFT			3
#define OMAP5_OCPREG_SPARE3_MASK			(1 << 3)
#define OMAP5_OCPREG_SPARE2_SHIFT			2
#define OMAP5_OCPREG_SPARE2_MASK			(1 << 2)
#define OMAP5_OCPREG_SPARE1_SHIFT			1
#define OMAP5_OCPREG_SPARE1_MASK			(1 << 1)
#define OMAP5_USIM_LOW_IMPEDANCE_SEL_SHIFT		0
#define OMAP5_USIM_LOW_IMPEDANCE_SEL_MASK		(1 << 0)

/* SECURE_EMIF1_SDRAM_CONFIG */
#define OMAP5_EMIF1_SDRAM_IBANK_POS_SHIFT		27
#define OMAP5_EMIF1_SDRAM_IBANK_POS_MASK		(0x3 << 27)
#define OMAP5_EMIF1_SDRAM_DDR_TERM_SHIFT		24
#define OMAP5_EMIF1_SDRAM_DDR_TERM_MASK			(0x7 << 24)
#define OMAP5_EMIF1_SDRAM_DDR2_DDQS_SHIFT		23
#define OMAP5_EMIF1_SDRAM_DDR2_DDQS_MASK		(1 << 23)
#define OMAP5_EMIF1_SDRAM_DYN_ODT_SHIFT			21
#define OMAP5_EMIF1_SDRAM_DYN_ODT_MASK			(0x3 << 21)
#define OMAP5_EMIF1_SDRAM_DDR_DISABLE_DLL_SHIFT		20
#define OMAP5_EMIF1_SDRAM_DDR_DISABLE_DLL_MASK		(1 << 20)
#define OMAP5_EMIF1_SDRAM_DRIVE_SHIFT			18
#define OMAP5_EMIF1_SDRAM_DRIVE_MASK			(0x3 << 18)
#define OMAP5_EMIF1_SDRAM_CWL_SHIFT			16
#define OMAP5_EMIF1_SDRAM_CWL_MASK			(0x3 << 16)
#define OMAP5_EMIF1_SDRAM_CL_SHIFT			10
#define OMAP5_EMIF1_SDRAM_CL_MASK			(0xf << 10)
#define OMAP5_EMIF1_SDRAM_ROWSIZE_SHIFT			7
#define OMAP5_EMIF1_SDRAM_ROWSIZE_MASK			(0x7 << 7)
#define OMAP5_EMIF1_SDRAM_IBANK_SHIFT			4
#define OMAP5_EMIF1_SDRAM_IBANK_MASK			(0x7 << 4)
#define OMAP5_EMIF1_SDRAM_EBANK_SHIFT			3
#define OMAP5_EMIF1_SDRAM_EBANK_MASK			(1 << 3)
#define OMAP5_EMIF1_SDRAM_PAGESIZE_SHIFT		0
#define OMAP5_EMIF1_SDRAM_PAGESIZE_MASK			(0x7 << 0)

/* SECURE_EMIF1_LPDDR2_NVM_CONFIG */
#define OMAP5_EMIF1_SDRAM_CS1NVMEN_SHIFT		30
#define OMAP5_EMIF1_SDRAM_CS1NVMEN_MASK			(1 << 30)
#define OMAP5_EMIF1_SDRAM_EBANK_POS_SHIFT		27
#define OMAP5_EMIF1_SDRAM_EBANK_POS_MASK		(1 << 27)
#define OMAP5_EMIF1_SDRAM_RDBNUM_SHIFT			4
#define OMAP5_EMIF1_SDRAM_RDBNUM_MASK			(0x3 << 4)
#define OMAP5_EMIF1_SDRAM_RDBSIZE_SHIFT			0
#define OMAP5_EMIF1_SDRAM_RDBSIZE_MASK			(0x7 << 0)

/* SECURE_EMIF2_SDRAM_CONFIG */
#define OMAP5_EMIF2_SDRAM_IBANK_POS_SHIFT		27
#define OMAP5_EMIF2_SDRAM_IBANK_POS_MASK		(0x3 << 27)
#define OMAP5_EMIF2_SDRAM_DDR_TERM_SHIFT		24
#define OMAP5_EMIF2_SDRAM_DDR_TERM_MASK			(0x7 << 24)
#define OMAP5_EMIF2_SDRAM_DDR2_DDQS_SHIFT		23
#define OMAP5_EMIF2_SDRAM_DDR2_DDQS_MASK		(1 << 23)
#define OMAP5_EMIF2_SDRAM_DYN_ODT_SHIFT			21
#define OMAP5_EMIF2_SDRAM_DYN_ODT_MASK			(0x3 << 21)
#define OMAP5_EMIF2_SDRAM_DDR_DISABLE_DLL_SHIFT		20
#define OMAP5_EMIF2_SDRAM_DDR_DISABLE_DLL_MASK		(1 << 20)
#define OMAP5_EMIF2_SDRAM_DRIVE_SHIFT			18
#define OMAP5_EMIF2_SDRAM_DRIVE_MASK			(0x3 << 18)
#define OMAP5_EMIF2_SDRAM_CWL_SHIFT			16
#define OMAP5_EMIF2_SDRAM_CWL_MASK			(0x3 << 16)
#define OMAP5_EMIF2_SDRAM_CL_SHIFT			10
#define OMAP5_EMIF2_SDRAM_CL_MASK			(0xf << 10)
#define OMAP5_EMIF2_SDRAM_ROWSIZE_SHIFT			7
#define OMAP5_EMIF2_SDRAM_ROWSIZE_MASK			(0x7 << 7)
#define OMAP5_EMIF2_SDRAM_IBANK_SHIFT			4
#define OMAP5_EMIF2_SDRAM_IBANK_MASK			(0x7 << 4)
#define OMAP5_EMIF2_SDRAM_EBANK_SHIFT			3
#define OMAP5_EMIF2_SDRAM_EBANK_MASK			(1 << 3)
#define OMAP5_EMIF2_SDRAM_PAGESIZE_SHIFT		0
#define OMAP5_EMIF2_SDRAM_PAGESIZE_MASK			(0x7 << 0)

/* SECURE_EMIF2_LPDDR2_NVM_CONFIG2 */
#define OMAP5_EMIF2_SDRAM_CS1NVMEN_SHIFT		30
#define OMAP5_EMIF2_SDRAM_CS1NVMEN_MASK			(1 << 30)
#define OMAP5_EMIF2_SDRAM_EBANK_POS_SHIFT		27
#define OMAP5_EMIF2_SDRAM_EBANK_POS_MASK		(1 << 27)
#define OMAP5_EMIF2_SDRAM_RDBNUM_SHIFT			4
#define OMAP5_EMIF2_SDRAM_RDBNUM_MASK			(0x3 << 4)
#define OMAP5_EMIF2_SDRAM_RDBSIZE_SHIFT			0
#define OMAP5_EMIF2_SDRAM_RDBSIZE_MASK			(0x7 << 0)

/* STD_FUSE_USB_CONF */
#define OMAP5_USB_PROD_ID_SHIFT				16
#define OMAP5_USB_PROD_ID_MASK				(0xffff << 16)
#define OMAP5_USB_VENDOR_ID_SHIFT			0
#define OMAP5_USB_VENDOR_ID_MASK			(0xffff << 0)

/* STD_FUSE_CONF */
#define OMAP5_STD_FUSE_CONF_SPARE_SHIFT			23
#define OMAP5_STD_FUSE_CONF_SPARE_MASK			(0x7f << 23)
#define OMAP5_STD_FUSE_FORCE_JTAG_ENABLE_SHIFT		22
#define OMAP5_STD_FUSE_FORCE_JTAG_ENABLE_MASK		(1 << 22)
#define OMAP5_STD_FUSE_EMIF2_INITREF_DEF_DIS_SHIFT	21
#define OMAP5_STD_FUSE_EMIF2_INITREF_DEF_DIS_MASK	(1 << 21)
#define OMAP5_STD_FUSE_EMIF2_DDR3_LPDDR2N_SHIFT		20
#define OMAP5_STD_FUSE_EMIF2_DDR3_LPDDR2N_MASK		(1 << 20)
#define OMAP5_STD_FUSE_EMIF1_INITREF_DEF_DIS_SHIFT	19
#define OMAP5_STD_FUSE_EMIF1_INITREF_DEF_DIS_MASK	(1 << 19)
#define OMAP5_STD_FUSE_EMIF1_DDR3_LPDDR2N_SHIFT		18
#define OMAP5_STD_FUSE_EMIF1_DDR3_LPDDR2N_MASK		(1 << 18)
#define OMAP5_STD_FUSE_ACC_DISABLE_SHIFT		17
#define OMAP5_STD_FUSE_ACC_DISABLE_MASK			(1 << 17)
#define OMAP5_STD_FUSE_HDCP_ENABLE_SHIFT		16
#define OMAP5_STD_FUSE_HDCP_ENABLE_MASK			(1 << 16)
#define OMAP5_STD_TEXTURE_COMPRESSION_ENABLE_SHIFT	15
#define OMAP5_STD_TEXTURE_COMPRESSION_ENABLE_MASK	(1 << 15)
#define OMAP5_STD_FUSE_FACE_DETECT_DISABLE_SHIFT	14
#define OMAP5_STD_FUSE_FACE_DETECT_DISABLE_MASK		(1 << 14)
#define OMAP5_STD_FUSE_CRYPTO_DISABLE_SHIFT		13
#define OMAP5_STD_FUSE_CRYPTO_DISABLE_MASK		(1 << 13)
#define OMAP5_STD_FUSE_CH_SPEEDUP_DISABLE_SHIFT		12
#define OMAP5_STD_FUSE_CH_SPEEDUP_DISABLE_MASK		(1 << 12)
#define OMAP5_STD_FUSE_ROM_HIDE_SHIFT			11
#define OMAP5_STD_FUSE_ROM_HIDE_MASK			(1 << 11)
#define OMAP5_STD_FUSE_DPLL_CLK_TRIMMING_DISABLE_SHIFT	10
#define OMAP5_STD_FUSE_DPLL_CLK_TRIMMING_DISABLE_MASK	(1 << 10)
#define OMAP5_STD_FUSE_DSS_VENC_MVENAB_SHIFT		9
#define OMAP5_STD_FUSE_DSS_VENC_MVENAB_MASK		(1 << 9)
#define OMAP5_STD_FUSE_ISS_EFUSE1_EN_SHIFT		8
#define OMAP5_STD_FUSE_ISS_EFUSE1_EN_MASK		(1 << 8)
#define OMAP5_STD_FUSE_ISS_EFUSE2_EN_SHIFT		7
#define OMAP5_STD_FUSE_ISS_EFUSE2_EN_MASK		(1 << 7)
#define OMAP5_STD_FUSE_ISS_EFUSE3_EN_SHIFT		6
#define OMAP5_STD_FUSE_ISS_EFUSE3_EN_MASK		(1 << 6)
#define OMAP5_STD_FUSE_ISS_EFUSE4_EN_SHIFT		5
#define OMAP5_STD_FUSE_ISS_EFUSE4_EN_MASK		(1 << 5)
#define OMAP5_STD_FUSE_SGX540_3D_CLOCK_SOURCE_SHIFT	4
#define OMAP5_STD_FUSE_SGX540_3D_CLOCK_SOURCE_MASK	(1 << 4)
#define OMAP5_STD_FUSE_SGX540_3D_DISABLE_SHIFT		3
#define OMAP5_STD_FUSE_SGX540_3D_DISABLE_MASK		(1 << 3)
#define OMAP5_STD_FUSE_CHIRON_MPU_DISABLE_SHIFT		2
#define OMAP5_STD_FUSE_CHIRON_MPU_DISABLE_MASK		(1 << 2)
#define OMAP5_STD_FUSE_BSC_ACCESS_PROTECT_SHIFT		1
#define OMAP5_STD_FUSE_BSC_ACCESS_PROTECT_MASK		(1 << 1)
#define OMAP5_CUST_IEEE1500_DISABLE_SHIFT		0
#define OMAP5_CUST_IEEE1500_DISABLE_MASK		(1 << 0)

/* DPLL_CLK_TRIMMING */
#define OMAP5_DPLL_CLK_TRIMMING_SHIFT			0
#define OMAP5_DPLL_CLK_TRIMMING_MASK			(0xffffffff << 0)

/* EMIF1_SDRAM_CONFIG_EXT */
#define OMAP5_EMIF1_REG_PHY_NUM_OF_SAMPLES_SHIFT	14
#define OMAP5_EMIF1_REG_PHY_NUM_OF_SAMPLES_MASK		(0x3 << 14)
#define OMAP5_EMIF1_REG_PHY_SEL_LOGIC_SHIFT		13
#define OMAP5_EMIF1_REG_PHY_SEL_LOGIC_MASK		(1 << 13)
#define OMAP5_EMIF1_REG_PHY_ALL_DQ_MPR_RD_RESP_SHIFT	12
#define OMAP5_EMIF1_REG_PHY_ALL_DQ_MPR_RD_RESP_MASK	(1 << 12)
#define OMAP5_EMIF1_REG_PHY_OUTPUT_STATUS_SELECT_SHIFT	9
#define OMAP5_EMIF1_REG_PHY_OUTPUT_STATUS_SELECT_MASK	(0x7 << 9)
#define OMAP5_EMIF1_DYNAMIC_PWRDN_ENABLE_SHIFT		8
#define OMAP5_EMIF1_DYNAMIC_PWRDN_ENABLE_MASK		(1 << 8)
#define OMAP5_EMIF1_SDRAM_DISABLE_RESET_SHIFT		7
#define OMAP5_EMIF1_SDRAM_DISABLE_RESET_MASK		(1 << 7)
#define OMAP5_EMIF1_PHY_RD_LOCAL_ODT_SHIFT		5
#define OMAP5_EMIF1_PHY_RD_LOCAL_ODT_MASK		(0x3 << 5)
#define OMAP5_EMIF1_STATIC_CMOSEN_ENABLE_SHIFT		4
#define OMAP5_EMIF1_STATIC_CMOSEN_ENABLE_MASK		(1 << 4)
#define OMAP5_EMIF1_DFI_CLOCK_PHASE_CTRL_SHIFT		3
#define OMAP5_EMIF1_DFI_CLOCK_PHASE_CTRL_MASK		(1 << 3)
#define OMAP5_EMIF1_EN_SLICE_2_SHIFT			2
#define OMAP5_EMIF1_EN_SLICE_2_MASK			(1 << 2)
#define OMAP5_EMIF1_EN_SLICE_1_SHIFT			1
#define OMAP5_EMIF1_EN_SLICE_1_MASK			(1 << 1)
#define OMAP5_EMIF1_EN_SLICE_0_SHIFT			0
#define OMAP5_EMIF1_EN_SLICE_0_MASK			(1 << 0)

/* EMIF2_SDRAM_CONFIG_EXT */
#define OMAP5_EMIF2_REG_PHY_NUM_OF_SAMPLES_SHIFT	14
#define OMAP5_EMIF2_REG_PHY_NUM_OF_SAMPLES_MASK		(0x3 << 14)
#define OMAP5_EMIF2_REG_PHY_SEL_LOGIC_SHIFT		13
#define OMAP5_EMIF2_REG_PHY_SEL_LOGIC_MASK		(1 << 13)
#define OMAP5_EMIF2_REG_PHY_ALL_DQ_MPR_RD_RESP_SHIFT	12
#define OMAP5_EMIF2_REG_PHY_ALL_DQ_MPR_RD_RESP_MASK	(1 << 12)
#define OMAP5_EMIF2_REG_PHY_OUTPUT_STATUS_SELECT_SHIFT	9
#define OMAP5_EMIF2_REG_PHY_OUTPUT_STATUS_SELECT_MASK	(0x7 << 9)
#define OMAP5_EMIF2_DYNAMIC_PWRDN_ENABLE_SHIFT		8
#define OMAP5_EMIF2_DYNAMIC_PWRDN_ENABLE_MASK		(1 << 8)
#define OMAP5_EMIF2_SDRAM_DISABLE_RESET_SHIFT		7
#define OMAP5_EMIF2_SDRAM_DISABLE_RESET_MASK		(1 << 7)
#define OMAP5_EMIF2_PHY_RD_LOCAL_ODT_SHIFT		5
#define OMAP5_EMIF2_PHY_RD_LOCAL_ODT_MASK		(0x3 << 5)
#define OMAP5_EMIF2_STATIC_CMOSEN_ENABLE_SHIFT		4
#define OMAP5_EMIF2_STATIC_CMOSEN_ENABLE_MASK		(1 << 4)
#define OMAP5_EMIF2_DFI_CLOCK_PHASE_CTRL_SHIFT		3
#define OMAP5_EMIF2_DFI_CLOCK_PHASE_CTRL_MASK		(1 << 3)
#define OMAP5_EMIF2_EN_SLICE_2_SHIFT			2
#define OMAP5_EMIF2_EN_SLICE_2_MASK			(1 << 2)
#define OMAP5_EMIF2_EN_SLICE_1_SHIFT			1
#define OMAP5_EMIF2_EN_SLICE_1_MASK			(1 << 1)
#define OMAP5_EMIF2_EN_SLICE_0_SHIFT			0
#define OMAP5_EMIF2_EN_SLICE_0_MASK			(1 << 0)

/* EMIF1_SDRAM_CONFIG_EXT_1 */
#define OMAP5_EMIF1_PHY_REG_READ_DATA_EYE_LVL_SHIFT	0
#define OMAP5_EMIF1_PHY_REG_READ_DATA_EYE_LVL_MASK	(0xffffffff << 0)

/* EMIF2_SDRAM_CONFIG_EXT_2 */
#define OMAP5_EMIF2_PHY_REG_READ_DATA_EYE_LVL_SHIFT	0
#define OMAP5_EMIF2_PHY_REG_READ_DATA_EYE_LVL_MASK	(0xffffffff << 0)

/* STD_FUSE_DIE_ID_0 */
#define OMAP5_STD_FUSE_DIE_ID_0_SHIFT			0
#define OMAP5_STD_FUSE_DIE_ID_0_MASK			(0xffffffff << 0)

/* ID_CODE */
#define OMAP5_STD_FUSE_IDCODE_SHIFT			0
#define OMAP5_STD_FUSE_IDCODE_MASK			(0xffffffff << 0)

/* STD_FUSE_DIE_ID_1 */
#define OMAP5_STD_FUSE_DIE_ID_1_SHIFT			0
#define OMAP5_STD_FUSE_DIE_ID_1_MASK			(0xffffffff << 0)

/* STD_FUSE_DIE_ID_2 */
#define OMAP5_STD_FUSE_DIE_ID_2_SHIFT			0
#define OMAP5_STD_FUSE_DIE_ID_2_MASK			(0xffffffff << 0)

/* STD_FUSE_DIE_ID_3 */
#define OMAP5_STD_FUSE_DIE_ID_3_SHIFT			0
#define OMAP5_STD_FUSE_DIE_ID_3_MASK			(0xffffffff << 0)

/* STD_FUSE_PROD_ID_0 */
#define OMAP5_STD_FUSE_PROD_ID_SHIFT			0
#define OMAP5_STD_FUSE_PROD_ID_MASK			(0xffffffff << 0)

/* CONF_WKUP_DEBUG_SEL_TST_0 */
#define OMAP5_WKUP_CONF_DEBUG_SEL_TST_0_SHIFT		0
#define OMAP5_WKUP_CONF_DEBUG_SEL_TST_0_MASK		(1 << 0)

#endif
