m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/half_subtractor/simulation/modelsim
vhalf_subtractor
Z1 !s110 1695097564
!i10b 1
!s100 mRP1U_i?G]RFe:OUOAEic2
IGmnHKK==N4BV^A_M01^3;3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1695096944
8D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/half_subtractor/half_subtractor.v
FD:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/half_subtractor/half_subtractor.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1695097564.000000
!s107 D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/half_subtractor/half_subtractor.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/half_subtractor|D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/half_subtractor/half_subtractor.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work {+incdir+D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/half_subtractor}
Z7 tCvgOpt 0
vhalf_subtractor_test
R1
!i10b 1
!s100 `Y83JB=2:>38>gz]TzeWg1
Il45Ni@m=zR@9[`?e9d5;P0
R2
R0
w1695097489
8D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/half_subtractor/half_Subtractor_test.v
FD:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/half_subtractor/half_Subtractor_test.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/half_subtractor/half_Subtractor_test.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/half_subtractor|D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/half_subtractor/half_Subtractor_test.v|
!i113 1
R5
R6
R7
