Library {
  Name			  "xbsReplacements_r3"
  Version		  5.1
  SaveDefaultBlockParams  on
  LibraryLinkDisplay	  "none"
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  off
  StatusBar		  off
  BrowserShowLibraryLinks on
  BrowserLookUnderMasks	  off
  Created		  "Wed Apr 17 11:35:21 2002"
  Creator		  "jballagh"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "sps"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Thu Dec 04 18:46:04 2003"
  ModelVersionFormat	  "1.%<AutoIncrement:92>"
  ConfigurationManager	  "none"
  SimParamPage		  "Solver"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  ExtModeMexFile	  "ext_comm"
  ExtModeBatchMode	  off
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  SimulationMode	  "normal"
  ConsistencyChecking	  "none"
  ArrayBoundsChecking	  "none"
  AlgebraicLoopMsg	  "warning"
  BlockPriorityViolationMsg "warning"
  MinStepSizeMsg	  "warning"
  InheritedTsInSrcMsg	  "warning"
  DiscreteInheritContinuousMsg "warning"
  MultiTaskRateTransMsg	  "error"
  SingleTaskRateTransMsg  "none"
  CheckForMatrixSingularity "none"
  IntegerOverflowMsg	  "warning"
  Int32ToFloatConvMsg	  "warning"
  ParameterDowncastMsg	  "error"
  ParameterOverflowMsg	  "error"
  ParameterPrecisionLossMsg "warning"
  UnderSpecifiedDataTypeMsg "none"
  UnnecessaryDatatypeConvMsg "none"
  VectorMatrixConversionMsg "none"
  InvalidFcnCallConnMsg	  "error"
  SignalLabelMismatchMsg  "none"
  UnconnectedInputMsg	  "warning"
  UnconnectedOutputMsg	  "warning"
  UnconnectedLineMsg	  "warning"
  SfunCompatibilityCheckMsg "none"
  ProdHWDeviceType	  "Microprocessor"
  ProdHWWordLengths	  "8,16,32,32"
  RTWMakeCommand	  "make_rtw"
  RTWGenerateCodeOnly	  off
  RTWRetainRTWFile	  off
  TLCProfiler		  off
  TLCDebug		  off
  TLCCoverage		  off
  TLCAssertion		  off
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Inport
      Port		      "1"
      PortDimensions	      "-1"
      ShowAdditionalParam     off
      LatchInput	      off
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Reference
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      PortCounts	      "[]"
      SFunctionModules	      "''"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      RTWSystemCode	      "Auto"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Courier New"
    FontSize		    12
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "xbsReplacements_r3"
    Location		    [28, 92, 759, 598]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      SubSystem
      Name		      "Convolutional Encoder_2 v2.3"
      Ports		      [2, 2]
      Position		      [75, 145, 115, 205]
      TreatAsAtomicUnit	      off
      System {
	Name			"Convolutional Encoder_2 v2.3"
	Location		[421, 423, 901, 592]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [25, 53, 55, 67]
	}
	Block {
	  BlockType		  Inport
	  Name			  "vin"
	  Position		  [25, 88, 55, 102]
	  Port			  "2"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat1"
	  Ports			  [2, 1]
	  Position		  [275, 50, 315, 90]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convolutional Encoder"
	  Ports			  [2, 3]
	  Position		  [120, 38, 205, 112]
	  SourceBlock		  "xbsIndex_r3/Convolutional Encoder"
	  SourceType		  "Xilinx Convolutional Encoder"
	  clength		  "3"
	  conv_codes		  "[7 5]"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "off"
	  en			  "off"
	  dbl_ovrd		  "off"
	  gen_core		  "on"
	  use_rpm		  "on"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [345, 63, 375, 77]
	}
	Block {
	  BlockType		  Outport
	  Name			  "vout"
	  Position		  [345, 108, 375, 122]
	  Port			  "2"
	}
	Line {
	  SrcBlock		  "Convolutional Encoder"
	  SrcPort		  1
	  Points		  [20, 0; 0, 30]
	  DstBlock		  "Concat1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convolutional Encoder"
	  SrcPort		  2
	  Points		  [0, -15]
	  DstBlock		  "Concat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convolutional Encoder"
	  SrcPort		  3
	  Points		  [10, 0; 0, 15]
	  DstBlock		  "vout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat1"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vin"
	  SrcPort		  1
	  DstBlock		  "Convolutional Encoder"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "Convolutional Encoder"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Convolutional Encoder_2e v2.3"
      Ports		      [3, 2]
      Position		      [245, 145, 285, 205]
      AncestorBlock	      "xbsReplacements_r3/Convolutional Encoder_2 v2.1"
      TreatAsAtomicUnit	      off
      System {
	Name			"Convolutional Encoder_2e v2.3"
	Location		[421, 423, 906, 683]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [20, 43, 50, 57]
	}
	Block {
	  BlockType		  Inport
	  Name			  "vin"
	  Position		  [25, 73, 55, 87]
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "en"
	  Position		  [20, 113, 50, 127]
	  Port			  "3"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat1"
	  Ports			  [2, 1]
	  Position		  [275, 50, 315, 90]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convolutional Encoder"
	  Ports			  [3, 3]
	  Position		  [120, 43, 205, 117]
	  SourceBlock		  "xbsIndex_r3/Convolutional Encoder"
	  SourceType		  "Xilinx Convolutional Encoder"
	  clength		  "3"
	  conv_codes		  "[7 5]"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "off"
	  en			  "on"
	  dbl_ovrd		  "off"
	  gen_core		  "on"
	  use_rpm		  "on"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [345, 63, 375, 77]
	}
	Block {
	  BlockType		  Outport
	  Name			  "vout"
	  Position		  [345, 108, 375, 122]
	  Port			  "2"
	}
	Line {
	  SrcBlock		  "Convolutional Encoder"
	  SrcPort		  1
	  Points		  [20, 0; 0, 25]
	  DstBlock		  "Concat1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convolutional Encoder"
	  SrcPort		  2
	  Points		  [0, -20]
	  DstBlock		  "Concat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convolutional Encoder"
	  SrcPort		  3
	  Points		  [10, 0; 0, 10]
	  DstBlock		  "vout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat1"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vin"
	  SrcPort		  1
	  DstBlock		  "Convolutional Encoder"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [50, 0]
	  DstBlock		  "Convolutional Encoder"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "en"
	  SrcPort		  1
	  Points		  [25, 0; 0, -15]
	  DstBlock		  "Convolutional Encoder"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Convolutional Encoder_2r v2.3"
      Ports		      [3, 2]
      Position		      [415, 145, 455, 205]
      AncestorBlock	      "xbsReplacements_r3/Convolutional Encoder_2 v2.3"
      TreatAsAtomicUnit	      off
      System {
	Name			"Convolutional Encoder_2r v2.3"
	Location		[421, 423, 906, 683]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [20, 43, 50, 57]
	}
	Block {
	  BlockType		  Inport
	  Name			  "vin"
	  Position		  [25, 73, 55, 87]
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [20, 113, 50, 127]
	  Port			  "3"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat1"
	  Ports			  [2, 1]
	  Position		  [275, 50, 315, 90]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convolutional Encoder"
	  Ports			  [3, 3]
	  Position		  [120, 43, 205, 117]
	  SourceBlock		  "xbsIndex_r3/Convolutional Encoder"
	  SourceType		  "Xilinx Convolutional Encoder"
	  clength		  "3"
	  conv_codes		  "[7 5]"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "on"
	  en			  "off"
	  dbl_ovrd		  "off"
	  gen_core		  "on"
	  use_rpm		  "on"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [345, 63, 375, 77]
	}
	Block {
	  BlockType		  Outport
	  Name			  "vout"
	  Position		  [345, 108, 375, 122]
	  Port			  "2"
	}
	Line {
	  SrcBlock		  "Convolutional Encoder"
	  SrcPort		  1
	  Points		  [20, 0; 0, 25]
	  DstBlock		  "Concat1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convolutional Encoder"
	  SrcPort		  2
	  Points		  [0, -20]
	  DstBlock		  "Concat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convolutional Encoder"
	  SrcPort		  3
	  Points		  [10, 0; 0, 10]
	  DstBlock		  "vout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat1"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vin"
	  SrcPort		  1
	  DstBlock		  "Convolutional Encoder"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [50, 0]
	  DstBlock		  "Convolutional Encoder"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  Points		  [25, 0; 0, -15]
	  DstBlock		  "Convolutional Encoder"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Convolutional Encoder_2re v2.3"
      Ports		      [4, 2]
      Position		      [585, 147, 625, 208]
      AncestorBlock	      "xbsReplacements_r3/Convolutional Encoder_2 v2.1"
      TreatAsAtomicUnit	      off
      System {
	Name			"Convolutional Encoder_2re v2.3"
	Location		[421, 423, 906, 683]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [20, 43, 50, 57]
	}
	Block {
	  BlockType		  Inport
	  Name			  "vin"
	  Position		  [25, 73, 55, 87]
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [20, 103, 50, 117]
	  Port			  "3"
	}
	Block {
	  BlockType		  Inport
	  Name			  "en"
	  Position		  [20, 143, 50, 157]
	  Port			  "4"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat1"
	  Ports			  [2, 1]
	  Position		  [275, 50, 315, 90]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convolutional Encoder"
	  Ports			  [4, 3]
	  Position		  [120, 43, 205, 117]
	  SourceBlock		  "xbsIndex_r3/Convolutional Encoder"
	  SourceType		  "Xilinx Convolutional Encoder"
	  clength		  "3"
	  conv_codes		  "[7 5]"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "on"
	  en			  "on"
	  dbl_ovrd		  "off"
	  gen_core		  "on"
	  use_rpm		  "on"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [345, 63, 375, 77]
	}
	Block {
	  BlockType		  Outport
	  Name			  "vout"
	  Position		  [345, 108, 375, 122]
	  Port			  "2"
	}
	Line {
	  SrcBlock		  "Convolutional Encoder"
	  SrcPort		  1
	  Points		  [20, 0; 0, 25]
	  DstBlock		  "Concat1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convolutional Encoder"
	  SrcPort		  2
	  Points		  [0, -20]
	  DstBlock		  "Concat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convolutional Encoder"
	  SrcPort		  3
	  Points		  [10, 0; 0, 10]
	  DstBlock		  "vout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat1"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vin"
	  SrcPort		  1
	  Points		  [45, 0]
	  DstBlock		  "Convolutional Encoder"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "Convolutional Encoder"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  Points		  [25, 0; 0, -20]
	  DstBlock		  "Convolutional Encoder"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "en"
	  SrcPort		  1
	  Points		  [50, 0]
	  DstBlock		  "Convolutional Encoder"
	  DstPort		  4
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Convolutional Encoder_3 v2.3"
      Ports		      [2, 2]
      Position		      [75, 300, 115, 360]
      TreatAsAtomicUnit	      off
      System {
	Name			"Convolutional Encoder_3 v2.3"
	Location		[421, 423, 901, 592]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [25, 53, 55, 67]
	}
	Block {
	  BlockType		  Inport
	  Name			  "vin"
	  Position		  [25, 88, 55, 102]
	  Port			  "2"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [340, 25, 380, 65]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat1"
	  Ports			  [2, 1]
	  Position		  [270, 70, 310, 110]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convolutional Encoder"
	  Ports			  [2, 4]
	  Position		  [120, 38, 205, 112]
	  SourceBlock		  "xbsIndex_r3/Convolutional Encoder"
	  SourceType		  "Xilinx Convolutional Encoder"
	  clength		  "3"
	  conv_codes		  "[7 5 6]"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "off"
	  en			  "off"
	  dbl_ovrd		  "off"
	  gen_core		  "on"
	  use_rpm		  "on"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [425, 38, 455, 52]
	}
	Block {
	  BlockType		  Outport
	  Name			  "vout"
	  Position		  [415, 128, 445, 142]
	  Port			  "2"
	}
	Line {
	  SrcBlock		  "Convolutional Encoder"
	  SrcPort		  1
	  Points		  [20, 0; 0, 55]
	  DstBlock		  "Concat1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convolutional Encoder"
	  SrcPort		  2
	  Points		  [45, 0]
	  DstBlock		  "Concat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat1"
	  SrcPort		  1
	  Points		  [5, 0; 0, -35]
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convolutional Encoder"
	  SrcPort		  3
	  Points		  [35, 0; 0, -50]
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convolutional Encoder"
	  SrcPort		  4
	  Points		  [10, 0; 0, 30]
	  DstBlock		  "vout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vin"
	  SrcPort		  1
	  DstBlock		  "Convolutional Encoder"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "Convolutional Encoder"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Convolutional Encoder_3e v2.3"
      Ports		      [3, 2]
      Position		      [245, 300, 285, 360]
      AncestorBlock	      "xbsReplacements_r3/Convolutional Encoder_3 v2.3"
      TreatAsAtomicUnit	      off
      System {
	Name			"Convolutional Encoder_3e v2.3"
	Location		[421, 423, 901, 592]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [25, 43, 55, 57]
	}
	Block {
	  BlockType		  Inport
	  Name			  "vin"
	  Position		  [25, 73, 55, 87]
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "en"
	  Position		  [30, 108, 60, 122]
	  Port			  "3"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [340, 25, 380, 65]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat1"
	  Ports			  [2, 1]
	  Position		  [270, 70, 310, 110]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convolutional Encoder"
	  Ports			  [3, 4]
	  Position		  [120, 38, 205, 112]
	  SourceBlock		  "xbsIndex_r3/Convolutional Encoder"
	  SourceType		  "Xilinx Convolutional Encoder"
	  clength		  "3"
	  conv_codes		  "[7 5 6]"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "off"
	  en			  "on"
	  dbl_ovrd		  "off"
	  gen_core		  "on"
	  use_rpm		  "on"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [425, 38, 455, 52]
	}
	Block {
	  BlockType		  Outport
	  Name			  "vout"
	  Position		  [415, 128, 445, 142]
	  Port			  "2"
	}
	Line {
	  SrcBlock		  "Convolutional Encoder"
	  SrcPort		  1
	  Points		  [20, 0; 0, 55]
	  DstBlock		  "Concat1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convolutional Encoder"
	  SrcPort		  2
	  Points		  [45, 0]
	  DstBlock		  "Concat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat1"
	  SrcPort		  1
	  Points		  [5, 0; 0, -35]
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convolutional Encoder"
	  SrcPort		  3
	  Points		  [35, 0; 0, -50]
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convolutional Encoder"
	  SrcPort		  4
	  Points		  [10, 0; 0, 30]
	  DstBlock		  "vout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vin"
	  SrcPort		  1
	  Points		  [45, 0]
	  DstBlock		  "Convolutional Encoder"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "Convolutional Encoder"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "en"
	  SrcPort		  1
	  Points		  [20, 0; 0, -15]
	  DstBlock		  "Convolutional Encoder"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Convolutional Encoder_3r v2.3"
      Ports		      [3, 2]
      Position		      [415, 300, 455, 360]
      AncestorBlock	      "xbsReplacements_r3/Convolutional Encoder_3 v2.3"
      TreatAsAtomicUnit	      off
      System {
	Name			"Convolutional Encoder_3r v2.3"
	Location		[421, 423, 901, 592]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [25, 43, 55, 57]
	}
	Block {
	  BlockType		  Inport
	  Name			  "vin"
	  Position		  [25, 73, 55, 87]
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [30, 113, 60, 127]
	  Port			  "3"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [340, 25, 380, 65]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat1"
	  Ports			  [2, 1]
	  Position		  [270, 70, 310, 110]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convolutional Encoder"
	  Ports			  [3, 4]
	  Position		  [120, 38, 205, 112]
	  SourceBlock		  "xbsIndex_r3/Convolutional Encoder"
	  SourceType		  "Xilinx Convolutional Encoder"
	  clength		  "3"
	  conv_codes		  "[7 5 6]"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "on"
	  en			  "off"
	  dbl_ovrd		  "off"
	  gen_core		  "on"
	  use_rpm		  "on"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [425, 38, 455, 52]
	}
	Block {
	  BlockType		  Outport
	  Name			  "vout"
	  Position		  [415, 128, 445, 142]
	  Port			  "2"
	}
	Line {
	  SrcBlock		  "Convolutional Encoder"
	  SrcPort		  1
	  Points		  [20, 0; 0, 55]
	  DstBlock		  "Concat1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convolutional Encoder"
	  SrcPort		  2
	  Points		  [45, 0]
	  DstBlock		  "Concat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat1"
	  SrcPort		  1
	  Points		  [5, 0; 0, -35]
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convolutional Encoder"
	  SrcPort		  3
	  Points		  [35, 0; 0, -50]
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convolutional Encoder"
	  SrcPort		  4
	  Points		  [10, 0; 0, 30]
	  DstBlock		  "vout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vin"
	  SrcPort		  1
	  Points		  [45, 0]
	  DstBlock		  "Convolutional Encoder"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "Convolutional Encoder"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  Points		  [20, 0; 0, -20]
	  DstBlock		  "Convolutional Encoder"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Convolutional Encoder_3re v2.3"
      Ports		      [4, 2]
      Position		      [585, 297, 625, 358]
      AncestorBlock	      "xbsReplacements_r3/Convolutional Encoder_3 v2.3"
      TreatAsAtomicUnit	      off
      System {
	Name			"Convolutional Encoder_3re v2.3"
	Location		[421, 423, 901, 592]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [25, 23, 55, 37]
	}
	Block {
	  BlockType		  Inport
	  Name			  "vin"
	  Position		  [25, 58, 55, 72]
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [25, 88, 55, 102]
	  Port			  "3"
	}
	Block {
	  BlockType		  Inport
	  Name			  "en"
	  Position		  [25, 123, 55, 137]
	  Port			  "4"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [340, 25, 380, 65]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat1"
	  Ports			  [2, 1]
	  Position		  [270, 70, 310, 110]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convolutional Encoder"
	  Ports			  [4, 4]
	  Position		  [120, 38, 205, 112]
	  SourceBlock		  "xbsIndex_r3/Convolutional Encoder"
	  SourceType		  "Xilinx Convolutional Encoder"
	  clength		  "3"
	  conv_codes		  "[7 5 6]"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "on"
	  en			  "on"
	  dbl_ovrd		  "off"
	  gen_core		  "on"
	  use_rpm		  "on"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [425, 38, 455, 52]
	}
	Block {
	  BlockType		  Outport
	  Name			  "vout"
	  Position		  [415, 128, 445, 142]
	  Port			  "2"
	}
	Line {
	  SrcBlock		  "Convolutional Encoder"
	  SrcPort		  1
	  Points		  [20, 0; 0, 55]
	  DstBlock		  "Concat1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convolutional Encoder"
	  SrcPort		  2
	  Points		  [45, 0]
	  DstBlock		  "Concat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat1"
	  SrcPort		  1
	  Points		  [5, 0; 0, -35]
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convolutional Encoder"
	  SrcPort		  3
	  Points		  [35, 0; 0, -50]
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convolutional Encoder"
	  SrcPort		  4
	  Points		  [10, 0; 0, 30]
	  DstBlock		  "vout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vin"
	  SrcPort		  1
	  DstBlock		  "Convolutional Encoder"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [0, 15]
	  DstBlock		  "Convolutional Encoder"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  Points		  [25, 0; 0, -10]
	  DstBlock		  "Convolutional Encoder"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "en"
	  SrcPort		  1
	  Points		  [45, 0]
	  DstBlock		  "Convolutional Encoder"
	  DstPort		  4
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Viterbi Decoder"
      Ports		      [3, 2]
      Position		      [50, 424, 140, 536]
      SourceBlock	      "xbsIndex_r3/Viterbi Decoder"
      SourceType	      "Xilinx Viterbi Decoder"
      clength		      "7"
      dual_decoding	      off
      conv_codes	      "[117 127]"
      conv_codes2	      "[117 127]"
      tb_length		      "100"
      coding		      "Hard"
      data_format	      "Signed Magnitude"
      architecture	      "Parallel"
      optimization	      "Area"
      puncturing	      off
      best_state	      off
      best_state_wr	      "0"
      red_latency	      off
      explicit_period	      off
      period		      "1"
      has_ber		      off
      ber_rate		      "20"
      has_norm		      off
      rst		      off
      en		      off
      dbl_ovrd		      off
      use_rpm		      on
      gen_core		      on
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Viterbi Decoder3"
      Ports		      [3, 2]
      Position		      [220, 424, 310, 536]
      SourceBlock	      "xbsIndex_r3/Viterbi Decoder"
      SourceType	      "Xilinx Viterbi Decoder"
      clength		      "7"
      dual_decoding	      off
      conv_codes	      "[117 127 135]"
      conv_codes2	      "[117 127]"
      tb_length		      "100"
      coding		      "Hard"
      data_format	      "Signed Magnitude"
      architecture	      "Parallel"
      optimization	      "Area"
      puncturing	      off
      best_state	      off
      best_state_wr	      "0"
      red_latency	      off
      explicit_period	      off
      period		      "1"
      has_ber		      off
      ber_rate		      "20"
      has_norm		      off
      rst		      off
      en		      off
      dbl_ovrd		      off
      use_rpm		      on
      gen_core		      on
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Annotation {
      Name		      "Xilinx Blockset v3.1\n(c) 2003 Xilinx, Inc.\n\n"
"Replacement Library Supporting\nDeprecated (v2.3) Interfaces"
      Position		      [367, 64]
    }
  }
}
