# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../4bit_counter_7segment.srcs/sources_1/new/bin2bcd.v" \
"../../../../4bit_counter_7segment.srcs/sources_1/new/oneshot_universal.v" \
"../../../../4bit_counter_7segment.srcs/sources_1/new/seg_array.v" \
"../../../../4bit_counter_7segment.srcs/sim_1/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
