Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto be9a0fd87e7546fc92a410cccf60b600 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'debug_addr' [D:/za/cod/lab5/cpu_line/cpu_line.srcs/sources_1/new/cpu_pipline.v:118]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.add
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_3
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Immgen
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.mux3to1
Compiling module xil_defaultlib.Forwarding
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.alucontrol
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.shiftleft
Compiling module xil_defaultlib.cpu_pipline
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
