

================================================================
== Vivado HLS Report for 'conv_1d_cl_array_array_ap_fixed_16u_config2_s'
================================================================
* Date:           Tue Jan 10 13:49:39 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 3.644 ns |   0.42 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max  |   Type  |
    +---------+---------+----------+-----------+-----+-------+---------+
    |      600|    11400| 2.186 us | 41.542 us |  600|  11400|   none  |
    +---------+---------+----------+-----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputWidth  |      599|    11399|  3 ~ 57  |          -|          -|   200|    no    |
        | + ReuseLoop      |       52|       52|         6|          1|          1|    48|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      1|       -|       -|    -|
|Expression       |        -|      -|       0|     259|    -|
|FIFO             |        3|      -|     108|     129|    -|
|Instance         |        -|      -|       0|     819|    -|
|Memory           |        0|      -|      14|      11|    -|
|Multiplexer      |        -|      -|       -|     887|    -|
|Register         |        0|      -|     858|      64|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        3|      1|     980|    2169|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2940|   3600|  866400|  433200|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------------+---------+-------+---+-----+-----+
    |           Instance          |          Module          | BRAM_18K| DSP48E| FF| LUT | URAM|
    +-----------------------------+--------------------------+---------+-------+---+-----+-----+
    |myproject_mux_164_16_1_1_U5  |myproject_mux_164_16_1_1  |        0|      0|  0|  273|    0|
    |myproject_mux_32_16_1_1_U4   |myproject_mux_32_16_1_1   |        0|      0|  0|  273|    0|
    |myproject_mux_83_3_1_1_U3    |myproject_mux_83_3_1_1    |        0|      0|  0|  273|    0|
    +-----------------------------+--------------------------+---------+-------+---+-----+-----+
    |Total                        |                          |        0|      0|  0|  819|    0|
    +-----------------------------+--------------------------+---------+-------+---+-----+-----+

    * DSP48E: 
    +-------------------------------------+----------------------------------+-----------+
    |               Instance              |              Module              | Expression|
    +-------------------------------------+----------------------------------+-----------+
    |myproject_mul_mul_10s_16s_26_3_1_U6  |myproject_mul_mul_10s_16s_26_3_1  |  i0 * i1  |
    +-------------------------------------+----------------------------------+-----------+

    * Memory: 
    +----------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |                        Module                        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |outidx_U  |conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx  |        0|   4|   3|    0|    48|    4|     1|          192|
    |w2_V_U    |conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V    |        0|  10|   8|    0|    48|   10|     1|          480|
    +----------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                                                      |        0|  14|  11|    0|    96|   14|     2|          672|
    +----------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |           Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |data_window_0_V_V_fifo_U  |        1|  36|   0|    -|    99|   16|     1584|
    |data_window_1_V_V_fifo_U  |        1|  36|   0|    -|    99|   16|     1584|
    |data_window_2_V_V_fifo_U  |        1|  36|   0|    -|    99|   16|     1584|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |Total                     |        3| 108|   0|    0|   297|   48|     4752|
    +--------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |acc_0_V_fu_1934_p2         |     +    |      0|  0|  23|          16|          16|
    |i_iw_fu_1803_p2            |     +    |      0|  0|  15|           1|           8|
    |in_index_fu_1845_p2        |     +    |      0|  0|  39|          32|           1|
    |w_index_fu_1839_p2         |     +    |      0|  0|  15|           1|           6|
    |r_fu_1681_p2               |     -    |      0|  0|  15|           7|           8|
    |sub_ln31_fu_1733_p2        |     -    |      0|  0|  12|           3|           3|
    |and_ln26_fu_1752_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln31_fu_1727_p2        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op163  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln151_fu_1857_p2      |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln168_fu_1851_p2      |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln20_fu_1669_p2       |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln26_fu_1675_p2       |   icmp   |      0|  0|  11|           8|           7|
    |icmp_ln31_fu_1697_p2       |   icmp   |      0|  0|  11|           7|           1|
    |icmp_ln49_fu_1956_p2       |   icmp   |      0|  0|  11|           8|           7|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3            |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4            |    or    |      0|  0|   2|           1|           1|
    |or_ln26_fu_1715_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln321_fu_1765_p2        |    or    |      0|  0|   2|           1|           1|
    |p_Val2_s_fu_1777_p9        |  select  |      0|  0|   3|           1|           3|
    |select_ln168_fu_1876_p3    |  select  |      0|  0|  32|           1|           1|
    |select_ln31_fu_1739_p3     |  select  |      0|  0|   3|           1|           3|
    |select_ln321_fu_1757_p3    |  select  |      0|  0|   3|           1|           3|
    |select_ln35_fu_1707_p3     |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln20_fu_1747_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln26_fu_1721_p2        |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 259|         146|          92|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                        |  38|          7|    1|          7|
    |ap_done                                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5                          |   9|          2|    1|          2|
    |ap_phi_mux_in_index_0_i_i_i_i_i49_phi_fu_601_p4  |   9|          2|   32|         64|
    |ap_phi_mux_tmp_data_0_V_phi_fu_1615_p32          |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_10_V_phi_fu_1065_p32         |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_11_V_phi_fu_1010_p32         |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_12_V_phi_fu_955_p32          |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_13_V_phi_fu_900_p32          |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_14_V_phi_fu_845_p32          |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_15_V_phi_fu_790_p32          |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_1_V_phi_fu_1560_p32          |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_2_V_phi_fu_1505_p32          |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_3_V_phi_fu_1450_p32          |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_4_V_phi_fu_1395_p32          |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_5_V_phi_fu_1340_p32          |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_6_V_phi_fu_1285_p32          |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_7_V_phi_fu_1230_p32          |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_8_V_phi_fu_1175_p32          |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_9_V_phi_fu_1120_p32          |  15|          3|   16|         48|
    |ap_phi_mux_w_index50_phi_fu_590_p4               |   9|          2|    6|         12|
    |data_V_data_V_TDATA_blk_n                        |   9|          2|    1|          2|
    |in_index_0_i_i_i_i_i49_reg_597                   |   9|          2|   32|         64|
    |real_start                                       |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                             |   9|          2|    1|          2|
    |res_V_data_10_V_blk_n                            |   9|          2|    1|          2|
    |res_V_data_11_V_blk_n                            |   9|          2|    1|          2|
    |res_V_data_12_V_blk_n                            |   9|          2|    1|          2|
    |res_V_data_13_V_blk_n                            |   9|          2|    1|          2|
    |res_V_data_14_V_blk_n                            |   9|          2|    1|          2|
    |res_V_data_15_V_blk_n                            |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                             |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                             |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                             |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n                             |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n                             |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n                             |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n                             |   9|          2|    1|          2|
    |res_V_data_8_V_blk_n                             |   9|          2|    1|          2|
    |res_V_data_9_V_blk_n                             |   9|          2|    1|          2|
    |tmp_data_0_V_1148_reg_609                        |   9|          2|   16|         32|
    |tmp_data_0_V_reg_1610                            |  15|          3|   16|         48|
    |tmp_data_10_V_828_reg_719                        |   9|          2|   16|         32|
    |tmp_data_10_V_reg_1060                           |  15|          3|   16|         48|
    |tmp_data_11_V_826_reg_730                        |   9|          2|   16|         32|
    |tmp_data_11_V_reg_1005                           |  15|          3|   16|         48|
    |tmp_data_12_V_824_reg_741                        |   9|          2|   16|         32|
    |tmp_data_12_V_reg_950                            |  15|          3|   16|         48|
    |tmp_data_13_V_822_reg_752                        |   9|          2|   16|         32|
    |tmp_data_13_V_reg_895                            |  15|          3|   16|         48|
    |tmp_data_14_V_820_reg_763                        |   9|          2|   16|         32|
    |tmp_data_14_V_reg_840                            |  15|          3|   16|         48|
    |tmp_data_15_V_818_reg_774                        |   9|          2|   16|         32|
    |tmp_data_15_V_reg_785                            |  15|          3|   16|         48|
    |tmp_data_1_V_846_reg_620                         |   9|          2|   16|         32|
    |tmp_data_1_V_reg_1555                            |  15|          3|   16|         48|
    |tmp_data_2_V_844_reg_631                         |   9|          2|   16|         32|
    |tmp_data_2_V_reg_1500                            |  15|          3|   16|         48|
    |tmp_data_3_V_842_reg_642                         |   9|          2|   16|         32|
    |tmp_data_3_V_reg_1445                            |  15|          3|   16|         48|
    |tmp_data_4_V_840_reg_653                         |   9|          2|   16|         32|
    |tmp_data_4_V_reg_1390                            |  15|          3|   16|         48|
    |tmp_data_5_V_838_reg_664                         |   9|          2|   16|         32|
    |tmp_data_5_V_reg_1335                            |  15|          3|   16|         48|
    |tmp_data_6_V_836_reg_675                         |   9|          2|   16|         32|
    |tmp_data_6_V_reg_1280                            |  15|          3|   16|         48|
    |tmp_data_7_V_834_reg_686                         |   9|          2|   16|         32|
    |tmp_data_7_V_reg_1225                            |  15|          3|   16|         48|
    |tmp_data_8_V_832_reg_697                         |   9|          2|   16|         32|
    |tmp_data_8_V_reg_1170                            |  15|          3|   16|         48|
    |tmp_data_9_V_830_reg_708                         |   9|          2|   16|         32|
    |tmp_data_9_V_reg_1115                            |  15|          3|   16|         48|
    |w_index50_reg_586                                |   9|          2|    6|         12|
    |wp_idx51_reg_574                                 |   9|          2|    8|         16|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            | 887|        185|  873|       2263|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   6|   0|    6|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5         |   1|   0|    1|          0|
    |i_iw_reg_2005                   |   8|   0|    8|          0|
    |icmp_ln151_reg_2060             |   1|   0|    1|          0|
    |icmp_ln168_reg_2055             |   1|   0|    1|          0|
    |icmp_ln20_reg_1986              |   1|   0|    1|          0|
    |icmp_ln26_reg_1992              |   1|   0|    1|          0|
    |in_index_0_i_i_i_i_i49_reg_597  |  32|   0|   32|          0|
    |in_index_reg_2050               |  32|   0|   32|          0|
    |out_index_reg_2064              |   4|   0|    4|          0|
    |p_Result_s_reg_2016             |   1|   0|    1|          0|
    |r_V_reg_2094                    |  26|   0|   26|          0|
    |select_ln31_reg_1997            |   3|   0|    3|          0|
    |start_once_reg                  |   1|   0|    1|          0|
    |tmp_385_reg_2069                |  16|   0|   16|          0|
    |tmp_V_1024_reg_2025             |  16|   0|   16|          0|
    |tmp_V_1025_reg_2030             |  16|   0|   16|          0|
    |tmp_V_reg_2020                  |  16|   0|   16|          0|
    |tmp_data_0_V_1148_reg_609       |  16|   0|   16|          0|
    |tmp_data_0_V_reg_1610           |  16|   0|   16|          0|
    |tmp_data_10_V_828_reg_719       |  16|   0|   16|          0|
    |tmp_data_10_V_reg_1060          |  16|   0|   16|          0|
    |tmp_data_11_V_826_reg_730       |  16|   0|   16|          0|
    |tmp_data_11_V_reg_1005          |  16|   0|   16|          0|
    |tmp_data_12_V_824_reg_741       |  16|   0|   16|          0|
    |tmp_data_12_V_reg_950           |  16|   0|   16|          0|
    |tmp_data_13_V_822_reg_752       |  16|   0|   16|          0|
    |tmp_data_13_V_reg_895           |  16|   0|   16|          0|
    |tmp_data_14_V_820_reg_763       |  16|   0|   16|          0|
    |tmp_data_14_V_reg_840           |  16|   0|   16|          0|
    |tmp_data_15_V_818_reg_774       |  16|   0|   16|          0|
    |tmp_data_15_V_reg_785           |  16|   0|   16|          0|
    |tmp_data_1_V_846_reg_620        |  16|   0|   16|          0|
    |tmp_data_1_V_reg_1555           |  16|   0|   16|          0|
    |tmp_data_2_V_844_reg_631        |  16|   0|   16|          0|
    |tmp_data_2_V_reg_1500           |  16|   0|   16|          0|
    |tmp_data_3_V_842_reg_642        |  16|   0|   16|          0|
    |tmp_data_3_V_reg_1445           |  16|   0|   16|          0|
    |tmp_data_4_V_840_reg_653        |  16|   0|   16|          0|
    |tmp_data_4_V_reg_1390           |  16|   0|   16|          0|
    |tmp_data_5_V_838_reg_664        |  16|   0|   16|          0|
    |tmp_data_5_V_reg_1335           |  16|   0|   16|          0|
    |tmp_data_6_V_836_reg_675        |  16|   0|   16|          0|
    |tmp_data_6_V_reg_1280           |  16|   0|   16|          0|
    |tmp_data_7_V_834_reg_686        |  16|   0|   16|          0|
    |tmp_data_7_V_reg_1225           |  16|   0|   16|          0|
    |tmp_data_8_V_832_reg_697        |  16|   0|   16|          0|
    |tmp_data_8_V_reg_1170           |  16|   0|   16|          0|
    |tmp_data_9_V_830_reg_708        |  16|   0|   16|          0|
    |tmp_data_9_V_reg_1115           |  16|   0|   16|          0|
    |w2_V_load_reg_2074              |  10|   0|   10|          0|
    |w_index50_reg_586               |   6|   0|    6|          0|
    |w_index_reg_2045                |   6|   0|    6|          0|
    |wp_idx51_reg_574                |   8|   0|    8|          0|
    |icmp_ln151_reg_2060             |  64|  32|    1|          0|
    |out_index_reg_2064              |  64|  32|    4|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 858|  64|  735|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | conv_1d_cl<array,array<ap_fixed,16u>,config2> | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | conv_1d_cl<array,array<ap_fixed,16u>,config2> | return value |
|ap_start                |  in |    1| ap_ctrl_hs | conv_1d_cl<array,array<ap_fixed,16u>,config2> | return value |
|start_full_n            |  in |    1| ap_ctrl_hs | conv_1d_cl<array,array<ap_fixed,16u>,config2> | return value |
|ap_done                 | out |    1| ap_ctrl_hs | conv_1d_cl<array,array<ap_fixed,16u>,config2> | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | conv_1d_cl<array,array<ap_fixed,16u>,config2> | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | conv_1d_cl<array,array<ap_fixed,16u>,config2> | return value |
|ap_ready                | out |    1| ap_ctrl_hs | conv_1d_cl<array,array<ap_fixed,16u>,config2> | return value |
|start_out               | out |    1| ap_ctrl_hs | conv_1d_cl<array,array<ap_fixed,16u>,config2> | return value |
|start_write             | out |    1| ap_ctrl_hs | conv_1d_cl<array,array<ap_fixed,16u>,config2> | return value |
|data_V_data_V_TDATA     |  in |   16|    axis    |                 data_V_data_V                 |    pointer   |
|data_V_data_V_TVALID    |  in |    1|    axis    |                 data_V_data_V                 |    pointer   |
|data_V_data_V_TREADY    | out |    1|    axis    |                 data_V_data_V                 |    pointer   |
|res_V_data_0_V_din      | out |   16|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_0_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_0_V_write    | out |    1|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_1_V_din      | out |   16|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_1_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_1_V_write    | out |    1|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_2_V_din      | out |   16|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_2_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_2_V_write    | out |    1|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_3_V_din      | out |   16|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_3_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_3_V_write    | out |    1|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_4_V_din      | out |   16|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_4_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_4_V_write    | out |    1|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_5_V_din      | out |   16|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_5_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_5_V_write    | out |    1|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_6_V_din      | out |   16|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_6_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_6_V_write    | out |    1|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_7_V_din      | out |   16|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_7_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_7_V_write    | out |    1|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_8_V_din      | out |   16|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_8_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_8_V_write    | out |    1|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_9_V_din      | out |   16|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_9_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_9_V_write    | out |    1|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_10_V_din     | out |   16|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_10_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_10_V_write   | out |    1|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_11_V_din     | out |   16|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_11_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_11_V_write   | out |    1|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_12_V_din     | out |   16|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_12_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_12_V_write   | out |    1|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_13_V_din     | out |   16|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_13_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_13_V_write   | out |    1|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_14_V_din     | out |   16|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_14_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_14_V_write   | out |    1|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_15_V_din     | out |   16|   ap_fifo  |                res_V_data_15_V                |    pointer   |
|res_V_data_15_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_15_V                |    pointer   |
|res_V_data_15_V_write   | out |    1|   ap_fifo  |                res_V_data_15_V                |    pointer   |
+------------------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 11 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 5 
11 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.85>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3621, i32 0, i32 0, [1 x i8]* @p_str3622, [1 x i8]* @p_str3623, [1 x i8]* @p_str3624, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3625, [1 x i8]* @p_str3626)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3614, i32 0, i32 0, [1 x i8]* @p_str3615, [1 x i8]* @p_str3616, [1 x i8]* @p_str3617, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3618, [1 x i8]* @p_str3619)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3607, i32 0, i32 0, [1 x i8]* @p_str3608, [1 x i8]* @p_str3609, [1 x i8]* @p_str3610, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3611, [1 x i8]* @p_str3612)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3600, i32 0, i32 0, [1 x i8]* @p_str3601, [1 x i8]* @p_str3602, [1 x i8]* @p_str3603, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3604, [1 x i8]* @p_str3605)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3593, i32 0, i32 0, [1 x i8]* @p_str3594, [1 x i8]* @p_str3595, [1 x i8]* @p_str3596, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3597, [1 x i8]* @p_str3598)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3586, i32 0, i32 0, [1 x i8]* @p_str3587, [1 x i8]* @p_str3588, [1 x i8]* @p_str3589, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3590, [1 x i8]* @p_str3591)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3579, i32 0, i32 0, [1 x i8]* @p_str3580, [1 x i8]* @p_str3581, [1 x i8]* @p_str3582, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3583, [1 x i8]* @p_str3584)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3572, i32 0, i32 0, [1 x i8]* @p_str3573, [1 x i8]* @p_str3574, [1 x i8]* @p_str3575, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3576, [1 x i8]* @p_str3577)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3565, i32 0, i32 0, [1 x i8]* @p_str3566, [1 x i8]* @p_str3567, [1 x i8]* @p_str3568, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3569, [1 x i8]* @p_str3570)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3558, i32 0, i32 0, [1 x i8]* @p_str3559, [1 x i8]* @p_str3560, [1 x i8]* @p_str3561, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3562, [1 x i8]* @p_str3563)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3551, i32 0, i32 0, [1 x i8]* @p_str3552, [1 x i8]* @p_str3553, [1 x i8]* @p_str3554, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3555, [1 x i8]* @p_str3556)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3544, i32 0, i32 0, [1 x i8]* @p_str3545, [1 x i8]* @p_str3546, [1 x i8]* @p_str3547, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3548, [1 x i8]* @p_str3549)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3537, i32 0, i32 0, [1 x i8]* @p_str3538, [1 x i8]* @p_str3539, [1 x i8]* @p_str3540, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3541, [1 x i8]* @p_str3542)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3530, i32 0, i32 0, [1 x i8]* @p_str3531, [1 x i8]* @p_str3532, [1 x i8]* @p_str3533, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3534, [1 x i8]* @p_str3535)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3523, i32 0, i32 0, [1 x i8]* @p_str3524, [1 x i8]* @p_str3525, [1 x i8]* @p_str3526, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3527, [1 x i8]* @p_str3528)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3516, i32 0, i32 0, [1 x i8]* @p_str3517, [1 x i8]* @p_str3518, [1 x i8]* @p_str3519, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3520, [1 x i8]* @p_str3521)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_window_0_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv1d_stream.h:34->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 29 'alloca' 'data_window_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 99> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_0_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2934, [1 x i8]* @p_str2934, i32 99, i32 99, i16* %data_window_0_V_V, i16* %data_window_0_V_V)"   --->   Operation 30 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2935, i32 0, i32 0, [1 x i8]* @p_str2936, [1 x i8]* @p_str2937, [1 x i8]* @p_str2938, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2939, [1 x i8]* @p_str2940)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_window_1_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv1d_stream.h:34->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 32 'alloca' 'data_window_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 99> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty_846 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_1_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2941, [1 x i8]* @p_str2941, i32 99, i32 99, i16* %data_window_1_V_V, i16* %data_window_1_V_V)"   --->   Operation 33 'specchannel' 'empty_846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2942, i32 0, i32 0, [1 x i8]* @p_str2943, [1 x i8]* @p_str2944, [1 x i8]* @p_str2945, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2946, [1 x i8]* @p_str2947)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_window_2_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv1d_stream.h:34->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 35 'alloca' 'data_window_2_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 99> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty_847 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_2_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2948, [1 x i8]* @p_str2948, i32 99, i32 99, i16* %data_window_2_V_V, i16* %data_window_2_V_V)"   --->   Operation 36 'specchannel' 'empty_847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2949, i32 0, i32 0, [1 x i8]* @p_str2950, [1 x i8]* @p_str2951, [1 x i8]* @p_str2952, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2953, [1 x i8]* @p_str2954)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty_848 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200)"   --->   Operation 38 'speclooptripcount' 'empty_848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.85ns)   --->   "br label %ReadInputWidth_begin" [firmware/nnet_utils/nnet_conv1d_stream.h:49->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.85>

State 2 <SV = 1> <Delay = 2.79>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%wp_idx51 = phi i8 [ 0, %.preheader.preheader ], [ %i_iw, %ReadInputWidth_end ]"   --->   Operation 40 'phi' 'wp_idx51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln31)   --->   "%trunc_ln49 = trunc i8 %wp_idx51 to i1" [firmware/nnet_utils/nnet_conv1d_stream.h:49->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 41 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.86ns)   --->   "%icmp_ln20 = icmp eq i8 %wp_idx51, 0" [firmware/nnet_utils/nnet_conv_stream.h:20->firmware/nnet_utils/nnet_conv_stream.h:65->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 42 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.86ns)   --->   "%icmp_ln26 = icmp ugt i8 %wp_idx51, -58" [firmware/nnet_utils/nnet_conv_stream.h:26->firmware/nnet_utils/nnet_conv_stream.h:65->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 43 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.35ns)   --->   "%r = sub i8 -57, %wp_idx51" [firmware/nnet_utils/nnet_conv_stream.h:30->firmware/nnet_utils/nnet_conv_stream.h:65->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 44 'sub' 'r' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_454 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %r, i32 1, i32 7)" [firmware/nnet_utils/nnet_conv_stream.h:31->firmware/nnet_utils/nnet_conv_stream.h:65->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 45 'partselect' 'tmp_454' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.86ns)   --->   "%icmp_ln31 = icmp eq i7 %tmp_454, 0" [firmware/nnet_utils/nnet_conv_stream.h:31->firmware/nnet_utils/nnet_conv_stream.h:65->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 46 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i8 %r to i3" [firmware/nnet_utils/nnet_conv_stream.h:32->firmware/nnet_utils/nnet_conv_stream.h:65->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 47 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln31)   --->   "%select_ln35 = select i1 %trunc_ln49, i3 1, i3 2" [firmware/nnet_utils/nnet_conv_stream.h:35->firmware/nnet_utils/nnet_conv_stream.h:65->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 48 'select' 'select_ln35' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln31)   --->   "%or_ln26 = or i1 %icmp_ln20, %icmp_ln26" [firmware/nnet_utils/nnet_conv_stream.h:26->firmware/nnet_utils/nnet_conv_stream.h:65->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 49 'or' 'or_ln26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln31)   --->   "%xor_ln26 = xor i1 %or_ln26, true" [firmware/nnet_utils/nnet_conv_stream.h:26->firmware/nnet_utils/nnet_conv_stream.h:65->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 50 'xor' 'xor_ln26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln31)   --->   "%and_ln31 = and i1 %icmp_ln31, %xor_ln26" [firmware/nnet_utils/nnet_conv_stream.h:31->firmware/nnet_utils/nnet_conv_stream.h:65->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 51 'and' 'and_ln31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.93ns)   --->   "%sub_ln31 = sub i3 -3, %trunc_ln32" [firmware/nnet_utils/nnet_conv_stream.h:31->firmware/nnet_utils/nnet_conv_stream.h:65->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 52 'sub' 'sub_ln31' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.51ns) (out node of the LUT)   --->   "%select_ln31 = select i1 %and_ln31, i3 %sub_ln31, i3 %select_ln35" [firmware/nnet_utils/nnet_conv_stream.h:31->firmware/nnet_utils/nnet_conv_stream.h:65->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 53 'select' 'select_ln31' <Predicate = true> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.65>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str47) nounwind" [firmware/nnet_utils/nnet_conv1d_stream.h:49->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 54 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str47)" [firmware/nnet_utils/nnet_conv1d_stream.h:49->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 55 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln26)   --->   "%xor_ln20 = xor i1 %icmp_ln20, true" [firmware/nnet_utils/nnet_conv_stream.h:20->firmware/nnet_utils/nnet_conv_stream.h:65->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 56 'xor' 'xor_ln20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln26 = and i1 %icmp_ln26, %xor_ln20" [firmware/nnet_utils/nnet_conv_stream.h:26->firmware/nnet_utils/nnet_conv_stream.h:65->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 57 'and' 'and_ln26' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%select_ln321 = select i1 %and_ln26, i3 -3, i3 0" [firmware/nnet_utils/nnet_conv1d_stream.h:21->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 58 'select' 'select_ln321' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%or_ln321 = or i1 %and_ln26, %icmp_ln20" [firmware/nnet_utils/nnet_conv1d_stream.h:21->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 59 'or' 'or_ln321' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%select_ln321_1 = select i1 %or_ln321, i3 %select_ln321, i3 %select_ln31" [firmware/nnet_utils/nnet_conv1d_stream.h:21->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 60 'select' 'select_ln321_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.16ns) (out node of the LUT)   --->   "%p_Val2_s = call i3 @_ssdm_op_Mux.ap_auto.8i3.i3(i3 1, i3 2, i3 -3, i3 2, i3 -4, i3 0, i3 0, i3 0, i3 %select_ln321_1)" [firmware/nnet_utils/nnet_conv1d_stream.h:21->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 61 'mux' 'p_Val2_s' <Predicate = true> <Delay = 1.16> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i3 %p_Val2_s to i1" [firmware/nnet_utils/nnet_conv1d_stream.h:13->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 62 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_data_0_V_5 = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %data_V_data_V)" [firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 63 'read' 'tmp_data_0_V_5' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str34) nounwind" [firmware/nnet_utils/nnet_conv_stream.h:133->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 64 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.35ns)   --->   "%i_iw = add i8 1, %wp_idx51" [firmware/nnet_utils/nnet_conv1d_stream.h:49->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 65 'add' 'i_iw' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %trunc_ln13, label %0, label %._crit_edge.i.i.0" [firmware/nnet_utils/nnet_conv_stream.h:139->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_0_V_V, i16 %tmp_data_0_V_5)" [firmware/nnet_utils/nnet_conv_stream.h:139->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 67 'write' <Predicate = (trunc_ln13)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 99> <FIFO>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.i.0" [firmware/nnet_utils/nnet_conv_stream.h:139->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 68 'br' <Predicate = (trunc_ln13)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_455 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %p_Val2_s, i32 1)" [firmware/nnet_utils/nnet_conv_stream.h:139->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 69 'bitselect' 'tmp_455' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %tmp_455, label %1, label %._crit_edge.i.i.1" [firmware/nnet_utils/nnet_conv_stream.h:139->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_1_V_V, i16 %tmp_data_0_V_5)" [firmware/nnet_utils/nnet_conv_stream.h:139->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 71 'write' <Predicate = (tmp_455)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 99> <FIFO>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.i.1" [firmware/nnet_utils/nnet_conv_stream.h:139->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 72 'br' <Predicate = (tmp_455)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_456 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %p_Val2_s, i32 2)" [firmware/nnet_utils/nnet_conv_stream.h:139->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 73 'bitselect' 'tmp_456' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %tmp_456, label %2, label %._crit_edge.i.i.2" [firmware/nnet_utils/nnet_conv_stream.h:139->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_2_V_V, i16 %tmp_data_0_V_5)" [firmware/nnet_utils/nnet_conv_stream.h:139->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 75 'write' <Predicate = (tmp_456)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 99> <FIFO>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.i.2" [firmware/nnet_utils/nnet_conv_stream.h:139->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 76 'br' <Predicate = (tmp_456)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %p_Val2_s, i32 2)" [firmware/nnet_utils/nnet_conv_stream.h:142->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 77 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %p_Result_s, label %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin", label %ReadInputWidth_end" [firmware/nnet_utils/nnet_conv_stream.h:142->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.45>
ST_4 : Operation 79 [1/1] (1.45ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_0_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 79 'read' 'tmp_V' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 99> <FIFO>
ST_4 : Operation 80 [1/1] (1.45ns)   --->   "%tmp_V_1024 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_1_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 80 'read' 'tmp_V_1024' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 99> <FIFO>
ST_4 : Operation 81 [1/1] (1.45ns)   --->   "%tmp_V_1025 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_2_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 81 'read' 'tmp_V_1025' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 99> <FIFO>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%rbegin3_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([138 x i8]* @nnet_KD_KD_dense_resource_MD_ap_fixed_MD_16_MC_AC_6_MC_AC_2) nounwind" [firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 82 'specregionbegin' 'rbegin3_i_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.85ns)   --->   "br label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.85>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%w_index50 = phi i6 [ 0, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %w_index, %ReuseLoop_end ]"   --->   Operation 84 'phi' 'w_index50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%in_index_0_i_i_i_i_i49 = phi i32 [ 0, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %select_ln168, %ReuseLoop_end ]" [firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 85 'phi' 'in_index_0_i_i_i_i_i49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i6 %w_index50 to i64" [firmware/nnet_utils/nnet_dense_resource.h:155->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 86 'zext' 'zext_ln155' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%outidx_addr = getelementptr [48 x i4]* @outidx, i64 0, i64 %zext_ln155" [firmware/nnet_utils/nnet_dense_resource.h:155->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 87 'getelementptr' 'outidx_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [2/2] (2.26ns)   --->   "%out_index = load i4* %outidx_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:155->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 88 'load' 'out_index' <Predicate = true> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 48> <ROM>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%w2_V_addr = getelementptr [48 x i10]* @w2_V, i64 0, i64 %zext_ln155" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 89 'getelementptr' 'w2_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [2/2] (2.26ns)   --->   "%w2_V_load = load i10* %w2_V_addr, align 2" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 90 'load' 'w2_V_load' <Predicate = true> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 48> <ROM>
ST_5 : Operation 91 [1/1] (1.18ns)   --->   "%w_index = add i6 1, %w_index50" [firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 91 'add' 'w_index' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (1.51ns)   --->   "%in_index = add nsw i32 %in_index_0_i_i_i_i_i49, 1" [firmware/nnet_utils/nnet_dense_resource.h:167->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 92 'add' 'in_index' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (1.26ns)   --->   "%icmp_ln168 = icmp sgt i32 %in_index, 2" [firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 93 'icmp' 'icmp_ln168' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.86ns)   --->   "%icmp_ln151 = icmp eq i6 %w_index50, -17" [firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 94 'icmp' 'icmp_ln151' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %icmp_ln151, label %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end", label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 96 [1/2] (2.26ns)   --->   "%out_index = load i4* %outidx_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:155->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 96 'load' 'out_index' <Predicate = true> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 48> <ROM>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln160 = trunc i32 %in_index_0_i_i_i_i_i49 to i2" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 97 'trunc' 'trunc_ln160' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.86ns)   --->   "%tmp_385 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %tmp_V, i16 %tmp_V_1024, i16 %tmp_V_1025, i2 %trunc_ln160)" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 98 'mux' 'tmp_385' <Predicate = true> <Delay = 0.86> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/2] (2.26ns)   --->   "%w2_V_load = load i10* %w2_V_addr, align 2" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 99 'load' 'w2_V_load' <Predicate = true> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 48> <ROM>
ST_6 : Operation 100 [1/1] (0.87ns)   --->   "%select_ln168 = select i1 %icmp_ln168, i32 0, i32 %in_index" [firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 100 'select' 'select_ln168' <Predicate = true> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.94>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %tmp_385 to i26" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 101 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i10 %w2_V_load to i26" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 102 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [3/3] (2.94ns) (root node of the DSP)   --->   "%r_V = mul i26 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 103 'mul' 'r_V' <Predicate = true> <Delay = 2.94> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.94>
ST_8 : Operation 104 [2/3] (2.94ns) (root node of the DSP)   --->   "%r_V = mul i26 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 104 'mul' 'r_V' <Predicate = true> <Delay = 2.94> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 105 [1/3] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i26 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 105 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 3.21>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_data_0_V_1148 = phi i16 [ 13, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_0_V, %ReuseLoop_end ]"   --->   Operation 106 'phi' 'tmp_data_0_V_1148' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_data_1_V_846 = phi i16 [ -74, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_1_V, %ReuseLoop_end ]"   --->   Operation 107 'phi' 'tmp_data_1_V_846' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_data_2_V_844 = phi i16 [ 121, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_2_V, %ReuseLoop_end ]"   --->   Operation 108 'phi' 'tmp_data_2_V_844' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_data_3_V_842 = phi i16 [ 88, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_3_V, %ReuseLoop_end ]"   --->   Operation 109 'phi' 'tmp_data_3_V_842' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_data_4_V_840 = phi i16 [ 116, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_4_V, %ReuseLoop_end ]"   --->   Operation 110 'phi' 'tmp_data_4_V_840' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_data_5_V_838 = phi i16 [ -75, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_5_V, %ReuseLoop_end ]"   --->   Operation 111 'phi' 'tmp_data_5_V_838' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_data_6_V_836 = phi i16 [ 127, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_6_V, %ReuseLoop_end ]"   --->   Operation 112 'phi' 'tmp_data_6_V_836' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_data_7_V_834 = phi i16 [ -46, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_7_V, %ReuseLoop_end ]"   --->   Operation 113 'phi' 'tmp_data_7_V_834' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_data_8_V_832 = phi i16 [ 128, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_8_V, %ReuseLoop_end ]"   --->   Operation 114 'phi' 'tmp_data_8_V_832' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_data_9_V_830 = phi i16 [ 147, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_9_V, %ReuseLoop_end ]"   --->   Operation 115 'phi' 'tmp_data_9_V_830' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_data_10_V_828 = phi i16 [ 135, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_10_V, %ReuseLoop_end ]"   --->   Operation 116 'phi' 'tmp_data_10_V_828' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_data_11_V_826 = phi i16 [ -62, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_11_V, %ReuseLoop_end ]"   --->   Operation 117 'phi' 'tmp_data_11_V_826' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_data_12_V_824 = phi i16 [ -166, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_12_V, %ReuseLoop_end ]"   --->   Operation 118 'phi' 'tmp_data_12_V_824' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_data_13_V_822 = phi i16 [ -57, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_13_V, %ReuseLoop_end ]"   --->   Operation 119 'phi' 'tmp_data_13_V_822' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_data_14_V_820 = phi i16 [ -47, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_14_V, %ReuseLoop_end ]"   --->   Operation 120 'phi' 'tmp_data_14_V_820' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_data_15_V_818 = phi i16 [ 102, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_15_V, %ReuseLoop_end ]"   --->   Operation 121 'phi' 'tmp_data_15_V_818' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str33) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 122 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str33)" [firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 123 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:152->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 124 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln9 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V, i32 10, i32 25)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 125 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (1.04ns)   --->   "%tmp_386 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 %tmp_data_0_V_1148, i16 %tmp_data_1_V_846, i16 %tmp_data_2_V_844, i16 %tmp_data_3_V_842, i16 %tmp_data_4_V_840, i16 %tmp_data_5_V_838, i16 %tmp_data_6_V_836, i16 %tmp_data_7_V_834, i16 %tmp_data_8_V_832, i16 %tmp_data_9_V_830, i16 %tmp_data_10_V_828, i16 %tmp_data_11_V_826, i16 %tmp_data_12_V_824, i16 %tmp_data_13_V_822, i16 %tmp_data_14_V_820, i16 %tmp_data_15_V_818, i4 %out_index)" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 126 'mux' 'tmp_386' <Predicate = true> <Delay = 1.04> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (1.30ns)   --->   "%acc_0_V = add i16 %tmp_386, %trunc_ln9" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 127 'add' 'acc_0_V' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (0.86ns)   --->   "switch i4 %out_index, label %branch15 [
    i4 0, label %ReuseLoop_end
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 128 'switch' <Predicate = true> <Delay = 0.86>
ST_10 : Operation 129 [1/1] (0.85ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 129 'br' <Predicate = (out_index == 14)> <Delay = 0.85>
ST_10 : Operation 130 [1/1] (0.85ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 130 'br' <Predicate = (out_index == 13)> <Delay = 0.85>
ST_10 : Operation 131 [1/1] (0.85ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 131 'br' <Predicate = (out_index == 12)> <Delay = 0.85>
ST_10 : Operation 132 [1/1] (0.85ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 132 'br' <Predicate = (out_index == 11)> <Delay = 0.85>
ST_10 : Operation 133 [1/1] (0.85ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 133 'br' <Predicate = (out_index == 10)> <Delay = 0.85>
ST_10 : Operation 134 [1/1] (0.85ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 134 'br' <Predicate = (out_index == 9)> <Delay = 0.85>
ST_10 : Operation 135 [1/1] (0.85ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 135 'br' <Predicate = (out_index == 8)> <Delay = 0.85>
ST_10 : Operation 136 [1/1] (0.85ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 136 'br' <Predicate = (out_index == 7)> <Delay = 0.85>
ST_10 : Operation 137 [1/1] (0.85ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 137 'br' <Predicate = (out_index == 6)> <Delay = 0.85>
ST_10 : Operation 138 [1/1] (0.85ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 138 'br' <Predicate = (out_index == 5)> <Delay = 0.85>
ST_10 : Operation 139 [1/1] (0.85ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 139 'br' <Predicate = (out_index == 4)> <Delay = 0.85>
ST_10 : Operation 140 [1/1] (0.85ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 140 'br' <Predicate = (out_index == 3)> <Delay = 0.85>
ST_10 : Operation 141 [1/1] (0.85ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 141 'br' <Predicate = (out_index == 2)> <Delay = 0.85>
ST_10 : Operation 142 [1/1] (0.85ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 142 'br' <Predicate = (out_index == 1)> <Delay = 0.85>
ST_10 : Operation 143 [1/1] (0.85ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 143 'br' <Predicate = (out_index == 15)> <Delay = 0.85>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_data_15_V = phi i16 [ %acc_0_V, %branch15 ], [ %tmp_data_15_V_818, %branch14 ], [ %tmp_data_15_V_818, %branch13 ], [ %tmp_data_15_V_818, %branch12 ], [ %tmp_data_15_V_818, %branch11 ], [ %tmp_data_15_V_818, %branch10 ], [ %tmp_data_15_V_818, %branch9 ], [ %tmp_data_15_V_818, %branch8 ], [ %tmp_data_15_V_818, %branch7 ], [ %tmp_data_15_V_818, %branch6 ], [ %tmp_data_15_V_818, %branch5 ], [ %tmp_data_15_V_818, %branch4 ], [ %tmp_data_15_V_818, %branch3 ], [ %tmp_data_15_V_818, %branch2 ], [ %tmp_data_15_V_818, %branch1 ], [ %tmp_data_15_V_818, %ReuseLoop_begin ]"   --->   Operation 144 'phi' 'tmp_data_15_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_data_14_V = phi i16 [ %tmp_data_14_V_820, %branch15 ], [ %acc_0_V, %branch14 ], [ %tmp_data_14_V_820, %branch13 ], [ %tmp_data_14_V_820, %branch12 ], [ %tmp_data_14_V_820, %branch11 ], [ %tmp_data_14_V_820, %branch10 ], [ %tmp_data_14_V_820, %branch9 ], [ %tmp_data_14_V_820, %branch8 ], [ %tmp_data_14_V_820, %branch7 ], [ %tmp_data_14_V_820, %branch6 ], [ %tmp_data_14_V_820, %branch5 ], [ %tmp_data_14_V_820, %branch4 ], [ %tmp_data_14_V_820, %branch3 ], [ %tmp_data_14_V_820, %branch2 ], [ %tmp_data_14_V_820, %branch1 ], [ %tmp_data_14_V_820, %ReuseLoop_begin ]"   --->   Operation 145 'phi' 'tmp_data_14_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_data_13_V = phi i16 [ %tmp_data_13_V_822, %branch15 ], [ %tmp_data_13_V_822, %branch14 ], [ %acc_0_V, %branch13 ], [ %tmp_data_13_V_822, %branch12 ], [ %tmp_data_13_V_822, %branch11 ], [ %tmp_data_13_V_822, %branch10 ], [ %tmp_data_13_V_822, %branch9 ], [ %tmp_data_13_V_822, %branch8 ], [ %tmp_data_13_V_822, %branch7 ], [ %tmp_data_13_V_822, %branch6 ], [ %tmp_data_13_V_822, %branch5 ], [ %tmp_data_13_V_822, %branch4 ], [ %tmp_data_13_V_822, %branch3 ], [ %tmp_data_13_V_822, %branch2 ], [ %tmp_data_13_V_822, %branch1 ], [ %tmp_data_13_V_822, %ReuseLoop_begin ]"   --->   Operation 146 'phi' 'tmp_data_13_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_data_12_V = phi i16 [ %tmp_data_12_V_824, %branch15 ], [ %tmp_data_12_V_824, %branch14 ], [ %tmp_data_12_V_824, %branch13 ], [ %acc_0_V, %branch12 ], [ %tmp_data_12_V_824, %branch11 ], [ %tmp_data_12_V_824, %branch10 ], [ %tmp_data_12_V_824, %branch9 ], [ %tmp_data_12_V_824, %branch8 ], [ %tmp_data_12_V_824, %branch7 ], [ %tmp_data_12_V_824, %branch6 ], [ %tmp_data_12_V_824, %branch5 ], [ %tmp_data_12_V_824, %branch4 ], [ %tmp_data_12_V_824, %branch3 ], [ %tmp_data_12_V_824, %branch2 ], [ %tmp_data_12_V_824, %branch1 ], [ %tmp_data_12_V_824, %ReuseLoop_begin ]"   --->   Operation 147 'phi' 'tmp_data_12_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_data_11_V = phi i16 [ %tmp_data_11_V_826, %branch15 ], [ %tmp_data_11_V_826, %branch14 ], [ %tmp_data_11_V_826, %branch13 ], [ %tmp_data_11_V_826, %branch12 ], [ %acc_0_V, %branch11 ], [ %tmp_data_11_V_826, %branch10 ], [ %tmp_data_11_V_826, %branch9 ], [ %tmp_data_11_V_826, %branch8 ], [ %tmp_data_11_V_826, %branch7 ], [ %tmp_data_11_V_826, %branch6 ], [ %tmp_data_11_V_826, %branch5 ], [ %tmp_data_11_V_826, %branch4 ], [ %tmp_data_11_V_826, %branch3 ], [ %tmp_data_11_V_826, %branch2 ], [ %tmp_data_11_V_826, %branch1 ], [ %tmp_data_11_V_826, %ReuseLoop_begin ]"   --->   Operation 148 'phi' 'tmp_data_11_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_data_10_V = phi i16 [ %tmp_data_10_V_828, %branch15 ], [ %tmp_data_10_V_828, %branch14 ], [ %tmp_data_10_V_828, %branch13 ], [ %tmp_data_10_V_828, %branch12 ], [ %tmp_data_10_V_828, %branch11 ], [ %acc_0_V, %branch10 ], [ %tmp_data_10_V_828, %branch9 ], [ %tmp_data_10_V_828, %branch8 ], [ %tmp_data_10_V_828, %branch7 ], [ %tmp_data_10_V_828, %branch6 ], [ %tmp_data_10_V_828, %branch5 ], [ %tmp_data_10_V_828, %branch4 ], [ %tmp_data_10_V_828, %branch3 ], [ %tmp_data_10_V_828, %branch2 ], [ %tmp_data_10_V_828, %branch1 ], [ %tmp_data_10_V_828, %ReuseLoop_begin ]"   --->   Operation 149 'phi' 'tmp_data_10_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_data_9_V = phi i16 [ %tmp_data_9_V_830, %branch15 ], [ %tmp_data_9_V_830, %branch14 ], [ %tmp_data_9_V_830, %branch13 ], [ %tmp_data_9_V_830, %branch12 ], [ %tmp_data_9_V_830, %branch11 ], [ %tmp_data_9_V_830, %branch10 ], [ %acc_0_V, %branch9 ], [ %tmp_data_9_V_830, %branch8 ], [ %tmp_data_9_V_830, %branch7 ], [ %tmp_data_9_V_830, %branch6 ], [ %tmp_data_9_V_830, %branch5 ], [ %tmp_data_9_V_830, %branch4 ], [ %tmp_data_9_V_830, %branch3 ], [ %tmp_data_9_V_830, %branch2 ], [ %tmp_data_9_V_830, %branch1 ], [ %tmp_data_9_V_830, %ReuseLoop_begin ]"   --->   Operation 150 'phi' 'tmp_data_9_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_data_8_V = phi i16 [ %tmp_data_8_V_832, %branch15 ], [ %tmp_data_8_V_832, %branch14 ], [ %tmp_data_8_V_832, %branch13 ], [ %tmp_data_8_V_832, %branch12 ], [ %tmp_data_8_V_832, %branch11 ], [ %tmp_data_8_V_832, %branch10 ], [ %tmp_data_8_V_832, %branch9 ], [ %acc_0_V, %branch8 ], [ %tmp_data_8_V_832, %branch7 ], [ %tmp_data_8_V_832, %branch6 ], [ %tmp_data_8_V_832, %branch5 ], [ %tmp_data_8_V_832, %branch4 ], [ %tmp_data_8_V_832, %branch3 ], [ %tmp_data_8_V_832, %branch2 ], [ %tmp_data_8_V_832, %branch1 ], [ %tmp_data_8_V_832, %ReuseLoop_begin ]"   --->   Operation 151 'phi' 'tmp_data_8_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_data_7_V = phi i16 [ %tmp_data_7_V_834, %branch15 ], [ %tmp_data_7_V_834, %branch14 ], [ %tmp_data_7_V_834, %branch13 ], [ %tmp_data_7_V_834, %branch12 ], [ %tmp_data_7_V_834, %branch11 ], [ %tmp_data_7_V_834, %branch10 ], [ %tmp_data_7_V_834, %branch9 ], [ %tmp_data_7_V_834, %branch8 ], [ %acc_0_V, %branch7 ], [ %tmp_data_7_V_834, %branch6 ], [ %tmp_data_7_V_834, %branch5 ], [ %tmp_data_7_V_834, %branch4 ], [ %tmp_data_7_V_834, %branch3 ], [ %tmp_data_7_V_834, %branch2 ], [ %tmp_data_7_V_834, %branch1 ], [ %tmp_data_7_V_834, %ReuseLoop_begin ]"   --->   Operation 152 'phi' 'tmp_data_7_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_data_6_V = phi i16 [ %tmp_data_6_V_836, %branch15 ], [ %tmp_data_6_V_836, %branch14 ], [ %tmp_data_6_V_836, %branch13 ], [ %tmp_data_6_V_836, %branch12 ], [ %tmp_data_6_V_836, %branch11 ], [ %tmp_data_6_V_836, %branch10 ], [ %tmp_data_6_V_836, %branch9 ], [ %tmp_data_6_V_836, %branch8 ], [ %tmp_data_6_V_836, %branch7 ], [ %acc_0_V, %branch6 ], [ %tmp_data_6_V_836, %branch5 ], [ %tmp_data_6_V_836, %branch4 ], [ %tmp_data_6_V_836, %branch3 ], [ %tmp_data_6_V_836, %branch2 ], [ %tmp_data_6_V_836, %branch1 ], [ %tmp_data_6_V_836, %ReuseLoop_begin ]"   --->   Operation 153 'phi' 'tmp_data_6_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_data_5_V = phi i16 [ %tmp_data_5_V_838, %branch15 ], [ %tmp_data_5_V_838, %branch14 ], [ %tmp_data_5_V_838, %branch13 ], [ %tmp_data_5_V_838, %branch12 ], [ %tmp_data_5_V_838, %branch11 ], [ %tmp_data_5_V_838, %branch10 ], [ %tmp_data_5_V_838, %branch9 ], [ %tmp_data_5_V_838, %branch8 ], [ %tmp_data_5_V_838, %branch7 ], [ %tmp_data_5_V_838, %branch6 ], [ %acc_0_V, %branch5 ], [ %tmp_data_5_V_838, %branch4 ], [ %tmp_data_5_V_838, %branch3 ], [ %tmp_data_5_V_838, %branch2 ], [ %tmp_data_5_V_838, %branch1 ], [ %tmp_data_5_V_838, %ReuseLoop_begin ]"   --->   Operation 154 'phi' 'tmp_data_5_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_data_4_V = phi i16 [ %tmp_data_4_V_840, %branch15 ], [ %tmp_data_4_V_840, %branch14 ], [ %tmp_data_4_V_840, %branch13 ], [ %tmp_data_4_V_840, %branch12 ], [ %tmp_data_4_V_840, %branch11 ], [ %tmp_data_4_V_840, %branch10 ], [ %tmp_data_4_V_840, %branch9 ], [ %tmp_data_4_V_840, %branch8 ], [ %tmp_data_4_V_840, %branch7 ], [ %tmp_data_4_V_840, %branch6 ], [ %tmp_data_4_V_840, %branch5 ], [ %acc_0_V, %branch4 ], [ %tmp_data_4_V_840, %branch3 ], [ %tmp_data_4_V_840, %branch2 ], [ %tmp_data_4_V_840, %branch1 ], [ %tmp_data_4_V_840, %ReuseLoop_begin ]"   --->   Operation 155 'phi' 'tmp_data_4_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_data_3_V = phi i16 [ %tmp_data_3_V_842, %branch15 ], [ %tmp_data_3_V_842, %branch14 ], [ %tmp_data_3_V_842, %branch13 ], [ %tmp_data_3_V_842, %branch12 ], [ %tmp_data_3_V_842, %branch11 ], [ %tmp_data_3_V_842, %branch10 ], [ %tmp_data_3_V_842, %branch9 ], [ %tmp_data_3_V_842, %branch8 ], [ %tmp_data_3_V_842, %branch7 ], [ %tmp_data_3_V_842, %branch6 ], [ %tmp_data_3_V_842, %branch5 ], [ %tmp_data_3_V_842, %branch4 ], [ %acc_0_V, %branch3 ], [ %tmp_data_3_V_842, %branch2 ], [ %tmp_data_3_V_842, %branch1 ], [ %tmp_data_3_V_842, %ReuseLoop_begin ]"   --->   Operation 156 'phi' 'tmp_data_3_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_data_2_V = phi i16 [ %tmp_data_2_V_844, %branch15 ], [ %tmp_data_2_V_844, %branch14 ], [ %tmp_data_2_V_844, %branch13 ], [ %tmp_data_2_V_844, %branch12 ], [ %tmp_data_2_V_844, %branch11 ], [ %tmp_data_2_V_844, %branch10 ], [ %tmp_data_2_V_844, %branch9 ], [ %tmp_data_2_V_844, %branch8 ], [ %tmp_data_2_V_844, %branch7 ], [ %tmp_data_2_V_844, %branch6 ], [ %tmp_data_2_V_844, %branch5 ], [ %tmp_data_2_V_844, %branch4 ], [ %tmp_data_2_V_844, %branch3 ], [ %acc_0_V, %branch2 ], [ %tmp_data_2_V_844, %branch1 ], [ %tmp_data_2_V_844, %ReuseLoop_begin ]"   --->   Operation 157 'phi' 'tmp_data_2_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_data_1_V = phi i16 [ %tmp_data_1_V_846, %branch15 ], [ %tmp_data_1_V_846, %branch14 ], [ %tmp_data_1_V_846, %branch13 ], [ %tmp_data_1_V_846, %branch12 ], [ %tmp_data_1_V_846, %branch11 ], [ %tmp_data_1_V_846, %branch10 ], [ %tmp_data_1_V_846, %branch9 ], [ %tmp_data_1_V_846, %branch8 ], [ %tmp_data_1_V_846, %branch7 ], [ %tmp_data_1_V_846, %branch6 ], [ %tmp_data_1_V_846, %branch5 ], [ %tmp_data_1_V_846, %branch4 ], [ %tmp_data_1_V_846, %branch3 ], [ %tmp_data_1_V_846, %branch2 ], [ %acc_0_V, %branch1 ], [ %tmp_data_1_V_846, %ReuseLoop_begin ]"   --->   Operation 158 'phi' 'tmp_data_1_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_data_0_V = phi i16 [ %tmp_data_0_V_1148, %branch15 ], [ %tmp_data_0_V_1148, %branch14 ], [ %tmp_data_0_V_1148, %branch13 ], [ %tmp_data_0_V_1148, %branch12 ], [ %tmp_data_0_V_1148, %branch11 ], [ %tmp_data_0_V_1148, %branch10 ], [ %tmp_data_0_V_1148, %branch9 ], [ %tmp_data_0_V_1148, %branch8 ], [ %tmp_data_0_V_1148, %branch7 ], [ %tmp_data_0_V_1148, %branch6 ], [ %tmp_data_0_V_1148, %branch5 ], [ %tmp_data_0_V_1148, %branch4 ], [ %tmp_data_0_V_1148, %branch3 ], [ %tmp_data_0_V_1148, %branch2 ], [ %tmp_data_0_V_1148, %branch1 ], [ %acc_0_V, %ReuseLoop_begin ]"   --->   Operation 159 'phi' 'tmp_data_0_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%empty_849 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str33, i32 %tmp_s)" [firmware/nnet_utils/nnet_dense_resource.h:172->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 160 'specregionend' 'empty_849' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%empty_850 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)"   --->   Operation 161 'speclooptripcount' 'empty_850' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.45>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%rend4_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([138 x i8]* @nnet_KD_KD_dense_resource_MD_ap_fixed_MD_16_MC_AC_6_MC_AC_2, i32 %rbegin3_i_i_i) nounwind" [firmware/nnet_utils/nnet_conv_stream.h:99->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 162 'specregionend' 'rend4_i_i_i' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V, i16* %res_V_data_12_V, i16* %res_V_data_13_V, i16* %res_V_data_14_V, i16* %res_V_data_15_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V, i16 %tmp_data_4_V, i16 %tmp_data_5_V, i16 %tmp_data_6_V, i16 %tmp_data_7_V, i16 %tmp_data_8_V, i16 %tmp_data_9_V, i16 %tmp_data_10_V, i16 %tmp_data_11_V, i16 %tmp_data_12_V, i16 %tmp_data_13_V, i16 %tmp_data_14_V, i16 %tmp_data_15_V)" [firmware/nnet_utils/nnet_conv_stream.h:109->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 163 'write' <Predicate = (p_Result_s)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 99> <FIFO>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "br label %ReadInputWidth_end" [firmware/nnet_utils/nnet_conv_stream.h:144->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 164 'br' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%empty_851 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str47, i32 %tmp)" [firmware/nnet_utils/nnet_conv1d_stream.h:56->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 165 'specregionend' 'empty_851' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.86ns)   --->   "%icmp_ln49 = icmp eq i8 %wp_idx51, -57" [firmware/nnet_utils/nnet_conv1d_stream.h:49->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 166 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%empty_852 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200)"   --->   Operation 167 'speclooptripcount' 'empty_852' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %icmp_ln49, label %"conv_1d_encoded_cl<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<16, 6, 5, 3, 0>, 16u>, config2>.exit", label %ReadInputWidth_begin" [firmware/nnet_utils/nnet_conv1d_stream.h:49->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv1d_stream.h:93]   --->   Operation 169 'ret' <Predicate = (icmp_ln49)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outidx]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
data_window_0_V_V      (alloca           ) [ 011111111111]
empty                  (specchannel      ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
data_window_1_V_V      (alloca           ) [ 011111111111]
empty_846              (specchannel      ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
data_window_2_V_V      (alloca           ) [ 011111111111]
empty_847              (specchannel      ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
empty_848              (speclooptripcount) [ 000000000000]
br_ln49                (br               ) [ 011111111111]
wp_idx51               (phi              ) [ 001111111111]
trunc_ln49             (trunc            ) [ 000000000000]
icmp_ln20              (icmp             ) [ 000100000000]
icmp_ln26              (icmp             ) [ 000100000000]
r                      (sub              ) [ 000000000000]
tmp_454                (partselect       ) [ 000000000000]
icmp_ln31              (icmp             ) [ 000000000000]
trunc_ln32             (trunc            ) [ 000000000000]
select_ln35            (select           ) [ 000000000000]
or_ln26                (or               ) [ 000000000000]
xor_ln26               (xor              ) [ 000000000000]
and_ln31               (and              ) [ 000000000000]
sub_ln31               (sub              ) [ 000000000000]
select_ln31            (select           ) [ 000100000000]
specloopname_ln49      (specloopname     ) [ 000000000000]
tmp                    (specregionbegin  ) [ 000011111111]
xor_ln20               (xor              ) [ 000000000000]
and_ln26               (and              ) [ 000000000000]
select_ln321           (select           ) [ 000000000000]
or_ln321               (or               ) [ 000000000000]
select_ln321_1         (select           ) [ 000000000000]
p_Val2_s               (mux              ) [ 000000000000]
trunc_ln13             (trunc            ) [ 001111111111]
tmp_data_0_V_5         (read             ) [ 000000000000]
specloopname_ln133     (specloopname     ) [ 000000000000]
i_iw                   (add              ) [ 011011111111]
br_ln139               (br               ) [ 000000000000]
write_ln139            (write            ) [ 000000000000]
br_ln139               (br               ) [ 000000000000]
tmp_455                (bitselect        ) [ 001111111111]
br_ln139               (br               ) [ 000000000000]
write_ln139            (write            ) [ 000000000000]
br_ln139               (br               ) [ 000000000000]
tmp_456                (bitselect        ) [ 001111111111]
br_ln139               (br               ) [ 000000000000]
write_ln139            (write            ) [ 000000000000]
br_ln139               (br               ) [ 000000000000]
p_Result_s             (bitselect        ) [ 001111111111]
br_ln142               (br               ) [ 000000000000]
tmp_V                  (read             ) [ 000001111110]
tmp_V_1024             (read             ) [ 000001111110]
tmp_V_1025             (read             ) [ 000001111110]
rbegin3_i_i_i          (specregionbegin  ) [ 001101111111]
br_ln151               (br               ) [ 001111111111]
w_index50              (phi              ) [ 000001111110]
in_index_0_i_i_i_i_i49 (phi              ) [ 000001111110]
zext_ln155             (zext             ) [ 000000000000]
outidx_addr            (getelementptr    ) [ 000001100000]
w2_V_addr              (getelementptr    ) [ 000001100000]
w_index                (add              ) [ 001111111111]
in_index               (add              ) [ 000001100000]
icmp_ln168             (icmp             ) [ 000001100000]
icmp_ln151             (icmp             ) [ 001111111111]
br_ln151               (br               ) [ 001111111111]
out_index              (load             ) [ 000001011110]
trunc_ln160            (trunc            ) [ 000000000000]
tmp_385                (mux              ) [ 000001010000]
w2_V_load              (load             ) [ 000001010000]
select_ln168           (select           ) [ 001111011111]
sext_ln1116            (sext             ) [ 000001001100]
sext_ln1118            (sext             ) [ 000001001100]
r_V                    (mul              ) [ 000001000010]
tmp_data_0_V_1148      (phi              ) [ 000001111110]
tmp_data_1_V_846       (phi              ) [ 000001111110]
tmp_data_2_V_844       (phi              ) [ 000001111110]
tmp_data_3_V_842       (phi              ) [ 000001111110]
tmp_data_4_V_840       (phi              ) [ 000001111110]
tmp_data_5_V_838       (phi              ) [ 000001111110]
tmp_data_6_V_836       (phi              ) [ 000001111110]
tmp_data_7_V_834       (phi              ) [ 000001111110]
tmp_data_8_V_832       (phi              ) [ 000001111110]
tmp_data_9_V_830       (phi              ) [ 000001111110]
tmp_data_10_V_828      (phi              ) [ 000001111110]
tmp_data_11_V_826      (phi              ) [ 000001111110]
tmp_data_12_V_824      (phi              ) [ 000001111110]
tmp_data_13_V_822      (phi              ) [ 000001111110]
tmp_data_14_V_820      (phi              ) [ 000001111110]
tmp_data_15_V_818      (phi              ) [ 000001111110]
specloopname_ln151     (specloopname     ) [ 000000000000]
tmp_s                  (specregionbegin  ) [ 000000000000]
specpipeline_ln152     (specpipeline     ) [ 000000000000]
trunc_ln9              (partselect       ) [ 000000000000]
tmp_386                (mux              ) [ 000000000000]
acc_0_V                (add              ) [ 000000000000]
switch_ln160           (switch           ) [ 000000000000]
br_ln160               (br               ) [ 000000000000]
br_ln160               (br               ) [ 000000000000]
br_ln160               (br               ) [ 000000000000]
br_ln160               (br               ) [ 000000000000]
br_ln160               (br               ) [ 000000000000]
br_ln160               (br               ) [ 000000000000]
br_ln160               (br               ) [ 000000000000]
br_ln160               (br               ) [ 000000000000]
br_ln160               (br               ) [ 000000000000]
br_ln160               (br               ) [ 000000000000]
br_ln160               (br               ) [ 000000000000]
br_ln160               (br               ) [ 000000000000]
br_ln160               (br               ) [ 000000000000]
br_ln160               (br               ) [ 000000000000]
br_ln160               (br               ) [ 000000000000]
tmp_data_15_V          (phi              ) [ 001111111111]
tmp_data_14_V          (phi              ) [ 001111111111]
tmp_data_13_V          (phi              ) [ 001111111111]
tmp_data_12_V          (phi              ) [ 001111111111]
tmp_data_11_V          (phi              ) [ 001111111111]
tmp_data_10_V          (phi              ) [ 001111111111]
tmp_data_9_V           (phi              ) [ 001111111111]
tmp_data_8_V           (phi              ) [ 001111111111]
tmp_data_7_V           (phi              ) [ 001111111111]
tmp_data_6_V           (phi              ) [ 001111111111]
tmp_data_5_V           (phi              ) [ 001111111111]
tmp_data_4_V           (phi              ) [ 001111111111]
tmp_data_3_V           (phi              ) [ 001111111111]
tmp_data_2_V           (phi              ) [ 001111111111]
tmp_data_1_V           (phi              ) [ 001111111111]
tmp_data_0_V           (phi              ) [ 001111111111]
empty_849              (specregionend    ) [ 000000000000]
empty_850              (speclooptripcount) [ 000000000000]
rend4_i_i_i            (specregionend    ) [ 000000000000]
write_ln109            (write            ) [ 000000000000]
br_ln144               (br               ) [ 000000000000]
empty_851              (specregionend    ) [ 000000000000]
icmp_ln49              (icmp             ) [ 001111111111]
empty_852              (speclooptripcount) [ 000000000000]
br_ln49                (br               ) [ 011111111111]
ret_ln93               (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_V_data_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_V_data_5_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_V_data_6_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_V_data_7_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res_V_data_8_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res_V_data_9_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="res_V_data_10_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_10_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="res_V_data_11_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_11_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="res_V_data_12_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_12_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="res_V_data_13_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_13_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="res_V_data_14_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_14_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="res_V_data_15_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_15_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="outidx">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="w2_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3621"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3622"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3623"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3624"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3625"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3626"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3614"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3615"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3616"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3617"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3618"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3619"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3607"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3608"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3609"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3610"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3611"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3612"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3600"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3601"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3602"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3603"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3604"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3605"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3593"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3594"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3595"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3596"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3597"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3598"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3586"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3587"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3588"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3589"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3590"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3591"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3579"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3580"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3581"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3582"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3583"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3584"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3572"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3573"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3574"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3575"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3576"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3577"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3565"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3566"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3567"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3568"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3569"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3570"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3558"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3559"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3560"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3561"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3562"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3563"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3551"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3552"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3553"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3554"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3555"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3556"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3544"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3545"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3546"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3547"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3548"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3549"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3537"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3538"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3539"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3540"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3541"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3542"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3530"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3531"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3532"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3533"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3534"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3535"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3523"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3524"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3525"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3526"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3527"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3528"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3516"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3517"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3518"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3519"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3520"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3521"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_window_LF_0_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2934"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2935"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2936"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2937"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2938"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2939"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2940"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_window_LF_1_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2941"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2942"/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2943"/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2944"/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2945"/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2946"/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2947"/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_window_LF_2_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2948"/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2949"/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2950"/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2951"/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2952"/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2953"/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2954"/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str47"/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="334" class="1001" name="const_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i3.i3"/></StgValue>
</bind>
</comp>

<comp id="336" class="1001" name="const_336">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="338" class="1001" name="const_338">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="340" class="1001" name="const_340">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="342" class="1001" name="const_342">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="344" class="1001" name="const_344">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="346" class="1001" name="const_346">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="348" class="1001" name="const_348">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="350" class="1001" name="const_350">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnet_KD_KD_dense_resource_MD_ap_fixed_MD_16_MC_AC_6_MC_AC_2"/></StgValue>
</bind>
</comp>

<comp id="352" class="1001" name="const_352">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="354" class="1001" name="const_354">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="356" class="1001" name="const_356">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="358" class="1001" name="const_358">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="360" class="1001" name="const_360">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i16.i2"/></StgValue>
</bind>
</comp>

<comp id="362" class="1001" name="const_362">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="6"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="364" class="1001" name="const_364">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="6"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="366" class="1001" name="const_366">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="6"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="368" class="1001" name="const_368">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="6"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="370" class="1001" name="const_370">
<pin_list>
<pin id="371" dir="1" index="0" bw="1" slack="6"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="372" class="1001" name="const_372">
<pin_list>
<pin id="373" dir="1" index="0" bw="1" slack="6"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="374" class="1001" name="const_374">
<pin_list>
<pin id="375" dir="1" index="0" bw="1" slack="6"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="376" class="1001" name="const_376">
<pin_list>
<pin id="377" dir="1" index="0" bw="1" slack="6"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="378" class="1001" name="const_378">
<pin_list>
<pin id="379" dir="1" index="0" bw="1" slack="6"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="380" class="1001" name="const_380">
<pin_list>
<pin id="381" dir="1" index="0" bw="1" slack="6"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="382" class="1001" name="const_382">
<pin_list>
<pin id="383" dir="1" index="0" bw="1" slack="6"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="384" class="1001" name="const_384">
<pin_list>
<pin id="385" dir="1" index="0" bw="1" slack="6"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="386" class="1001" name="const_386">
<pin_list>
<pin id="387" dir="1" index="0" bw="1" slack="6"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="388" class="1001" name="const_388">
<pin_list>
<pin id="389" dir="1" index="0" bw="1" slack="6"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="390" class="1001" name="const_390">
<pin_list>
<pin id="391" dir="1" index="0" bw="1" slack="6"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="392" class="1001" name="const_392">
<pin_list>
<pin id="393" dir="1" index="0" bw="1" slack="6"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="394" class="1001" name="const_394">
<pin_list>
<pin id="395" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="396" class="1001" name="const_396">
<pin_list>
<pin id="397" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="398" class="1001" name="const_398">
<pin_list>
<pin id="399" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="400" class="1001" name="const_400">
<pin_list>
<pin id="401" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="402" class="1001" name="const_402">
<pin_list>
<pin id="403" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="404" class="1001" name="const_404">
<pin_list>
<pin id="405" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i16.i4"/></StgValue>
</bind>
</comp>

<comp id="406" class="1001" name="const_406">
<pin_list>
<pin id="407" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="408" class="1001" name="const_408">
<pin_list>
<pin id="409" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="410" class="1001" name="const_410">
<pin_list>
<pin id="411" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="412" class="1001" name="const_412">
<pin_list>
<pin id="413" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="414" class="1001" name="const_414">
<pin_list>
<pin id="415" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="416" class="1001" name="const_416">
<pin_list>
<pin id="417" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="418" class="1001" name="const_418">
<pin_list>
<pin id="419" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="420" class="1001" name="const_420">
<pin_list>
<pin id="421" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="422" class="1001" name="const_422">
<pin_list>
<pin id="423" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="424" class="1001" name="const_424">
<pin_list>
<pin id="425" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="426" class="1001" name="const_426">
<pin_list>
<pin id="427" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="428" class="1001" name="const_428">
<pin_list>
<pin id="429" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="430" class="1001" name="const_430">
<pin_list>
<pin id="431" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="432" class="1001" name="const_432">
<pin_list>
<pin id="433" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="434" class="1001" name="const_434">
<pin_list>
<pin id="435" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="436" class="1001" name="const_436">
<pin_list>
<pin id="437" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="438" class="1001" name="const_438">
<pin_list>
<pin id="439" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="440" class="1001" name="const_440">
<pin_list>
<pin id="441" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="442" class="1004" name="data_window_0_V_V_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_window_0_V_V/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="data_window_1_V_V_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_window_1_V_V/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="data_window_2_V_V_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_window_2_V_V/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_data_0_V_5_read_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="16" slack="0"/>
<pin id="456" dir="0" index="1" bw="16" slack="0"/>
<pin id="457" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_0_V_5/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="write_ln139_write_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="0" slack="0"/>
<pin id="462" dir="0" index="1" bw="16" slack="2"/>
<pin id="463" dir="0" index="2" bw="16" slack="0"/>
<pin id="464" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln139/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="write_ln139_write_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="0" slack="0"/>
<pin id="469" dir="0" index="1" bw="16" slack="2"/>
<pin id="470" dir="0" index="2" bw="16" slack="0"/>
<pin id="471" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln139/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="write_ln139_write_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="0" slack="0"/>
<pin id="476" dir="0" index="1" bw="16" slack="2"/>
<pin id="477" dir="0" index="2" bw="16" slack="0"/>
<pin id="478" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln139/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_V_read_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="16" slack="0"/>
<pin id="483" dir="0" index="1" bw="16" slack="3"/>
<pin id="484" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_V_1024_read_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="16" slack="0"/>
<pin id="488" dir="0" index="1" bw="16" slack="3"/>
<pin id="489" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_1024/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_V_1025_read_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="16" slack="0"/>
<pin id="493" dir="0" index="1" bw="16" slack="3"/>
<pin id="494" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_1025/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="write_ln109_write_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="0" slack="0"/>
<pin id="498" dir="0" index="1" bw="16" slack="0"/>
<pin id="499" dir="0" index="2" bw="16" slack="0"/>
<pin id="500" dir="0" index="3" bw="16" slack="0"/>
<pin id="501" dir="0" index="4" bw="16" slack="0"/>
<pin id="502" dir="0" index="5" bw="16" slack="0"/>
<pin id="503" dir="0" index="6" bw="16" slack="0"/>
<pin id="504" dir="0" index="7" bw="16" slack="0"/>
<pin id="505" dir="0" index="8" bw="16" slack="0"/>
<pin id="506" dir="0" index="9" bw="16" slack="0"/>
<pin id="507" dir="0" index="10" bw="16" slack="0"/>
<pin id="508" dir="0" index="11" bw="16" slack="0"/>
<pin id="509" dir="0" index="12" bw="16" slack="0"/>
<pin id="510" dir="0" index="13" bw="16" slack="0"/>
<pin id="511" dir="0" index="14" bw="16" slack="0"/>
<pin id="512" dir="0" index="15" bw="16" slack="0"/>
<pin id="513" dir="0" index="16" bw="16" slack="0"/>
<pin id="514" dir="0" index="17" bw="16" slack="1"/>
<pin id="515" dir="0" index="18" bw="16" slack="1"/>
<pin id="516" dir="0" index="19" bw="16" slack="1"/>
<pin id="517" dir="0" index="20" bw="16" slack="1"/>
<pin id="518" dir="0" index="21" bw="16" slack="1"/>
<pin id="519" dir="0" index="22" bw="16" slack="1"/>
<pin id="520" dir="0" index="23" bw="16" slack="1"/>
<pin id="521" dir="0" index="24" bw="16" slack="1"/>
<pin id="522" dir="0" index="25" bw="16" slack="1"/>
<pin id="523" dir="0" index="26" bw="16" slack="1"/>
<pin id="524" dir="0" index="27" bw="16" slack="1"/>
<pin id="525" dir="0" index="28" bw="16" slack="1"/>
<pin id="526" dir="0" index="29" bw="16" slack="1"/>
<pin id="527" dir="0" index="30" bw="16" slack="1"/>
<pin id="528" dir="0" index="31" bw="16" slack="1"/>
<pin id="529" dir="0" index="32" bw="16" slack="1"/>
<pin id="530" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln109/11 "/>
</bind>
</comp>

<comp id="548" class="1004" name="outidx_addr_gep_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="4" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="0" index="2" bw="6" slack="0"/>
<pin id="552" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outidx_addr/5 "/>
</bind>
</comp>

<comp id="555" class="1004" name="grp_access_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="6" slack="0"/>
<pin id="557" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="558" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="559" dir="1" index="3" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_index/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="w2_V_addr_gep_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="10" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="0" index="2" bw="6" slack="0"/>
<pin id="565" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w2_V_addr/5 "/>
</bind>
</comp>

<comp id="568" class="1004" name="grp_access_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="6" slack="0"/>
<pin id="570" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="571" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="572" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w2_V_load/5 "/>
</bind>
</comp>

<comp id="574" class="1005" name="wp_idx51_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="1"/>
<pin id="576" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="wp_idx51 (phireg) "/>
</bind>
</comp>

<comp id="578" class="1004" name="wp_idx51_phi_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="1"/>
<pin id="580" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="581" dir="0" index="2" bw="8" slack="1"/>
<pin id="582" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="583" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wp_idx51/2 "/>
</bind>
</comp>

<comp id="586" class="1005" name="w_index50_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="6" slack="1"/>
<pin id="588" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w_index50 (phireg) "/>
</bind>
</comp>

<comp id="590" class="1004" name="w_index50_phi_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="1"/>
<pin id="592" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="593" dir="0" index="2" bw="6" slack="0"/>
<pin id="594" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="595" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_index50/5 "/>
</bind>
</comp>

<comp id="597" class="1005" name="in_index_0_i_i_i_i_i49_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="1"/>
<pin id="599" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_index_0_i_i_i_i_i49 (phireg) "/>
</bind>
</comp>

<comp id="601" class="1004" name="in_index_0_i_i_i_i_i49_phi_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="1"/>
<pin id="603" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="604" dir="0" index="2" bw="32" slack="1"/>
<pin id="605" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="606" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_index_0_i_i_i_i_i49/5 "/>
</bind>
</comp>

<comp id="609" class="1005" name="tmp_data_0_V_1148_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="16" slack="6"/>
<pin id="611" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmp_data_0_V_1148 (phireg) "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_data_0_V_1148_phi_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="5" slack="6"/>
<pin id="615" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="616" dir="0" index="2" bw="16" slack="0"/>
<pin id="617" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="618" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_0_V_1148/10 "/>
</bind>
</comp>

<comp id="620" class="1005" name="tmp_data_1_V_846_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="16" slack="6"/>
<pin id="622" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmp_data_1_V_846 (phireg) "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_data_1_V_846_phi_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="6"/>
<pin id="626" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="627" dir="0" index="2" bw="16" slack="0"/>
<pin id="628" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="629" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_1_V_846/10 "/>
</bind>
</comp>

<comp id="631" class="1005" name="tmp_data_2_V_844_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="16" slack="6"/>
<pin id="633" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmp_data_2_V_844 (phireg) "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_data_2_V_844_phi_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="6"/>
<pin id="637" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="638" dir="0" index="2" bw="16" slack="0"/>
<pin id="639" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="640" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_2_V_844/10 "/>
</bind>
</comp>

<comp id="642" class="1005" name="tmp_data_3_V_842_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="16" slack="6"/>
<pin id="644" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmp_data_3_V_842 (phireg) "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_data_3_V_842_phi_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="8" slack="6"/>
<pin id="648" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="649" dir="0" index="2" bw="16" slack="0"/>
<pin id="650" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="651" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_3_V_842/10 "/>
</bind>
</comp>

<comp id="653" class="1005" name="tmp_data_4_V_840_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="16" slack="6"/>
<pin id="655" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmp_data_4_V_840 (phireg) "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_data_4_V_840_phi_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="6"/>
<pin id="659" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="660" dir="0" index="2" bw="16" slack="0"/>
<pin id="661" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="662" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_4_V_840/10 "/>
</bind>
</comp>

<comp id="664" class="1005" name="tmp_data_5_V_838_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="16" slack="6"/>
<pin id="666" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmp_data_5_V_838 (phireg) "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_data_5_V_838_phi_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="8" slack="6"/>
<pin id="670" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="671" dir="0" index="2" bw="16" slack="0"/>
<pin id="672" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="673" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_5_V_838/10 "/>
</bind>
</comp>

<comp id="675" class="1005" name="tmp_data_6_V_836_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="16" slack="6"/>
<pin id="677" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmp_data_6_V_836 (phireg) "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_data_6_V_836_phi_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="8" slack="6"/>
<pin id="681" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="682" dir="0" index="2" bw="16" slack="0"/>
<pin id="683" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="684" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_6_V_836/10 "/>
</bind>
</comp>

<comp id="686" class="1005" name="tmp_data_7_V_834_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="16" slack="6"/>
<pin id="688" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmp_data_7_V_834 (phireg) "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_data_7_V_834_phi_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="7" slack="6"/>
<pin id="692" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="693" dir="0" index="2" bw="16" slack="0"/>
<pin id="694" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="695" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_7_V_834/10 "/>
</bind>
</comp>

<comp id="697" class="1005" name="tmp_data_8_V_832_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="16" slack="6"/>
<pin id="699" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmp_data_8_V_832 (phireg) "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_data_8_V_832_phi_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="9" slack="6"/>
<pin id="703" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="704" dir="0" index="2" bw="16" slack="0"/>
<pin id="705" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="706" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_8_V_832/10 "/>
</bind>
</comp>

<comp id="708" class="1005" name="tmp_data_9_V_830_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="16" slack="6"/>
<pin id="710" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmp_data_9_V_830 (phireg) "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_data_9_V_830_phi_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="9" slack="6"/>
<pin id="714" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="715" dir="0" index="2" bw="16" slack="0"/>
<pin id="716" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="717" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_9_V_830/10 "/>
</bind>
</comp>

<comp id="719" class="1005" name="tmp_data_10_V_828_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="16" slack="6"/>
<pin id="721" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmp_data_10_V_828 (phireg) "/>
</bind>
</comp>

<comp id="723" class="1004" name="tmp_data_10_V_828_phi_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="9" slack="6"/>
<pin id="725" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="726" dir="0" index="2" bw="16" slack="0"/>
<pin id="727" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="728" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_10_V_828/10 "/>
</bind>
</comp>

<comp id="730" class="1005" name="tmp_data_11_V_826_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="16" slack="6"/>
<pin id="732" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmp_data_11_V_826 (phireg) "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp_data_11_V_826_phi_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="7" slack="6"/>
<pin id="736" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="737" dir="0" index="2" bw="16" slack="0"/>
<pin id="738" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="739" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_11_V_826/10 "/>
</bind>
</comp>

<comp id="741" class="1005" name="tmp_data_12_V_824_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="16" slack="6"/>
<pin id="743" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmp_data_12_V_824 (phireg) "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp_data_12_V_824_phi_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="9" slack="6"/>
<pin id="747" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="748" dir="0" index="2" bw="16" slack="0"/>
<pin id="749" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="750" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_12_V_824/10 "/>
</bind>
</comp>

<comp id="752" class="1005" name="tmp_data_13_V_822_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="16" slack="6"/>
<pin id="754" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmp_data_13_V_822 (phireg) "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_data_13_V_822_phi_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="7" slack="6"/>
<pin id="758" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="759" dir="0" index="2" bw="16" slack="0"/>
<pin id="760" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="761" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_13_V_822/10 "/>
</bind>
</comp>

<comp id="763" class="1005" name="tmp_data_14_V_820_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="16" slack="6"/>
<pin id="765" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmp_data_14_V_820 (phireg) "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_data_14_V_820_phi_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="7" slack="6"/>
<pin id="769" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="770" dir="0" index="2" bw="16" slack="0"/>
<pin id="771" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="772" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_14_V_820/10 "/>
</bind>
</comp>

<comp id="774" class="1005" name="tmp_data_15_V_818_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="16" slack="6"/>
<pin id="776" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmp_data_15_V_818 (phireg) "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp_data_15_V_818_phi_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="8" slack="6"/>
<pin id="780" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="781" dir="0" index="2" bw="16" slack="0"/>
<pin id="782" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="783" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_15_V_818/10 "/>
</bind>
</comp>

<comp id="785" class="1005" name="tmp_data_15_V_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="16" slack="0"/>
<pin id="787" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_15_V (phireg) "/>
</bind>
</comp>

<comp id="790" class="1004" name="tmp_data_15_V_phi_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="16" slack="0"/>
<pin id="792" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="793" dir="0" index="2" bw="16" slack="0"/>
<pin id="794" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="795" dir="0" index="4" bw="16" slack="0"/>
<pin id="796" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="797" dir="0" index="6" bw="16" slack="0"/>
<pin id="798" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="799" dir="0" index="8" bw="16" slack="0"/>
<pin id="800" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="801" dir="0" index="10" bw="16" slack="0"/>
<pin id="802" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="803" dir="0" index="12" bw="16" slack="0"/>
<pin id="804" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="805" dir="0" index="14" bw="16" slack="0"/>
<pin id="806" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="807" dir="0" index="16" bw="16" slack="0"/>
<pin id="808" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="809" dir="0" index="18" bw="16" slack="0"/>
<pin id="810" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="811" dir="0" index="20" bw="16" slack="0"/>
<pin id="812" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="813" dir="0" index="22" bw="16" slack="0"/>
<pin id="814" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="815" dir="0" index="24" bw="16" slack="0"/>
<pin id="816" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="817" dir="0" index="26" bw="16" slack="0"/>
<pin id="818" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="819" dir="0" index="28" bw="16" slack="0"/>
<pin id="820" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="821" dir="0" index="30" bw="16" slack="0"/>
<pin id="822" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="823" dir="1" index="32" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_15_V/10 "/>
</bind>
</comp>

<comp id="840" class="1005" name="tmp_data_14_V_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="16" slack="0"/>
<pin id="842" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_14_V (phireg) "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_data_14_V_phi_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="16" slack="0"/>
<pin id="847" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="848" dir="0" index="2" bw="16" slack="0"/>
<pin id="849" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="850" dir="0" index="4" bw="16" slack="0"/>
<pin id="851" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="852" dir="0" index="6" bw="16" slack="0"/>
<pin id="853" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="854" dir="0" index="8" bw="16" slack="0"/>
<pin id="855" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="856" dir="0" index="10" bw="16" slack="0"/>
<pin id="857" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="858" dir="0" index="12" bw="16" slack="0"/>
<pin id="859" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="860" dir="0" index="14" bw="16" slack="0"/>
<pin id="861" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="862" dir="0" index="16" bw="16" slack="0"/>
<pin id="863" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="864" dir="0" index="18" bw="16" slack="0"/>
<pin id="865" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="866" dir="0" index="20" bw="16" slack="0"/>
<pin id="867" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="868" dir="0" index="22" bw="16" slack="0"/>
<pin id="869" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="870" dir="0" index="24" bw="16" slack="0"/>
<pin id="871" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="872" dir="0" index="26" bw="16" slack="0"/>
<pin id="873" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="874" dir="0" index="28" bw="16" slack="0"/>
<pin id="875" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="876" dir="0" index="30" bw="16" slack="0"/>
<pin id="877" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="878" dir="1" index="32" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_14_V/10 "/>
</bind>
</comp>

<comp id="895" class="1005" name="tmp_data_13_V_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="16" slack="0"/>
<pin id="897" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_13_V (phireg) "/>
</bind>
</comp>

<comp id="900" class="1004" name="tmp_data_13_V_phi_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="16" slack="0"/>
<pin id="902" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="903" dir="0" index="2" bw="16" slack="0"/>
<pin id="904" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="905" dir="0" index="4" bw="16" slack="0"/>
<pin id="906" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="907" dir="0" index="6" bw="16" slack="0"/>
<pin id="908" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="909" dir="0" index="8" bw="16" slack="0"/>
<pin id="910" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="911" dir="0" index="10" bw="16" slack="0"/>
<pin id="912" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="913" dir="0" index="12" bw="16" slack="0"/>
<pin id="914" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="915" dir="0" index="14" bw="16" slack="0"/>
<pin id="916" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="917" dir="0" index="16" bw="16" slack="0"/>
<pin id="918" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="919" dir="0" index="18" bw="16" slack="0"/>
<pin id="920" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="921" dir="0" index="20" bw="16" slack="0"/>
<pin id="922" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="923" dir="0" index="22" bw="16" slack="0"/>
<pin id="924" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="925" dir="0" index="24" bw="16" slack="0"/>
<pin id="926" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="927" dir="0" index="26" bw="16" slack="0"/>
<pin id="928" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="929" dir="0" index="28" bw="16" slack="0"/>
<pin id="930" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="931" dir="0" index="30" bw="16" slack="0"/>
<pin id="932" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="933" dir="1" index="32" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_13_V/10 "/>
</bind>
</comp>

<comp id="950" class="1005" name="tmp_data_12_V_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="16" slack="0"/>
<pin id="952" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_12_V (phireg) "/>
</bind>
</comp>

<comp id="955" class="1004" name="tmp_data_12_V_phi_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="16" slack="0"/>
<pin id="957" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="958" dir="0" index="2" bw="16" slack="0"/>
<pin id="959" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="960" dir="0" index="4" bw="16" slack="0"/>
<pin id="961" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="962" dir="0" index="6" bw="16" slack="0"/>
<pin id="963" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="964" dir="0" index="8" bw="16" slack="0"/>
<pin id="965" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="966" dir="0" index="10" bw="16" slack="0"/>
<pin id="967" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="968" dir="0" index="12" bw="16" slack="0"/>
<pin id="969" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="970" dir="0" index="14" bw="16" slack="0"/>
<pin id="971" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="972" dir="0" index="16" bw="16" slack="0"/>
<pin id="973" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="974" dir="0" index="18" bw="16" slack="0"/>
<pin id="975" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="976" dir="0" index="20" bw="16" slack="0"/>
<pin id="977" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="978" dir="0" index="22" bw="16" slack="0"/>
<pin id="979" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="980" dir="0" index="24" bw="16" slack="0"/>
<pin id="981" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="982" dir="0" index="26" bw="16" slack="0"/>
<pin id="983" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="984" dir="0" index="28" bw="16" slack="0"/>
<pin id="985" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="986" dir="0" index="30" bw="16" slack="0"/>
<pin id="987" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="988" dir="1" index="32" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_12_V/10 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="tmp_data_11_V_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="16" slack="0"/>
<pin id="1007" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_11_V (phireg) "/>
</bind>
</comp>

<comp id="1010" class="1004" name="tmp_data_11_V_phi_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="16" slack="0"/>
<pin id="1012" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1013" dir="0" index="2" bw="16" slack="0"/>
<pin id="1014" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1015" dir="0" index="4" bw="16" slack="0"/>
<pin id="1016" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="1017" dir="0" index="6" bw="16" slack="0"/>
<pin id="1018" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="1019" dir="0" index="8" bw="16" slack="0"/>
<pin id="1020" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="1021" dir="0" index="10" bw="16" slack="0"/>
<pin id="1022" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="1023" dir="0" index="12" bw="16" slack="0"/>
<pin id="1024" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="1025" dir="0" index="14" bw="16" slack="0"/>
<pin id="1026" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="1027" dir="0" index="16" bw="16" slack="0"/>
<pin id="1028" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="1029" dir="0" index="18" bw="16" slack="0"/>
<pin id="1030" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="1031" dir="0" index="20" bw="16" slack="0"/>
<pin id="1032" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="1033" dir="0" index="22" bw="16" slack="0"/>
<pin id="1034" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="1035" dir="0" index="24" bw="16" slack="0"/>
<pin id="1036" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="1037" dir="0" index="26" bw="16" slack="0"/>
<pin id="1038" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="1039" dir="0" index="28" bw="16" slack="0"/>
<pin id="1040" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="1041" dir="0" index="30" bw="16" slack="0"/>
<pin id="1042" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="1043" dir="1" index="32" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_11_V/10 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="tmp_data_10_V_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="16" slack="0"/>
<pin id="1062" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_10_V (phireg) "/>
</bind>
</comp>

<comp id="1065" class="1004" name="tmp_data_10_V_phi_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="16" slack="0"/>
<pin id="1067" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1068" dir="0" index="2" bw="16" slack="0"/>
<pin id="1069" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1070" dir="0" index="4" bw="16" slack="0"/>
<pin id="1071" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="1072" dir="0" index="6" bw="16" slack="0"/>
<pin id="1073" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="1074" dir="0" index="8" bw="16" slack="0"/>
<pin id="1075" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="1076" dir="0" index="10" bw="16" slack="0"/>
<pin id="1077" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="1078" dir="0" index="12" bw="16" slack="0"/>
<pin id="1079" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="1080" dir="0" index="14" bw="16" slack="0"/>
<pin id="1081" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="1082" dir="0" index="16" bw="16" slack="0"/>
<pin id="1083" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="1084" dir="0" index="18" bw="16" slack="0"/>
<pin id="1085" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="1086" dir="0" index="20" bw="16" slack="0"/>
<pin id="1087" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="1088" dir="0" index="22" bw="16" slack="0"/>
<pin id="1089" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="1090" dir="0" index="24" bw="16" slack="0"/>
<pin id="1091" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="1092" dir="0" index="26" bw="16" slack="0"/>
<pin id="1093" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="1094" dir="0" index="28" bw="16" slack="0"/>
<pin id="1095" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="1096" dir="0" index="30" bw="16" slack="0"/>
<pin id="1097" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="1098" dir="1" index="32" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_10_V/10 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="tmp_data_9_V_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="16" slack="0"/>
<pin id="1117" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_9_V (phireg) "/>
</bind>
</comp>

<comp id="1120" class="1004" name="tmp_data_9_V_phi_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="16" slack="0"/>
<pin id="1122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1123" dir="0" index="2" bw="16" slack="0"/>
<pin id="1124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1125" dir="0" index="4" bw="16" slack="0"/>
<pin id="1126" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="1127" dir="0" index="6" bw="16" slack="0"/>
<pin id="1128" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="1129" dir="0" index="8" bw="16" slack="0"/>
<pin id="1130" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="1131" dir="0" index="10" bw="16" slack="0"/>
<pin id="1132" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="1133" dir="0" index="12" bw="16" slack="0"/>
<pin id="1134" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="1135" dir="0" index="14" bw="16" slack="0"/>
<pin id="1136" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="1137" dir="0" index="16" bw="16" slack="0"/>
<pin id="1138" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="1139" dir="0" index="18" bw="16" slack="0"/>
<pin id="1140" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="1141" dir="0" index="20" bw="16" slack="0"/>
<pin id="1142" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="1143" dir="0" index="22" bw="16" slack="0"/>
<pin id="1144" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="1145" dir="0" index="24" bw="16" slack="0"/>
<pin id="1146" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="1147" dir="0" index="26" bw="16" slack="0"/>
<pin id="1148" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="1149" dir="0" index="28" bw="16" slack="0"/>
<pin id="1150" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="1151" dir="0" index="30" bw="16" slack="0"/>
<pin id="1152" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="1153" dir="1" index="32" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_9_V/10 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="tmp_data_8_V_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="16" slack="0"/>
<pin id="1172" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_8_V (phireg) "/>
</bind>
</comp>

<comp id="1175" class="1004" name="tmp_data_8_V_phi_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="16" slack="0"/>
<pin id="1177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1178" dir="0" index="2" bw="16" slack="0"/>
<pin id="1179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1180" dir="0" index="4" bw="16" slack="0"/>
<pin id="1181" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="1182" dir="0" index="6" bw="16" slack="0"/>
<pin id="1183" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="1184" dir="0" index="8" bw="16" slack="0"/>
<pin id="1185" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="1186" dir="0" index="10" bw="16" slack="0"/>
<pin id="1187" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="1188" dir="0" index="12" bw="16" slack="0"/>
<pin id="1189" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="1190" dir="0" index="14" bw="16" slack="0"/>
<pin id="1191" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="1192" dir="0" index="16" bw="16" slack="0"/>
<pin id="1193" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="1194" dir="0" index="18" bw="16" slack="0"/>
<pin id="1195" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="1196" dir="0" index="20" bw="16" slack="0"/>
<pin id="1197" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="1198" dir="0" index="22" bw="16" slack="0"/>
<pin id="1199" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="1200" dir="0" index="24" bw="16" slack="0"/>
<pin id="1201" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="1202" dir="0" index="26" bw="16" slack="0"/>
<pin id="1203" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="1204" dir="0" index="28" bw="16" slack="0"/>
<pin id="1205" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="1206" dir="0" index="30" bw="16" slack="0"/>
<pin id="1207" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="1208" dir="1" index="32" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_8_V/10 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="tmp_data_7_V_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="16" slack="0"/>
<pin id="1227" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_7_V (phireg) "/>
</bind>
</comp>

<comp id="1230" class="1004" name="tmp_data_7_V_phi_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="16" slack="0"/>
<pin id="1232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1233" dir="0" index="2" bw="16" slack="0"/>
<pin id="1234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1235" dir="0" index="4" bw="16" slack="0"/>
<pin id="1236" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="1237" dir="0" index="6" bw="16" slack="0"/>
<pin id="1238" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="1239" dir="0" index="8" bw="16" slack="0"/>
<pin id="1240" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="1241" dir="0" index="10" bw="16" slack="0"/>
<pin id="1242" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="1243" dir="0" index="12" bw="16" slack="0"/>
<pin id="1244" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="1245" dir="0" index="14" bw="16" slack="0"/>
<pin id="1246" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="1247" dir="0" index="16" bw="16" slack="0"/>
<pin id="1248" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="1249" dir="0" index="18" bw="16" slack="0"/>
<pin id="1250" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="1251" dir="0" index="20" bw="16" slack="0"/>
<pin id="1252" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="1253" dir="0" index="22" bw="16" slack="0"/>
<pin id="1254" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="1255" dir="0" index="24" bw="16" slack="0"/>
<pin id="1256" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="1257" dir="0" index="26" bw="16" slack="0"/>
<pin id="1258" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="1259" dir="0" index="28" bw="16" slack="0"/>
<pin id="1260" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="1261" dir="0" index="30" bw="16" slack="0"/>
<pin id="1262" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="1263" dir="1" index="32" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_7_V/10 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="tmp_data_6_V_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="16" slack="0"/>
<pin id="1282" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_6_V (phireg) "/>
</bind>
</comp>

<comp id="1285" class="1004" name="tmp_data_6_V_phi_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="16" slack="0"/>
<pin id="1287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1288" dir="0" index="2" bw="16" slack="0"/>
<pin id="1289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1290" dir="0" index="4" bw="16" slack="0"/>
<pin id="1291" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="1292" dir="0" index="6" bw="16" slack="0"/>
<pin id="1293" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="1294" dir="0" index="8" bw="16" slack="0"/>
<pin id="1295" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="1296" dir="0" index="10" bw="16" slack="0"/>
<pin id="1297" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="1298" dir="0" index="12" bw="16" slack="0"/>
<pin id="1299" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="1300" dir="0" index="14" bw="16" slack="0"/>
<pin id="1301" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="1302" dir="0" index="16" bw="16" slack="0"/>
<pin id="1303" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="1304" dir="0" index="18" bw="16" slack="0"/>
<pin id="1305" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="1306" dir="0" index="20" bw="16" slack="0"/>
<pin id="1307" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="1308" dir="0" index="22" bw="16" slack="0"/>
<pin id="1309" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="1310" dir="0" index="24" bw="16" slack="0"/>
<pin id="1311" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="1312" dir="0" index="26" bw="16" slack="0"/>
<pin id="1313" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="1314" dir="0" index="28" bw="16" slack="0"/>
<pin id="1315" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="1316" dir="0" index="30" bw="16" slack="0"/>
<pin id="1317" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="1318" dir="1" index="32" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_6_V/10 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="tmp_data_5_V_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="16" slack="0"/>
<pin id="1337" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_5_V (phireg) "/>
</bind>
</comp>

<comp id="1340" class="1004" name="tmp_data_5_V_phi_fu_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="16" slack="0"/>
<pin id="1342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1343" dir="0" index="2" bw="16" slack="0"/>
<pin id="1344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1345" dir="0" index="4" bw="16" slack="0"/>
<pin id="1346" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="1347" dir="0" index="6" bw="16" slack="0"/>
<pin id="1348" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="1349" dir="0" index="8" bw="16" slack="0"/>
<pin id="1350" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="1351" dir="0" index="10" bw="16" slack="0"/>
<pin id="1352" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="1353" dir="0" index="12" bw="16" slack="0"/>
<pin id="1354" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="1355" dir="0" index="14" bw="16" slack="0"/>
<pin id="1356" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="1357" dir="0" index="16" bw="16" slack="0"/>
<pin id="1358" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="1359" dir="0" index="18" bw="16" slack="0"/>
<pin id="1360" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="1361" dir="0" index="20" bw="16" slack="0"/>
<pin id="1362" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="1363" dir="0" index="22" bw="16" slack="0"/>
<pin id="1364" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="1365" dir="0" index="24" bw="16" slack="0"/>
<pin id="1366" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="1367" dir="0" index="26" bw="16" slack="0"/>
<pin id="1368" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="1369" dir="0" index="28" bw="16" slack="0"/>
<pin id="1370" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="1371" dir="0" index="30" bw="16" slack="0"/>
<pin id="1372" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="1373" dir="1" index="32" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_5_V/10 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="tmp_data_4_V_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="16" slack="0"/>
<pin id="1392" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_4_V (phireg) "/>
</bind>
</comp>

<comp id="1395" class="1004" name="tmp_data_4_V_phi_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="16" slack="0"/>
<pin id="1397" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1398" dir="0" index="2" bw="16" slack="0"/>
<pin id="1399" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1400" dir="0" index="4" bw="16" slack="0"/>
<pin id="1401" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="1402" dir="0" index="6" bw="16" slack="0"/>
<pin id="1403" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="1404" dir="0" index="8" bw="16" slack="0"/>
<pin id="1405" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="1406" dir="0" index="10" bw="16" slack="0"/>
<pin id="1407" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="1408" dir="0" index="12" bw="16" slack="0"/>
<pin id="1409" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="1410" dir="0" index="14" bw="16" slack="0"/>
<pin id="1411" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="1412" dir="0" index="16" bw="16" slack="0"/>
<pin id="1413" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="1414" dir="0" index="18" bw="16" slack="0"/>
<pin id="1415" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="1416" dir="0" index="20" bw="16" slack="0"/>
<pin id="1417" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="1418" dir="0" index="22" bw="16" slack="0"/>
<pin id="1419" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="1420" dir="0" index="24" bw="16" slack="0"/>
<pin id="1421" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="1422" dir="0" index="26" bw="16" slack="0"/>
<pin id="1423" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="1424" dir="0" index="28" bw="16" slack="0"/>
<pin id="1425" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="1426" dir="0" index="30" bw="16" slack="0"/>
<pin id="1427" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="1428" dir="1" index="32" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_4_V/10 "/>
</bind>
</comp>

<comp id="1445" class="1005" name="tmp_data_3_V_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="16" slack="0"/>
<pin id="1447" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_3_V (phireg) "/>
</bind>
</comp>

<comp id="1450" class="1004" name="tmp_data_3_V_phi_fu_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="16" slack="0"/>
<pin id="1452" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1453" dir="0" index="2" bw="16" slack="0"/>
<pin id="1454" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1455" dir="0" index="4" bw="16" slack="0"/>
<pin id="1456" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="1457" dir="0" index="6" bw="16" slack="0"/>
<pin id="1458" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="1459" dir="0" index="8" bw="16" slack="0"/>
<pin id="1460" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="1461" dir="0" index="10" bw="16" slack="0"/>
<pin id="1462" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="1463" dir="0" index="12" bw="16" slack="0"/>
<pin id="1464" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="1465" dir="0" index="14" bw="16" slack="0"/>
<pin id="1466" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="1467" dir="0" index="16" bw="16" slack="0"/>
<pin id="1468" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="1469" dir="0" index="18" bw="16" slack="0"/>
<pin id="1470" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="1471" dir="0" index="20" bw="16" slack="0"/>
<pin id="1472" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="1473" dir="0" index="22" bw="16" slack="0"/>
<pin id="1474" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="1475" dir="0" index="24" bw="16" slack="0"/>
<pin id="1476" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="1477" dir="0" index="26" bw="16" slack="0"/>
<pin id="1478" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="1479" dir="0" index="28" bw="16" slack="0"/>
<pin id="1480" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="1481" dir="0" index="30" bw="16" slack="0"/>
<pin id="1482" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="1483" dir="1" index="32" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_3_V/10 "/>
</bind>
</comp>

<comp id="1500" class="1005" name="tmp_data_2_V_reg_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="16" slack="0"/>
<pin id="1502" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_2_V (phireg) "/>
</bind>
</comp>

<comp id="1505" class="1004" name="tmp_data_2_V_phi_fu_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="16" slack="0"/>
<pin id="1507" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1508" dir="0" index="2" bw="16" slack="0"/>
<pin id="1509" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1510" dir="0" index="4" bw="16" slack="0"/>
<pin id="1511" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="1512" dir="0" index="6" bw="16" slack="0"/>
<pin id="1513" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="1514" dir="0" index="8" bw="16" slack="0"/>
<pin id="1515" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="1516" dir="0" index="10" bw="16" slack="0"/>
<pin id="1517" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="1518" dir="0" index="12" bw="16" slack="0"/>
<pin id="1519" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="1520" dir="0" index="14" bw="16" slack="0"/>
<pin id="1521" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="1522" dir="0" index="16" bw="16" slack="0"/>
<pin id="1523" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="1524" dir="0" index="18" bw="16" slack="0"/>
<pin id="1525" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="1526" dir="0" index="20" bw="16" slack="0"/>
<pin id="1527" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="1528" dir="0" index="22" bw="16" slack="0"/>
<pin id="1529" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="1530" dir="0" index="24" bw="16" slack="0"/>
<pin id="1531" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="1532" dir="0" index="26" bw="16" slack="0"/>
<pin id="1533" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="1534" dir="0" index="28" bw="16" slack="0"/>
<pin id="1535" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="1536" dir="0" index="30" bw="16" slack="0"/>
<pin id="1537" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="1538" dir="1" index="32" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_2_V/10 "/>
</bind>
</comp>

<comp id="1555" class="1005" name="tmp_data_1_V_reg_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="16" slack="0"/>
<pin id="1557" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_1_V (phireg) "/>
</bind>
</comp>

<comp id="1560" class="1004" name="tmp_data_1_V_phi_fu_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="16" slack="0"/>
<pin id="1562" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1563" dir="0" index="2" bw="16" slack="0"/>
<pin id="1564" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1565" dir="0" index="4" bw="16" slack="0"/>
<pin id="1566" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="1567" dir="0" index="6" bw="16" slack="0"/>
<pin id="1568" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="1569" dir="0" index="8" bw="16" slack="0"/>
<pin id="1570" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="1571" dir="0" index="10" bw="16" slack="0"/>
<pin id="1572" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="1573" dir="0" index="12" bw="16" slack="0"/>
<pin id="1574" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="1575" dir="0" index="14" bw="16" slack="0"/>
<pin id="1576" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="1577" dir="0" index="16" bw="16" slack="0"/>
<pin id="1578" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="1579" dir="0" index="18" bw="16" slack="0"/>
<pin id="1580" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="1581" dir="0" index="20" bw="16" slack="0"/>
<pin id="1582" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="1583" dir="0" index="22" bw="16" slack="0"/>
<pin id="1584" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="1585" dir="0" index="24" bw="16" slack="0"/>
<pin id="1586" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="1587" dir="0" index="26" bw="16" slack="0"/>
<pin id="1588" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="1589" dir="0" index="28" bw="16" slack="0"/>
<pin id="1590" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="1591" dir="0" index="30" bw="16" slack="0"/>
<pin id="1592" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="1593" dir="1" index="32" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_1_V/10 "/>
</bind>
</comp>

<comp id="1610" class="1005" name="tmp_data_0_V_reg_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="16" slack="0"/>
<pin id="1612" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_0_V (phireg) "/>
</bind>
</comp>

<comp id="1615" class="1004" name="tmp_data_0_V_phi_fu_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="16" slack="0"/>
<pin id="1617" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1618" dir="0" index="2" bw="16" slack="0"/>
<pin id="1619" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1620" dir="0" index="4" bw="16" slack="0"/>
<pin id="1621" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="1622" dir="0" index="6" bw="16" slack="0"/>
<pin id="1623" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="1624" dir="0" index="8" bw="16" slack="0"/>
<pin id="1625" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="1626" dir="0" index="10" bw="16" slack="0"/>
<pin id="1627" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="1628" dir="0" index="12" bw="16" slack="0"/>
<pin id="1629" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="1630" dir="0" index="14" bw="16" slack="0"/>
<pin id="1631" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="1632" dir="0" index="16" bw="16" slack="0"/>
<pin id="1633" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="1634" dir="0" index="18" bw="16" slack="0"/>
<pin id="1635" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="1636" dir="0" index="20" bw="16" slack="0"/>
<pin id="1637" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="1638" dir="0" index="22" bw="16" slack="0"/>
<pin id="1639" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="1640" dir="0" index="24" bw="16" slack="0"/>
<pin id="1641" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="1642" dir="0" index="26" bw="16" slack="0"/>
<pin id="1643" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="1644" dir="0" index="28" bw="16" slack="0"/>
<pin id="1645" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="1646" dir="0" index="30" bw="16" slack="0"/>
<pin id="1647" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="1648" dir="1" index="32" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_0_V/10 "/>
</bind>
</comp>

<comp id="1665" class="1004" name="trunc_ln49_fu_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="8" slack="0"/>
<pin id="1667" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/2 "/>
</bind>
</comp>

<comp id="1669" class="1004" name="icmp_ln20_fu_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="8" slack="0"/>
<pin id="1671" dir="0" index="1" bw="8" slack="0"/>
<pin id="1672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/2 "/>
</bind>
</comp>

<comp id="1675" class="1004" name="icmp_ln26_fu_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="8" slack="0"/>
<pin id="1677" dir="0" index="1" bw="8" slack="0"/>
<pin id="1678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/2 "/>
</bind>
</comp>

<comp id="1681" class="1004" name="r_fu_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="7" slack="0"/>
<pin id="1683" dir="0" index="1" bw="8" slack="0"/>
<pin id="1684" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="1687" class="1004" name="tmp_454_fu_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="7" slack="0"/>
<pin id="1689" dir="0" index="1" bw="8" slack="0"/>
<pin id="1690" dir="0" index="2" bw="1" slack="0"/>
<pin id="1691" dir="0" index="3" bw="4" slack="0"/>
<pin id="1692" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_454/2 "/>
</bind>
</comp>

<comp id="1697" class="1004" name="icmp_ln31_fu_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="7" slack="0"/>
<pin id="1699" dir="0" index="1" bw="7" slack="0"/>
<pin id="1700" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="1703" class="1004" name="trunc_ln32_fu_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="8" slack="0"/>
<pin id="1705" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/2 "/>
</bind>
</comp>

<comp id="1707" class="1004" name="select_ln35_fu_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="1" slack="0"/>
<pin id="1709" dir="0" index="1" bw="3" slack="0"/>
<pin id="1710" dir="0" index="2" bw="3" slack="0"/>
<pin id="1711" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/2 "/>
</bind>
</comp>

<comp id="1715" class="1004" name="or_ln26_fu_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="1" slack="0"/>
<pin id="1717" dir="0" index="1" bw="1" slack="0"/>
<pin id="1718" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/2 "/>
</bind>
</comp>

<comp id="1721" class="1004" name="xor_ln26_fu_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="1" slack="0"/>
<pin id="1723" dir="0" index="1" bw="1" slack="0"/>
<pin id="1724" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln26/2 "/>
</bind>
</comp>

<comp id="1727" class="1004" name="and_ln31_fu_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="1" slack="0"/>
<pin id="1729" dir="0" index="1" bw="1" slack="0"/>
<pin id="1730" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln31/2 "/>
</bind>
</comp>

<comp id="1733" class="1004" name="sub_ln31_fu_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="3" slack="0"/>
<pin id="1735" dir="0" index="1" bw="3" slack="0"/>
<pin id="1736" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln31/2 "/>
</bind>
</comp>

<comp id="1739" class="1004" name="select_ln31_fu_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="1" slack="0"/>
<pin id="1741" dir="0" index="1" bw="3" slack="0"/>
<pin id="1742" dir="0" index="2" bw="3" slack="0"/>
<pin id="1743" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/2 "/>
</bind>
</comp>

<comp id="1747" class="1004" name="xor_ln20_fu_1747">
<pin_list>
<pin id="1748" dir="0" index="0" bw="1" slack="1"/>
<pin id="1749" dir="0" index="1" bw="1" slack="0"/>
<pin id="1750" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln20/3 "/>
</bind>
</comp>

<comp id="1752" class="1004" name="and_ln26_fu_1752">
<pin_list>
<pin id="1753" dir="0" index="0" bw="1" slack="1"/>
<pin id="1754" dir="0" index="1" bw="1" slack="0"/>
<pin id="1755" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln26/3 "/>
</bind>
</comp>

<comp id="1757" class="1004" name="select_ln321_fu_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="1" slack="0"/>
<pin id="1759" dir="0" index="1" bw="3" slack="0"/>
<pin id="1760" dir="0" index="2" bw="3" slack="0"/>
<pin id="1761" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln321/3 "/>
</bind>
</comp>

<comp id="1765" class="1004" name="or_ln321_fu_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="1" slack="0"/>
<pin id="1767" dir="0" index="1" bw="1" slack="1"/>
<pin id="1768" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln321/3 "/>
</bind>
</comp>

<comp id="1770" class="1004" name="select_ln321_1_fu_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="1" slack="0"/>
<pin id="1772" dir="0" index="1" bw="3" slack="0"/>
<pin id="1773" dir="0" index="2" bw="3" slack="1"/>
<pin id="1774" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln321_1/3 "/>
</bind>
</comp>

<comp id="1777" class="1004" name="p_Val2_s_fu_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="3" slack="0"/>
<pin id="1779" dir="0" index="1" bw="1" slack="0"/>
<pin id="1780" dir="0" index="2" bw="3" slack="0"/>
<pin id="1781" dir="0" index="3" bw="3" slack="0"/>
<pin id="1782" dir="0" index="4" bw="3" slack="0"/>
<pin id="1783" dir="0" index="5" bw="3" slack="0"/>
<pin id="1784" dir="0" index="6" bw="1" slack="0"/>
<pin id="1785" dir="0" index="7" bw="1" slack="0"/>
<pin id="1786" dir="0" index="8" bw="1" slack="0"/>
<pin id="1787" dir="0" index="9" bw="3" slack="0"/>
<pin id="1788" dir="1" index="10" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="1799" class="1004" name="trunc_ln13_fu_1799">
<pin_list>
<pin id="1800" dir="0" index="0" bw="3" slack="0"/>
<pin id="1801" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13/3 "/>
</bind>
</comp>

<comp id="1803" class="1004" name="i_iw_fu_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="1" slack="0"/>
<pin id="1805" dir="0" index="1" bw="8" slack="1"/>
<pin id="1806" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_iw/3 "/>
</bind>
</comp>

<comp id="1809" class="1004" name="tmp_455_fu_1809">
<pin_list>
<pin id="1810" dir="0" index="0" bw="1" slack="0"/>
<pin id="1811" dir="0" index="1" bw="3" slack="0"/>
<pin id="1812" dir="0" index="2" bw="1" slack="0"/>
<pin id="1813" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_455/3 "/>
</bind>
</comp>

<comp id="1817" class="1004" name="tmp_456_fu_1817">
<pin_list>
<pin id="1818" dir="0" index="0" bw="1" slack="0"/>
<pin id="1819" dir="0" index="1" bw="3" slack="0"/>
<pin id="1820" dir="0" index="2" bw="3" slack="0"/>
<pin id="1821" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_456/3 "/>
</bind>
</comp>

<comp id="1825" class="1004" name="p_Result_s_fu_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="1" slack="0"/>
<pin id="1827" dir="0" index="1" bw="3" slack="0"/>
<pin id="1828" dir="0" index="2" bw="3" slack="0"/>
<pin id="1829" dir="1" index="3" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="1833" class="1004" name="zext_ln155_fu_1833">
<pin_list>
<pin id="1834" dir="0" index="0" bw="6" slack="0"/>
<pin id="1835" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155/5 "/>
</bind>
</comp>

<comp id="1839" class="1004" name="w_index_fu_1839">
<pin_list>
<pin id="1840" dir="0" index="0" bw="1" slack="0"/>
<pin id="1841" dir="0" index="1" bw="6" slack="0"/>
<pin id="1842" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_index/5 "/>
</bind>
</comp>

<comp id="1845" class="1004" name="in_index_fu_1845">
<pin_list>
<pin id="1846" dir="0" index="0" bw="32" slack="0"/>
<pin id="1847" dir="0" index="1" bw="1" slack="0"/>
<pin id="1848" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_index/5 "/>
</bind>
</comp>

<comp id="1851" class="1004" name="icmp_ln168_fu_1851">
<pin_list>
<pin id="1852" dir="0" index="0" bw="32" slack="0"/>
<pin id="1853" dir="0" index="1" bw="32" slack="0"/>
<pin id="1854" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln168/5 "/>
</bind>
</comp>

<comp id="1857" class="1004" name="icmp_ln151_fu_1857">
<pin_list>
<pin id="1858" dir="0" index="0" bw="6" slack="0"/>
<pin id="1859" dir="0" index="1" bw="6" slack="0"/>
<pin id="1860" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln151/5 "/>
</bind>
</comp>

<comp id="1863" class="1004" name="trunc_ln160_fu_1863">
<pin_list>
<pin id="1864" dir="0" index="0" bw="32" slack="1"/>
<pin id="1865" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln160/6 "/>
</bind>
</comp>

<comp id="1867" class="1004" name="tmp_385_fu_1867">
<pin_list>
<pin id="1868" dir="0" index="0" bw="16" slack="0"/>
<pin id="1869" dir="0" index="1" bw="16" slack="2"/>
<pin id="1870" dir="0" index="2" bw="16" slack="2"/>
<pin id="1871" dir="0" index="3" bw="16" slack="2"/>
<pin id="1872" dir="0" index="4" bw="2" slack="0"/>
<pin id="1873" dir="1" index="5" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_385/6 "/>
</bind>
</comp>

<comp id="1876" class="1004" name="select_ln168_fu_1876">
<pin_list>
<pin id="1877" dir="0" index="0" bw="1" slack="1"/>
<pin id="1878" dir="0" index="1" bw="32" slack="0"/>
<pin id="1879" dir="0" index="2" bw="32" slack="1"/>
<pin id="1880" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln168/6 "/>
</bind>
</comp>

<comp id="1882" class="1004" name="sext_ln1116_fu_1882">
<pin_list>
<pin id="1883" dir="0" index="0" bw="16" slack="1"/>
<pin id="1884" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/7 "/>
</bind>
</comp>

<comp id="1885" class="1004" name="sext_ln1118_fu_1885">
<pin_list>
<pin id="1886" dir="0" index="0" bw="10" slack="1"/>
<pin id="1887" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/7 "/>
</bind>
</comp>

<comp id="1888" class="1004" name="trunc_ln9_fu_1888">
<pin_list>
<pin id="1889" dir="0" index="0" bw="16" slack="0"/>
<pin id="1890" dir="0" index="1" bw="26" slack="1"/>
<pin id="1891" dir="0" index="2" bw="5" slack="0"/>
<pin id="1892" dir="0" index="3" bw="6" slack="0"/>
<pin id="1893" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/10 "/>
</bind>
</comp>

<comp id="1897" class="1004" name="tmp_386_fu_1897">
<pin_list>
<pin id="1898" dir="0" index="0" bw="16" slack="0"/>
<pin id="1899" dir="0" index="1" bw="16" slack="0"/>
<pin id="1900" dir="0" index="2" bw="16" slack="0"/>
<pin id="1901" dir="0" index="3" bw="16" slack="0"/>
<pin id="1902" dir="0" index="4" bw="16" slack="0"/>
<pin id="1903" dir="0" index="5" bw="16" slack="0"/>
<pin id="1904" dir="0" index="6" bw="16" slack="0"/>
<pin id="1905" dir="0" index="7" bw="16" slack="0"/>
<pin id="1906" dir="0" index="8" bw="16" slack="0"/>
<pin id="1907" dir="0" index="9" bw="16" slack="0"/>
<pin id="1908" dir="0" index="10" bw="16" slack="0"/>
<pin id="1909" dir="0" index="11" bw="16" slack="0"/>
<pin id="1910" dir="0" index="12" bw="16" slack="0"/>
<pin id="1911" dir="0" index="13" bw="16" slack="0"/>
<pin id="1912" dir="0" index="14" bw="16" slack="0"/>
<pin id="1913" dir="0" index="15" bw="16" slack="0"/>
<pin id="1914" dir="0" index="16" bw="16" slack="0"/>
<pin id="1915" dir="0" index="17" bw="4" slack="4"/>
<pin id="1916" dir="1" index="18" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_386/10 "/>
</bind>
</comp>

<comp id="1934" class="1004" name="acc_0_V_fu_1934">
<pin_list>
<pin id="1935" dir="0" index="0" bw="16" slack="0"/>
<pin id="1936" dir="0" index="1" bw="16" slack="0"/>
<pin id="1937" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_0_V/10 "/>
</bind>
</comp>

<comp id="1956" class="1004" name="icmp_ln49_fu_1956">
<pin_list>
<pin id="1957" dir="0" index="0" bw="8" slack="9"/>
<pin id="1958" dir="0" index="1" bw="8" slack="0"/>
<pin id="1959" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/11 "/>
</bind>
</comp>

<comp id="1962" class="1007" name="grp_fu_1962">
<pin_list>
<pin id="1963" dir="0" index="0" bw="10" slack="0"/>
<pin id="1964" dir="0" index="1" bw="16" slack="0"/>
<pin id="1965" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/7 "/>
</bind>
</comp>

<comp id="1968" class="1005" name="data_window_0_V_V_reg_1968">
<pin_list>
<pin id="1969" dir="0" index="0" bw="16" slack="0"/>
<pin id="1970" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="data_window_0_V_V "/>
</bind>
</comp>

<comp id="1974" class="1005" name="data_window_1_V_V_reg_1974">
<pin_list>
<pin id="1975" dir="0" index="0" bw="16" slack="0"/>
<pin id="1976" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="data_window_1_V_V "/>
</bind>
</comp>

<comp id="1980" class="1005" name="data_window_2_V_V_reg_1980">
<pin_list>
<pin id="1981" dir="0" index="0" bw="16" slack="0"/>
<pin id="1982" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="data_window_2_V_V "/>
</bind>
</comp>

<comp id="1986" class="1005" name="icmp_ln20_reg_1986">
<pin_list>
<pin id="1987" dir="0" index="0" bw="1" slack="1"/>
<pin id="1988" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="1992" class="1005" name="icmp_ln26_reg_1992">
<pin_list>
<pin id="1993" dir="0" index="0" bw="1" slack="1"/>
<pin id="1994" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="1997" class="1005" name="select_ln31_reg_1997">
<pin_list>
<pin id="1998" dir="0" index="0" bw="3" slack="1"/>
<pin id="1999" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln31 "/>
</bind>
</comp>

<comp id="2005" class="1005" name="i_iw_reg_2005">
<pin_list>
<pin id="2006" dir="0" index="0" bw="8" slack="1"/>
<pin id="2007" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_iw "/>
</bind>
</comp>

<comp id="2016" class="1005" name="p_Result_s_reg_2016">
<pin_list>
<pin id="2017" dir="0" index="0" bw="1" slack="8"/>
<pin id="2018" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="2020" class="1005" name="tmp_V_reg_2020">
<pin_list>
<pin id="2021" dir="0" index="0" bw="16" slack="2"/>
<pin id="2022" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="2025" class="1005" name="tmp_V_1024_reg_2025">
<pin_list>
<pin id="2026" dir="0" index="0" bw="16" slack="2"/>
<pin id="2027" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_1024 "/>
</bind>
</comp>

<comp id="2030" class="1005" name="tmp_V_1025_reg_2030">
<pin_list>
<pin id="2031" dir="0" index="0" bw="16" slack="2"/>
<pin id="2032" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_1025 "/>
</bind>
</comp>

<comp id="2035" class="1005" name="outidx_addr_reg_2035">
<pin_list>
<pin id="2036" dir="0" index="0" bw="6" slack="1"/>
<pin id="2037" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="outidx_addr "/>
</bind>
</comp>

<comp id="2040" class="1005" name="w2_V_addr_reg_2040">
<pin_list>
<pin id="2041" dir="0" index="0" bw="6" slack="1"/>
<pin id="2042" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w2_V_addr "/>
</bind>
</comp>

<comp id="2045" class="1005" name="w_index_reg_2045">
<pin_list>
<pin id="2046" dir="0" index="0" bw="6" slack="0"/>
<pin id="2047" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="w_index "/>
</bind>
</comp>

<comp id="2050" class="1005" name="in_index_reg_2050">
<pin_list>
<pin id="2051" dir="0" index="0" bw="32" slack="1"/>
<pin id="2052" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_index "/>
</bind>
</comp>

<comp id="2055" class="1005" name="icmp_ln168_reg_2055">
<pin_list>
<pin id="2056" dir="0" index="0" bw="1" slack="1"/>
<pin id="2057" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln168 "/>
</bind>
</comp>

<comp id="2060" class="1005" name="icmp_ln151_reg_2060">
<pin_list>
<pin id="2061" dir="0" index="0" bw="1" slack="1"/>
<pin id="2062" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln151 "/>
</bind>
</comp>

<comp id="2064" class="1005" name="out_index_reg_2064">
<pin_list>
<pin id="2065" dir="0" index="0" bw="4" slack="4"/>
<pin id="2066" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="out_index "/>
</bind>
</comp>

<comp id="2069" class="1005" name="tmp_385_reg_2069">
<pin_list>
<pin id="2070" dir="0" index="0" bw="16" slack="1"/>
<pin id="2071" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_385 "/>
</bind>
</comp>

<comp id="2074" class="1005" name="w2_V_load_reg_2074">
<pin_list>
<pin id="2075" dir="0" index="0" bw="10" slack="1"/>
<pin id="2076" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="w2_V_load "/>
</bind>
</comp>

<comp id="2079" class="1005" name="select_ln168_reg_2079">
<pin_list>
<pin id="2080" dir="0" index="0" bw="32" slack="1"/>
<pin id="2081" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln168 "/>
</bind>
</comp>

<comp id="2084" class="1005" name="sext_ln1116_reg_2084">
<pin_list>
<pin id="2085" dir="0" index="0" bw="26" slack="1"/>
<pin id="2086" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116 "/>
</bind>
</comp>

<comp id="2089" class="1005" name="sext_ln1118_reg_2089">
<pin_list>
<pin id="2090" dir="0" index="0" bw="26" slack="1"/>
<pin id="2091" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="2094" class="1005" name="r_V_reg_2094">
<pin_list>
<pin id="2095" dir="0" index="0" bw="26" slack="1"/>
<pin id="2096" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="445"><net_src comp="248" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="248" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="248" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="338" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="0" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="465"><net_src comp="344" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="454" pin="2"/><net_sink comp="460" pin=2"/></net>

<net id="472"><net_src comp="344" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="454" pin="2"/><net_sink comp="467" pin=2"/></net>

<net id="479"><net_src comp="344" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="454" pin="2"/><net_sink comp="474" pin=2"/></net>

<net id="485"><net_src comp="348" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="490"><net_src comp="348" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="495"><net_src comp="348" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="531"><net_src comp="440" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="532"><net_src comp="2" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="533"><net_src comp="4" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="534"><net_src comp="6" pin="0"/><net_sink comp="496" pin=3"/></net>

<net id="535"><net_src comp="8" pin="0"/><net_sink comp="496" pin=4"/></net>

<net id="536"><net_src comp="10" pin="0"/><net_sink comp="496" pin=5"/></net>

<net id="537"><net_src comp="12" pin="0"/><net_sink comp="496" pin=6"/></net>

<net id="538"><net_src comp="14" pin="0"/><net_sink comp="496" pin=7"/></net>

<net id="539"><net_src comp="16" pin="0"/><net_sink comp="496" pin=8"/></net>

<net id="540"><net_src comp="18" pin="0"/><net_sink comp="496" pin=9"/></net>

<net id="541"><net_src comp="20" pin="0"/><net_sink comp="496" pin=10"/></net>

<net id="542"><net_src comp="22" pin="0"/><net_sink comp="496" pin=11"/></net>

<net id="543"><net_src comp="24" pin="0"/><net_sink comp="496" pin=12"/></net>

<net id="544"><net_src comp="26" pin="0"/><net_sink comp="496" pin=13"/></net>

<net id="545"><net_src comp="28" pin="0"/><net_sink comp="496" pin=14"/></net>

<net id="546"><net_src comp="30" pin="0"/><net_sink comp="496" pin=15"/></net>

<net id="547"><net_src comp="32" pin="0"/><net_sink comp="496" pin=16"/></net>

<net id="553"><net_src comp="34" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="354" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="560"><net_src comp="548" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="566"><net_src comp="36" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="354" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="573"><net_src comp="561" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="577"><net_src comp="306" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="584"><net_src comp="574" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="578" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="589"><net_src comp="352" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="596"><net_src comp="586" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="600"><net_src comp="42" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="607"><net_src comp="597" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="601" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="612"><net_src comp="362" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="619"><net_src comp="609" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="623"><net_src comp="364" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="630"><net_src comp="620" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="634"><net_src comp="366" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="641"><net_src comp="631" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="645"><net_src comp="368" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="652"><net_src comp="642" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="656"><net_src comp="370" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="663"><net_src comp="653" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="667"><net_src comp="372" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="674"><net_src comp="664" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="678"><net_src comp="374" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="685"><net_src comp="675" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="689"><net_src comp="376" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="696"><net_src comp="686" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="700"><net_src comp="378" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="707"><net_src comp="697" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="711"><net_src comp="380" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="718"><net_src comp="708" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="722"><net_src comp="382" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="729"><net_src comp="719" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="733"><net_src comp="384" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="740"><net_src comp="730" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="744"><net_src comp="386" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="751"><net_src comp="741" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="755"><net_src comp="388" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="762"><net_src comp="752" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="766"><net_src comp="390" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="773"><net_src comp="763" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="777"><net_src comp="392" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="784"><net_src comp="774" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="788"><net_src comp="785" pin="1"/><net_sink comp="778" pin=2"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="496" pin=32"/></net>

<net id="824"><net_src comp="778" pin="4"/><net_sink comp="790" pin=2"/></net>

<net id="825"><net_src comp="778" pin="4"/><net_sink comp="790" pin=4"/></net>

<net id="826"><net_src comp="778" pin="4"/><net_sink comp="790" pin=6"/></net>

<net id="827"><net_src comp="778" pin="4"/><net_sink comp="790" pin=8"/></net>

<net id="828"><net_src comp="778" pin="4"/><net_sink comp="790" pin=10"/></net>

<net id="829"><net_src comp="778" pin="4"/><net_sink comp="790" pin=12"/></net>

<net id="830"><net_src comp="778" pin="4"/><net_sink comp="790" pin=14"/></net>

<net id="831"><net_src comp="778" pin="4"/><net_sink comp="790" pin=16"/></net>

<net id="832"><net_src comp="778" pin="4"/><net_sink comp="790" pin=18"/></net>

<net id="833"><net_src comp="778" pin="4"/><net_sink comp="790" pin=20"/></net>

<net id="834"><net_src comp="778" pin="4"/><net_sink comp="790" pin=22"/></net>

<net id="835"><net_src comp="778" pin="4"/><net_sink comp="790" pin=24"/></net>

<net id="836"><net_src comp="778" pin="4"/><net_sink comp="790" pin=26"/></net>

<net id="837"><net_src comp="778" pin="4"/><net_sink comp="790" pin=28"/></net>

<net id="838"><net_src comp="778" pin="4"/><net_sink comp="790" pin=30"/></net>

<net id="839"><net_src comp="790" pin="32"/><net_sink comp="785" pin=0"/></net>

<net id="843"><net_src comp="840" pin="1"/><net_sink comp="767" pin=2"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="496" pin=31"/></net>

<net id="879"><net_src comp="767" pin="4"/><net_sink comp="845" pin=0"/></net>

<net id="880"><net_src comp="767" pin="4"/><net_sink comp="845" pin=4"/></net>

<net id="881"><net_src comp="767" pin="4"/><net_sink comp="845" pin=6"/></net>

<net id="882"><net_src comp="767" pin="4"/><net_sink comp="845" pin=8"/></net>

<net id="883"><net_src comp="767" pin="4"/><net_sink comp="845" pin=10"/></net>

<net id="884"><net_src comp="767" pin="4"/><net_sink comp="845" pin=12"/></net>

<net id="885"><net_src comp="767" pin="4"/><net_sink comp="845" pin=14"/></net>

<net id="886"><net_src comp="767" pin="4"/><net_sink comp="845" pin=16"/></net>

<net id="887"><net_src comp="767" pin="4"/><net_sink comp="845" pin=18"/></net>

<net id="888"><net_src comp="767" pin="4"/><net_sink comp="845" pin=20"/></net>

<net id="889"><net_src comp="767" pin="4"/><net_sink comp="845" pin=22"/></net>

<net id="890"><net_src comp="767" pin="4"/><net_sink comp="845" pin=24"/></net>

<net id="891"><net_src comp="767" pin="4"/><net_sink comp="845" pin=26"/></net>

<net id="892"><net_src comp="767" pin="4"/><net_sink comp="845" pin=28"/></net>

<net id="893"><net_src comp="767" pin="4"/><net_sink comp="845" pin=30"/></net>

<net id="894"><net_src comp="845" pin="32"/><net_sink comp="840" pin=0"/></net>

<net id="898"><net_src comp="895" pin="1"/><net_sink comp="756" pin=2"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="496" pin=30"/></net>

<net id="934"><net_src comp="756" pin="4"/><net_sink comp="900" pin=0"/></net>

<net id="935"><net_src comp="756" pin="4"/><net_sink comp="900" pin=2"/></net>

<net id="936"><net_src comp="756" pin="4"/><net_sink comp="900" pin=6"/></net>

<net id="937"><net_src comp="756" pin="4"/><net_sink comp="900" pin=8"/></net>

<net id="938"><net_src comp="756" pin="4"/><net_sink comp="900" pin=10"/></net>

<net id="939"><net_src comp="756" pin="4"/><net_sink comp="900" pin=12"/></net>

<net id="940"><net_src comp="756" pin="4"/><net_sink comp="900" pin=14"/></net>

<net id="941"><net_src comp="756" pin="4"/><net_sink comp="900" pin=16"/></net>

<net id="942"><net_src comp="756" pin="4"/><net_sink comp="900" pin=18"/></net>

<net id="943"><net_src comp="756" pin="4"/><net_sink comp="900" pin=20"/></net>

<net id="944"><net_src comp="756" pin="4"/><net_sink comp="900" pin=22"/></net>

<net id="945"><net_src comp="756" pin="4"/><net_sink comp="900" pin=24"/></net>

<net id="946"><net_src comp="756" pin="4"/><net_sink comp="900" pin=26"/></net>

<net id="947"><net_src comp="756" pin="4"/><net_sink comp="900" pin=28"/></net>

<net id="948"><net_src comp="756" pin="4"/><net_sink comp="900" pin=30"/></net>

<net id="949"><net_src comp="900" pin="32"/><net_sink comp="895" pin=0"/></net>

<net id="953"><net_src comp="950" pin="1"/><net_sink comp="745" pin=2"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="496" pin=29"/></net>

<net id="989"><net_src comp="745" pin="4"/><net_sink comp="955" pin=0"/></net>

<net id="990"><net_src comp="745" pin="4"/><net_sink comp="955" pin=2"/></net>

<net id="991"><net_src comp="745" pin="4"/><net_sink comp="955" pin=4"/></net>

<net id="992"><net_src comp="745" pin="4"/><net_sink comp="955" pin=8"/></net>

<net id="993"><net_src comp="745" pin="4"/><net_sink comp="955" pin=10"/></net>

<net id="994"><net_src comp="745" pin="4"/><net_sink comp="955" pin=12"/></net>

<net id="995"><net_src comp="745" pin="4"/><net_sink comp="955" pin=14"/></net>

<net id="996"><net_src comp="745" pin="4"/><net_sink comp="955" pin=16"/></net>

<net id="997"><net_src comp="745" pin="4"/><net_sink comp="955" pin=18"/></net>

<net id="998"><net_src comp="745" pin="4"/><net_sink comp="955" pin=20"/></net>

<net id="999"><net_src comp="745" pin="4"/><net_sink comp="955" pin=22"/></net>

<net id="1000"><net_src comp="745" pin="4"/><net_sink comp="955" pin=24"/></net>

<net id="1001"><net_src comp="745" pin="4"/><net_sink comp="955" pin=26"/></net>

<net id="1002"><net_src comp="745" pin="4"/><net_sink comp="955" pin=28"/></net>

<net id="1003"><net_src comp="745" pin="4"/><net_sink comp="955" pin=30"/></net>

<net id="1004"><net_src comp="955" pin="32"/><net_sink comp="950" pin=0"/></net>

<net id="1008"><net_src comp="1005" pin="1"/><net_sink comp="734" pin=2"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="496" pin=28"/></net>

<net id="1044"><net_src comp="734" pin="4"/><net_sink comp="1010" pin=0"/></net>

<net id="1045"><net_src comp="734" pin="4"/><net_sink comp="1010" pin=2"/></net>

<net id="1046"><net_src comp="734" pin="4"/><net_sink comp="1010" pin=4"/></net>

<net id="1047"><net_src comp="734" pin="4"/><net_sink comp="1010" pin=6"/></net>

<net id="1048"><net_src comp="734" pin="4"/><net_sink comp="1010" pin=10"/></net>

<net id="1049"><net_src comp="734" pin="4"/><net_sink comp="1010" pin=12"/></net>

<net id="1050"><net_src comp="734" pin="4"/><net_sink comp="1010" pin=14"/></net>

<net id="1051"><net_src comp="734" pin="4"/><net_sink comp="1010" pin=16"/></net>

<net id="1052"><net_src comp="734" pin="4"/><net_sink comp="1010" pin=18"/></net>

<net id="1053"><net_src comp="734" pin="4"/><net_sink comp="1010" pin=20"/></net>

<net id="1054"><net_src comp="734" pin="4"/><net_sink comp="1010" pin=22"/></net>

<net id="1055"><net_src comp="734" pin="4"/><net_sink comp="1010" pin=24"/></net>

<net id="1056"><net_src comp="734" pin="4"/><net_sink comp="1010" pin=26"/></net>

<net id="1057"><net_src comp="734" pin="4"/><net_sink comp="1010" pin=28"/></net>

<net id="1058"><net_src comp="734" pin="4"/><net_sink comp="1010" pin=30"/></net>

<net id="1059"><net_src comp="1010" pin="32"/><net_sink comp="1005" pin=0"/></net>

<net id="1063"><net_src comp="1060" pin="1"/><net_sink comp="723" pin=2"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="496" pin=27"/></net>

<net id="1099"><net_src comp="723" pin="4"/><net_sink comp="1065" pin=0"/></net>

<net id="1100"><net_src comp="723" pin="4"/><net_sink comp="1065" pin=2"/></net>

<net id="1101"><net_src comp="723" pin="4"/><net_sink comp="1065" pin=4"/></net>

<net id="1102"><net_src comp="723" pin="4"/><net_sink comp="1065" pin=6"/></net>

<net id="1103"><net_src comp="723" pin="4"/><net_sink comp="1065" pin=8"/></net>

<net id="1104"><net_src comp="723" pin="4"/><net_sink comp="1065" pin=12"/></net>

<net id="1105"><net_src comp="723" pin="4"/><net_sink comp="1065" pin=14"/></net>

<net id="1106"><net_src comp="723" pin="4"/><net_sink comp="1065" pin=16"/></net>

<net id="1107"><net_src comp="723" pin="4"/><net_sink comp="1065" pin=18"/></net>

<net id="1108"><net_src comp="723" pin="4"/><net_sink comp="1065" pin=20"/></net>

<net id="1109"><net_src comp="723" pin="4"/><net_sink comp="1065" pin=22"/></net>

<net id="1110"><net_src comp="723" pin="4"/><net_sink comp="1065" pin=24"/></net>

<net id="1111"><net_src comp="723" pin="4"/><net_sink comp="1065" pin=26"/></net>

<net id="1112"><net_src comp="723" pin="4"/><net_sink comp="1065" pin=28"/></net>

<net id="1113"><net_src comp="723" pin="4"/><net_sink comp="1065" pin=30"/></net>

<net id="1114"><net_src comp="1065" pin="32"/><net_sink comp="1060" pin=0"/></net>

<net id="1118"><net_src comp="1115" pin="1"/><net_sink comp="712" pin=2"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="496" pin=26"/></net>

<net id="1154"><net_src comp="712" pin="4"/><net_sink comp="1120" pin=0"/></net>

<net id="1155"><net_src comp="712" pin="4"/><net_sink comp="1120" pin=2"/></net>

<net id="1156"><net_src comp="712" pin="4"/><net_sink comp="1120" pin=4"/></net>

<net id="1157"><net_src comp="712" pin="4"/><net_sink comp="1120" pin=6"/></net>

<net id="1158"><net_src comp="712" pin="4"/><net_sink comp="1120" pin=8"/></net>

<net id="1159"><net_src comp="712" pin="4"/><net_sink comp="1120" pin=10"/></net>

<net id="1160"><net_src comp="712" pin="4"/><net_sink comp="1120" pin=14"/></net>

<net id="1161"><net_src comp="712" pin="4"/><net_sink comp="1120" pin=16"/></net>

<net id="1162"><net_src comp="712" pin="4"/><net_sink comp="1120" pin=18"/></net>

<net id="1163"><net_src comp="712" pin="4"/><net_sink comp="1120" pin=20"/></net>

<net id="1164"><net_src comp="712" pin="4"/><net_sink comp="1120" pin=22"/></net>

<net id="1165"><net_src comp="712" pin="4"/><net_sink comp="1120" pin=24"/></net>

<net id="1166"><net_src comp="712" pin="4"/><net_sink comp="1120" pin=26"/></net>

<net id="1167"><net_src comp="712" pin="4"/><net_sink comp="1120" pin=28"/></net>

<net id="1168"><net_src comp="712" pin="4"/><net_sink comp="1120" pin=30"/></net>

<net id="1169"><net_src comp="1120" pin="32"/><net_sink comp="1115" pin=0"/></net>

<net id="1173"><net_src comp="1170" pin="1"/><net_sink comp="701" pin=2"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="496" pin=25"/></net>

<net id="1209"><net_src comp="701" pin="4"/><net_sink comp="1175" pin=0"/></net>

<net id="1210"><net_src comp="701" pin="4"/><net_sink comp="1175" pin=2"/></net>

<net id="1211"><net_src comp="701" pin="4"/><net_sink comp="1175" pin=4"/></net>

<net id="1212"><net_src comp="701" pin="4"/><net_sink comp="1175" pin=6"/></net>

<net id="1213"><net_src comp="701" pin="4"/><net_sink comp="1175" pin=8"/></net>

<net id="1214"><net_src comp="701" pin="4"/><net_sink comp="1175" pin=10"/></net>

<net id="1215"><net_src comp="701" pin="4"/><net_sink comp="1175" pin=12"/></net>

<net id="1216"><net_src comp="701" pin="4"/><net_sink comp="1175" pin=16"/></net>

<net id="1217"><net_src comp="701" pin="4"/><net_sink comp="1175" pin=18"/></net>

<net id="1218"><net_src comp="701" pin="4"/><net_sink comp="1175" pin=20"/></net>

<net id="1219"><net_src comp="701" pin="4"/><net_sink comp="1175" pin=22"/></net>

<net id="1220"><net_src comp="701" pin="4"/><net_sink comp="1175" pin=24"/></net>

<net id="1221"><net_src comp="701" pin="4"/><net_sink comp="1175" pin=26"/></net>

<net id="1222"><net_src comp="701" pin="4"/><net_sink comp="1175" pin=28"/></net>

<net id="1223"><net_src comp="701" pin="4"/><net_sink comp="1175" pin=30"/></net>

<net id="1224"><net_src comp="1175" pin="32"/><net_sink comp="1170" pin=0"/></net>

<net id="1228"><net_src comp="1225" pin="1"/><net_sink comp="690" pin=2"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="496" pin=24"/></net>

<net id="1264"><net_src comp="690" pin="4"/><net_sink comp="1230" pin=0"/></net>

<net id="1265"><net_src comp="690" pin="4"/><net_sink comp="1230" pin=2"/></net>

<net id="1266"><net_src comp="690" pin="4"/><net_sink comp="1230" pin=4"/></net>

<net id="1267"><net_src comp="690" pin="4"/><net_sink comp="1230" pin=6"/></net>

<net id="1268"><net_src comp="690" pin="4"/><net_sink comp="1230" pin=8"/></net>

<net id="1269"><net_src comp="690" pin="4"/><net_sink comp="1230" pin=10"/></net>

<net id="1270"><net_src comp="690" pin="4"/><net_sink comp="1230" pin=12"/></net>

<net id="1271"><net_src comp="690" pin="4"/><net_sink comp="1230" pin=14"/></net>

<net id="1272"><net_src comp="690" pin="4"/><net_sink comp="1230" pin=18"/></net>

<net id="1273"><net_src comp="690" pin="4"/><net_sink comp="1230" pin=20"/></net>

<net id="1274"><net_src comp="690" pin="4"/><net_sink comp="1230" pin=22"/></net>

<net id="1275"><net_src comp="690" pin="4"/><net_sink comp="1230" pin=24"/></net>

<net id="1276"><net_src comp="690" pin="4"/><net_sink comp="1230" pin=26"/></net>

<net id="1277"><net_src comp="690" pin="4"/><net_sink comp="1230" pin=28"/></net>

<net id="1278"><net_src comp="690" pin="4"/><net_sink comp="1230" pin=30"/></net>

<net id="1279"><net_src comp="1230" pin="32"/><net_sink comp="1225" pin=0"/></net>

<net id="1283"><net_src comp="1280" pin="1"/><net_sink comp="679" pin=2"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="496" pin=23"/></net>

<net id="1319"><net_src comp="679" pin="4"/><net_sink comp="1285" pin=0"/></net>

<net id="1320"><net_src comp="679" pin="4"/><net_sink comp="1285" pin=2"/></net>

<net id="1321"><net_src comp="679" pin="4"/><net_sink comp="1285" pin=4"/></net>

<net id="1322"><net_src comp="679" pin="4"/><net_sink comp="1285" pin=6"/></net>

<net id="1323"><net_src comp="679" pin="4"/><net_sink comp="1285" pin=8"/></net>

<net id="1324"><net_src comp="679" pin="4"/><net_sink comp="1285" pin=10"/></net>

<net id="1325"><net_src comp="679" pin="4"/><net_sink comp="1285" pin=12"/></net>

<net id="1326"><net_src comp="679" pin="4"/><net_sink comp="1285" pin=14"/></net>

<net id="1327"><net_src comp="679" pin="4"/><net_sink comp="1285" pin=16"/></net>

<net id="1328"><net_src comp="679" pin="4"/><net_sink comp="1285" pin=20"/></net>

<net id="1329"><net_src comp="679" pin="4"/><net_sink comp="1285" pin=22"/></net>

<net id="1330"><net_src comp="679" pin="4"/><net_sink comp="1285" pin=24"/></net>

<net id="1331"><net_src comp="679" pin="4"/><net_sink comp="1285" pin=26"/></net>

<net id="1332"><net_src comp="679" pin="4"/><net_sink comp="1285" pin=28"/></net>

<net id="1333"><net_src comp="679" pin="4"/><net_sink comp="1285" pin=30"/></net>

<net id="1334"><net_src comp="1285" pin="32"/><net_sink comp="1280" pin=0"/></net>

<net id="1338"><net_src comp="1335" pin="1"/><net_sink comp="668" pin=2"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="496" pin=22"/></net>

<net id="1374"><net_src comp="668" pin="4"/><net_sink comp="1340" pin=0"/></net>

<net id="1375"><net_src comp="668" pin="4"/><net_sink comp="1340" pin=2"/></net>

<net id="1376"><net_src comp="668" pin="4"/><net_sink comp="1340" pin=4"/></net>

<net id="1377"><net_src comp="668" pin="4"/><net_sink comp="1340" pin=6"/></net>

<net id="1378"><net_src comp="668" pin="4"/><net_sink comp="1340" pin=8"/></net>

<net id="1379"><net_src comp="668" pin="4"/><net_sink comp="1340" pin=10"/></net>

<net id="1380"><net_src comp="668" pin="4"/><net_sink comp="1340" pin=12"/></net>

<net id="1381"><net_src comp="668" pin="4"/><net_sink comp="1340" pin=14"/></net>

<net id="1382"><net_src comp="668" pin="4"/><net_sink comp="1340" pin=16"/></net>

<net id="1383"><net_src comp="668" pin="4"/><net_sink comp="1340" pin=18"/></net>

<net id="1384"><net_src comp="668" pin="4"/><net_sink comp="1340" pin=22"/></net>

<net id="1385"><net_src comp="668" pin="4"/><net_sink comp="1340" pin=24"/></net>

<net id="1386"><net_src comp="668" pin="4"/><net_sink comp="1340" pin=26"/></net>

<net id="1387"><net_src comp="668" pin="4"/><net_sink comp="1340" pin=28"/></net>

<net id="1388"><net_src comp="668" pin="4"/><net_sink comp="1340" pin=30"/></net>

<net id="1389"><net_src comp="1340" pin="32"/><net_sink comp="1335" pin=0"/></net>

<net id="1393"><net_src comp="1390" pin="1"/><net_sink comp="657" pin=2"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="496" pin=21"/></net>

<net id="1429"><net_src comp="657" pin="4"/><net_sink comp="1395" pin=0"/></net>

<net id="1430"><net_src comp="657" pin="4"/><net_sink comp="1395" pin=2"/></net>

<net id="1431"><net_src comp="657" pin="4"/><net_sink comp="1395" pin=4"/></net>

<net id="1432"><net_src comp="657" pin="4"/><net_sink comp="1395" pin=6"/></net>

<net id="1433"><net_src comp="657" pin="4"/><net_sink comp="1395" pin=8"/></net>

<net id="1434"><net_src comp="657" pin="4"/><net_sink comp="1395" pin=10"/></net>

<net id="1435"><net_src comp="657" pin="4"/><net_sink comp="1395" pin=12"/></net>

<net id="1436"><net_src comp="657" pin="4"/><net_sink comp="1395" pin=14"/></net>

<net id="1437"><net_src comp="657" pin="4"/><net_sink comp="1395" pin=16"/></net>

<net id="1438"><net_src comp="657" pin="4"/><net_sink comp="1395" pin=18"/></net>

<net id="1439"><net_src comp="657" pin="4"/><net_sink comp="1395" pin=20"/></net>

<net id="1440"><net_src comp="657" pin="4"/><net_sink comp="1395" pin=24"/></net>

<net id="1441"><net_src comp="657" pin="4"/><net_sink comp="1395" pin=26"/></net>

<net id="1442"><net_src comp="657" pin="4"/><net_sink comp="1395" pin=28"/></net>

<net id="1443"><net_src comp="657" pin="4"/><net_sink comp="1395" pin=30"/></net>

<net id="1444"><net_src comp="1395" pin="32"/><net_sink comp="1390" pin=0"/></net>

<net id="1448"><net_src comp="1445" pin="1"/><net_sink comp="646" pin=2"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="496" pin=20"/></net>

<net id="1484"><net_src comp="646" pin="4"/><net_sink comp="1450" pin=0"/></net>

<net id="1485"><net_src comp="646" pin="4"/><net_sink comp="1450" pin=2"/></net>

<net id="1486"><net_src comp="646" pin="4"/><net_sink comp="1450" pin=4"/></net>

<net id="1487"><net_src comp="646" pin="4"/><net_sink comp="1450" pin=6"/></net>

<net id="1488"><net_src comp="646" pin="4"/><net_sink comp="1450" pin=8"/></net>

<net id="1489"><net_src comp="646" pin="4"/><net_sink comp="1450" pin=10"/></net>

<net id="1490"><net_src comp="646" pin="4"/><net_sink comp="1450" pin=12"/></net>

<net id="1491"><net_src comp="646" pin="4"/><net_sink comp="1450" pin=14"/></net>

<net id="1492"><net_src comp="646" pin="4"/><net_sink comp="1450" pin=16"/></net>

<net id="1493"><net_src comp="646" pin="4"/><net_sink comp="1450" pin=18"/></net>

<net id="1494"><net_src comp="646" pin="4"/><net_sink comp="1450" pin=20"/></net>

<net id="1495"><net_src comp="646" pin="4"/><net_sink comp="1450" pin=22"/></net>

<net id="1496"><net_src comp="646" pin="4"/><net_sink comp="1450" pin=26"/></net>

<net id="1497"><net_src comp="646" pin="4"/><net_sink comp="1450" pin=28"/></net>

<net id="1498"><net_src comp="646" pin="4"/><net_sink comp="1450" pin=30"/></net>

<net id="1499"><net_src comp="1450" pin="32"/><net_sink comp="1445" pin=0"/></net>

<net id="1503"><net_src comp="1500" pin="1"/><net_sink comp="635" pin=2"/></net>

<net id="1504"><net_src comp="1500" pin="1"/><net_sink comp="496" pin=19"/></net>

<net id="1539"><net_src comp="635" pin="4"/><net_sink comp="1505" pin=0"/></net>

<net id="1540"><net_src comp="635" pin="4"/><net_sink comp="1505" pin=2"/></net>

<net id="1541"><net_src comp="635" pin="4"/><net_sink comp="1505" pin=4"/></net>

<net id="1542"><net_src comp="635" pin="4"/><net_sink comp="1505" pin=6"/></net>

<net id="1543"><net_src comp="635" pin="4"/><net_sink comp="1505" pin=8"/></net>

<net id="1544"><net_src comp="635" pin="4"/><net_sink comp="1505" pin=10"/></net>

<net id="1545"><net_src comp="635" pin="4"/><net_sink comp="1505" pin=12"/></net>

<net id="1546"><net_src comp="635" pin="4"/><net_sink comp="1505" pin=14"/></net>

<net id="1547"><net_src comp="635" pin="4"/><net_sink comp="1505" pin=16"/></net>

<net id="1548"><net_src comp="635" pin="4"/><net_sink comp="1505" pin=18"/></net>

<net id="1549"><net_src comp="635" pin="4"/><net_sink comp="1505" pin=20"/></net>

<net id="1550"><net_src comp="635" pin="4"/><net_sink comp="1505" pin=22"/></net>

<net id="1551"><net_src comp="635" pin="4"/><net_sink comp="1505" pin=24"/></net>

<net id="1552"><net_src comp="635" pin="4"/><net_sink comp="1505" pin=28"/></net>

<net id="1553"><net_src comp="635" pin="4"/><net_sink comp="1505" pin=30"/></net>

<net id="1554"><net_src comp="1505" pin="32"/><net_sink comp="1500" pin=0"/></net>

<net id="1558"><net_src comp="1555" pin="1"/><net_sink comp="624" pin=2"/></net>

<net id="1559"><net_src comp="1555" pin="1"/><net_sink comp="496" pin=18"/></net>

<net id="1594"><net_src comp="624" pin="4"/><net_sink comp="1560" pin=0"/></net>

<net id="1595"><net_src comp="624" pin="4"/><net_sink comp="1560" pin=2"/></net>

<net id="1596"><net_src comp="624" pin="4"/><net_sink comp="1560" pin=4"/></net>

<net id="1597"><net_src comp="624" pin="4"/><net_sink comp="1560" pin=6"/></net>

<net id="1598"><net_src comp="624" pin="4"/><net_sink comp="1560" pin=8"/></net>

<net id="1599"><net_src comp="624" pin="4"/><net_sink comp="1560" pin=10"/></net>

<net id="1600"><net_src comp="624" pin="4"/><net_sink comp="1560" pin=12"/></net>

<net id="1601"><net_src comp="624" pin="4"/><net_sink comp="1560" pin=14"/></net>

<net id="1602"><net_src comp="624" pin="4"/><net_sink comp="1560" pin=16"/></net>

<net id="1603"><net_src comp="624" pin="4"/><net_sink comp="1560" pin=18"/></net>

<net id="1604"><net_src comp="624" pin="4"/><net_sink comp="1560" pin=20"/></net>

<net id="1605"><net_src comp="624" pin="4"/><net_sink comp="1560" pin=22"/></net>

<net id="1606"><net_src comp="624" pin="4"/><net_sink comp="1560" pin=24"/></net>

<net id="1607"><net_src comp="624" pin="4"/><net_sink comp="1560" pin=26"/></net>

<net id="1608"><net_src comp="624" pin="4"/><net_sink comp="1560" pin=30"/></net>

<net id="1609"><net_src comp="1560" pin="32"/><net_sink comp="1555" pin=0"/></net>

<net id="1613"><net_src comp="1610" pin="1"/><net_sink comp="613" pin=2"/></net>

<net id="1614"><net_src comp="1610" pin="1"/><net_sink comp="496" pin=17"/></net>

<net id="1649"><net_src comp="613" pin="4"/><net_sink comp="1615" pin=0"/></net>

<net id="1650"><net_src comp="613" pin="4"/><net_sink comp="1615" pin=2"/></net>

<net id="1651"><net_src comp="613" pin="4"/><net_sink comp="1615" pin=4"/></net>

<net id="1652"><net_src comp="613" pin="4"/><net_sink comp="1615" pin=6"/></net>

<net id="1653"><net_src comp="613" pin="4"/><net_sink comp="1615" pin=8"/></net>

<net id="1654"><net_src comp="613" pin="4"/><net_sink comp="1615" pin=10"/></net>

<net id="1655"><net_src comp="613" pin="4"/><net_sink comp="1615" pin=12"/></net>

<net id="1656"><net_src comp="613" pin="4"/><net_sink comp="1615" pin=14"/></net>

<net id="1657"><net_src comp="613" pin="4"/><net_sink comp="1615" pin=16"/></net>

<net id="1658"><net_src comp="613" pin="4"/><net_sink comp="1615" pin=18"/></net>

<net id="1659"><net_src comp="613" pin="4"/><net_sink comp="1615" pin=20"/></net>

<net id="1660"><net_src comp="613" pin="4"/><net_sink comp="1615" pin=22"/></net>

<net id="1661"><net_src comp="613" pin="4"/><net_sink comp="1615" pin=24"/></net>

<net id="1662"><net_src comp="613" pin="4"/><net_sink comp="1615" pin=26"/></net>

<net id="1663"><net_src comp="613" pin="4"/><net_sink comp="1615" pin=28"/></net>

<net id="1664"><net_src comp="1615" pin="32"/><net_sink comp="1610" pin=0"/></net>

<net id="1668"><net_src comp="578" pin="4"/><net_sink comp="1665" pin=0"/></net>

<net id="1673"><net_src comp="578" pin="4"/><net_sink comp="1669" pin=0"/></net>

<net id="1674"><net_src comp="306" pin="0"/><net_sink comp="1669" pin=1"/></net>

<net id="1679"><net_src comp="578" pin="4"/><net_sink comp="1675" pin=0"/></net>

<net id="1680"><net_src comp="308" pin="0"/><net_sink comp="1675" pin=1"/></net>

<net id="1685"><net_src comp="310" pin="0"/><net_sink comp="1681" pin=0"/></net>

<net id="1686"><net_src comp="578" pin="4"/><net_sink comp="1681" pin=1"/></net>

<net id="1693"><net_src comp="312" pin="0"/><net_sink comp="1687" pin=0"/></net>

<net id="1694"><net_src comp="1681" pin="2"/><net_sink comp="1687" pin=1"/></net>

<net id="1695"><net_src comp="242" pin="0"/><net_sink comp="1687" pin=2"/></net>

<net id="1696"><net_src comp="314" pin="0"/><net_sink comp="1687" pin=3"/></net>

<net id="1701"><net_src comp="1687" pin="4"/><net_sink comp="1697" pin=0"/></net>

<net id="1702"><net_src comp="316" pin="0"/><net_sink comp="1697" pin=1"/></net>

<net id="1706"><net_src comp="1681" pin="2"/><net_sink comp="1703" pin=0"/></net>

<net id="1712"><net_src comp="1665" pin="1"/><net_sink comp="1707" pin=0"/></net>

<net id="1713"><net_src comp="318" pin="0"/><net_sink comp="1707" pin=1"/></net>

<net id="1714"><net_src comp="320" pin="0"/><net_sink comp="1707" pin=2"/></net>

<net id="1719"><net_src comp="1669" pin="2"/><net_sink comp="1715" pin=0"/></net>

<net id="1720"><net_src comp="1675" pin="2"/><net_sink comp="1715" pin=1"/></net>

<net id="1725"><net_src comp="1715" pin="2"/><net_sink comp="1721" pin=0"/></net>

<net id="1726"><net_src comp="322" pin="0"/><net_sink comp="1721" pin=1"/></net>

<net id="1731"><net_src comp="1697" pin="2"/><net_sink comp="1727" pin=0"/></net>

<net id="1732"><net_src comp="1721" pin="2"/><net_sink comp="1727" pin=1"/></net>

<net id="1737"><net_src comp="324" pin="0"/><net_sink comp="1733" pin=0"/></net>

<net id="1738"><net_src comp="1703" pin="1"/><net_sink comp="1733" pin=1"/></net>

<net id="1744"><net_src comp="1727" pin="2"/><net_sink comp="1739" pin=0"/></net>

<net id="1745"><net_src comp="1733" pin="2"/><net_sink comp="1739" pin=1"/></net>

<net id="1746"><net_src comp="1707" pin="3"/><net_sink comp="1739" pin=2"/></net>

<net id="1751"><net_src comp="322" pin="0"/><net_sink comp="1747" pin=1"/></net>

<net id="1756"><net_src comp="1747" pin="2"/><net_sink comp="1752" pin=1"/></net>

<net id="1762"><net_src comp="1752" pin="2"/><net_sink comp="1757" pin=0"/></net>

<net id="1763"><net_src comp="324" pin="0"/><net_sink comp="1757" pin=1"/></net>

<net id="1764"><net_src comp="332" pin="0"/><net_sink comp="1757" pin=2"/></net>

<net id="1769"><net_src comp="1752" pin="2"/><net_sink comp="1765" pin=0"/></net>

<net id="1775"><net_src comp="1765" pin="2"/><net_sink comp="1770" pin=0"/></net>

<net id="1776"><net_src comp="1757" pin="3"/><net_sink comp="1770" pin=1"/></net>

<net id="1789"><net_src comp="334" pin="0"/><net_sink comp="1777" pin=0"/></net>

<net id="1790"><net_src comp="318" pin="0"/><net_sink comp="1777" pin=1"/></net>

<net id="1791"><net_src comp="320" pin="0"/><net_sink comp="1777" pin=2"/></net>

<net id="1792"><net_src comp="324" pin="0"/><net_sink comp="1777" pin=3"/></net>

<net id="1793"><net_src comp="320" pin="0"/><net_sink comp="1777" pin=4"/></net>

<net id="1794"><net_src comp="336" pin="0"/><net_sink comp="1777" pin=5"/></net>

<net id="1795"><net_src comp="332" pin="0"/><net_sink comp="1777" pin=6"/></net>

<net id="1796"><net_src comp="332" pin="0"/><net_sink comp="1777" pin=7"/></net>

<net id="1797"><net_src comp="332" pin="0"/><net_sink comp="1777" pin=8"/></net>

<net id="1798"><net_src comp="1770" pin="3"/><net_sink comp="1777" pin=9"/></net>

<net id="1802"><net_src comp="1777" pin="10"/><net_sink comp="1799" pin=0"/></net>

<net id="1807"><net_src comp="342" pin="0"/><net_sink comp="1803" pin=0"/></net>

<net id="1808"><net_src comp="574" pin="1"/><net_sink comp="1803" pin=1"/></net>

<net id="1814"><net_src comp="346" pin="0"/><net_sink comp="1809" pin=0"/></net>

<net id="1815"><net_src comp="1777" pin="10"/><net_sink comp="1809" pin=1"/></net>

<net id="1816"><net_src comp="242" pin="0"/><net_sink comp="1809" pin=2"/></net>

<net id="1822"><net_src comp="346" pin="0"/><net_sink comp="1817" pin=0"/></net>

<net id="1823"><net_src comp="1777" pin="10"/><net_sink comp="1817" pin=1"/></net>

<net id="1824"><net_src comp="52" pin="0"/><net_sink comp="1817" pin=2"/></net>

<net id="1830"><net_src comp="346" pin="0"/><net_sink comp="1825" pin=0"/></net>

<net id="1831"><net_src comp="1777" pin="10"/><net_sink comp="1825" pin=1"/></net>

<net id="1832"><net_src comp="52" pin="0"/><net_sink comp="1825" pin=2"/></net>

<net id="1836"><net_src comp="590" pin="4"/><net_sink comp="1833" pin=0"/></net>

<net id="1837"><net_src comp="1833" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="1838"><net_src comp="1833" pin="1"/><net_sink comp="561" pin=2"/></net>

<net id="1843"><net_src comp="356" pin="0"/><net_sink comp="1839" pin=0"/></net>

<net id="1844"><net_src comp="590" pin="4"/><net_sink comp="1839" pin=1"/></net>

<net id="1849"><net_src comp="601" pin="4"/><net_sink comp="1845" pin=0"/></net>

<net id="1850"><net_src comp="242" pin="0"/><net_sink comp="1845" pin=1"/></net>

<net id="1855"><net_src comp="1845" pin="2"/><net_sink comp="1851" pin=0"/></net>

<net id="1856"><net_src comp="52" pin="0"/><net_sink comp="1851" pin=1"/></net>

<net id="1861"><net_src comp="590" pin="4"/><net_sink comp="1857" pin=0"/></net>

<net id="1862"><net_src comp="358" pin="0"/><net_sink comp="1857" pin=1"/></net>

<net id="1866"><net_src comp="597" pin="1"/><net_sink comp="1863" pin=0"/></net>

<net id="1874"><net_src comp="360" pin="0"/><net_sink comp="1867" pin=0"/></net>

<net id="1875"><net_src comp="1863" pin="1"/><net_sink comp="1867" pin=4"/></net>

<net id="1881"><net_src comp="42" pin="0"/><net_sink comp="1876" pin=1"/></net>

<net id="1894"><net_src comp="398" pin="0"/><net_sink comp="1888" pin=0"/></net>

<net id="1895"><net_src comp="400" pin="0"/><net_sink comp="1888" pin=2"/></net>

<net id="1896"><net_src comp="402" pin="0"/><net_sink comp="1888" pin=3"/></net>

<net id="1917"><net_src comp="404" pin="0"/><net_sink comp="1897" pin=0"/></net>

<net id="1918"><net_src comp="613" pin="4"/><net_sink comp="1897" pin=1"/></net>

<net id="1919"><net_src comp="624" pin="4"/><net_sink comp="1897" pin=2"/></net>

<net id="1920"><net_src comp="635" pin="4"/><net_sink comp="1897" pin=3"/></net>

<net id="1921"><net_src comp="646" pin="4"/><net_sink comp="1897" pin=4"/></net>

<net id="1922"><net_src comp="657" pin="4"/><net_sink comp="1897" pin=5"/></net>

<net id="1923"><net_src comp="668" pin="4"/><net_sink comp="1897" pin=6"/></net>

<net id="1924"><net_src comp="679" pin="4"/><net_sink comp="1897" pin=7"/></net>

<net id="1925"><net_src comp="690" pin="4"/><net_sink comp="1897" pin=8"/></net>

<net id="1926"><net_src comp="701" pin="4"/><net_sink comp="1897" pin=9"/></net>

<net id="1927"><net_src comp="712" pin="4"/><net_sink comp="1897" pin=10"/></net>

<net id="1928"><net_src comp="723" pin="4"/><net_sink comp="1897" pin=11"/></net>

<net id="1929"><net_src comp="734" pin="4"/><net_sink comp="1897" pin=12"/></net>

<net id="1930"><net_src comp="745" pin="4"/><net_sink comp="1897" pin=13"/></net>

<net id="1931"><net_src comp="756" pin="4"/><net_sink comp="1897" pin=14"/></net>

<net id="1932"><net_src comp="767" pin="4"/><net_sink comp="1897" pin=15"/></net>

<net id="1933"><net_src comp="778" pin="4"/><net_sink comp="1897" pin=16"/></net>

<net id="1938"><net_src comp="1897" pin="18"/><net_sink comp="1934" pin=0"/></net>

<net id="1939"><net_src comp="1888" pin="4"/><net_sink comp="1934" pin=1"/></net>

<net id="1940"><net_src comp="1934" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="1941"><net_src comp="1934" pin="2"/><net_sink comp="845" pin=2"/></net>

<net id="1942"><net_src comp="1934" pin="2"/><net_sink comp="900" pin=4"/></net>

<net id="1943"><net_src comp="1934" pin="2"/><net_sink comp="955" pin=6"/></net>

<net id="1944"><net_src comp="1934" pin="2"/><net_sink comp="1010" pin=8"/></net>

<net id="1945"><net_src comp="1934" pin="2"/><net_sink comp="1065" pin=10"/></net>

<net id="1946"><net_src comp="1934" pin="2"/><net_sink comp="1120" pin=12"/></net>

<net id="1947"><net_src comp="1934" pin="2"/><net_sink comp="1175" pin=14"/></net>

<net id="1948"><net_src comp="1934" pin="2"/><net_sink comp="1230" pin=16"/></net>

<net id="1949"><net_src comp="1934" pin="2"/><net_sink comp="1285" pin=18"/></net>

<net id="1950"><net_src comp="1934" pin="2"/><net_sink comp="1340" pin=20"/></net>

<net id="1951"><net_src comp="1934" pin="2"/><net_sink comp="1395" pin=22"/></net>

<net id="1952"><net_src comp="1934" pin="2"/><net_sink comp="1450" pin=24"/></net>

<net id="1953"><net_src comp="1934" pin="2"/><net_sink comp="1505" pin=26"/></net>

<net id="1954"><net_src comp="1934" pin="2"/><net_sink comp="1560" pin=28"/></net>

<net id="1955"><net_src comp="1934" pin="2"/><net_sink comp="1615" pin=30"/></net>

<net id="1960"><net_src comp="574" pin="1"/><net_sink comp="1956" pin=0"/></net>

<net id="1961"><net_src comp="310" pin="0"/><net_sink comp="1956" pin=1"/></net>

<net id="1966"><net_src comp="1885" pin="1"/><net_sink comp="1962" pin=0"/></net>

<net id="1967"><net_src comp="1882" pin="1"/><net_sink comp="1962" pin=1"/></net>

<net id="1971"><net_src comp="442" pin="1"/><net_sink comp="1968" pin=0"/></net>

<net id="1972"><net_src comp="1968" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="1973"><net_src comp="1968" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="1977"><net_src comp="446" pin="1"/><net_sink comp="1974" pin=0"/></net>

<net id="1978"><net_src comp="1974" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="1979"><net_src comp="1974" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="1983"><net_src comp="450" pin="1"/><net_sink comp="1980" pin=0"/></net>

<net id="1984"><net_src comp="1980" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="1985"><net_src comp="1980" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="1989"><net_src comp="1669" pin="2"/><net_sink comp="1986" pin=0"/></net>

<net id="1990"><net_src comp="1986" pin="1"/><net_sink comp="1747" pin=0"/></net>

<net id="1991"><net_src comp="1986" pin="1"/><net_sink comp="1765" pin=1"/></net>

<net id="1995"><net_src comp="1675" pin="2"/><net_sink comp="1992" pin=0"/></net>

<net id="1996"><net_src comp="1992" pin="1"/><net_sink comp="1752" pin=0"/></net>

<net id="2000"><net_src comp="1739" pin="3"/><net_sink comp="1997" pin=0"/></net>

<net id="2001"><net_src comp="1997" pin="1"/><net_sink comp="1770" pin=2"/></net>

<net id="2008"><net_src comp="1803" pin="2"/><net_sink comp="2005" pin=0"/></net>

<net id="2009"><net_src comp="2005" pin="1"/><net_sink comp="578" pin=2"/></net>

<net id="2019"><net_src comp="1825" pin="3"/><net_sink comp="2016" pin=0"/></net>

<net id="2023"><net_src comp="481" pin="2"/><net_sink comp="2020" pin=0"/></net>

<net id="2024"><net_src comp="2020" pin="1"/><net_sink comp="1867" pin=1"/></net>

<net id="2028"><net_src comp="486" pin="2"/><net_sink comp="2025" pin=0"/></net>

<net id="2029"><net_src comp="2025" pin="1"/><net_sink comp="1867" pin=2"/></net>

<net id="2033"><net_src comp="491" pin="2"/><net_sink comp="2030" pin=0"/></net>

<net id="2034"><net_src comp="2030" pin="1"/><net_sink comp="1867" pin=3"/></net>

<net id="2038"><net_src comp="548" pin="3"/><net_sink comp="2035" pin=0"/></net>

<net id="2039"><net_src comp="2035" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="2043"><net_src comp="561" pin="3"/><net_sink comp="2040" pin=0"/></net>

<net id="2044"><net_src comp="2040" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="2048"><net_src comp="1839" pin="2"/><net_sink comp="2045" pin=0"/></net>

<net id="2049"><net_src comp="2045" pin="1"/><net_sink comp="590" pin=2"/></net>

<net id="2053"><net_src comp="1845" pin="2"/><net_sink comp="2050" pin=0"/></net>

<net id="2054"><net_src comp="2050" pin="1"/><net_sink comp="1876" pin=2"/></net>

<net id="2058"><net_src comp="1851" pin="2"/><net_sink comp="2055" pin=0"/></net>

<net id="2059"><net_src comp="2055" pin="1"/><net_sink comp="1876" pin=0"/></net>

<net id="2063"><net_src comp="1857" pin="2"/><net_sink comp="2060" pin=0"/></net>

<net id="2067"><net_src comp="555" pin="3"/><net_sink comp="2064" pin=0"/></net>

<net id="2068"><net_src comp="2064" pin="1"/><net_sink comp="1897" pin=17"/></net>

<net id="2072"><net_src comp="1867" pin="5"/><net_sink comp="2069" pin=0"/></net>

<net id="2073"><net_src comp="2069" pin="1"/><net_sink comp="1882" pin=0"/></net>

<net id="2077"><net_src comp="568" pin="3"/><net_sink comp="2074" pin=0"/></net>

<net id="2078"><net_src comp="2074" pin="1"/><net_sink comp="1885" pin=0"/></net>

<net id="2082"><net_src comp="1876" pin="3"/><net_sink comp="2079" pin=0"/></net>

<net id="2083"><net_src comp="2079" pin="1"/><net_sink comp="601" pin=2"/></net>

<net id="2087"><net_src comp="1882" pin="1"/><net_sink comp="2084" pin=0"/></net>

<net id="2088"><net_src comp="2084" pin="1"/><net_sink comp="1962" pin=1"/></net>

<net id="2092"><net_src comp="1885" pin="1"/><net_sink comp="2089" pin=0"/></net>

<net id="2093"><net_src comp="2089" pin="1"/><net_sink comp="1962" pin=0"/></net>

<net id="2097"><net_src comp="1962" pin="2"/><net_sink comp="2094" pin=0"/></net>

<net id="2098"><net_src comp="2094" pin="1"/><net_sink comp="1888" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_V_data_V | {}
	Port: res_V_data_0_V | {11 }
	Port: res_V_data_1_V | {11 }
	Port: res_V_data_2_V | {11 }
	Port: res_V_data_3_V | {11 }
	Port: res_V_data_4_V | {11 }
	Port: res_V_data_5_V | {11 }
	Port: res_V_data_6_V | {11 }
	Port: res_V_data_7_V | {11 }
	Port: res_V_data_8_V | {11 }
	Port: res_V_data_9_V | {11 }
	Port: res_V_data_10_V | {11 }
	Port: res_V_data_11_V | {11 }
	Port: res_V_data_12_V | {11 }
	Port: res_V_data_13_V | {11 }
	Port: res_V_data_14_V | {11 }
	Port: res_V_data_15_V | {11 }
	Port: outidx | {}
	Port: w2_V | {}
 - Input state : 
	Port: conv_1d_cl<array,array<ap_fixed,16u>,config2> : data_V_data_V | {3 }
	Port: conv_1d_cl<array,array<ap_fixed,16u>,config2> : outidx | {5 6 }
	Port: conv_1d_cl<array,array<ap_fixed,16u>,config2> : w2_V | {5 6 }
  - Chain level:
	State 1
		empty : 1
		specinterface_ln0 : 1
		empty_846 : 1
		specinterface_ln0 : 1
		empty_847 : 1
		specinterface_ln0 : 1
	State 2
		trunc_ln49 : 1
		icmp_ln20 : 1
		icmp_ln26 : 1
		r : 1
		tmp_454 : 2
		icmp_ln31 : 3
		trunc_ln32 : 2
		select_ln35 : 2
		or_ln26 : 2
		xor_ln26 : 2
		and_ln31 : 4
		sub_ln31 : 3
		select_ln31 : 4
	State 3
		p_Val2_s : 1
		trunc_ln13 : 2
		br_ln139 : 3
		tmp_455 : 2
		br_ln139 : 3
		tmp_456 : 2
		br_ln139 : 3
		p_Result_s : 2
		br_ln142 : 3
	State 4
	State 5
		zext_ln155 : 1
		outidx_addr : 2
		out_index : 3
		w2_V_addr : 2
		w2_V_load : 3
		w_index : 1
		in_index : 1
		icmp_ln168 : 2
		icmp_ln151 : 1
		br_ln151 : 2
	State 6
		tmp_385 : 1
	State 7
		r_V : 1
	State 8
	State 9
	State 10
		tmp_386 : 1
		acc_0_V : 2
		tmp_data_15_V : 3
		tmp_data_14_V : 3
		tmp_data_13_V : 3
		tmp_data_12_V : 3
		tmp_data_11_V : 3
		tmp_data_10_V : 3
		tmp_data_9_V : 3
		tmp_data_8_V : 3
		tmp_data_7_V : 3
		tmp_data_6_V : 3
		tmp_data_5_V : 3
		tmp_data_4_V : 3
		tmp_data_3_V : 3
		tmp_data_2_V : 3
		tmp_data_1_V : 3
		tmp_data_0_V : 3
		empty_849 : 1
	State 11
		br_ln49 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |      p_Val2_s_fu_1777      |    0    |    0    |   273   |
|    mux   |       tmp_385_fu_1867      |    0    |    0    |   273   |
|          |       tmp_386_fu_1897      |    0    |    0    |   273   |
|----------|----------------------------|---------|---------|---------|
|          |        i_iw_fu_1803        |    0    |    0    |    15   |
|    add   |       w_index_fu_1839      |    0    |    0    |    15   |
|          |      in_index_fu_1845      |    0    |    0    |    39   |
|          |       acc_0_V_fu_1934      |    0    |    0    |    23   |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln20_fu_1669     |    0    |    0    |    11   |
|          |      icmp_ln26_fu_1675     |    0    |    0    |    11   |
|   icmp   |      icmp_ln31_fu_1697     |    0    |    0    |    11   |
|          |     icmp_ln168_fu_1851     |    0    |    0    |    18   |
|          |     icmp_ln151_fu_1857     |    0    |    0    |    11   |
|          |      icmp_ln49_fu_1956     |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|          |     select_ln35_fu_1707    |    0    |    0    |    3    |
|          |     select_ln31_fu_1739    |    0    |    0    |    3    |
|  select  |    select_ln321_fu_1757    |    0    |    0    |    3    |
|          |   select_ln321_1_fu_1770   |    0    |    0    |    3    |
|          |    select_ln168_fu_1876    |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|    sub   |          r_fu_1681         |    0    |    0    |    15   |
|          |      sub_ln31_fu_1733      |    0    |    0    |    12   |
|----------|----------------------------|---------|---------|---------|
|    or    |       or_ln26_fu_1715      |    0    |    0    |    2    |
|          |      or_ln321_fu_1765      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|    xor   |      xor_ln26_fu_1721      |    0    |    0    |    2    |
|          |      xor_ln20_fu_1747      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|    and   |      and_ln31_fu_1727      |    0    |    0    |    2    |
|          |      and_ln26_fu_1752      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|    mul   |         grp_fu_1962        |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          | tmp_data_0_V_5_read_fu_454 |    0    |    0    |    0    |
|   read   |      tmp_V_read_fu_481     |    0    |    0    |    0    |
|          |   tmp_V_1024_read_fu_486   |    0    |    0    |    0    |
|          |   tmp_V_1025_read_fu_491   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |  write_ln139_write_fu_460  |    0    |    0    |    0    |
|   write  |  write_ln139_write_fu_467  |    0    |    0    |    0    |
|          |  write_ln139_write_fu_474  |    0    |    0    |    0    |
|          |  write_ln109_write_fu_496  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     trunc_ln49_fu_1665     |    0    |    0    |    0    |
|   trunc  |     trunc_ln32_fu_1703     |    0    |    0    |    0    |
|          |     trunc_ln13_fu_1799     |    0    |    0    |    0    |
|          |     trunc_ln160_fu_1863    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|       tmp_454_fu_1687      |    0    |    0    |    0    |
|          |      trunc_ln9_fu_1888     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       tmp_455_fu_1809      |    0    |    0    |    0    |
| bitselect|       tmp_456_fu_1817      |    0    |    0    |    0    |
|          |     p_Result_s_fu_1825     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |     zext_ln155_fu_1833     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |     sext_ln1116_fu_1882    |    0    |    0    |    0    |
|          |     sext_ln1118_fu_1885    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    1    |    0    |   1067  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|  data_window_0_V_V_reg_1968  |   16   |
|  data_window_1_V_V_reg_1974  |   16   |
|  data_window_2_V_V_reg_1980  |   16   |
|         i_iw_reg_2005        |    8   |
|      icmp_ln151_reg_2060     |    1   |
|      icmp_ln168_reg_2055     |    1   |
|      icmp_ln20_reg_1986      |    1   |
|      icmp_ln26_reg_1992      |    1   |
|in_index_0_i_i_i_i_i49_reg_597|   32   |
|       in_index_reg_2050      |   32   |
|      out_index_reg_2064      |    4   |
|     outidx_addr_reg_2035     |    6   |
|      p_Result_s_reg_2016     |    1   |
|         r_V_reg_2094         |   26   |
|     select_ln168_reg_2079    |   32   |
|     select_ln31_reg_1997     |    3   |
|     sext_ln1116_reg_2084     |   26   |
|     sext_ln1118_reg_2089     |   26   |
|       tmp_385_reg_2069       |   16   |
|      tmp_V_1024_reg_2025     |   16   |
|      tmp_V_1025_reg_2030     |   16   |
|        tmp_V_reg_2020        |   16   |
|   tmp_data_0_V_1148_reg_609  |   16   |
|     tmp_data_0_V_reg_1610    |   16   |
|   tmp_data_10_V_828_reg_719  |   16   |
|    tmp_data_10_V_reg_1060    |   16   |
|   tmp_data_11_V_826_reg_730  |   16   |
|    tmp_data_11_V_reg_1005    |   16   |
|   tmp_data_12_V_824_reg_741  |   16   |
|     tmp_data_12_V_reg_950    |   16   |
|   tmp_data_13_V_822_reg_752  |   16   |
|     tmp_data_13_V_reg_895    |   16   |
|   tmp_data_14_V_820_reg_763  |   16   |
|     tmp_data_14_V_reg_840    |   16   |
|   tmp_data_15_V_818_reg_774  |   16   |
|     tmp_data_15_V_reg_785    |   16   |
|   tmp_data_1_V_846_reg_620   |   16   |
|     tmp_data_1_V_reg_1555    |   16   |
|   tmp_data_2_V_844_reg_631   |   16   |
|     tmp_data_2_V_reg_1500    |   16   |
|   tmp_data_3_V_842_reg_642   |   16   |
|     tmp_data_3_V_reg_1445    |   16   |
|   tmp_data_4_V_840_reg_653   |   16   |
|     tmp_data_4_V_reg_1390    |   16   |
|   tmp_data_5_V_838_reg_664   |   16   |
|     tmp_data_5_V_reg_1335    |   16   |
|   tmp_data_6_V_836_reg_675   |   16   |
|     tmp_data_6_V_reg_1280    |   16   |
|   tmp_data_7_V_834_reg_686   |   16   |
|     tmp_data_7_V_reg_1225    |   16   |
|   tmp_data_8_V_832_reg_697   |   16   |
|     tmp_data_8_V_reg_1170    |   16   |
|   tmp_data_9_V_830_reg_708   |   16   |
|     tmp_data_9_V_reg_1115    |   16   |
|      w2_V_addr_reg_2040      |    6   |
|      w2_V_load_reg_2074      |   10   |
|       w_index50_reg_586      |    6   |
|       w_index_reg_2045       |    6   |
|       wp_idx51_reg_574       |    8   |
+------------------------------+--------+
|             Total            |   860  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_555       |  p0  |   2  |   6  |   12   ||    9    |
|        grp_access_fu_568       |  p0  |   2  |   6  |   12   ||    9    |
|        wp_idx51_reg_574        |  p0  |   2  |   8  |   16   ||    9    |
| in_index_0_i_i_i_i_i49_reg_597 |  p0  |   2  |  32  |   64   ||    9    |
|           grp_fu_1962          |  p0  |   2  |  10  |   20   ||    9    |
|           grp_fu_1962          |  p1  |   2  |  16  |   32   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   156  ||   5.1   ||    54   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |  1067  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   54   |
|  Register |    -   |    -   |   860  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    5   |   860  |  1121  |
+-----------+--------+--------+--------+--------+
