// Seed: 3561574960
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_7(
      .id_0(1),
      .id_1(1),
      .id_2(1 && 1),
      .id_3(),
      .id_4(1'h0),
      .id_5(id_6 / 1),
      .id_6(1'b0 & id_3 == 1),
      .id_7(1)
  );
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output wire id_2,
    input tri1 id_3
);
  wire id_5;
  wire id_6;
  wire id_7;
  module_0(
      id_5, id_6, id_7, id_5, id_6, id_6
  );
endmodule
