#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Feb  8 16:57:59 2019
# Process ID: 17340
# Current directory: C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.runs/BRAM_Write_ImageProcess_0_0_synth_1
# Command line: vivado.exe -log BRAM_Write_ImageProcess_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source BRAM_Write_ImageProcess_0_0.tcl
# Log file: C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.runs/BRAM_Write_ImageProcess_0_0_synth_1/BRAM_Write_ImageProcess_0_0.vds
# Journal file: C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.runs/BRAM_Write_ImageProcess_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source BRAM_Write_ImageProcess_0_0.tcl -notrace
Command: synth_design -top BRAM_Write_ImageProcess_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17092 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 475.566 ; gain = 103.609
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BRAM_Write_ImageProcess_0_0' [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_ImageProcess_0_0/synth/BRAM_Write_ImageProcess_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'ImageProcess' [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/imports/PS_PL_coop/ImageProcess.v:6]
	Parameter XADRSWidth bound to: 11 - type: integer 
	Parameter YADRSWidth bound to: 10 - type: integer 
	Parameter ramDataWidth bound to: 7 - type: integer 
	Parameter RamWidth bound to: 128 - type: integer 
	Parameter MEM_SIZE bound to: 16384 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ImgProcessMux' [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/imports/IMGProcess/ImgProcessMux.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/imports/IMGProcess/ImgProcessMux.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ImgProcessMux' (1#1) [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/imports/IMGProcess/ImgProcessMux.v:7]
INFO: [Synth 8-6157] synthesizing module 'AddrManager' [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/imports/IMGProcess/AddrManager.v:2]
	Parameter XADRSWidth bound to: 11 - type: integer 
	Parameter YADRSWidth bound to: 10 - type: integer 
	Parameter EndLineH bound to: 1280 - type: integer 
	Parameter Hsync_back bound to: 220 - type: integer 
	Parameter output_gap bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AddrManager' (2#1) [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/imports/IMGProcess/AddrManager.v:2]
INFO: [Synth 8-6157] synthesizing module 'LineBuffer_4lines' [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/imports/IMGProcess/LineBuffer_4lines.v:1]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter XADRSWidth bound to: 11 - type: integer 
	Parameter YADRSWidth bound to: 10 - type: integer 
	Parameter ADRSWidth bound to: 21 - type: integer 
WARNING: [Synth 8-567] referenced signal 'LineAddress' should be on the sensitivity list [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/imports/IMGProcess/LineBuffer_4lines.v:26]
INFO: [Synth 8-6157] synthesizing module 'lineBufBlock' [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/imports/IMGProcess/lineBufBlock.v:2]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter ADRSWidth bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1280 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lineBufBlock' (3#1) [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/imports/IMGProcess/lineBufBlock.v:2]
INFO: [Synth 8-6155] done synthesizing module 'LineBuffer_4lines' (4#1) [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/imports/IMGProcess/LineBuffer_4lines.v:1]
INFO: [Synth 8-6157] synthesizing module 'GrayScale' [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/imports/IMGProcess/GrayScale.v:7]
INFO: [Synth 8-6155] done synthesizing module 'GrayScale' (5#1) [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/imports/IMGProcess/GrayScale.v:7]
INFO: [Synth 8-6157] synthesizing module 'negPosInv' [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/imports/IMGProcess/negPosInv.v:7]
INFO: [Synth 8-6155] done synthesizing module 'negPosInv' (6#1) [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/imports/IMGProcess/negPosInv.v:7]
INFO: [Synth 8-6157] synthesizing module 'gausian' [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/imports/IMGProcess/gausian.v:3]
INFO: [Synth 8-6155] done synthesizing module 'gausian' (7#1) [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/imports/IMGProcess/gausian.v:3]
INFO: [Synth 8-6157] synthesizing module 'emboss' [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/imports/IMGProcess/emboss.v:3]
INFO: [Synth 8-6155] done synthesizing module 'emboss' (8#1) [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/imports/IMGProcess/emboss.v:3]
INFO: [Synth 8-6157] synthesizing module 'laplacian' [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/imports/IMGProcess/laplacian.v:3]
INFO: [Synth 8-6155] done synthesizing module 'laplacian' (9#1) [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/imports/IMGProcess/laplacian.v:3]
INFO: [Synth 8-6157] synthesizing module 'sobel' [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/imports/IMGProcess/sobel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'sobel' (10#1) [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/imports/IMGProcess/sobel.v:3]
INFO: [Synth 8-6157] synthesizing module 'enhancement' [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/imports/IMGProcess/enhancement.v:3]
INFO: [Synth 8-6155] done synthesizing module 'enhancement' (11#1) [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/imports/IMGProcess/enhancement.v:3]
INFO: [Synth 8-6157] synthesizing module 'PixelOverWrite' [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/imports/PS_PL_coop/PixelOverWrite.v:1]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter XADRSWidth bound to: 11 - type: integer 
	Parameter YADRSWidth bound to: 10 - type: integer 
	Parameter ADRSWidth bound to: 21 - type: integer 
	Parameter ramDataWidth bound to: 7 - type: integer 
	Parameter white bound to: 16711680 - type: integer 
	Parameter ramWidth bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ClockedOneShot' [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/imports/IMGProcess/ClockedOneShot.v:6]
	Parameter State0 bound to: 0 - type: integer 
	Parameter State1 bound to: 1 - type: integer 
	Parameter State2 bound to: 2 - type: integer 
	Parameter State3 bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockedOneShot' (12#1) [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/imports/IMGProcess/ClockedOneShot.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PixelOverWrite' (13#1) [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/imports/PS_PL_coop/PixelOverWrite.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ImageProcess' (14#1) [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/imports/PS_PL_coop/ImageProcess.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BRAM_Write_ImageProcess_0_0' (15#1) [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_ImageProcess_0_0/synth/BRAM_Write_ImageProcess_0_0.v:58]
WARNING: [Synth 8-3331] design enhancement has unconnected port D02IN[23]
WARNING: [Synth 8-3331] design enhancement has unconnected port D02IN[22]
WARNING: [Synth 8-3331] design enhancement has unconnected port D02IN[21]
WARNING: [Synth 8-3331] design enhancement has unconnected port D02IN[20]
WARNING: [Synth 8-3331] design enhancement has unconnected port D02IN[19]
WARNING: [Synth 8-3331] design enhancement has unconnected port D02IN[18]
WARNING: [Synth 8-3331] design enhancement has unconnected port D02IN[17]
WARNING: [Synth 8-3331] design enhancement has unconnected port D02IN[16]
WARNING: [Synth 8-3331] design enhancement has unconnected port D02IN[15]
WARNING: [Synth 8-3331] design enhancement has unconnected port D02IN[14]
WARNING: [Synth 8-3331] design enhancement has unconnected port D02IN[13]
WARNING: [Synth 8-3331] design enhancement has unconnected port D02IN[12]
WARNING: [Synth 8-3331] design enhancement has unconnected port D02IN[11]
WARNING: [Synth 8-3331] design enhancement has unconnected port D02IN[10]
WARNING: [Synth 8-3331] design enhancement has unconnected port D02IN[9]
WARNING: [Synth 8-3331] design enhancement has unconnected port D02IN[8]
WARNING: [Synth 8-3331] design enhancement has unconnected port D02IN[7]
WARNING: [Synth 8-3331] design enhancement has unconnected port D02IN[6]
WARNING: [Synth 8-3331] design enhancement has unconnected port D02IN[5]
WARNING: [Synth 8-3331] design enhancement has unconnected port D02IN[4]
WARNING: [Synth 8-3331] design enhancement has unconnected port D02IN[3]
WARNING: [Synth 8-3331] design enhancement has unconnected port D02IN[2]
WARNING: [Synth 8-3331] design enhancement has unconnected port D02IN[1]
WARNING: [Synth 8-3331] design enhancement has unconnected port D02IN[0]
WARNING: [Synth 8-3331] design enhancement has unconnected port D00IN[23]
WARNING: [Synth 8-3331] design enhancement has unconnected port D00IN[22]
WARNING: [Synth 8-3331] design enhancement has unconnected port D00IN[21]
WARNING: [Synth 8-3331] design enhancement has unconnected port D00IN[20]
WARNING: [Synth 8-3331] design enhancement has unconnected port D00IN[19]
WARNING: [Synth 8-3331] design enhancement has unconnected port D00IN[18]
WARNING: [Synth 8-3331] design enhancement has unconnected port D00IN[17]
WARNING: [Synth 8-3331] design enhancement has unconnected port D00IN[16]
WARNING: [Synth 8-3331] design enhancement has unconnected port D00IN[15]
WARNING: [Synth 8-3331] design enhancement has unconnected port D00IN[14]
WARNING: [Synth 8-3331] design enhancement has unconnected port D00IN[13]
WARNING: [Synth 8-3331] design enhancement has unconnected port D00IN[12]
WARNING: [Synth 8-3331] design enhancement has unconnected port D00IN[11]
WARNING: [Synth 8-3331] design enhancement has unconnected port D00IN[10]
WARNING: [Synth 8-3331] design enhancement has unconnected port D00IN[9]
WARNING: [Synth 8-3331] design enhancement has unconnected port D00IN[8]
WARNING: [Synth 8-3331] design enhancement has unconnected port D00IN[7]
WARNING: [Synth 8-3331] design enhancement has unconnected port D00IN[6]
WARNING: [Synth 8-3331] design enhancement has unconnected port D00IN[5]
WARNING: [Synth 8-3331] design enhancement has unconnected port D00IN[4]
WARNING: [Synth 8-3331] design enhancement has unconnected port D00IN[3]
WARNING: [Synth 8-3331] design enhancement has unconnected port D00IN[2]
WARNING: [Synth 8-3331] design enhancement has unconnected port D00IN[1]
WARNING: [Synth 8-3331] design enhancement has unconnected port D00IN[0]
WARNING: [Synth 8-3331] design enhancement has unconnected port D22IN[23]
WARNING: [Synth 8-3331] design enhancement has unconnected port D22IN[22]
WARNING: [Synth 8-3331] design enhancement has unconnected port D22IN[21]
WARNING: [Synth 8-3331] design enhancement has unconnected port D22IN[20]
WARNING: [Synth 8-3331] design enhancement has unconnected port D22IN[19]
WARNING: [Synth 8-3331] design enhancement has unconnected port D22IN[18]
WARNING: [Synth 8-3331] design enhancement has unconnected port D22IN[17]
WARNING: [Synth 8-3331] design enhancement has unconnected port D22IN[16]
WARNING: [Synth 8-3331] design enhancement has unconnected port D22IN[15]
WARNING: [Synth 8-3331] design enhancement has unconnected port D22IN[14]
WARNING: [Synth 8-3331] design enhancement has unconnected port D22IN[13]
WARNING: [Synth 8-3331] design enhancement has unconnected port D22IN[12]
WARNING: [Synth 8-3331] design enhancement has unconnected port D22IN[11]
WARNING: [Synth 8-3331] design enhancement has unconnected port D22IN[10]
WARNING: [Synth 8-3331] design enhancement has unconnected port D22IN[9]
WARNING: [Synth 8-3331] design enhancement has unconnected port D22IN[8]
WARNING: [Synth 8-3331] design enhancement has unconnected port D22IN[7]
WARNING: [Synth 8-3331] design enhancement has unconnected port D22IN[6]
WARNING: [Synth 8-3331] design enhancement has unconnected port D22IN[5]
WARNING: [Synth 8-3331] design enhancement has unconnected port D22IN[4]
WARNING: [Synth 8-3331] design enhancement has unconnected port D22IN[3]
WARNING: [Synth 8-3331] design enhancement has unconnected port D22IN[2]
WARNING: [Synth 8-3331] design enhancement has unconnected port D22IN[1]
WARNING: [Synth 8-3331] design enhancement has unconnected port D22IN[0]
WARNING: [Synth 8-3331] design enhancement has unconnected port D20IN[23]
WARNING: [Synth 8-3331] design enhancement has unconnected port D20IN[22]
WARNING: [Synth 8-3331] design enhancement has unconnected port D20IN[21]
WARNING: [Synth 8-3331] design enhancement has unconnected port D20IN[20]
WARNING: [Synth 8-3331] design enhancement has unconnected port D20IN[19]
WARNING: [Synth 8-3331] design enhancement has unconnected port D20IN[18]
WARNING: [Synth 8-3331] design enhancement has unconnected port D20IN[17]
WARNING: [Synth 8-3331] design enhancement has unconnected port D20IN[16]
WARNING: [Synth 8-3331] design enhancement has unconnected port D20IN[15]
WARNING: [Synth 8-3331] design enhancement has unconnected port D20IN[14]
WARNING: [Synth 8-3331] design enhancement has unconnected port D20IN[13]
WARNING: [Synth 8-3331] design enhancement has unconnected port D20IN[12]
WARNING: [Synth 8-3331] design enhancement has unconnected port D20IN[11]
WARNING: [Synth 8-3331] design enhancement has unconnected port D20IN[10]
WARNING: [Synth 8-3331] design enhancement has unconnected port D20IN[9]
WARNING: [Synth 8-3331] design enhancement has unconnected port D20IN[8]
WARNING: [Synth 8-3331] design enhancement has unconnected port D20IN[7]
WARNING: [Synth 8-3331] design enhancement has unconnected port D20IN[6]
WARNING: [Synth 8-3331] design enhancement has unconnected port D20IN[5]
WARNING: [Synth 8-3331] design enhancement has unconnected port D20IN[4]
WARNING: [Synth 8-3331] design enhancement has unconnected port D20IN[3]
WARNING: [Synth 8-3331] design enhancement has unconnected port D20IN[2]
WARNING: [Synth 8-3331] design enhancement has unconnected port D20IN[1]
WARNING: [Synth 8-3331] design enhancement has unconnected port D20IN[0]
WARNING: [Synth 8-3331] design sobel has unconnected port D12IN[23]
WARNING: [Synth 8-3331] design sobel has unconnected port D12IN[22]
WARNING: [Synth 8-3331] design sobel has unconnected port D12IN[21]
WARNING: [Synth 8-3331] design sobel has unconnected port D12IN[20]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 530.320 ; gain = 158.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 530.320 ; gain = 158.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 530.320 ; gain = 158.363
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 860.988 ; gain = 3.184
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 860.988 ; gain = 489.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 860.988 ; gain = 489.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 860.988 ; gain = 489.031
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "V_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "OneShot" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "col" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'RAMsel3_reg' [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/imports/IMGProcess/LineBuffer_4lines.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'RAMsel2_reg' [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/imports/IMGProcess/LineBuffer_4lines.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'RAMsel1_reg' [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/imports/IMGProcess/LineBuffer_4lines.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'RAMsel0_reg' [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/imports/IMGProcess/LineBuffer_4lines.v:28]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 860.988 ; gain = 489.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   9 Input     12 Bit       Adders := 3     
	   6 Input     12 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 24    
	   2 Input      7 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 2     
+---Registers : 
	               24 Bit    Registers := 24    
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---RAMs : 
	              30K Bit         RAMs := 4     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ImgProcessMux 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 8     
Module AddrManager 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module lineBufBlock 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---RAMs : 
	              30K Bit         RAMs := 1     
Module LineBuffer_4lines 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               24 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module GrayScale 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module gausian 
Detailed RTL Component Info : 
+---Adders : 
	   9 Input     12 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 3     
Module emboss 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 7     
+---Registers : 
	               12 Bit    Registers := 1     
Module laplacian 
Detailed RTL Component Info : 
+---Adders : 
	   6 Input     12 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 5     
+---Registers : 
	               12 Bit    Registers := 1     
Module sobel 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 6     
+---Registers : 
	               12 Bit    Registers := 1     
Module enhancement 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 5     
+---Registers : 
	               12 Bit    Registers := 1     
Module ClockedOneShot 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PixelOverWrite 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module ImageProcess 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 9     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "V_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "col" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM LineBuffer0/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM LineBuffer1/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM LineBuffer2/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM LineBuffer3/ram_reg to conserve power
INFO: [Synth 8-3886] merging instance 'inst/SorterLineBuffer_4lines/R_LineAddress0_reg[0]' (FDR) to 'inst/SorterLineBuffer_4lines/R_LineAddress2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit7_reg[0]' (FDC) to 'inst/unit_IPM/Digit7_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit6_reg[0]' (FDC) to 'inst/unit_IPM/Digit6_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit4_reg[0]' (FDC) to 'inst/unit_IPM/Digit4_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit2_reg[0]' (FDC) to 'inst/unit_IPM/Digit2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit7_reg[1]' (FDC) to 'inst/unit_IPM/Digit7_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit6_reg[1]' (FDC) to 'inst/unit_IPM/Digit6_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit4_reg[1]' (FDC) to 'inst/unit_IPM/Digit4_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit2_reg[1]' (FDC) to 'inst/unit_IPM/Digit2_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit7_reg[2]' (FDC) to 'inst/unit_IPM/Digit7_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit6_reg[2]' (FDC) to 'inst/unit_IPM/Digit6_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit4_reg[2]' (FDC) to 'inst/unit_IPM/Digit4_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit2_reg[2]' (FDC) to 'inst/unit_IPM/Digit2_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit7_reg[3]' (FDC) to 'inst/unit_IPM/Digit7_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit6_reg[3]' (FDC) to 'inst/unit_IPM/Digit6_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit4_reg[3]' (FDC) to 'inst/unit_IPM/Digit4_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit2_reg[3]' (FDC) to 'inst/unit_IPM/Digit2_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit7_reg[4]' (FDC) to 'inst/unit_IPM/Digit7_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit6_reg[4]' (FDC) to 'inst/unit_IPM/Digit6_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit4_reg[4]' (FDC) to 'inst/unit_IPM/Digit4_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit2_reg[4]' (FDC) to 'inst/unit_IPM/Digit2_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit7_reg[5]' (FDC) to 'inst/unit_IPM/Digit7_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit6_reg[5]' (FDC) to 'inst/unit_IPM/Digit6_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit4_reg[5]' (FDC) to 'inst/unit_IPM/Digit4_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit2_reg[5]' (FDC) to 'inst/unit_IPM/Digit2_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit7_reg[6]' (FDC) to 'inst/unit_IPM/Digit7_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit6_reg[6]' (FDC) to 'inst/unit_IPM/Digit6_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit4_reg[6]' (FDC) to 'inst/unit_IPM/Digit4_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit2_reg[6]' (FDC) to 'inst/unit_IPM/Digit2_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit7_reg[7]' (FDC) to 'inst/unit_IPM/Digit7_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit6_reg[7]' (FDC) to 'inst/unit_IPM/Digit6_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit4_reg[7]' (FDC) to 'inst/unit_IPM/Digit4_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit2_reg[7]' (FDC) to 'inst/unit_IPM/Digit2_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit7_reg[8]' (FDC) to 'inst/unit_IPM/Digit7_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit6_reg[8]' (FDC) to 'inst/unit_IPM/Digit6_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit4_reg[8]' (FDC) to 'inst/unit_IPM/Digit4_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit2_reg[8]' (FDC) to 'inst/unit_IPM/Digit2_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit7_reg[9]' (FDC) to 'inst/unit_IPM/Digit7_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit6_reg[9]' (FDC) to 'inst/unit_IPM/Digit6_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit4_reg[9]' (FDC) to 'inst/unit_IPM/Digit4_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit2_reg[9]' (FDC) to 'inst/unit_IPM/Digit2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit7_reg[10]' (FDC) to 'inst/unit_IPM/Digit7_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit6_reg[10]' (FDC) to 'inst/unit_IPM/Digit6_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit4_reg[10]' (FDC) to 'inst/unit_IPM/Digit4_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit2_reg[10]' (FDC) to 'inst/unit_IPM/Digit2_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit7_reg[11]' (FDC) to 'inst/unit_IPM/Digit7_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit6_reg[11]' (FDC) to 'inst/unit_IPM/Digit6_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit4_reg[11]' (FDC) to 'inst/unit_IPM/Digit4_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit2_reg[11]' (FDC) to 'inst/unit_IPM/Digit2_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit7_reg[12]' (FDC) to 'inst/unit_IPM/Digit7_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit6_reg[12]' (FDC) to 'inst/unit_IPM/Digit6_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit4_reg[12]' (FDC) to 'inst/unit_IPM/Digit4_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit2_reg[12]' (FDC) to 'inst/unit_IPM/Digit2_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit7_reg[13]' (FDC) to 'inst/unit_IPM/Digit7_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit6_reg[13]' (FDC) to 'inst/unit_IPM/Digit6_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit4_reg[13]' (FDC) to 'inst/unit_IPM/Digit4_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit2_reg[13]' (FDC) to 'inst/unit_IPM/Digit2_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit7_reg[14]' (FDC) to 'inst/unit_IPM/Digit7_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit6_reg[14]' (FDC) to 'inst/unit_IPM/Digit6_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit4_reg[14]' (FDC) to 'inst/unit_IPM/Digit4_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit2_reg[14]' (FDC) to 'inst/unit_IPM/Digit2_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit7_reg[15]' (FDC) to 'inst/unit_IPM/Digit7_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit6_reg[15]' (FDC) to 'inst/unit_IPM/Digit6_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit4_reg[15]' (FDC) to 'inst/unit_IPM/Digit4_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/unit_IPM/Digit2_reg[15]' (FDC) to 'inst/unit_IPM/Digit2_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/unit_POW/p_0_out_inferred__0/\ballY_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/unit_POW/p_0_out_inferred/\ballX_reg[0] )
WARNING: [Synth 8-3332] Sequential element (Dinner2_reg[11]) is unused and will be removed from module gausian.
WARNING: [Synth 8-3332] Sequential element (Dinner2_reg[10]) is unused and will be removed from module gausian.
WARNING: [Synth 8-3332] Sequential element (Dinner2_reg[9]) is unused and will be removed from module gausian.
WARNING: [Synth 8-3332] Sequential element (Dinner2_reg[8]) is unused and will be removed from module gausian.
WARNING: [Synth 8-3332] Sequential element (Dinner1_reg[11]) is unused and will be removed from module gausian.
WARNING: [Synth 8-3332] Sequential element (Dinner1_reg[10]) is unused and will be removed from module gausian.
WARNING: [Synth 8-3332] Sequential element (Dinner1_reg[9]) is unused and will be removed from module gausian.
WARNING: [Synth 8-3332] Sequential element (Dinner1_reg[8]) is unused and will be removed from module gausian.
WARNING: [Synth 8-3332] Sequential element (Dinner0_reg[11]) is unused and will be removed from module gausian.
WARNING: [Synth 8-3332] Sequential element (Dinner0_reg[10]) is unused and will be removed from module gausian.
WARNING: [Synth 8-3332] Sequential element (Dinner0_reg[9]) is unused and will be removed from module gausian.
WARNING: [Synth 8-3332] Sequential element (Dinner0_reg[8]) is unused and will be removed from module gausian.
WARNING: [Synth 8-3332] Sequential element (Dinner0_reg[11]) is unused and will be removed from module emboss.
WARNING: [Synth 8-3332] Sequential element (Dinner0_reg[10]) is unused and will be removed from module emboss.
WARNING: [Synth 8-3332] Sequential element (Dinner0_reg[9]) is unused and will be removed from module emboss.
WARNING: [Synth 8-3332] Sequential element (Dinner0_reg[8]) is unused and will be removed from module emboss.
WARNING: [Synth 8-3332] Sequential element (Dinner0_reg[11]) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (Dinner0_reg[10]) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (Dinner0_reg[9]) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (Dinner0_reg[8]) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (Dinner0_reg[11]) is unused and will be removed from module sobel.
WARNING: [Synth 8-3332] Sequential element (Dinner0_reg[10]) is unused and will be removed from module sobel.
WARNING: [Synth 8-3332] Sequential element (Dinner0_reg[9]) is unused and will be removed from module sobel.
WARNING: [Synth 8-3332] Sequential element (Dinner0_reg[8]) is unused and will be removed from module sobel.
WARNING: [Synth 8-3332] Sequential element (Dinner0_reg[11]) is unused and will be removed from module enhancement.
WARNING: [Synth 8-3332] Sequential element (Dinner0_reg[10]) is unused and will be removed from module enhancement.
WARNING: [Synth 8-3332] Sequential element (Dinner0_reg[9]) is unused and will be removed from module enhancement.
WARNING: [Synth 8-3332] Sequential element (Dinner0_reg[8]) is unused and will be removed from module enhancement.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 860.988 ; gain = 489.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name   | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|lineBufBlock: | ram_reg    | 2 K x 24(NO_CHANGE)    | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|lineBufBlock: | ram_reg    | 2 K x 24(NO_CHANGE)    | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|lineBufBlock: | ram_reg    | 2 K x 24(NO_CHANGE)    | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|lineBufBlock: | ram_reg    | 2 K x 24(NO_CHANGE)    | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/SorterLineBuffer_4lines/i_0/LineBuffer0/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/SorterLineBuffer_4lines/i_0/LineBuffer0/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/SorterLineBuffer_4lines/i_1/LineBuffer1/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/SorterLineBuffer_4lines/i_1/LineBuffer1/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/SorterLineBuffer_4lines/i_2/LineBuffer2/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/SorterLineBuffer_4lines/i_2/LineBuffer2/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/SorterLineBuffer_4lines/i_3/LineBuffer3/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/SorterLineBuffer_4lines/i_3/LineBuffer3/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 877.871 ; gain = 505.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 881.027 ; gain = 509.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name   | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|lineBufBlock: | ram_reg    | 2 K x 24(NO_CHANGE)    | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|lineBufBlock: | ram_reg    | 2 K x 24(NO_CHANGE)    | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|lineBufBlock: | ram_reg    | 2 K x 24(NO_CHANGE)    | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|lineBufBlock: | ram_reg    | 2 K x 24(NO_CHANGE)    | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/SorterLineBuffer_4lines/LineBuffer1/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/SorterLineBuffer_4lines/LineBuffer1/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/SorterLineBuffer_4lines/LineBuffer2/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/SorterLineBuffer_4lines/LineBuffer2/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/SorterLineBuffer_4lines/LineBuffer3/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/SorterLineBuffer_4lines/LineBuffer3/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 995.230 ; gain = 623.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 995.230 ; gain = 623.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 995.230 ; gain = 623.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 995.230 ; gain = 623.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 995.230 ; gain = 623.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 995.230 ; gain = 623.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 995.230 ; gain = 623.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    97|
|2     |LUT1     |    30|
|3     |LUT2     |    86|
|4     |LUT3     |   285|
|5     |LUT4     |   235|
|6     |LUT5     |   290|
|7     |LUT6     |   454|
|8     |MUXF7    |    24|
|9     |RAMB18E1 |     4|
|10    |RAMB36E1 |     4|
|11    |FDCE     |   253|
|12    |FDPE     |     8|
|13    |FDRE     |   308|
|14    |LDC      |     4|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------+------------------+------+
|      |Instance                    |Module            |Cells |
+------+----------------------------+------------------+------+
|1     |top                         |                  |  2082|
|2     |  inst                      |ImageProcess      |  1909|
|3     |    unit_NegPos             |negPosInv         |    24|
|4     |    SorterLineBuffer_4lines |LineBuffer_4lines |   163|
|5     |      LineBuffer0           |lineBufBlock      |     2|
|6     |      LineBuffer1           |lineBufBlock_0    |    74|
|7     |      LineBuffer2           |lineBufBlock_1    |     2|
|8     |      LineBuffer3           |lineBufBlock_2    |     2|
|9     |    unit_AddrManager        |AddrManager       |   149|
|10    |    unit_Emboss             |emboss            |    18|
|11    |    unit_Enhance            |enhancement       |    35|
|12    |    unit_Gausian            |gausian           |   168|
|13    |    unit_IPM                |ImgProcessMux     |   224|
|14    |    unit_Laplacian          |laplacian         |    31|
|15    |    unit_POW                |PixelOverWrite    |   174|
|16    |      unit_OneShot          |ClockedOneShot    |     5|
|17    |    unit_Sobel              |sobel             |    18|
+------+----------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 995.230 ; gain = 623.273
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 444 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 995.230 ; gain = 292.605
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 995.230 ; gain = 623.273
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 133 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LDC => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
135 Infos, 134 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 995.230 ; gain = 636.141
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.runs/BRAM_Write_ImageProcess_0_0_synth_1/BRAM_Write_ImageProcess_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 16 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.runs/BRAM_Write_ImageProcess_0_0_synth_1/BRAM_Write_ImageProcess_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BRAM_Write_ImageProcess_0_0_utilization_synth.rpt -pb BRAM_Write_ImageProcess_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 995.230 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Feb  8 16:59:04 2019...
