Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Oct 02 19:17:12 2017
| Host         : DESKTOP-H3JQ5EJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ADC_BRIDGE_timing_summary_routed.rpt -rpx ADC_BRIDGE_timing_summary_routed.rpx
| Design       : ADC_BRIDGE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.344     -176.544                     49                 1117        0.074        0.000                      0                 1117        4.500        0.000                       0                   711  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
CLK_IN1_P                   {0.000 10.000}     20.000          50.000          
  CLK_OUT1_clock_generator  {0.000 5.000}      10.000          100.000         
  CLK_OUT3_clock_generator  {0.000 15.625}     31.250          32.000          
  clkfbout_clock_generator  {0.000 10.000}     20.000          50.000          
ftdi_clk                    {0.000 8.334}      16.667          59.999          
  CLK_OUT1_ftdi_clock_gen   {0.000 8.334}      16.667          59.999          
  clkfbout_ftdi_clock_gen   {0.000 8.334}      16.667          59.999          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_IN1_P                                                                                                                                                                     7.000        0.000                       0                     1  
  CLK_OUT1_clock_generator        3.367        0.000                      0                  631        0.074        0.000                      0                  631        4.500        0.000                       0                   375  
  CLK_OUT3_clock_generator       11.532        0.000                      0                  148        0.212        0.000                      0                  148       15.125        0.000                       0                    86  
  clkfbout_clock_generator                                                                                                                                                   18.751        0.000                       0                     2  
ftdi_clk                                                                                                                                                                      5.333        0.000                       0                     1  
  CLK_OUT1_ftdi_clock_gen        11.150        0.000                      0                  310        0.116        0.000                      0                  310        7.833        0.000                       0                   243  
  clkfbout_ftdi_clock_gen                                                                                                                                                    14.512        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_OUT3_clock_generator  CLK_OUT1_clock_generator       -4.344     -176.544                     49                   49        0.261        0.000                      0                   49  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                ----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**         CLK_OUT1_clock_generator  CLK_OUT1_clock_generator        7.145        0.000                      0                   14        0.243        0.000                      0                   14  
**async_default**         CLK_OUT1_ftdi_clock_gen   CLK_OUT1_ftdi_clock_gen        13.957        0.000                      0                   14        0.436        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_IN1_P
  To Clock:  CLK_IN1_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_IN1_P
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK_IN1_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_clock_generator
  To Clock:  CLK_OUT1_clock_generator

Setup :            0  Failing Endpoints,  Worst Slack        3.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.367ns  (required time - arrival time)
  Source:                 counter_tx_valid_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        6.307ns  (logic 2.553ns (40.477%)  route 3.754ns (59.523%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.982ns = ( 15.982 - 10.000 ) 
    Source Clock Delay      (SCD):    6.334ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.719     6.334    CLK
    SLICE_X87Y101        FDRE                                         r  counter_tx_valid_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y101        FDRE (Prop_fdre_C_Q)         0.456     6.790 r  counter_tx_valid_reg[5]/Q
                         net (fo=2, routed)           0.617     7.408    counter_tx_valid_reg[5]
    SLICE_X88Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.045 r  tx_data_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.045    tx_data_reg[7]_i_16_n_0
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.162 r  tx_data_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.162    tx_data_reg[7]_i_12_n_0
    SLICE_X88Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.279 r  tx_data_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.279    tx_data_reg[7]_i_17_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.396 r  tx_data_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.396    tx_data_reg[7]_i_19_n_0
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.513 r  tx_data_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.513    tx_data_reg[7]_i_15_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.732 f  tx_data_reg[7]_i_28/O[0]
                         net (fo=1, routed)           0.575     9.307    counter_tx_valid0[25]
    SLICE_X89Y104        LUT4 (Prop_lut4_I2_O)        0.295     9.602 f  tx_data[7]_i_18/O
                         net (fo=2, routed)           1.119    10.720    tx_data[7]_i_18_n_0
    SLICE_X89Y103        LUT5 (Prop_lut5_I4_O)        0.152    10.872 f  tx_data[7]_i_5/O
                         net (fo=1, routed)           0.929    11.801    ADC/counter_tx_valid_reg_24__s_net_1
    SLICE_X82Y102        LUT5 (Prop_lut5_I2_O)        0.326    12.127 r  ADC/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.514    12.642    tx_data
    SLICE_X89Y103        FDRE                                         r  tx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.599    15.982    CLK
    SLICE_X89Y103        FDRE                                         r  tx_data_reg[6]/C
                         clock pessimism              0.326    16.308    
                         clock uncertainty           -0.095    16.213    
    SLICE_X89Y103        FDRE (Setup_fdre_C_CE)      -0.205    16.008    tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         16.008    
                         arrival time                         -12.642    
  -------------------------------------------------------------------
                         slack                                  3.367    

Slack (MET) :             3.381ns  (required time - arrival time)
  Source:                 counter_tx_valid_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        6.311ns  (logic 2.553ns (40.450%)  route 3.758ns (59.550%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 15.981 - 10.000 ) 
    Source Clock Delay      (SCD):    6.334ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.719     6.334    CLK
    SLICE_X87Y101        FDRE                                         r  counter_tx_valid_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y101        FDRE (Prop_fdre_C_Q)         0.456     6.790 r  counter_tx_valid_reg[5]/Q
                         net (fo=2, routed)           0.617     7.408    counter_tx_valid_reg[5]
    SLICE_X88Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.045 r  tx_data_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.045    tx_data_reg[7]_i_16_n_0
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.162 r  tx_data_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.162    tx_data_reg[7]_i_12_n_0
    SLICE_X88Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.279 r  tx_data_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.279    tx_data_reg[7]_i_17_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.396 r  tx_data_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.396    tx_data_reg[7]_i_19_n_0
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.513 r  tx_data_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.513    tx_data_reg[7]_i_15_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.732 f  tx_data_reg[7]_i_28/O[0]
                         net (fo=1, routed)           0.575     9.307    counter_tx_valid0[25]
    SLICE_X89Y104        LUT4 (Prop_lut4_I2_O)        0.295     9.602 f  tx_data[7]_i_18/O
                         net (fo=2, routed)           1.119    10.720    tx_data[7]_i_18_n_0
    SLICE_X89Y103        LUT5 (Prop_lut5_I4_O)        0.152    10.872 f  tx_data[7]_i_5/O
                         net (fo=1, routed)           0.929    11.801    ADC/counter_tx_valid_reg_24__s_net_1
    SLICE_X82Y102        LUT5 (Prop_lut5_I2_O)        0.326    12.127 r  ADC/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.518    12.646    tx_data
    SLICE_X84Y102        FDRE                                         r  tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.598    15.981    CLK
    SLICE_X84Y102        FDRE                                         r  tx_data_reg[0]/C
                         clock pessimism              0.310    16.291    
                         clock uncertainty           -0.095    16.196    
    SLICE_X84Y102        FDRE (Setup_fdre_C_CE)      -0.169    16.027    tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         16.027    
                         arrival time                         -12.646    
  -------------------------------------------------------------------
                         slack                                  3.381    

Slack (MET) :             3.381ns  (required time - arrival time)
  Source:                 counter_tx_valid_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        6.311ns  (logic 2.553ns (40.450%)  route 3.758ns (59.550%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 15.981 - 10.000 ) 
    Source Clock Delay      (SCD):    6.334ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.719     6.334    CLK
    SLICE_X87Y101        FDRE                                         r  counter_tx_valid_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y101        FDRE (Prop_fdre_C_Q)         0.456     6.790 r  counter_tx_valid_reg[5]/Q
                         net (fo=2, routed)           0.617     7.408    counter_tx_valid_reg[5]
    SLICE_X88Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.045 r  tx_data_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.045    tx_data_reg[7]_i_16_n_0
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.162 r  tx_data_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.162    tx_data_reg[7]_i_12_n_0
    SLICE_X88Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.279 r  tx_data_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.279    tx_data_reg[7]_i_17_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.396 r  tx_data_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.396    tx_data_reg[7]_i_19_n_0
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.513 r  tx_data_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.513    tx_data_reg[7]_i_15_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.732 f  tx_data_reg[7]_i_28/O[0]
                         net (fo=1, routed)           0.575     9.307    counter_tx_valid0[25]
    SLICE_X89Y104        LUT4 (Prop_lut4_I2_O)        0.295     9.602 f  tx_data[7]_i_18/O
                         net (fo=2, routed)           1.119    10.720    tx_data[7]_i_18_n_0
    SLICE_X89Y103        LUT5 (Prop_lut5_I4_O)        0.152    10.872 f  tx_data[7]_i_5/O
                         net (fo=1, routed)           0.929    11.801    ADC/counter_tx_valid_reg_24__s_net_1
    SLICE_X82Y102        LUT5 (Prop_lut5_I2_O)        0.326    12.127 r  ADC/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.518    12.646    tx_data
    SLICE_X84Y102        FDRE                                         r  tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.598    15.981    CLK
    SLICE_X84Y102        FDRE                                         r  tx_data_reg[1]/C
                         clock pessimism              0.310    16.291    
                         clock uncertainty           -0.095    16.196    
    SLICE_X84Y102        FDRE (Setup_fdre_C_CE)      -0.169    16.027    tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         16.027    
                         arrival time                         -12.646    
  -------------------------------------------------------------------
                         slack                                  3.381    

Slack (MET) :             3.381ns  (required time - arrival time)
  Source:                 counter_tx_valid_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        6.311ns  (logic 2.553ns (40.450%)  route 3.758ns (59.550%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 15.981 - 10.000 ) 
    Source Clock Delay      (SCD):    6.334ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.719     6.334    CLK
    SLICE_X87Y101        FDRE                                         r  counter_tx_valid_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y101        FDRE (Prop_fdre_C_Q)         0.456     6.790 r  counter_tx_valid_reg[5]/Q
                         net (fo=2, routed)           0.617     7.408    counter_tx_valid_reg[5]
    SLICE_X88Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.045 r  tx_data_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.045    tx_data_reg[7]_i_16_n_0
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.162 r  tx_data_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.162    tx_data_reg[7]_i_12_n_0
    SLICE_X88Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.279 r  tx_data_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.279    tx_data_reg[7]_i_17_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.396 r  tx_data_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.396    tx_data_reg[7]_i_19_n_0
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.513 r  tx_data_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.513    tx_data_reg[7]_i_15_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.732 f  tx_data_reg[7]_i_28/O[0]
                         net (fo=1, routed)           0.575     9.307    counter_tx_valid0[25]
    SLICE_X89Y104        LUT4 (Prop_lut4_I2_O)        0.295     9.602 f  tx_data[7]_i_18/O
                         net (fo=2, routed)           1.119    10.720    tx_data[7]_i_18_n_0
    SLICE_X89Y103        LUT5 (Prop_lut5_I4_O)        0.152    10.872 f  tx_data[7]_i_5/O
                         net (fo=1, routed)           0.929    11.801    ADC/counter_tx_valid_reg_24__s_net_1
    SLICE_X82Y102        LUT5 (Prop_lut5_I2_O)        0.326    12.127 r  ADC/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.518    12.646    tx_data
    SLICE_X84Y102        FDRE                                         r  tx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.598    15.981    CLK
    SLICE_X84Y102        FDRE                                         r  tx_data_reg[2]/C
                         clock pessimism              0.310    16.291    
                         clock uncertainty           -0.095    16.196    
    SLICE_X84Y102        FDRE (Setup_fdre_C_CE)      -0.169    16.027    tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         16.027    
                         arrival time                         -12.646    
  -------------------------------------------------------------------
                         slack                                  3.381    

Slack (MET) :             3.381ns  (required time - arrival time)
  Source:                 counter_tx_valid_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        6.311ns  (logic 2.553ns (40.450%)  route 3.758ns (59.550%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 15.981 - 10.000 ) 
    Source Clock Delay      (SCD):    6.334ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.719     6.334    CLK
    SLICE_X87Y101        FDRE                                         r  counter_tx_valid_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y101        FDRE (Prop_fdre_C_Q)         0.456     6.790 r  counter_tx_valid_reg[5]/Q
                         net (fo=2, routed)           0.617     7.408    counter_tx_valid_reg[5]
    SLICE_X88Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.045 r  tx_data_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.045    tx_data_reg[7]_i_16_n_0
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.162 r  tx_data_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.162    tx_data_reg[7]_i_12_n_0
    SLICE_X88Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.279 r  tx_data_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.279    tx_data_reg[7]_i_17_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.396 r  tx_data_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.396    tx_data_reg[7]_i_19_n_0
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.513 r  tx_data_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.513    tx_data_reg[7]_i_15_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.732 f  tx_data_reg[7]_i_28/O[0]
                         net (fo=1, routed)           0.575     9.307    counter_tx_valid0[25]
    SLICE_X89Y104        LUT4 (Prop_lut4_I2_O)        0.295     9.602 f  tx_data[7]_i_18/O
                         net (fo=2, routed)           1.119    10.720    tx_data[7]_i_18_n_0
    SLICE_X89Y103        LUT5 (Prop_lut5_I4_O)        0.152    10.872 f  tx_data[7]_i_5/O
                         net (fo=1, routed)           0.929    11.801    ADC/counter_tx_valid_reg_24__s_net_1
    SLICE_X82Y102        LUT5 (Prop_lut5_I2_O)        0.326    12.127 r  ADC/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.518    12.646    tx_data
    SLICE_X84Y102        FDRE                                         r  tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.598    15.981    CLK
    SLICE_X84Y102        FDRE                                         r  tx_data_reg[3]/C
                         clock pessimism              0.310    16.291    
                         clock uncertainty           -0.095    16.196    
    SLICE_X84Y102        FDRE (Setup_fdre_C_CE)      -0.169    16.027    tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         16.027    
                         arrival time                         -12.646    
  -------------------------------------------------------------------
                         slack                                  3.381    

Slack (MET) :             3.397ns  (required time - arrival time)
  Source:                 counter_tx_valid_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 2.553ns (40.669%)  route 3.724ns (59.331%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns = ( 15.983 - 10.000 ) 
    Source Clock Delay      (SCD):    6.334ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.719     6.334    CLK
    SLICE_X87Y101        FDRE                                         r  counter_tx_valid_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y101        FDRE (Prop_fdre_C_Q)         0.456     6.790 r  counter_tx_valid_reg[5]/Q
                         net (fo=2, routed)           0.617     7.408    counter_tx_valid_reg[5]
    SLICE_X88Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.045 r  tx_data_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.045    tx_data_reg[7]_i_16_n_0
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.162 r  tx_data_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.162    tx_data_reg[7]_i_12_n_0
    SLICE_X88Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.279 r  tx_data_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.279    tx_data_reg[7]_i_17_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.396 r  tx_data_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.396    tx_data_reg[7]_i_19_n_0
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.513 r  tx_data_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.513    tx_data_reg[7]_i_15_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.732 f  tx_data_reg[7]_i_28/O[0]
                         net (fo=1, routed)           0.575     9.307    counter_tx_valid0[25]
    SLICE_X89Y104        LUT4 (Prop_lut4_I2_O)        0.295     9.602 f  tx_data[7]_i_18/O
                         net (fo=2, routed)           1.119    10.720    tx_data[7]_i_18_n_0
    SLICE_X89Y103        LUT5 (Prop_lut5_I4_O)        0.152    10.872 f  tx_data[7]_i_5/O
                         net (fo=1, routed)           0.929    11.801    ADC/counter_tx_valid_reg_24__s_net_1
    SLICE_X82Y102        LUT5 (Prop_lut5_I2_O)        0.326    12.127 r  ADC/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.484    12.612    tx_data
    SLICE_X86Y102        FDRE                                         r  tx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.600    15.983    CLK
    SLICE_X86Y102        FDRE                                         r  tx_data_reg[4]/C
                         clock pessimism              0.326    16.309    
                         clock uncertainty           -0.095    16.214    
    SLICE_X86Y102        FDRE (Setup_fdre_C_CE)      -0.205    16.009    tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         16.009    
                         arrival time                         -12.612    
  -------------------------------------------------------------------
                         slack                                  3.397    

Slack (MET) :             3.397ns  (required time - arrival time)
  Source:                 counter_tx_valid_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 2.553ns (40.669%)  route 3.724ns (59.331%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns = ( 15.983 - 10.000 ) 
    Source Clock Delay      (SCD):    6.334ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.719     6.334    CLK
    SLICE_X87Y101        FDRE                                         r  counter_tx_valid_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y101        FDRE (Prop_fdre_C_Q)         0.456     6.790 r  counter_tx_valid_reg[5]/Q
                         net (fo=2, routed)           0.617     7.408    counter_tx_valid_reg[5]
    SLICE_X88Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.045 r  tx_data_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.045    tx_data_reg[7]_i_16_n_0
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.162 r  tx_data_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.162    tx_data_reg[7]_i_12_n_0
    SLICE_X88Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.279 r  tx_data_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.279    tx_data_reg[7]_i_17_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.396 r  tx_data_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.396    tx_data_reg[7]_i_19_n_0
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.513 r  tx_data_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.513    tx_data_reg[7]_i_15_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.732 f  tx_data_reg[7]_i_28/O[0]
                         net (fo=1, routed)           0.575     9.307    counter_tx_valid0[25]
    SLICE_X89Y104        LUT4 (Prop_lut4_I2_O)        0.295     9.602 f  tx_data[7]_i_18/O
                         net (fo=2, routed)           1.119    10.720    tx_data[7]_i_18_n_0
    SLICE_X89Y103        LUT5 (Prop_lut5_I4_O)        0.152    10.872 f  tx_data[7]_i_5/O
                         net (fo=1, routed)           0.929    11.801    ADC/counter_tx_valid_reg_24__s_net_1
    SLICE_X82Y102        LUT5 (Prop_lut5_I2_O)        0.326    12.127 r  ADC/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.484    12.612    tx_data
    SLICE_X86Y102        FDRE                                         r  tx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.600    15.983    CLK
    SLICE_X86Y102        FDRE                                         r  tx_data_reg[5]/C
                         clock pessimism              0.326    16.309    
                         clock uncertainty           -0.095    16.214    
    SLICE_X86Y102        FDRE (Setup_fdre_C_CE)      -0.205    16.009    tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         16.009    
                         arrival time                         -12.612    
  -------------------------------------------------------------------
                         slack                                  3.397    

Slack (MET) :             3.397ns  (required time - arrival time)
  Source:                 counter_tx_valid_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 2.553ns (40.669%)  route 3.724ns (59.331%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns = ( 15.983 - 10.000 ) 
    Source Clock Delay      (SCD):    6.334ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.719     6.334    CLK
    SLICE_X87Y101        FDRE                                         r  counter_tx_valid_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y101        FDRE (Prop_fdre_C_Q)         0.456     6.790 r  counter_tx_valid_reg[5]/Q
                         net (fo=2, routed)           0.617     7.408    counter_tx_valid_reg[5]
    SLICE_X88Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.045 r  tx_data_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.045    tx_data_reg[7]_i_16_n_0
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.162 r  tx_data_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.162    tx_data_reg[7]_i_12_n_0
    SLICE_X88Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.279 r  tx_data_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.279    tx_data_reg[7]_i_17_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.396 r  tx_data_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.396    tx_data_reg[7]_i_19_n_0
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.513 r  tx_data_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.513    tx_data_reg[7]_i_15_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.732 f  tx_data_reg[7]_i_28/O[0]
                         net (fo=1, routed)           0.575     9.307    counter_tx_valid0[25]
    SLICE_X89Y104        LUT4 (Prop_lut4_I2_O)        0.295     9.602 f  tx_data[7]_i_18/O
                         net (fo=2, routed)           1.119    10.720    tx_data[7]_i_18_n_0
    SLICE_X89Y103        LUT5 (Prop_lut5_I4_O)        0.152    10.872 f  tx_data[7]_i_5/O
                         net (fo=1, routed)           0.929    11.801    ADC/counter_tx_valid_reg_24__s_net_1
    SLICE_X82Y102        LUT5 (Prop_lut5_I2_O)        0.326    12.127 r  ADC/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.484    12.612    tx_data
    SLICE_X86Y102        FDRE                                         r  tx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.600    15.983    CLK
    SLICE_X86Y102        FDRE                                         r  tx_data_reg[7]/C
                         clock pessimism              0.326    16.309    
                         clock uncertainty           -0.095    16.214    
    SLICE_X86Y102        FDRE (Setup_fdre_C_CE)      -0.205    16.009    tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         16.009    
                         arrival time                         -12.612    
  -------------------------------------------------------------------
                         slack                                  3.397    

Slack (MET) :             3.479ns  (required time - arrival time)
  Source:                 counter_tx_valid_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        6.354ns  (logic 2.553ns (40.182%)  route 3.801ns (59.818%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns = ( 15.983 - 10.000 ) 
    Source Clock Delay      (SCD):    6.334ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.719     6.334    CLK
    SLICE_X87Y101        FDRE                                         r  counter_tx_valid_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y101        FDRE (Prop_fdre_C_Q)         0.456     6.790 r  counter_tx_valid_reg[5]/Q
                         net (fo=2, routed)           0.617     7.408    counter_tx_valid_reg[5]
    SLICE_X88Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.045 r  tx_data_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.045    tx_data_reg[7]_i_16_n_0
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.162 r  tx_data_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.162    tx_data_reg[7]_i_12_n_0
    SLICE_X88Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.279 r  tx_data_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.279    tx_data_reg[7]_i_17_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.396 r  tx_data_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.396    tx_data_reg[7]_i_19_n_0
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.513 r  tx_data_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.513    tx_data_reg[7]_i_15_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.732 f  tx_data_reg[7]_i_28/O[0]
                         net (fo=1, routed)           0.575     9.307    counter_tx_valid0[25]
    SLICE_X89Y104        LUT4 (Prop_lut4_I2_O)        0.295     9.602 f  tx_data[7]_i_18/O
                         net (fo=2, routed)           1.119    10.720    tx_data[7]_i_18_n_0
    SLICE_X89Y103        LUT5 (Prop_lut5_I4_O)        0.152    10.872 f  tx_data[7]_i_5/O
                         net (fo=1, routed)           0.929    11.801    ADC/counter_tx_valid_reg_24__s_net_1
    SLICE_X82Y102        LUT5 (Prop_lut5_I2_O)        0.326    12.127 r  ADC/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.560    12.688    tx_data
    SLICE_X87Y102        FDRE                                         r  tx_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.600    15.983    CLK
    SLICE_X87Y102        FDRE                                         r  tx_valid_reg/C
                         clock pessimism              0.326    16.309    
                         clock uncertainty           -0.095    16.214    
    SLICE_X87Y102        FDRE (Setup_fdre_C_D)       -0.047    16.167    tx_valid_reg
  -------------------------------------------------------------------
                         required time                         16.167    
                         arrival time                         -12.688    
  -------------------------------------------------------------------
                         slack                                  3.479    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 counter_tx_valid_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 2.438ns (44.681%)  route 3.018ns (55.319%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 15.981 - 10.000 ) 
    Source Clock Delay      (SCD):    6.334ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.719     6.334    CLK
    SLICE_X87Y101        FDRE                                         r  counter_tx_valid_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y101        FDRE (Prop_fdre_C_Q)         0.456     6.790 r  counter_tx_valid_reg[5]/Q
                         net (fo=2, routed)           0.617     7.408    counter_tx_valid_reg[5]
    SLICE_X88Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.045 r  tx_data_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.045    tx_data_reg[7]_i_16_n_0
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.162 r  tx_data_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.162    tx_data_reg[7]_i_12_n_0
    SLICE_X88Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.279 r  tx_data_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.279    tx_data_reg[7]_i_17_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.396 r  tx_data_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.396    tx_data_reg[7]_i_19_n_0
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.513 r  tx_data_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.513    tx_data_reg[7]_i_15_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.836 r  tx_data_reg[7]_i_28/O[1]
                         net (fo=1, routed)           0.810     9.646    counter_tx_valid0[26]
    SLICE_X89Y105        LUT4 (Prop_lut4_I2_O)        0.306     9.952 r  tx_data[7]_i_13/O
                         net (fo=1, routed)           0.401    10.353    tx_data[7]_i_13_n_0
    SLICE_X89Y104        LUT5 (Prop_lut5_I3_O)        0.124    10.477 r  tx_data[7]_i_4/O
                         net (fo=9, routed)           1.190    11.667    ADC/counter_tx_valid_reg_12__s_net_1
    SLICE_X84Y102        LUT6 (Prop_lut6_I1_O)        0.124    11.791 r  ADC/tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000    11.791    ADC_n_41
    SLICE_X84Y102        FDRE                                         r  tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.598    15.981    CLK
    SLICE_X84Y102        FDRE                                         r  tx_data_reg[0]/C
                         clock pessimism              0.310    16.291    
                         clock uncertainty           -0.095    16.196    
    SLICE_X84Y102        FDRE (Setup_fdre_C_D)        0.079    16.275    tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         16.275    
                         arrival time                         -11.791    
  -------------------------------------------------------------------
                         slack                                  4.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.273%)  route 0.243ns (59.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.605     1.871    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y99         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDCE (Prop_fdce_C_Q)         0.164     2.035 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[8]/Q
                         net (fo=2, routed)           0.243     2.279    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus2[8]
    SLICE_X84Y100        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.874     2.420    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y100        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[8]/C
                         clock pessimism             -0.279     2.141    
    SLICE_X84Y100        FDCE (Hold_fdce_C_D)         0.063     2.204    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.998%)  route 0.274ns (66.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.605     1.871    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X83Y99         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDCE (Prop_fdce_C_Q)         0.141     2.012 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/Q
                         net (fo=2, routed)           0.274     2.286    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_13_out[2]
    SLICE_X83Y100        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.874     2.420    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X83Y100        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
                         clock pessimism             -0.279     2.141    
    SLICE_X83Y100        FDCE (Hold_fdce_C_D)         0.070     2.211    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.226ns (50.218%)  route 0.224ns (49.782%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.603     1.869    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X82Y101        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDCE (Prop_fdce_C_Q)         0.128     1.997 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/Q
                         net (fo=5, routed)           0.224     2.222    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg[6]
    SLICE_X83Y98         LUT4 (Prop_lut4_I1_O)        0.098     2.320 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/gnxpm_cdc.rd_pntr_bin[6]_i_1/O
                         net (fo=1, routed)           0.000     2.320    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_3
    SLICE_X83Y98         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.877     2.422    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X83Y98         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/C
                         clock pessimism             -0.279     2.143    
    SLICE_X83Y98         FDCE (Hold_fdce_C_D)         0.092     2.235    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.227ns (49.188%)  route 0.234ns (50.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.605     1.871    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X83Y99         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDCE (Prop_fdce_C_Q)         0.128     1.999 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]/Q
                         net (fo=3, routed)           0.234     2.234    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gic0.gc1.count_d3_reg[9][6]
    SLICE_X82Y101        LUT2 (Prop_lut2_I1_O)        0.099     2.333 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[5]_i_1/O
                         net (fo=1, routed)           0.000     2.333    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/bin2gray[5]
    SLICE_X82Y101        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.874     2.420    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X82Y101        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                         clock pessimism             -0.279     2.141    
    SLICE_X82Y101        FDCE (Hold_fdce_C_D)         0.107     2.248    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.230ns (49.664%)  route 0.233ns (50.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.605     1.871    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X83Y99         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDCE (Prop_fdce_C_Q)         0.128     1.999 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]/Q
                         net (fo=3, routed)           0.233     2.232    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gic0.gc1.count_d3_reg[9][7]
    SLICE_X82Y100        LUT2 (Prop_lut2_I0_O)        0.102     2.334 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[7]_i_1/O
                         net (fo=1, routed)           0.000     2.334    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/bin2gray[7]
    SLICE_X82Y100        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.874     2.420    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X82Y100        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
                         clock pessimism             -0.279     2.141    
    SLICE_X82Y100        FDCE (Hold_fdce_C_D)         0.107     2.248    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.021%)  route 0.262ns (64.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.605     1.871    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X83Y99         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDPE (Prop_fdpe_C_Q)         0.141     2.012 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/Q
                         net (fo=2, routed)           0.262     2.274    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_13_out[0]
    SLICE_X83Y100        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.874     2.420    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X83Y100        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                         clock pessimism             -0.279     2.141    
    SLICE_X83Y100        FDCE (Hold_fdce_C_D)         0.046     2.187    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.226ns (49.226%)  route 0.233ns (50.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.605     1.871    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X83Y99         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDCE (Prop_fdce_C_Q)         0.128     1.999 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]/Q
                         net (fo=3, routed)           0.233     2.232    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gic0.gc1.count_d3_reg[9][7]
    SLICE_X82Y100        LUT2 (Prop_lut2_I1_O)        0.098     2.330 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[6]_i_1/O
                         net (fo=1, routed)           0.000     2.330    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/bin2gray[6]
    SLICE_X82Y100        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.874     2.420    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X82Y100        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
                         clock pessimism             -0.279     2.141    
    SLICE_X82Y100        FDCE (Hold_fdce_C_D)         0.092     2.233    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 tx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.163%)  route 0.326ns (69.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.604     1.870    CLK
    SLICE_X86Y102        FDRE                                         r  tx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y102        FDRE (Prop_fdre_C_Q)         0.141     2.011 r  tx_data_reg[5]/Q
                         net (fo=1, routed)           0.326     2.338    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X3Y42         RAMB18E1                                     r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.911     2.456    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y42         RAMB18E1                                     r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.512     1.944    
    RAMB18_X3Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296     2.240    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 tx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.122%)  route 0.343ns (70.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.604     1.870    CLK
    SLICE_X86Y102        FDRE                                         r  tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y102        FDRE (Prop_fdre_C_Q)         0.141     2.011 r  tx_data_reg[7]/Q
                         net (fo=1, routed)           0.343     2.355    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X3Y42         RAMB18E1                                     r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.911     2.456    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y42         RAMB18E1                                     r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.512     1.944    
    RAMB18_X3Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.296     2.240    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.564     1.830    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X71Y103        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y103        FDCE (Prop_fdce_C_Q)         0.141     1.971 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/Q
                         net (fo=1, routed)           0.056     2.027    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[4]
    SLICE_X71Y103        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.836     2.381    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X71Y103        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.550     1.830    
    SLICE_X71Y103        FDCE (Hold_fdce_C_D)         0.076     1.906    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT1_clock_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y42     BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y42     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    MAIN_CLOCK/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X71Y102    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X72Y104    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X71Y104    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X71Y105    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X71Y105    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X71Y103    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X72Y107    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X73Y109    COMMAND/pipo/Dout_0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X73Y109    COMMAND/pipo/Dout_0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X73Y109    COMMAND/pipo/Dout_0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X73Y109    COMMAND/pipo/Dout_0_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X73Y109    COMMAND/pipo/Dout_0_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y113    COMMAND/pipo/code_reg[5][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y113    COMMAND/pipo/code_reg[5][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y113    COMMAND/pipo/code_reg[5][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y113    COMMAND/pipo/code_reg[6][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X82Y97     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X82Y97     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X82Y97     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X82Y97     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X83Y99     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X85Y98     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X85Y98     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X85Y97     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X85Y97     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X85Y97     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT3_clock_generator
  To Clock:  CLK_OUT3_clock_generator

Setup :            0  Failing Endpoints,  Worst Slack       11.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.532ns  (required time - arrival time)
  Source:                 ADC/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/o_adc_data_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.952ns (23.859%)  route 3.038ns (76.141%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 21.606 - 15.625 ) 
    Source Clock Delay      (SCD):    6.331ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          1.716     6.331    ADC/CLK_OUT3
    SLICE_X83Y103        FDRE                                         r  ADC/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.456     6.787 r  ADC/counter_reg[12]/Q
                         net (fo=7, routed)           0.848     7.635    ADC/counter_reg[12]
    SLICE_X84Y104        LUT6 (Prop_lut6_I0_O)        0.124     7.759 r  ADC/o_adc_data[15]_i_7/O
                         net (fo=1, routed)           0.658     8.417    ADC/o_adc_data[15]_i_7_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.541 r  ADC/o_adc_data[15]_i_6/O
                         net (fo=2, routed)           0.306     8.847    ADC/o_adc_data[15]_i_6_n_0
    SLICE_X89Y103        LUT4 (Prop_lut4_I0_O)        0.124     8.971 r  ADC/o_adc_data[15]_i_3/O
                         net (fo=16, routed)          1.227    10.197    ADC/o_adc_data[15]_i_3_n_0
    SLICE_X85Y101        LUT6 (Prop_lut6_I1_O)        0.124    10.321 r  ADC/o_adc_data[9]_i_1/O
                         net (fo=1, routed)           0.000    10.321    ADC/o_adc_data[9]_i_1_n_0
    SLICE_X85Y101        FDRE                                         r  ADC/o_adc_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    17.042 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.204    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.287 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    19.917    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.008 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          1.598    21.606    ADC/CLK_OUT3
    SLICE_X85Y101        FDRE                                         r  ADC/o_adc_data_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.326    21.932    
                         clock uncertainty           -0.114    21.818    
    SLICE_X85Y101        FDRE (Setup_fdre_C_D)        0.035    21.853    ADC/o_adc_data_reg[9]
  -------------------------------------------------------------------
                         required time                         21.853    
                         arrival time                         -10.321    
  -------------------------------------------------------------------
                         slack                                 11.532    

Slack (MET) :             11.533ns  (required time - arrival time)
  Source:                 ADC/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/o_adc_data_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 0.952ns (23.871%)  route 3.036ns (76.129%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 21.606 - 15.625 ) 
    Source Clock Delay      (SCD):    6.331ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          1.716     6.331    ADC/CLK_OUT3
    SLICE_X83Y103        FDRE                                         r  ADC/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.456     6.787 r  ADC/counter_reg[12]/Q
                         net (fo=7, routed)           0.848     7.635    ADC/counter_reg[12]
    SLICE_X84Y104        LUT6 (Prop_lut6_I0_O)        0.124     7.759 r  ADC/o_adc_data[15]_i_7/O
                         net (fo=1, routed)           0.658     8.417    ADC/o_adc_data[15]_i_7_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.541 r  ADC/o_adc_data[15]_i_6/O
                         net (fo=2, routed)           0.306     8.847    ADC/o_adc_data[15]_i_6_n_0
    SLICE_X89Y103        LUT4 (Prop_lut4_I0_O)        0.124     8.971 r  ADC/o_adc_data[15]_i_3/O
                         net (fo=16, routed)          1.225    10.195    ADC/o_adc_data[15]_i_3_n_0
    SLICE_X85Y101        LUT6 (Prop_lut6_I1_O)        0.124    10.319 r  ADC/o_adc_data[8]_i_1/O
                         net (fo=1, routed)           0.000    10.319    ADC/o_adc_data[8]_i_1_n_0
    SLICE_X85Y101        FDRE                                         r  ADC/o_adc_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    17.042 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.204    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.287 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    19.917    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.008 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          1.598    21.606    ADC/CLK_OUT3
    SLICE_X85Y101        FDRE                                         r  ADC/o_adc_data_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.326    21.932    
                         clock uncertainty           -0.114    21.818    
    SLICE_X85Y101        FDRE (Setup_fdre_C_D)        0.034    21.852    ADC/o_adc_data_reg[8]
  -------------------------------------------------------------------
                         required time                         21.852    
                         arrival time                         -10.319    
  -------------------------------------------------------------------
                         slack                                 11.533    

Slack (MET) :             11.545ns  (required time - arrival time)
  Source:                 ADC/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/o_adc_data_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 0.952ns (24.027%)  route 3.010ns (75.973%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns = ( 21.608 - 15.625 ) 
    Source Clock Delay      (SCD):    6.331ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          1.716     6.331    ADC/CLK_OUT3
    SLICE_X83Y103        FDRE                                         r  ADC/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.456     6.787 r  ADC/counter_reg[12]/Q
                         net (fo=7, routed)           0.848     7.635    ADC/counter_reg[12]
    SLICE_X84Y104        LUT6 (Prop_lut6_I0_O)        0.124     7.759 r  ADC/o_adc_data[15]_i_7/O
                         net (fo=1, routed)           0.658     8.417    ADC/o_adc_data[15]_i_7_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.541 r  ADC/o_adc_data[15]_i_6/O
                         net (fo=2, routed)           0.306     8.847    ADC/o_adc_data[15]_i_6_n_0
    SLICE_X89Y103        LUT4 (Prop_lut4_I0_O)        0.124     8.971 r  ADC/o_adc_data[15]_i_3/O
                         net (fo=16, routed)          1.199    10.170    ADC/o_adc_data[15]_i_3_n_0
    SLICE_X86Y101        LUT6 (Prop_lut6_I1_O)        0.124    10.294 r  ADC/o_adc_data[5]_i_1/O
                         net (fo=1, routed)           0.000    10.294    ADC/o_adc_data[5]_i_1_n_0
    SLICE_X86Y101        FDRE                                         r  ADC/o_adc_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    17.042 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.204    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.287 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    19.917    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.008 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          1.600    21.608    ADC/CLK_OUT3
    SLICE_X86Y101        FDRE                                         r  ADC/o_adc_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.310    21.918    
                         clock uncertainty           -0.114    21.804    
    SLICE_X86Y101        FDRE (Setup_fdre_C_D)        0.035    21.839    ADC/o_adc_data_reg[5]
  -------------------------------------------------------------------
                         required time                         21.839    
                         arrival time                         -10.294    
  -------------------------------------------------------------------
                         slack                                 11.545    

Slack (MET) :             11.722ns  (required time - arrival time)
  Source:                 ADC/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/o_adc_data_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.952ns (25.156%)  route 2.832ns (74.844%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns = ( 21.608 - 15.625 ) 
    Source Clock Delay      (SCD):    6.331ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          1.716     6.331    ADC/CLK_OUT3
    SLICE_X83Y103        FDRE                                         r  ADC/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.456     6.787 r  ADC/counter_reg[12]/Q
                         net (fo=7, routed)           0.848     7.635    ADC/counter_reg[12]
    SLICE_X84Y104        LUT6 (Prop_lut6_I0_O)        0.124     7.759 r  ADC/o_adc_data[15]_i_7/O
                         net (fo=1, routed)           0.658     8.417    ADC/o_adc_data[15]_i_7_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.541 r  ADC/o_adc_data[15]_i_6/O
                         net (fo=2, routed)           0.306     8.847    ADC/o_adc_data[15]_i_6_n_0
    SLICE_X89Y103        LUT4 (Prop_lut4_I0_O)        0.124     8.971 r  ADC/o_adc_data[15]_i_3/O
                         net (fo=16, routed)          1.021     9.992    ADC/o_adc_data[15]_i_3_n_0
    SLICE_X86Y101        LUT6 (Prop_lut6_I1_O)        0.124    10.116 r  ADC/o_adc_data[15]_i_1/O
                         net (fo=1, routed)           0.000    10.116    ADC/o_adc_data[15]_i_1_n_0
    SLICE_X86Y101        FDRE                                         r  ADC/o_adc_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    17.042 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.204    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.287 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    19.917    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.008 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          1.600    21.608    ADC/CLK_OUT3
    SLICE_X86Y101        FDRE                                         r  ADC/o_adc_data_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.310    21.918    
                         clock uncertainty           -0.114    21.804    
    SLICE_X86Y101        FDRE (Setup_fdre_C_D)        0.034    21.838    ADC/o_adc_data_reg[15]
  -------------------------------------------------------------------
                         required time                         21.838    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                 11.722    

Slack (MET) :             11.734ns  (required time - arrival time)
  Source:                 ADC/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/o_adc_data_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 0.952ns (25.247%)  route 2.819ns (74.753%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns = ( 21.608 - 15.625 ) 
    Source Clock Delay      (SCD):    6.331ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          1.716     6.331    ADC/CLK_OUT3
    SLICE_X83Y103        FDRE                                         r  ADC/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.456     6.787 r  ADC/counter_reg[12]/Q
                         net (fo=7, routed)           0.848     7.635    ADC/counter_reg[12]
    SLICE_X84Y104        LUT6 (Prop_lut6_I0_O)        0.124     7.759 r  ADC/o_adc_data[15]_i_7/O
                         net (fo=1, routed)           0.658     8.417    ADC/o_adc_data[15]_i_7_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.541 r  ADC/o_adc_data[15]_i_6/O
                         net (fo=2, routed)           0.306     8.847    ADC/o_adc_data[15]_i_6_n_0
    SLICE_X89Y103        LUT4 (Prop_lut4_I0_O)        0.124     8.971 r  ADC/o_adc_data[15]_i_3/O
                         net (fo=16, routed)          1.007     9.978    ADC/o_adc_data[15]_i_3_n_0
    SLICE_X86Y101        LUT6 (Prop_lut6_I1_O)        0.124    10.102 r  ADC/o_adc_data[12]_i_1/O
                         net (fo=1, routed)           0.000    10.102    ADC/o_adc_data[12]_i_1_n_0
    SLICE_X86Y101        FDRE                                         r  ADC/o_adc_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    17.042 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.204    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.287 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    19.917    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.008 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          1.600    21.608    ADC/CLK_OUT3
    SLICE_X86Y101        FDRE                                         r  ADC/o_adc_data_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.310    21.918    
                         clock uncertainty           -0.114    21.804    
    SLICE_X86Y101        FDRE (Setup_fdre_C_D)        0.032    21.836    ADC/o_adc_data_reg[12]
  -------------------------------------------------------------------
                         required time                         21.836    
                         arrival time                         -10.102    
  -------------------------------------------------------------------
                         slack                                 11.734    

Slack (MET) :             11.773ns  (required time - arrival time)
  Source:                 ADC/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/o_adc_data_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.952ns (25.065%)  route 2.846ns (74.935%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 21.606 - 15.625 ) 
    Source Clock Delay      (SCD):    6.331ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          1.716     6.331    ADC/CLK_OUT3
    SLICE_X83Y103        FDRE                                         r  ADC/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.456     6.787 r  ADC/counter_reg[12]/Q
                         net (fo=7, routed)           0.848     7.635    ADC/counter_reg[12]
    SLICE_X84Y104        LUT6 (Prop_lut6_I0_O)        0.124     7.759 r  ADC/o_adc_data[15]_i_7/O
                         net (fo=1, routed)           0.658     8.417    ADC/o_adc_data[15]_i_7_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.541 r  ADC/o_adc_data[15]_i_6/O
                         net (fo=2, routed)           0.306     8.847    ADC/o_adc_data[15]_i_6_n_0
    SLICE_X89Y103        LUT4 (Prop_lut4_I0_O)        0.124     8.971 r  ADC/o_adc_data[15]_i_3/O
                         net (fo=16, routed)          1.035    10.005    ADC/o_adc_data[15]_i_3_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I1_O)        0.124    10.129 r  ADC/o_adc_data[0]_i_1/O
                         net (fo=1, routed)           0.000    10.129    ADC/o_adc_data[0]_i_1_n_0
    SLICE_X84Y101        FDRE                                         r  ADC/o_adc_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    17.042 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.204    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.287 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    19.917    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.008 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          1.598    21.606    ADC/CLK_OUT3
    SLICE_X84Y101        FDRE                                         r  ADC/o_adc_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.326    21.932    
                         clock uncertainty           -0.114    21.818    
    SLICE_X84Y101        FDRE (Setup_fdre_C_D)        0.084    21.902    ADC/o_adc_data_reg[0]
  -------------------------------------------------------------------
                         required time                         21.902    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                 11.773    

Slack (MET) :             11.790ns  (required time - arrival time)
  Source:                 ADC/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/o_adc_data_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 0.952ns (25.178%)  route 2.829ns (74.822%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 21.606 - 15.625 ) 
    Source Clock Delay      (SCD):    6.331ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          1.716     6.331    ADC/CLK_OUT3
    SLICE_X83Y103        FDRE                                         r  ADC/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.456     6.787 r  ADC/counter_reg[12]/Q
                         net (fo=7, routed)           0.848     7.635    ADC/counter_reg[12]
    SLICE_X84Y104        LUT6 (Prop_lut6_I0_O)        0.124     7.759 r  ADC/o_adc_data[15]_i_7/O
                         net (fo=1, routed)           0.658     8.417    ADC/o_adc_data[15]_i_7_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.541 r  ADC/o_adc_data[15]_i_6/O
                         net (fo=2, routed)           0.306     8.847    ADC/o_adc_data[15]_i_6_n_0
    SLICE_X89Y103        LUT4 (Prop_lut4_I0_O)        0.124     8.971 r  ADC/o_adc_data[15]_i_3/O
                         net (fo=16, routed)          1.018     9.988    ADC/o_adc_data[15]_i_3_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I1_O)        0.124    10.112 r  ADC/o_adc_data[1]_i_1/O
                         net (fo=1, routed)           0.000    10.112    ADC/o_adc_data[1]_i_1_n_0
    SLICE_X84Y101        FDRE                                         r  ADC/o_adc_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    17.042 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.204    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.287 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    19.917    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.008 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          1.598    21.606    ADC/CLK_OUT3
    SLICE_X84Y101        FDRE                                         r  ADC/o_adc_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.326    21.932    
                         clock uncertainty           -0.114    21.818    
    SLICE_X84Y101        FDRE (Setup_fdre_C_D)        0.084    21.902    ADC/o_adc_data_reg[1]
  -------------------------------------------------------------------
                         required time                         21.902    
                         arrival time                         -10.112    
  -------------------------------------------------------------------
                         slack                                 11.790    

Slack (MET) :             11.818ns  (required time - arrival time)
  Source:                 ADC/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/o_adc_data_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.952ns (25.809%)  route 2.737ns (74.191%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns = ( 21.608 - 15.625 ) 
    Source Clock Delay      (SCD):    6.331ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          1.716     6.331    ADC/CLK_OUT3
    SLICE_X83Y103        FDRE                                         r  ADC/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.456     6.787 r  ADC/counter_reg[12]/Q
                         net (fo=7, routed)           0.848     7.635    ADC/counter_reg[12]
    SLICE_X84Y104        LUT6 (Prop_lut6_I0_O)        0.124     7.759 r  ADC/o_adc_data[15]_i_7/O
                         net (fo=1, routed)           0.658     8.417    ADC/o_adc_data[15]_i_7_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.541 r  ADC/o_adc_data[15]_i_6/O
                         net (fo=2, routed)           0.306     8.847    ADC/o_adc_data[15]_i_6_n_0
    SLICE_X89Y103        LUT4 (Prop_lut4_I0_O)        0.124     8.971 r  ADC/o_adc_data[15]_i_3/O
                         net (fo=16, routed)          0.925     9.896    ADC/o_adc_data[15]_i_3_n_0
    SLICE_X86Y100        LUT6 (Prop_lut6_I1_O)        0.124    10.020 r  ADC/o_adc_data[4]_i_1/O
                         net (fo=1, routed)           0.000    10.020    ADC/o_adc_data[4]_i_1_n_0
    SLICE_X86Y100        FDRE                                         r  ADC/o_adc_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    17.042 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.204    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.287 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    19.917    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.008 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          1.600    21.608    ADC/CLK_OUT3
    SLICE_X86Y100        FDRE                                         r  ADC/o_adc_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.310    21.918    
                         clock uncertainty           -0.114    21.804    
    SLICE_X86Y100        FDRE (Setup_fdre_C_D)        0.034    21.838    ADC/o_adc_data_reg[4]
  -------------------------------------------------------------------
                         required time                         21.838    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                 11.818    

Slack (MET) :             11.913ns  (required time - arrival time)
  Source:                 ADC/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/o_adc_data_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.952ns (26.503%)  route 2.640ns (73.497%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns = ( 21.608 - 15.625 ) 
    Source Clock Delay      (SCD):    6.331ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          1.716     6.331    ADC/CLK_OUT3
    SLICE_X83Y103        FDRE                                         r  ADC/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.456     6.787 r  ADC/counter_reg[12]/Q
                         net (fo=7, routed)           0.848     7.635    ADC/counter_reg[12]
    SLICE_X84Y104        LUT6 (Prop_lut6_I0_O)        0.124     7.759 r  ADC/o_adc_data[15]_i_7/O
                         net (fo=1, routed)           0.658     8.417    ADC/o_adc_data[15]_i_7_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.541 r  ADC/o_adc_data[15]_i_6/O
                         net (fo=2, routed)           0.306     8.847    ADC/o_adc_data[15]_i_6_n_0
    SLICE_X89Y103        LUT4 (Prop_lut4_I0_O)        0.124     8.971 r  ADC/o_adc_data[15]_i_3/O
                         net (fo=16, routed)          0.829     9.799    ADC/o_adc_data[15]_i_3_n_0
    SLICE_X89Y101        LUT6 (Prop_lut6_I3_O)        0.124     9.923 r  ADC/o_adc_data[14]_i_1/O
                         net (fo=1, routed)           0.000     9.923    ADC/o_adc_data[14]_i_1_n_0
    SLICE_X89Y101        FDRE                                         r  ADC/o_adc_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    17.042 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.204    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.287 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    19.917    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.008 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          1.600    21.608    ADC/CLK_OUT3
    SLICE_X89Y101        FDRE                                         r  ADC/o_adc_data_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.310    21.918    
                         clock uncertainty           -0.114    21.804    
    SLICE_X89Y101        FDRE (Setup_fdre_C_D)        0.032    21.836    ADC/o_adc_data_reg[14]
  -------------------------------------------------------------------
                         required time                         21.836    
                         arrival time                          -9.923    
  -------------------------------------------------------------------
                         slack                                 11.913    

Slack (MET) :             11.951ns  (required time - arrival time)
  Source:                 ADC/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/o_adc_data_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.952ns (26.775%)  route 2.603ns (73.225%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns = ( 21.608 - 15.625 ) 
    Source Clock Delay      (SCD):    6.331ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          1.716     6.331    ADC/CLK_OUT3
    SLICE_X83Y103        FDRE                                         r  ADC/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.456     6.787 r  ADC/counter_reg[12]/Q
                         net (fo=7, routed)           0.848     7.635    ADC/counter_reg[12]
    SLICE_X84Y104        LUT6 (Prop_lut6_I0_O)        0.124     7.759 r  ADC/o_adc_data[15]_i_7/O
                         net (fo=1, routed)           0.658     8.417    ADC/o_adc_data[15]_i_7_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.541 r  ADC/o_adc_data[15]_i_6/O
                         net (fo=2, routed)           0.306     8.847    ADC/o_adc_data[15]_i_6_n_0
    SLICE_X89Y103        LUT4 (Prop_lut4_I0_O)        0.124     8.971 r  ADC/o_adc_data[15]_i_3/O
                         net (fo=16, routed)          0.792     9.763    ADC/o_adc_data[15]_i_3_n_0
    SLICE_X89Y101        LUT6 (Prop_lut6_I1_O)        0.124     9.887 r  ADC/o_adc_data[7]_i_1/O
                         net (fo=1, routed)           0.000     9.887    ADC/o_adc_data[7]_i_1_n_0
    SLICE_X89Y101        FDRE                                         r  ADC/o_adc_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    17.042 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.204    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.287 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    19.917    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.008 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          1.600    21.608    ADC/CLK_OUT3
    SLICE_X89Y101        FDRE                                         r  ADC/o_adc_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.310    21.918    
                         clock uncertainty           -0.114    21.804    
    SLICE_X89Y101        FDRE (Setup_fdre_C_D)        0.034    21.838    ADC/o_adc_data_reg[7]
  -------------------------------------------------------------------
                         required time                         21.838    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                 11.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ADC/o_adc_data_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/o_adc_data_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator fall@15.625ns)
  Data Path Delay:        0.311ns  (logic 0.191ns (61.354%)  route 0.120ns (38.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns = ( 18.045 - 15.625 ) 
    Source Clock Delay      (SCD):    1.869ns = ( 17.494 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256    15.881 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    16.321    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    16.371 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    16.866    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    16.892 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          0.603    17.494    ADC/CLK_OUT3
    SLICE_X85Y101        FDRE                                         r  ADC/o_adc_data_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDRE (Prop_fdre_C_Q)         0.146    17.640 r  ADC/o_adc_data_reg[9]/Q
                         net (fo=2, routed)           0.120    17.761    ADC/o_adc_data_reg_n_0_[9]
    SLICE_X85Y101        LUT6 (Prop_lut6_I5_O)        0.045    17.806 r  ADC/o_adc_data[9]_i_1/O
                         net (fo=1, routed)           0.000    17.806    ADC/o_adc_data[9]_i_1_n_0
    SLICE_X85Y101        FDRE                                         r  ADC/o_adc_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444    16.069 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.549    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    16.602 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    17.141    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.170 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          0.874    18.045    ADC/CLK_OUT3
    SLICE_X85Y101        FDRE                                         r  ADC/o_adc_data_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.550    17.494    
    SLICE_X85Y101        FDRE (Hold_fdre_C_D)         0.099    17.593    ADC/o_adc_data_reg[9]
  -------------------------------------------------------------------
                         required time                        -17.593    
                         arrival time                          17.806    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ADC/o_adc_data_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/o_adc_data_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator fall@15.625ns)
  Data Path Delay:        0.313ns  (logic 0.191ns (61.117%)  route 0.122ns (38.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns = ( 18.045 - 15.625 ) 
    Source Clock Delay      (SCD):    1.869ns = ( 17.494 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256    15.881 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    16.321    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    16.371 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    16.866    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    16.892 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          0.603    17.494    ADC/CLK_OUT3
    SLICE_X85Y101        FDRE                                         r  ADC/o_adc_data_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDRE (Prop_fdre_C_Q)         0.146    17.640 r  ADC/o_adc_data_reg[8]/Q
                         net (fo=2, routed)           0.122    17.762    ADC/o_adc_data_reg_n_0_[8]
    SLICE_X85Y101        LUT6 (Prop_lut6_I5_O)        0.045    17.807 r  ADC/o_adc_data[8]_i_1/O
                         net (fo=1, routed)           0.000    17.807    ADC/o_adc_data[8]_i_1_n_0
    SLICE_X85Y101        FDRE                                         r  ADC/o_adc_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444    16.069 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.549    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    16.602 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    17.141    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.170 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          0.874    18.045    ADC/CLK_OUT3
    SLICE_X85Y101        FDRE                                         r  ADC/o_adc_data_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.550    17.494    
    SLICE_X85Y101        FDRE (Hold_fdre_C_D)         0.099    17.593    ADC/o_adc_data_reg[8]
  -------------------------------------------------------------------
                         required time                        -17.593    
                         arrival time                          17.807    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ADC/o_adc_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/o_adc_data_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator fall@15.625ns)
  Data Path Delay:        0.361ns  (logic 0.212ns (58.687%)  route 0.149ns (41.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns = ( 18.045 - 15.625 ) 
    Source Clock Delay      (SCD):    1.869ns = ( 17.494 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256    15.881 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    16.321    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    16.371 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    16.866    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    16.892 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          0.603    17.494    ADC/CLK_OUT3
    SLICE_X84Y101        FDRE                                         r  ADC/o_adc_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y101        FDRE (Prop_fdre_C_Q)         0.167    17.661 r  ADC/o_adc_data_reg[0]/Q
                         net (fo=2, routed)           0.149    17.811    ADC/o_adc_data_reg_n_0_[0]
    SLICE_X84Y101        LUT6 (Prop_lut6_I5_O)        0.045    17.856 r  ADC/o_adc_data[0]_i_1/O
                         net (fo=1, routed)           0.000    17.856    ADC/o_adc_data[0]_i_1_n_0
    SLICE_X84Y101        FDRE                                         r  ADC/o_adc_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444    16.069 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.549    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    16.602 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    17.141    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.170 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          0.874    18.045    ADC/CLK_OUT3
    SLICE_X84Y101        FDRE                                         r  ADC/o_adc_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.550    17.494    
    SLICE_X84Y101        FDRE (Hold_fdre_C_D)         0.125    17.619    ADC/o_adc_data_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.619    
                         arrival time                          17.856    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ADC/o_adc_data_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/o_adc_data_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator fall@15.625ns)
  Data Path Delay:        0.359ns  (logic 0.191ns (53.158%)  route 0.168ns (46.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns = ( 18.046 - 15.625 ) 
    Source Clock Delay      (SCD):    1.870ns = ( 17.495 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256    15.881 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    16.321    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    16.371 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    16.866    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    16.892 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          0.604    17.495    ADC/CLK_OUT3
    SLICE_X89Y101        FDRE                                         r  ADC/o_adc_data_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.146    17.641 r  ADC/o_adc_data_reg[14]/Q
                         net (fo=2, routed)           0.168    17.810    ADC/o_adc_data_reg_n_0_[14]
    SLICE_X89Y101        LUT6 (Prop_lut6_I5_O)        0.045    17.855 r  ADC/o_adc_data[14]_i_1/O
                         net (fo=1, routed)           0.000    17.855    ADC/o_adc_data[14]_i_1_n_0
    SLICE_X89Y101        FDRE                                         r  ADC/o_adc_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444    16.069 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.549    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    16.602 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    17.141    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.170 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          0.875    18.046    ADC/CLK_OUT3
    SLICE_X89Y101        FDRE                                         r  ADC/o_adc_data_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.550    17.495    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.098    17.593    ADC/o_adc_data_reg[14]
  -------------------------------------------------------------------
                         required time                        -17.593    
                         arrival time                          17.855    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ADC/o_adc_data_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/o_adc_data_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator fall@15.625ns)
  Data Path Delay:        0.359ns  (logic 0.191ns (53.158%)  route 0.168ns (46.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns = ( 18.045 - 15.625 ) 
    Source Clock Delay      (SCD):    1.869ns = ( 17.494 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256    15.881 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    16.321    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    16.371 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    16.866    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    16.892 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          0.603    17.494    ADC/CLK_OUT3
    SLICE_X85Y101        FDRE                                         r  ADC/o_adc_data_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDRE (Prop_fdre_C_Q)         0.146    17.640 r  ADC/o_adc_data_reg[2]/Q
                         net (fo=2, routed)           0.168    17.809    ADC/o_adc_data_reg_n_0_[2]
    SLICE_X85Y101        LUT6 (Prop_lut6_I5_O)        0.045    17.854 r  ADC/o_adc_data[2]_i_1/O
                         net (fo=1, routed)           0.000    17.854    ADC/o_adc_data[2]_i_1_n_0
    SLICE_X85Y101        FDRE                                         r  ADC/o_adc_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444    16.069 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.549    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    16.602 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    17.141    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.170 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          0.874    18.045    ADC/CLK_OUT3
    SLICE_X85Y101        FDRE                                         r  ADC/o_adc_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.550    17.494    
    SLICE_X85Y101        FDRE (Hold_fdre_C_D)         0.098    17.592    ADC/o_adc_data_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.592    
                         arrival time                          17.854    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ADC/o_adc_data_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/o_adc_data_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator fall@15.625ns)
  Data Path Delay:        0.387ns  (logic 0.212ns (54.738%)  route 0.175ns (45.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns = ( 18.045 - 15.625 ) 
    Source Clock Delay      (SCD):    1.869ns = ( 17.494 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256    15.881 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    16.321    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    16.371 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    16.866    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    16.892 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          0.603    17.494    ADC/CLK_OUT3
    SLICE_X84Y101        FDRE                                         r  ADC/o_adc_data_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y101        FDRE (Prop_fdre_C_Q)         0.167    17.661 r  ADC/o_adc_data_reg[10]/Q
                         net (fo=2, routed)           0.175    17.837    ADC/o_adc_data_reg_n_0_[10]
    SLICE_X84Y101        LUT6 (Prop_lut6_I5_O)        0.045    17.882 r  ADC/o_adc_data[10]_i_1/O
                         net (fo=1, routed)           0.000    17.882    ADC/o_adc_data[10]_i_1_n_0
    SLICE_X84Y101        FDRE                                         r  ADC/o_adc_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444    16.069 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.549    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    16.602 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    17.141    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.170 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          0.874    18.045    ADC/CLK_OUT3
    SLICE_X84Y101        FDRE                                         r  ADC/o_adc_data_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.550    17.494    
    SLICE_X84Y101        FDRE (Hold_fdre_C_D)         0.124    17.618    ADC/o_adc_data_reg[10]
  -------------------------------------------------------------------
                         required time                        -17.618    
                         arrival time                          17.882    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ADC/o_adc_data_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/o_adc_data_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator fall@15.625ns)
  Data Path Delay:        0.364ns  (logic 0.191ns (52.463%)  route 0.173ns (47.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns = ( 18.046 - 15.625 ) 
    Source Clock Delay      (SCD):    1.870ns = ( 17.495 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256    15.881 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    16.321    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    16.371 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    16.866    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    16.892 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          0.604    17.495    ADC/CLK_OUT3
    SLICE_X86Y101        FDRE                                         r  ADC/o_adc_data_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.146    17.641 r  ADC/o_adc_data_reg[5]/Q
                         net (fo=2, routed)           0.173    17.815    ADC/o_adc_data_reg_n_0_[5]
    SLICE_X86Y101        LUT6 (Prop_lut6_I5_O)        0.045    17.860 r  ADC/o_adc_data[5]_i_1/O
                         net (fo=1, routed)           0.000    17.860    ADC/o_adc_data[5]_i_1_n_0
    SLICE_X86Y101        FDRE                                         r  ADC/o_adc_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444    16.069 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.549    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    16.602 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    17.141    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.170 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          0.875    18.046    ADC/CLK_OUT3
    SLICE_X86Y101        FDRE                                         r  ADC/o_adc_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.550    17.495    
    SLICE_X86Y101        FDRE (Hold_fdre_C_D)         0.099    17.594    ADC/o_adc_data_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.594    
                         arrival time                          17.860    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 ADC/o_adc_data_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/o_adc_data_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator fall@15.625ns)
  Data Path Delay:        0.376ns  (logic 0.191ns (50.825%)  route 0.185ns (49.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns = ( 18.046 - 15.625 ) 
    Source Clock Delay      (SCD):    1.870ns = ( 17.495 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256    15.881 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    16.321    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    16.371 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    16.866    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    16.892 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          0.604    17.495    ADC/CLK_OUT3
    SLICE_X86Y101        FDRE                                         r  ADC/o_adc_data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.146    17.641 r  ADC/o_adc_data_reg[12]/Q
                         net (fo=2, routed)           0.185    17.826    ADC/o_adc_data_reg_n_0_[12]
    SLICE_X86Y101        LUT6 (Prop_lut6_I5_O)        0.045    17.871 r  ADC/o_adc_data[12]_i_1/O
                         net (fo=1, routed)           0.000    17.871    ADC/o_adc_data[12]_i_1_n_0
    SLICE_X86Y101        FDRE                                         r  ADC/o_adc_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444    16.069 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.549    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    16.602 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    17.141    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.170 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          0.875    18.046    ADC/CLK_OUT3
    SLICE_X86Y101        FDRE                                         r  ADC/o_adc_data_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.550    17.495    
    SLICE_X86Y101        FDRE (Hold_fdre_C_D)         0.098    17.593    ADC/o_adc_data_reg[12]
  -------------------------------------------------------------------
                         required time                        -17.593    
                         arrival time                          17.871    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ADC/debounce_delay_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/debounce_delay_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator rise@0.000ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          0.603     1.869    ADC/CLK_OUT3
    SLICE_X86Y105        FDRE                                         r  ADC/debounce_delay_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y105        FDRE (Prop_fdre_C_Q)         0.141     2.010 r  ADC/debounce_delay_reg[10]/Q
                         net (fo=3, routed)           0.134     2.144    ADC/debounce_delay_reg[10]
    SLICE_X86Y105        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.255 r  ADC/debounce_delay_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.255    ADC/debounce_delay_reg[8]_i_1_n_5
    SLICE_X86Y105        FDRE                                         r  ADC/debounce_delay_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          0.874     2.420    ADC/CLK_OUT3
    SLICE_X86Y105        FDRE                                         r  ADC/debounce_delay_reg[10]/C
                         clock pessimism             -0.550     1.869    
    SLICE_X86Y105        FDRE (Hold_fdre_C_D)         0.105     1.974    ADC/debounce_delay_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ADC/debounce_delay_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/debounce_delay_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator rise@0.000ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          0.601     1.867    ADC/CLK_OUT3
    SLICE_X86Y110        FDRE                                         r  ADC/debounce_delay_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y110        FDRE (Prop_fdre_C_Q)         0.141     2.008 r  ADC/debounce_delay_reg[30]/Q
                         net (fo=3, routed)           0.134     2.142    ADC/debounce_delay_reg[30]
    SLICE_X86Y110        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.253 r  ADC/debounce_delay_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.253    ADC/debounce_delay_reg[28]_i_1_n_5
    SLICE_X86Y110        FDRE                                         r  ADC/debounce_delay_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          0.872     2.418    ADC/CLK_OUT3
    SLICE_X86Y110        FDRE                                         r  ADC/debounce_delay_reg[30]/C
                         clock pessimism             -0.550     1.867    
    SLICE_X86Y110        FDRE (Hold_fdre_C_D)         0.105     1.972    ADC/debounce_delay_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT3_clock_generator
Waveform(ns):       { 0.000 15.625 }
Period(ns):         31.250
Sources:            { MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         31.250      29.095     BUFGCTRL_X0Y1    MAIN_CLOCK/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         31.250      30.001     MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X83Y105    ADC/counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X85Y104    ADC/counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X83Y104    ADC/counter_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X83Y102    ADC/counter_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X83Y105    ADC/counter_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X86Y105    ADC/debounce_delay_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X86Y105    ADC/debounce_delay_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X86Y106    ADC/debounce_delay_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       31.250      182.110    MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X83Y105    ADC/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X85Y104    ADC/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X83Y104    ADC/counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X83Y105    ADC/counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X86Y107    ADC/debounce_delay_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X86Y107    ADC/debounce_delay_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X86Y107    ADC/debounce_delay_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X86Y107    ADC/debounce_delay_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X87Y108    ADC/conv_flag_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X85Y103    ADC/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X84Y101    ADC/o_adc_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X84Y101    ADC/o_adc_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X84Y101    ADC/o_adc_data_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X84Y101    ADC/o_adc_data_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X84Y101    ADC/o_adc_data_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X84Y101    ADC/o_adc_data_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X86Y101    ADC/o_adc_data_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X86Y101    ADC/o_adc_data_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X89Y101    ADC/o_adc_data_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X86Y101    ADC/o_adc_data_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_generator
  To Clock:  clkfbout_clock_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_generator
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MAIN_CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ftdi_clk
  To Clock:  ftdi_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ftdi_clk
Waveform(ns):       { 0.000 8.334 }
Period(ns):         16.667
Sources:            { ftdi_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y2  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.667      83.333     MMCME2_ADV_X1Y2  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.333       5.333      MMCME2_ADV_X1Y2  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.333       5.333      MMCME2_ADV_X1Y2  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.334       5.334      MMCME2_ADV_X1Y2  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.334       5.334      MMCME2_ADV_X1Y2  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_ftdi_clock_gen
  To Clock:  CLK_OUT1_ftdi_clock_gen

Setup :            0  Failing Endpoints,  Worst Slack       11.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.150ns  (required time - arrival time)
  Source:                 BRIDGE/transmitter_machine/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 1.029ns (19.927%)  route 4.135ns (80.073%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 15.223 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.714    -0.836    BRIDGE/transmitter_machine/CLK_OUT1
    SLICE_X88Y110        FDRE                                         r  BRIDGE/transmitter_machine/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_fdre_C_Q)         0.518    -0.318 f  BRIDGE/transmitter_machine/PS_reg[1]/Q
                         net (fo=6, routed)           0.913     0.595    BRIDGE/transmitter_machine/PS[1]
    SLICE_X88Y110        LUT5 (Prop_lut5_I4_O)        0.156     0.751 r  BRIDGE/transmitter_machine/transmit_fifo_i_1/O
                         net (fo=17, routed)          1.779     2.529    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X80Y107        LUT4 (Prop_lut4_I0_O)        0.355     2.884 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          1.443     4.328    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X81Y103        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.587    15.223    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X81Y103        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.560    15.783    
                         clock uncertainty           -0.101    15.682    
    SLICE_X81Y103        FDCE (Setup_fdce_C_CE)      -0.205    15.477    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.477    
                         arrival time                          -4.328    
  -------------------------------------------------------------------
                         slack                                 11.150    

Slack (MET) :             11.150ns  (required time - arrival time)
  Source:                 BRIDGE/transmitter_machine/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 1.029ns (19.927%)  route 4.135ns (80.073%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 15.223 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.714    -0.836    BRIDGE/transmitter_machine/CLK_OUT1
    SLICE_X88Y110        FDRE                                         r  BRIDGE/transmitter_machine/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_fdre_C_Q)         0.518    -0.318 f  BRIDGE/transmitter_machine/PS_reg[1]/Q
                         net (fo=6, routed)           0.913     0.595    BRIDGE/transmitter_machine/PS[1]
    SLICE_X88Y110        LUT5 (Prop_lut5_I4_O)        0.156     0.751 r  BRIDGE/transmitter_machine/transmit_fifo_i_1/O
                         net (fo=17, routed)          1.779     2.529    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X80Y107        LUT4 (Prop_lut4_I0_O)        0.355     2.884 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          1.443     4.328    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X81Y103        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.587    15.223    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X81Y103        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.560    15.783    
                         clock uncertainty           -0.101    15.682    
    SLICE_X81Y103        FDCE (Setup_fdce_C_CE)      -0.205    15.477    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.477    
                         arrival time                          -4.328    
  -------------------------------------------------------------------
                         slack                                 11.150    

Slack (MET) :             11.150ns  (required time - arrival time)
  Source:                 BRIDGE/transmitter_machine/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 1.029ns (19.927%)  route 4.135ns (80.073%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 15.223 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.714    -0.836    BRIDGE/transmitter_machine/CLK_OUT1
    SLICE_X88Y110        FDRE                                         r  BRIDGE/transmitter_machine/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_fdre_C_Q)         0.518    -0.318 f  BRIDGE/transmitter_machine/PS_reg[1]/Q
                         net (fo=6, routed)           0.913     0.595    BRIDGE/transmitter_machine/PS[1]
    SLICE_X88Y110        LUT5 (Prop_lut5_I4_O)        0.156     0.751 r  BRIDGE/transmitter_machine/transmit_fifo_i_1/O
                         net (fo=17, routed)          1.779     2.529    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X80Y107        LUT4 (Prop_lut4_I0_O)        0.355     2.884 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          1.443     4.328    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X81Y103        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.587    15.223    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X81Y103        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.560    15.783    
                         clock uncertainty           -0.101    15.682    
    SLICE_X81Y103        FDCE (Setup_fdce_C_CE)      -0.205    15.477    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.477    
                         arrival time                          -4.328    
  -------------------------------------------------------------------
                         slack                                 11.150    

Slack (MET) :             11.150ns  (required time - arrival time)
  Source:                 BRIDGE/transmitter_machine/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 1.029ns (19.927%)  route 4.135ns (80.073%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 15.223 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.714    -0.836    BRIDGE/transmitter_machine/CLK_OUT1
    SLICE_X88Y110        FDRE                                         r  BRIDGE/transmitter_machine/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_fdre_C_Q)         0.518    -0.318 f  BRIDGE/transmitter_machine/PS_reg[1]/Q
                         net (fo=6, routed)           0.913     0.595    BRIDGE/transmitter_machine/PS[1]
    SLICE_X88Y110        LUT5 (Prop_lut5_I4_O)        0.156     0.751 r  BRIDGE/transmitter_machine/transmit_fifo_i_1/O
                         net (fo=17, routed)          1.779     2.529    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X80Y107        LUT4 (Prop_lut4_I0_O)        0.355     2.884 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          1.443     4.328    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X81Y103        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.587    15.223    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X81Y103        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.560    15.783    
                         clock uncertainty           -0.101    15.682    
    SLICE_X81Y103        FDCE (Setup_fdce_C_CE)      -0.205    15.477    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         15.477    
                         arrival time                          -4.328    
  -------------------------------------------------------------------
                         slack                                 11.150    

Slack (MET) :             11.375ns  (required time - arrival time)
  Source:                 BRIDGE/transmitter_machine/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 1.029ns (20.685%)  route 3.946ns (79.315%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 15.223 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.714    -0.836    BRIDGE/transmitter_machine/CLK_OUT1
    SLICE_X88Y110        FDRE                                         r  BRIDGE/transmitter_machine/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_fdre_C_Q)         0.518    -0.318 f  BRIDGE/transmitter_machine/PS_reg[1]/Q
                         net (fo=6, routed)           0.913     0.595    BRIDGE/transmitter_machine/PS[1]
    SLICE_X88Y110        LUT5 (Prop_lut5_I4_O)        0.156     0.751 r  BRIDGE/transmitter_machine/transmit_fifo_i_1/O
                         net (fo=17, routed)          1.779     2.529    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X80Y107        LUT4 (Prop_lut4_I0_O)        0.355     2.884 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          1.254     4.138    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X80Y103        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.587    15.223    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X80Y103        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.560    15.783    
                         clock uncertainty           -0.101    15.682    
    SLICE_X80Y103        FDCE (Setup_fdce_C_CE)      -0.169    15.513    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.513    
                         arrival time                          -4.138    
  -------------------------------------------------------------------
                         slack                                 11.375    

Slack (MET) :             11.375ns  (required time - arrival time)
  Source:                 BRIDGE/transmitter_machine/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 1.029ns (20.685%)  route 3.946ns (79.315%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 15.223 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.714    -0.836    BRIDGE/transmitter_machine/CLK_OUT1
    SLICE_X88Y110        FDRE                                         r  BRIDGE/transmitter_machine/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_fdre_C_Q)         0.518    -0.318 f  BRIDGE/transmitter_machine/PS_reg[1]/Q
                         net (fo=6, routed)           0.913     0.595    BRIDGE/transmitter_machine/PS[1]
    SLICE_X88Y110        LUT5 (Prop_lut5_I4_O)        0.156     0.751 r  BRIDGE/transmitter_machine/transmit_fifo_i_1/O
                         net (fo=17, routed)          1.779     2.529    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X80Y107        LUT4 (Prop_lut4_I0_O)        0.355     2.884 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          1.254     4.138    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X80Y103        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.587    15.223    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X80Y103        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.560    15.783    
                         clock uncertainty           -0.101    15.682    
    SLICE_X80Y103        FDCE (Setup_fdce_C_CE)      -0.169    15.513    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         15.513    
                         arrival time                          -4.138    
  -------------------------------------------------------------------
                         slack                                 11.375    

Slack (MET) :             11.623ns  (required time - arrival time)
  Source:                 BRIDGE/transmitter_machine/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        4.688ns  (logic 1.029ns (21.950%)  route 3.659ns (78.050%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 15.220 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.714    -0.836    BRIDGE/transmitter_machine/CLK_OUT1
    SLICE_X88Y110        FDRE                                         r  BRIDGE/transmitter_machine/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_fdre_C_Q)         0.518    -0.318 f  BRIDGE/transmitter_machine/PS_reg[1]/Q
                         net (fo=6, routed)           0.913     0.595    BRIDGE/transmitter_machine/PS[1]
    SLICE_X88Y110        LUT5 (Prop_lut5_I4_O)        0.156     0.751 r  BRIDGE/transmitter_machine/transmit_fifo_i_1/O
                         net (fo=17, routed)          1.779     2.529    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X80Y107        LUT4 (Prop_lut4_I0_O)        0.355     2.884 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.967     3.852    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X79Y104        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.584    15.220    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X79Y104        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                         clock pessimism              0.560    15.780    
                         clock uncertainty           -0.101    15.679    
    SLICE_X79Y104        FDCE (Setup_fdce_C_CE)      -0.205    15.474    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.474    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                 11.623    

Slack (MET) :             11.623ns  (required time - arrival time)
  Source:                 BRIDGE/transmitter_machine/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        4.688ns  (logic 1.029ns (21.950%)  route 3.659ns (78.050%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 15.220 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.714    -0.836    BRIDGE/transmitter_machine/CLK_OUT1
    SLICE_X88Y110        FDRE                                         r  BRIDGE/transmitter_machine/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_fdre_C_Q)         0.518    -0.318 f  BRIDGE/transmitter_machine/PS_reg[1]/Q
                         net (fo=6, routed)           0.913     0.595    BRIDGE/transmitter_machine/PS[1]
    SLICE_X88Y110        LUT5 (Prop_lut5_I4_O)        0.156     0.751 r  BRIDGE/transmitter_machine/transmit_fifo_i_1/O
                         net (fo=17, routed)          1.779     2.529    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X80Y107        LUT4 (Prop_lut4_I0_O)        0.355     2.884 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.967     3.852    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X79Y104        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.584    15.220    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X79Y104        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                         clock pessimism              0.560    15.780    
                         clock uncertainty           -0.101    15.679    
    SLICE_X79Y104        FDCE (Setup_fdce_C_CE)      -0.205    15.474    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.474    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                 11.623    

Slack (MET) :             11.713ns  (required time - arrival time)
  Source:                 BRIDGE/transmitter_machine/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 1.029ns (22.160%)  route 3.615ns (77.840%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 15.230 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.714    -0.836    BRIDGE/transmitter_machine/CLK_OUT1
    SLICE_X88Y110        FDRE                                         r  BRIDGE/transmitter_machine/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_fdre_C_Q)         0.518    -0.318 f  BRIDGE/transmitter_machine/PS_reg[1]/Q
                         net (fo=6, routed)           0.913     0.595    BRIDGE/transmitter_machine/PS[1]
    SLICE_X88Y110        LUT5 (Prop_lut5_I4_O)        0.156     0.751 r  BRIDGE/transmitter_machine/transmit_fifo_i_1/O
                         net (fo=17, routed)          1.769     2.519    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.355     2.874 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[7]_i_1/O
                         net (fo=8, routed)           0.933     3.807    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X84Y106        FDRE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.594    15.230    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X84Y106        FDRE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/C
                         clock pessimism              0.560    15.790    
                         clock uncertainty           -0.101    15.689    
    SLICE_X84Y106        FDRE (Setup_fdre_C_CE)      -0.169    15.520    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         15.520    
                         arrival time                          -3.807    
  -------------------------------------------------------------------
                         slack                                 11.713    

Slack (MET) :             11.725ns  (required time - arrival time)
  Source:                 BRIDGE/transmitter_machine/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 1.029ns (23.426%)  route 3.364ns (76.574%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 15.266 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.714    -0.836    BRIDGE/transmitter_machine/CLK_OUT1
    SLICE_X88Y110        FDRE                                         r  BRIDGE/transmitter_machine/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_fdre_C_Q)         0.518    -0.318 f  BRIDGE/transmitter_machine/PS_reg[1]/Q
                         net (fo=6, routed)           0.913     0.595    BRIDGE/transmitter_machine/PS[1]
    SLICE_X88Y110        LUT5 (Prop_lut5_I4_O)        0.156     0.751 r  BRIDGE/transmitter_machine/transmit_fifo_i_1/O
                         net (fo=17, routed)          1.967     2.717    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X81Y107        LUT5 (Prop_lut5_I2_O)        0.355     3.072 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2/O
                         net (fo=1, routed)           0.484     3.556    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB18_X3Y42         RAMB18E1                                     r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.629    15.266    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y42         RAMB18E1                                     r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.560    15.825    
                         clock uncertainty           -0.101    15.725    
    RAMB18_X3Y42         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    15.282    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -3.556    
  -------------------------------------------------------------------
                         slack                                 11.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 BRIDGE/register_and_buffer/ftdi_dq_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.164ns (33.223%)  route 0.330ns (66.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.587    -0.587    BRIDGE/register_and_buffer/CLK_OUT1
    SLICE_X76Y115        FDRE                                         r  BRIDGE/register_and_buffer/ftdi_dq_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  BRIDGE/register_and_buffer/ftdi_dq_in_reg[5]/Q
                         net (fo=1, routed)           0.330    -0.093    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X2Y42         RAMB18E1                                     r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.902    -0.781    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y42         RAMB18E1                                     r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.506    
    RAMB18_X2Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296    -0.210    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.589    -0.585    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X73Y103        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.388    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[8]
    SLICE_X73Y103        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.860    -0.822    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X73Y103        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X73Y103        FDCE (Hold_fdce_C_D)         0.078    -0.507    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.595    -0.579    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X79Y102        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.382    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X79Y102        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.867    -0.816    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X79Y102        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.237    -0.579    
    SLICE_X79Y102        FDCE (Hold_fdce_C_D)         0.076    -0.503    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.589    -0.585    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X73Y103        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.388    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[6]
    SLICE_X73Y103        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.860    -0.822    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X73Y103        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X73Y103        FDCE (Hold_fdce_C_D)         0.076    -0.509    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.595    -0.579    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X79Y102        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.382    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X79Y102        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.867    -0.816    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X79Y102        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.237    -0.579    
    SLICE_X79Y102        FDCE (Hold_fdce_C_D)         0.075    -0.504    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.597    -0.577    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X81Y102        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.436 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.380    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[1]
    SLICE_X81Y102        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.868    -0.814    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X81Y102        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.237    -0.577    
    SLICE_X81Y102        FDCE (Hold_fdce_C_D)         0.075    -0.502    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.597    -0.577    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X81Y100        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.436 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.056    -0.380    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[5]
    SLICE_X81Y100        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.868    -0.814    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X81Y100        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.237    -0.577    
    SLICE_X81Y100        FDCE (Hold_fdce_C_D)         0.075    -0.502    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.597    -0.577    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X81Y101        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.436 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.380    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[6]
    SLICE_X81Y101        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.868    -0.814    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X81Y101        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism              0.237    -0.577    
    SLICE_X81Y101        FDCE (Hold_fdce_C_D)         0.075    -0.502    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.589    -0.585    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X73Y103        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.388    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[4]
    SLICE_X73Y103        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.860    -0.822    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X73Y103        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X73Y103        FDCE (Hold_fdce_C_D)         0.075    -0.510    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.589    -0.585    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X73Y104        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.388    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[7]
    SLICE_X73Y104        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.860    -0.822    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X73Y104        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X73Y104        FDCE (Hold_fdce_C_D)         0.075    -0.510    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT1_ftdi_clock_gen
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB18_X2Y42     BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB18_X3Y42     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.512     BUFGCTRL_X0Y16   BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y2  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         16.667      15.667     SLICE_X72Y105    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.667      15.667     SLICE_X72Y105    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.667      15.667     SLICE_X72Y103    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.667      15.667     SLICE_X72Y103    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.667      15.667     SLICE_X73Y103    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.667      15.667     SLICE_X73Y103    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y2  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         8.333       7.833      SLICE_X81Y107    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         8.333       7.833      SLICE_X81Y107    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X80Y107    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X80Y107    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X80Y107    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X80Y108    BRIDGE/register_and_buffer/ftdi_dq_out_buf_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X80Y108    BRIDGE/register_and_buffer/ftdi_dq_out_buf_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X80Y108    BRIDGE/register_and_buffer/ftdi_dq_out_buf_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         8.333       7.833      SLICE_X81Y108    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         8.333       7.833      SLICE_X81Y108    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X72Y105    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X72Y105    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X72Y103    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X72Y103    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X73Y103    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X73Y103    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X73Y103    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X73Y104    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X73Y103    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X73Y104    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ftdi_clock_gen
  To Clock:  clkfbout_ftdi_clock_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.512ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ftdi_clock_gen
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         16.667      14.512     BUFGCTRL_X0Y17   BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y2  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y2  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.667      83.333     MMCME2_ADV_X1Y2  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y2  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT3_clock_generator
  To Clock:  CLK_OUT1_clock_generator

Setup :           49  Failing Endpoints,  Worst Slack       -4.344ns,  Total Violation     -176.544ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.344ns  (required time - arrival time)
  Source:                 ADC/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            counter_tx_valid_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (CLK_OUT1_clock_generator rise@220.000ns - CLK_OUT3_clock_generator rise@218.750ns)
  Data Path Delay:        5.218ns  (logic 2.520ns (48.293%)  route 2.698ns (51.707%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 225.981 - 220.000 ) 
    Source Clock Delay      (SCD):    6.331ns = ( 225.081 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                    218.750   218.750 r  
    P17                                               0.000   218.750 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   218.750    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488   220.238 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   221.471    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   221.559 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   223.269    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   223.365 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          1.716   225.081    ADC/CLK_OUT3
    SLICE_X83Y103        FDRE                                         r  ADC/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.456   225.537 f  ADC/counter_reg[12]/Q
                         net (fo=7, routed)           0.848   226.385    ADC/counter_reg[12]
    SLICE_X84Y104        LUT6 (Prop_lut6_I0_O)        0.124   226.509 f  ADC/o_adc_data[15]_i_7/O
                         net (fo=1, routed)           0.658   227.167    ADC/o_adc_data[15]_i_7_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I0_O)        0.124   227.291 f  ADC/o_adc_data[15]_i_6/O
                         net (fo=2, routed)           0.476   227.767    ADC/o_adc_data[15]_i_6_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I0_O)        0.124   227.891 f  ADC/tx_data[7]_i_7/O
                         net (fo=42, routed)          0.716   228.607    ADC/tx_data[7]_i_7_n_0
    SLICE_X87Y100        LUT2 (Prop_lut2_I1_O)        0.124   228.731 r  ADC/counter_tx_valid[0]_i_5/O
                         net (fo=1, routed)           0.000   228.731    ADC/counter_tx_valid[0]_i_5_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   229.281 r  ADC/counter_tx_valid_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.281    ADC/counter_tx_valid_reg[0]_i_1_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.395 r  ADC/counter_tx_valid_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.395    ADC/counter_tx_valid_reg[4]_i_1_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.509 r  ADC/counter_tx_valid_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.509    ADC/counter_tx_valid_reg[8]_i_1_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.623 r  ADC/counter_tx_valid_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.623    ADC/counter_tx_valid_reg[12]_i_1_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.737 r  ADC/counter_tx_valid_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.737    ADC/counter_tx_valid_reg[16]_i_1_n_0
    SLICE_X87Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.851 r  ADC/counter_tx_valid_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.851    ADC/counter_tx_valid_reg[20]_i_1_n_0
    SLICE_X87Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.965 r  ADC/counter_tx_valid_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.965    ADC/counter_tx_valid_reg[24]_i_1_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   230.299 r  ADC/counter_tx_valid_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000   230.299    ADC_n_31
    SLICE_X87Y107        FDRE                                         r  counter_tx_valid_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    220.000   220.000 r  
    P17                                               0.000   220.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   220.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   221.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   222.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   222.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   224.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   224.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.598   225.981    CLK
    SLICE_X87Y107        FDRE                                         r  counter_tx_valid_reg[29]/C
                         clock pessimism              0.147   226.128    
                         clock uncertainty           -0.234   225.893    
    SLICE_X87Y107        FDRE (Setup_fdre_C_D)        0.062   225.955    counter_tx_valid_reg[29]
  -------------------------------------------------------------------
                         required time                        225.955    
                         arrival time                        -230.300    
  -------------------------------------------------------------------
                         slack                                 -4.344    

Slack (VIOLATED) :        -4.323ns  (required time - arrival time)
  Source:                 ADC/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            counter_tx_valid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (CLK_OUT1_clock_generator rise@220.000ns - CLK_OUT3_clock_generator rise@218.750ns)
  Data Path Delay:        5.197ns  (logic 2.499ns (48.084%)  route 2.698ns (51.916%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 225.981 - 220.000 ) 
    Source Clock Delay      (SCD):    6.331ns = ( 225.081 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                    218.750   218.750 r  
    P17                                               0.000   218.750 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   218.750    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488   220.238 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   221.471    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   221.559 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   223.269    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   223.365 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          1.716   225.081    ADC/CLK_OUT3
    SLICE_X83Y103        FDRE                                         r  ADC/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.456   225.537 f  ADC/counter_reg[12]/Q
                         net (fo=7, routed)           0.848   226.385    ADC/counter_reg[12]
    SLICE_X84Y104        LUT6 (Prop_lut6_I0_O)        0.124   226.509 f  ADC/o_adc_data[15]_i_7/O
                         net (fo=1, routed)           0.658   227.167    ADC/o_adc_data[15]_i_7_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I0_O)        0.124   227.291 f  ADC/o_adc_data[15]_i_6/O
                         net (fo=2, routed)           0.476   227.767    ADC/o_adc_data[15]_i_6_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I0_O)        0.124   227.891 f  ADC/tx_data[7]_i_7/O
                         net (fo=42, routed)          0.716   228.607    ADC/tx_data[7]_i_7_n_0
    SLICE_X87Y100        LUT2 (Prop_lut2_I1_O)        0.124   228.731 r  ADC/counter_tx_valid[0]_i_5/O
                         net (fo=1, routed)           0.000   228.731    ADC/counter_tx_valid[0]_i_5_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   229.281 r  ADC/counter_tx_valid_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.281    ADC/counter_tx_valid_reg[0]_i_1_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.395 r  ADC/counter_tx_valid_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.395    ADC/counter_tx_valid_reg[4]_i_1_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.509 r  ADC/counter_tx_valid_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.509    ADC/counter_tx_valid_reg[8]_i_1_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.623 r  ADC/counter_tx_valid_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.623    ADC/counter_tx_valid_reg[12]_i_1_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.737 r  ADC/counter_tx_valid_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.737    ADC/counter_tx_valid_reg[16]_i_1_n_0
    SLICE_X87Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.851 r  ADC/counter_tx_valid_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.851    ADC/counter_tx_valid_reg[20]_i_1_n_0
    SLICE_X87Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.965 r  ADC/counter_tx_valid_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.965    ADC/counter_tx_valid_reg[24]_i_1_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   230.278 r  ADC/counter_tx_valid_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000   230.278    ADC_n_29
    SLICE_X87Y107        FDRE                                         r  counter_tx_valid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    220.000   220.000 r  
    P17                                               0.000   220.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   220.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   221.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   222.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   222.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   224.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   224.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.598   225.981    CLK
    SLICE_X87Y107        FDRE                                         r  counter_tx_valid_reg[31]/C
                         clock pessimism              0.147   226.128    
                         clock uncertainty           -0.234   225.893    
    SLICE_X87Y107        FDRE (Setup_fdre_C_D)        0.062   225.955    counter_tx_valid_reg[31]
  -------------------------------------------------------------------
                         required time                        225.955    
                         arrival time                        -230.279    
  -------------------------------------------------------------------
                         slack                                 -4.323    

Slack (VIOLATED) :        -4.249ns  (required time - arrival time)
  Source:                 ADC/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            counter_tx_valid_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (CLK_OUT1_clock_generator rise@220.000ns - CLK_OUT3_clock_generator rise@218.750ns)
  Data Path Delay:        5.123ns  (logic 2.425ns (47.335%)  route 2.698ns (52.665%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 225.981 - 220.000 ) 
    Source Clock Delay      (SCD):    6.331ns = ( 225.081 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                    218.750   218.750 r  
    P17                                               0.000   218.750 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   218.750    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488   220.238 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   221.471    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   221.559 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   223.269    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   223.365 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          1.716   225.081    ADC/CLK_OUT3
    SLICE_X83Y103        FDRE                                         r  ADC/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.456   225.537 f  ADC/counter_reg[12]/Q
                         net (fo=7, routed)           0.848   226.385    ADC/counter_reg[12]
    SLICE_X84Y104        LUT6 (Prop_lut6_I0_O)        0.124   226.509 f  ADC/o_adc_data[15]_i_7/O
                         net (fo=1, routed)           0.658   227.167    ADC/o_adc_data[15]_i_7_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I0_O)        0.124   227.291 f  ADC/o_adc_data[15]_i_6/O
                         net (fo=2, routed)           0.476   227.767    ADC/o_adc_data[15]_i_6_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I0_O)        0.124   227.891 f  ADC/tx_data[7]_i_7/O
                         net (fo=42, routed)          0.716   228.607    ADC/tx_data[7]_i_7_n_0
    SLICE_X87Y100        LUT2 (Prop_lut2_I1_O)        0.124   228.731 r  ADC/counter_tx_valid[0]_i_5/O
                         net (fo=1, routed)           0.000   228.731    ADC/counter_tx_valid[0]_i_5_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   229.281 r  ADC/counter_tx_valid_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.281    ADC/counter_tx_valid_reg[0]_i_1_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.395 r  ADC/counter_tx_valid_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.395    ADC/counter_tx_valid_reg[4]_i_1_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.509 r  ADC/counter_tx_valid_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.509    ADC/counter_tx_valid_reg[8]_i_1_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.623 r  ADC/counter_tx_valid_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.623    ADC/counter_tx_valid_reg[12]_i_1_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.737 r  ADC/counter_tx_valid_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.737    ADC/counter_tx_valid_reg[16]_i_1_n_0
    SLICE_X87Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.851 r  ADC/counter_tx_valid_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.851    ADC/counter_tx_valid_reg[20]_i_1_n_0
    SLICE_X87Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.965 r  ADC/counter_tx_valid_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.965    ADC/counter_tx_valid_reg[24]_i_1_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   230.204 r  ADC/counter_tx_valid_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000   230.204    ADC_n_30
    SLICE_X87Y107        FDRE                                         r  counter_tx_valid_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    220.000   220.000 r  
    P17                                               0.000   220.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   220.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   221.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   222.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   222.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   224.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   224.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.598   225.981    CLK
    SLICE_X87Y107        FDRE                                         r  counter_tx_valid_reg[30]/C
                         clock pessimism              0.147   226.128    
                         clock uncertainty           -0.234   225.893    
    SLICE_X87Y107        FDRE (Setup_fdre_C_D)        0.062   225.955    counter_tx_valid_reg[30]
  -------------------------------------------------------------------
                         required time                        225.955    
                         arrival time                        -230.205    
  -------------------------------------------------------------------
                         slack                                 -4.249    

Slack (VIOLATED) :        -4.233ns  (required time - arrival time)
  Source:                 ADC/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            counter_tx_valid_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (CLK_OUT1_clock_generator rise@220.000ns - CLK_OUT3_clock_generator rise@218.750ns)
  Data Path Delay:        5.107ns  (logic 2.409ns (47.170%)  route 2.698ns (52.830%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 225.981 - 220.000 ) 
    Source Clock Delay      (SCD):    6.331ns = ( 225.081 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                    218.750   218.750 r  
    P17                                               0.000   218.750 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   218.750    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488   220.238 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   221.471    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   221.559 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   223.269    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   223.365 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          1.716   225.081    ADC/CLK_OUT3
    SLICE_X83Y103        FDRE                                         r  ADC/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.456   225.537 f  ADC/counter_reg[12]/Q
                         net (fo=7, routed)           0.848   226.385    ADC/counter_reg[12]
    SLICE_X84Y104        LUT6 (Prop_lut6_I0_O)        0.124   226.509 f  ADC/o_adc_data[15]_i_7/O
                         net (fo=1, routed)           0.658   227.167    ADC/o_adc_data[15]_i_7_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I0_O)        0.124   227.291 f  ADC/o_adc_data[15]_i_6/O
                         net (fo=2, routed)           0.476   227.767    ADC/o_adc_data[15]_i_6_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I0_O)        0.124   227.891 f  ADC/tx_data[7]_i_7/O
                         net (fo=42, routed)          0.716   228.607    ADC/tx_data[7]_i_7_n_0
    SLICE_X87Y100        LUT2 (Prop_lut2_I1_O)        0.124   228.731 r  ADC/counter_tx_valid[0]_i_5/O
                         net (fo=1, routed)           0.000   228.731    ADC/counter_tx_valid[0]_i_5_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   229.281 r  ADC/counter_tx_valid_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.281    ADC/counter_tx_valid_reg[0]_i_1_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.395 r  ADC/counter_tx_valid_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.395    ADC/counter_tx_valid_reg[4]_i_1_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.509 r  ADC/counter_tx_valid_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.509    ADC/counter_tx_valid_reg[8]_i_1_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.623 r  ADC/counter_tx_valid_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.623    ADC/counter_tx_valid_reg[12]_i_1_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.737 r  ADC/counter_tx_valid_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.737    ADC/counter_tx_valid_reg[16]_i_1_n_0
    SLICE_X87Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.851 r  ADC/counter_tx_valid_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.851    ADC/counter_tx_valid_reg[20]_i_1_n_0
    SLICE_X87Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.965 r  ADC/counter_tx_valid_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.965    ADC/counter_tx_valid_reg[24]_i_1_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   230.188 r  ADC/counter_tx_valid_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000   230.188    ADC_n_32
    SLICE_X87Y107        FDRE                                         r  counter_tx_valid_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    220.000   220.000 r  
    P17                                               0.000   220.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   220.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   221.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   222.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   222.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   224.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   224.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.598   225.981    CLK
    SLICE_X87Y107        FDRE                                         r  counter_tx_valid_reg[28]/C
                         clock pessimism              0.147   226.128    
                         clock uncertainty           -0.234   225.893    
    SLICE_X87Y107        FDRE (Setup_fdre_C_D)        0.062   225.955    counter_tx_valid_reg[28]
  -------------------------------------------------------------------
                         required time                        225.955    
                         arrival time                        -230.189    
  -------------------------------------------------------------------
                         slack                                 -4.233    

Slack (VIOLATED) :        -4.229ns  (required time - arrival time)
  Source:                 ADC/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            counter_tx_valid_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (CLK_OUT1_clock_generator rise@220.000ns - CLK_OUT3_clock_generator rise@218.750ns)
  Data Path Delay:        5.104ns  (logic 2.406ns (47.138%)  route 2.698ns (52.861%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.982ns = ( 225.982 - 220.000 ) 
    Source Clock Delay      (SCD):    6.331ns = ( 225.081 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                    218.750   218.750 r  
    P17                                               0.000   218.750 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   218.750    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488   220.238 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   221.471    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   221.559 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   223.269    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   223.365 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          1.716   225.081    ADC/CLK_OUT3
    SLICE_X83Y103        FDRE                                         r  ADC/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.456   225.537 f  ADC/counter_reg[12]/Q
                         net (fo=7, routed)           0.848   226.385    ADC/counter_reg[12]
    SLICE_X84Y104        LUT6 (Prop_lut6_I0_O)        0.124   226.509 f  ADC/o_adc_data[15]_i_7/O
                         net (fo=1, routed)           0.658   227.167    ADC/o_adc_data[15]_i_7_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I0_O)        0.124   227.291 f  ADC/o_adc_data[15]_i_6/O
                         net (fo=2, routed)           0.476   227.767    ADC/o_adc_data[15]_i_6_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I0_O)        0.124   227.891 f  ADC/tx_data[7]_i_7/O
                         net (fo=42, routed)          0.716   228.607    ADC/tx_data[7]_i_7_n_0
    SLICE_X87Y100        LUT2 (Prop_lut2_I1_O)        0.124   228.731 r  ADC/counter_tx_valid[0]_i_5/O
                         net (fo=1, routed)           0.000   228.731    ADC/counter_tx_valid[0]_i_5_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   229.281 r  ADC/counter_tx_valid_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.281    ADC/counter_tx_valid_reg[0]_i_1_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.395 r  ADC/counter_tx_valid_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.395    ADC/counter_tx_valid_reg[4]_i_1_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.509 r  ADC/counter_tx_valid_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.509    ADC/counter_tx_valid_reg[8]_i_1_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.623 r  ADC/counter_tx_valid_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.623    ADC/counter_tx_valid_reg[12]_i_1_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.737 r  ADC/counter_tx_valid_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.737    ADC/counter_tx_valid_reg[16]_i_1_n_0
    SLICE_X87Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.851 r  ADC/counter_tx_valid_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.851    ADC/counter_tx_valid_reg[20]_i_1_n_0
    SLICE_X87Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   230.185 r  ADC/counter_tx_valid_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000   230.185    ADC_n_27
    SLICE_X87Y106        FDRE                                         r  counter_tx_valid_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    220.000   220.000 r  
    P17                                               0.000   220.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   220.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   221.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   222.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   222.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   224.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   224.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.599   225.982    CLK
    SLICE_X87Y106        FDRE                                         r  counter_tx_valid_reg[25]/C
                         clock pessimism              0.147   226.129    
                         clock uncertainty           -0.234   225.894    
    SLICE_X87Y106        FDRE (Setup_fdre_C_D)        0.062   225.956    counter_tx_valid_reg[25]
  -------------------------------------------------------------------
                         required time                        225.956    
                         arrival time                        -230.186    
  -------------------------------------------------------------------
                         slack                                 -4.229    

Slack (VIOLATED) :        -4.208ns  (required time - arrival time)
  Source:                 ADC/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            counter_tx_valid_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (CLK_OUT1_clock_generator rise@220.000ns - CLK_OUT3_clock_generator rise@218.750ns)
  Data Path Delay:        5.083ns  (logic 2.385ns (46.920%)  route 2.698ns (53.080%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.982ns = ( 225.982 - 220.000 ) 
    Source Clock Delay      (SCD):    6.331ns = ( 225.081 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                    218.750   218.750 r  
    P17                                               0.000   218.750 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   218.750    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488   220.238 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   221.471    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   221.559 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   223.269    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   223.365 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          1.716   225.081    ADC/CLK_OUT3
    SLICE_X83Y103        FDRE                                         r  ADC/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.456   225.537 f  ADC/counter_reg[12]/Q
                         net (fo=7, routed)           0.848   226.385    ADC/counter_reg[12]
    SLICE_X84Y104        LUT6 (Prop_lut6_I0_O)        0.124   226.509 f  ADC/o_adc_data[15]_i_7/O
                         net (fo=1, routed)           0.658   227.167    ADC/o_adc_data[15]_i_7_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I0_O)        0.124   227.291 f  ADC/o_adc_data[15]_i_6/O
                         net (fo=2, routed)           0.476   227.767    ADC/o_adc_data[15]_i_6_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I0_O)        0.124   227.891 f  ADC/tx_data[7]_i_7/O
                         net (fo=42, routed)          0.716   228.607    ADC/tx_data[7]_i_7_n_0
    SLICE_X87Y100        LUT2 (Prop_lut2_I1_O)        0.124   228.731 r  ADC/counter_tx_valid[0]_i_5/O
                         net (fo=1, routed)           0.000   228.731    ADC/counter_tx_valid[0]_i_5_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   229.281 r  ADC/counter_tx_valid_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.281    ADC/counter_tx_valid_reg[0]_i_1_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.395 r  ADC/counter_tx_valid_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.395    ADC/counter_tx_valid_reg[4]_i_1_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.509 r  ADC/counter_tx_valid_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.509    ADC/counter_tx_valid_reg[8]_i_1_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.623 r  ADC/counter_tx_valid_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.623    ADC/counter_tx_valid_reg[12]_i_1_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.737 r  ADC/counter_tx_valid_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.737    ADC/counter_tx_valid_reg[16]_i_1_n_0
    SLICE_X87Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.851 r  ADC/counter_tx_valid_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.851    ADC/counter_tx_valid_reg[20]_i_1_n_0
    SLICE_X87Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   230.164 r  ADC/counter_tx_valid_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000   230.164    ADC_n_25
    SLICE_X87Y106        FDRE                                         r  counter_tx_valid_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    220.000   220.000 r  
    P17                                               0.000   220.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   220.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   221.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   222.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   222.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   224.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   224.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.599   225.982    CLK
    SLICE_X87Y106        FDRE                                         r  counter_tx_valid_reg[27]/C
                         clock pessimism              0.147   226.129    
                         clock uncertainty           -0.234   225.894    
    SLICE_X87Y106        FDRE (Setup_fdre_C_D)        0.062   225.956    counter_tx_valid_reg[27]
  -------------------------------------------------------------------
                         required time                        225.956    
                         arrival time                        -230.165    
  -------------------------------------------------------------------
                         slack                                 -4.208    

Slack (VIOLATED) :        -4.134ns  (required time - arrival time)
  Source:                 ADC/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            counter_tx_valid_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (CLK_OUT1_clock_generator rise@220.000ns - CLK_OUT3_clock_generator rise@218.750ns)
  Data Path Delay:        5.009ns  (logic 2.311ns (46.136%)  route 2.698ns (53.864%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.982ns = ( 225.982 - 220.000 ) 
    Source Clock Delay      (SCD):    6.331ns = ( 225.081 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                    218.750   218.750 r  
    P17                                               0.000   218.750 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   218.750    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488   220.238 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   221.471    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   221.559 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   223.269    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   223.365 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          1.716   225.081    ADC/CLK_OUT3
    SLICE_X83Y103        FDRE                                         r  ADC/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.456   225.537 f  ADC/counter_reg[12]/Q
                         net (fo=7, routed)           0.848   226.385    ADC/counter_reg[12]
    SLICE_X84Y104        LUT6 (Prop_lut6_I0_O)        0.124   226.509 f  ADC/o_adc_data[15]_i_7/O
                         net (fo=1, routed)           0.658   227.167    ADC/o_adc_data[15]_i_7_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I0_O)        0.124   227.291 f  ADC/o_adc_data[15]_i_6/O
                         net (fo=2, routed)           0.476   227.767    ADC/o_adc_data[15]_i_6_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I0_O)        0.124   227.891 f  ADC/tx_data[7]_i_7/O
                         net (fo=42, routed)          0.716   228.607    ADC/tx_data[7]_i_7_n_0
    SLICE_X87Y100        LUT2 (Prop_lut2_I1_O)        0.124   228.731 r  ADC/counter_tx_valid[0]_i_5/O
                         net (fo=1, routed)           0.000   228.731    ADC/counter_tx_valid[0]_i_5_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   229.281 r  ADC/counter_tx_valid_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.281    ADC/counter_tx_valid_reg[0]_i_1_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.395 r  ADC/counter_tx_valid_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.395    ADC/counter_tx_valid_reg[4]_i_1_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.509 r  ADC/counter_tx_valid_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.509    ADC/counter_tx_valid_reg[8]_i_1_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.623 r  ADC/counter_tx_valid_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.623    ADC/counter_tx_valid_reg[12]_i_1_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.737 r  ADC/counter_tx_valid_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.737    ADC/counter_tx_valid_reg[16]_i_1_n_0
    SLICE_X87Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.851 r  ADC/counter_tx_valid_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.851    ADC/counter_tx_valid_reg[20]_i_1_n_0
    SLICE_X87Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   230.090 r  ADC/counter_tx_valid_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000   230.090    ADC_n_26
    SLICE_X87Y106        FDRE                                         r  counter_tx_valid_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    220.000   220.000 r  
    P17                                               0.000   220.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   220.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   221.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   222.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   222.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   224.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   224.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.599   225.982    CLK
    SLICE_X87Y106        FDRE                                         r  counter_tx_valid_reg[26]/C
                         clock pessimism              0.147   226.129    
                         clock uncertainty           -0.234   225.894    
    SLICE_X87Y106        FDRE (Setup_fdre_C_D)        0.062   225.956    counter_tx_valid_reg[26]
  -------------------------------------------------------------------
                         required time                        225.956    
                         arrival time                        -230.091    
  -------------------------------------------------------------------
                         slack                                 -4.134    

Slack (VIOLATED) :        -4.118ns  (required time - arrival time)
  Source:                 ADC/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            counter_tx_valid_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (CLK_OUT1_clock_generator rise@220.000ns - CLK_OUT3_clock_generator rise@218.750ns)
  Data Path Delay:        4.993ns  (logic 2.295ns (45.963%)  route 2.698ns (54.037%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.982ns = ( 225.982 - 220.000 ) 
    Source Clock Delay      (SCD):    6.331ns = ( 225.081 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                    218.750   218.750 r  
    P17                                               0.000   218.750 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   218.750    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488   220.238 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   221.471    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   221.559 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   223.269    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   223.365 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          1.716   225.081    ADC/CLK_OUT3
    SLICE_X83Y103        FDRE                                         r  ADC/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.456   225.537 f  ADC/counter_reg[12]/Q
                         net (fo=7, routed)           0.848   226.385    ADC/counter_reg[12]
    SLICE_X84Y104        LUT6 (Prop_lut6_I0_O)        0.124   226.509 f  ADC/o_adc_data[15]_i_7/O
                         net (fo=1, routed)           0.658   227.167    ADC/o_adc_data[15]_i_7_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I0_O)        0.124   227.291 f  ADC/o_adc_data[15]_i_6/O
                         net (fo=2, routed)           0.476   227.767    ADC/o_adc_data[15]_i_6_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I0_O)        0.124   227.891 f  ADC/tx_data[7]_i_7/O
                         net (fo=42, routed)          0.716   228.607    ADC/tx_data[7]_i_7_n_0
    SLICE_X87Y100        LUT2 (Prop_lut2_I1_O)        0.124   228.731 r  ADC/counter_tx_valid[0]_i_5/O
                         net (fo=1, routed)           0.000   228.731    ADC/counter_tx_valid[0]_i_5_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   229.281 r  ADC/counter_tx_valid_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.281    ADC/counter_tx_valid_reg[0]_i_1_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.395 r  ADC/counter_tx_valid_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.395    ADC/counter_tx_valid_reg[4]_i_1_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.509 r  ADC/counter_tx_valid_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.509    ADC/counter_tx_valid_reg[8]_i_1_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.623 r  ADC/counter_tx_valid_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.623    ADC/counter_tx_valid_reg[12]_i_1_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.737 r  ADC/counter_tx_valid_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.737    ADC/counter_tx_valid_reg[16]_i_1_n_0
    SLICE_X87Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.851 r  ADC/counter_tx_valid_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.851    ADC/counter_tx_valid_reg[20]_i_1_n_0
    SLICE_X87Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   230.074 r  ADC/counter_tx_valid_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000   230.074    ADC_n_28
    SLICE_X87Y106        FDRE                                         r  counter_tx_valid_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    220.000   220.000 r  
    P17                                               0.000   220.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   220.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   221.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   222.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   222.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   224.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   224.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.599   225.982    CLK
    SLICE_X87Y106        FDRE                                         r  counter_tx_valid_reg[24]/C
                         clock pessimism              0.147   226.129    
                         clock uncertainty           -0.234   225.894    
    SLICE_X87Y106        FDRE (Setup_fdre_C_D)        0.062   225.956    counter_tx_valid_reg[24]
  -------------------------------------------------------------------
                         required time                        225.956    
                         arrival time                        -230.075    
  -------------------------------------------------------------------
                         slack                                 -4.118    

Slack (VIOLATED) :        -4.115ns  (required time - arrival time)
  Source:                 ADC/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            counter_tx_valid_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (CLK_OUT1_clock_generator rise@220.000ns - CLK_OUT3_clock_generator rise@218.750ns)
  Data Path Delay:        4.990ns  (logic 2.292ns (45.931%)  route 2.698ns (54.069%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.982ns = ( 225.982 - 220.000 ) 
    Source Clock Delay      (SCD):    6.331ns = ( 225.081 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                    218.750   218.750 r  
    P17                                               0.000   218.750 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   218.750    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488   220.238 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   221.471    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   221.559 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   223.269    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   223.365 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          1.716   225.081    ADC/CLK_OUT3
    SLICE_X83Y103        FDRE                                         r  ADC/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.456   225.537 f  ADC/counter_reg[12]/Q
                         net (fo=7, routed)           0.848   226.385    ADC/counter_reg[12]
    SLICE_X84Y104        LUT6 (Prop_lut6_I0_O)        0.124   226.509 f  ADC/o_adc_data[15]_i_7/O
                         net (fo=1, routed)           0.658   227.167    ADC/o_adc_data[15]_i_7_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I0_O)        0.124   227.291 f  ADC/o_adc_data[15]_i_6/O
                         net (fo=2, routed)           0.476   227.767    ADC/o_adc_data[15]_i_6_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I0_O)        0.124   227.891 f  ADC/tx_data[7]_i_7/O
                         net (fo=42, routed)          0.716   228.607    ADC/tx_data[7]_i_7_n_0
    SLICE_X87Y100        LUT2 (Prop_lut2_I1_O)        0.124   228.731 r  ADC/counter_tx_valid[0]_i_5/O
                         net (fo=1, routed)           0.000   228.731    ADC/counter_tx_valid[0]_i_5_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   229.281 r  ADC/counter_tx_valid_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.281    ADC/counter_tx_valid_reg[0]_i_1_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.395 r  ADC/counter_tx_valid_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.395    ADC/counter_tx_valid_reg[4]_i_1_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.509 r  ADC/counter_tx_valid_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.509    ADC/counter_tx_valid_reg[8]_i_1_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.623 r  ADC/counter_tx_valid_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.623    ADC/counter_tx_valid_reg[12]_i_1_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.737 r  ADC/counter_tx_valid_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.737    ADC/counter_tx_valid_reg[16]_i_1_n_0
    SLICE_X87Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   230.071 r  ADC/counter_tx_valid_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000   230.071    ADC_n_23
    SLICE_X87Y105        FDRE                                         r  counter_tx_valid_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    220.000   220.000 r  
    P17                                               0.000   220.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   220.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   221.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   222.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   222.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   224.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   224.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.599   225.982    CLK
    SLICE_X87Y105        FDRE                                         r  counter_tx_valid_reg[21]/C
                         clock pessimism              0.147   226.129    
                         clock uncertainty           -0.234   225.894    
    SLICE_X87Y105        FDRE (Setup_fdre_C_D)        0.062   225.956    counter_tx_valid_reg[21]
  -------------------------------------------------------------------
                         required time                        225.956    
                         arrival time                        -230.072    
  -------------------------------------------------------------------
                         slack                                 -4.115    

Slack (VIOLATED) :        -4.094ns  (required time - arrival time)
  Source:                 ADC/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            counter_tx_valid_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (CLK_OUT1_clock_generator rise@220.000ns - CLK_OUT3_clock_generator rise@218.750ns)
  Data Path Delay:        4.969ns  (logic 2.271ns (45.702%)  route 2.698ns (54.298%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.982ns = ( 225.982 - 220.000 ) 
    Source Clock Delay      (SCD):    6.331ns = ( 225.081 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                    218.750   218.750 r  
    P17                                               0.000   218.750 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   218.750    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488   220.238 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   221.471    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   221.559 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   223.269    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   223.365 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          1.716   225.081    ADC/CLK_OUT3
    SLICE_X83Y103        FDRE                                         r  ADC/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.456   225.537 f  ADC/counter_reg[12]/Q
                         net (fo=7, routed)           0.848   226.385    ADC/counter_reg[12]
    SLICE_X84Y104        LUT6 (Prop_lut6_I0_O)        0.124   226.509 f  ADC/o_adc_data[15]_i_7/O
                         net (fo=1, routed)           0.658   227.167    ADC/o_adc_data[15]_i_7_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I0_O)        0.124   227.291 f  ADC/o_adc_data[15]_i_6/O
                         net (fo=2, routed)           0.476   227.767    ADC/o_adc_data[15]_i_6_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I0_O)        0.124   227.891 f  ADC/tx_data[7]_i_7/O
                         net (fo=42, routed)          0.716   228.607    ADC/tx_data[7]_i_7_n_0
    SLICE_X87Y100        LUT2 (Prop_lut2_I1_O)        0.124   228.731 r  ADC/counter_tx_valid[0]_i_5/O
                         net (fo=1, routed)           0.000   228.731    ADC/counter_tx_valid[0]_i_5_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   229.281 r  ADC/counter_tx_valid_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.281    ADC/counter_tx_valid_reg[0]_i_1_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.395 r  ADC/counter_tx_valid_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.395    ADC/counter_tx_valid_reg[4]_i_1_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.509 r  ADC/counter_tx_valid_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.509    ADC/counter_tx_valid_reg[8]_i_1_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.623 r  ADC/counter_tx_valid_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.623    ADC/counter_tx_valid_reg[12]_i_1_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.737 r  ADC/counter_tx_valid_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   229.737    ADC/counter_tx_valid_reg[16]_i_1_n_0
    SLICE_X87Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   230.050 r  ADC/counter_tx_valid_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000   230.050    ADC_n_21
    SLICE_X87Y105        FDRE                                         r  counter_tx_valid_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    220.000   220.000 r  
    P17                                               0.000   220.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   220.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   221.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   222.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   222.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   224.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   224.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.599   225.982    CLK
    SLICE_X87Y105        FDRE                                         r  counter_tx_valid_reg[23]/C
                         clock pessimism              0.147   226.129    
                         clock uncertainty           -0.234   225.894    
    SLICE_X87Y105        FDRE (Setup_fdre_C_D)        0.062   225.956    counter_tx_valid_reg[23]
  -------------------------------------------------------------------
                         required time                        225.956    
                         arrival time                        -230.051    
  -------------------------------------------------------------------
                         slack                                 -4.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ADC/o_adc_data_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (CLK_OUT1_clock_generator rise@140.000ns - CLK_OUT3_clock_generator fall@140.625ns)
  Data Path Delay:        0.313ns  (logic 0.191ns (60.962%)  route 0.122ns (39.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns = ( 142.420 - 140.000 ) 
    Source Clock Delay      (SCD):    1.869ns = ( 142.494 - 140.625 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator fall edge)
                                                    140.625   140.625 f  
    P17                                               0.000   140.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   140.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256   140.881 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   141.321    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   141.371 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495   141.866    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   141.892 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          0.603   142.494    ADC/CLK_OUT3
    SLICE_X85Y101        FDRE                                         r  ADC/o_adc_data_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDRE (Prop_fdre_C_Q)         0.146   142.640 r  ADC/o_adc_data_reg[9]/Q
                         net (fo=2, routed)           0.122   142.763    ADC/o_adc_data_reg_n_0_[9]
    SLICE_X84Y102        LUT6 (Prop_lut6_I5_O)        0.045   142.808 r  ADC/tx_data[1]_i_1/O
                         net (fo=1, routed)           0.000   142.808    ADC_n_40
    SLICE_X84Y102        FDRE                                         r  tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    140.000   140.000 r  
    P17                                               0.000   140.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   140.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444   140.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   140.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   140.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540   141.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   141.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.874   142.420    CLK
    SLICE_X84Y102        FDRE                                         r  tx_data_reg[1]/C
                         clock pessimism             -0.228   142.192    
                         clock uncertainty            0.234   142.426    
    SLICE_X84Y102        FDRE (Hold_fdre_C_D)         0.120   142.546    tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                       -142.546    
                         arrival time                         142.808    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 ADC/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.276ns (27.072%)  route 0.743ns (72.928%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          0.603     1.869    ADC/CLK_OUT3
    SLICE_X83Y102        FDRE                                         r  ADC/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y102        FDRE (Prop_fdre_C_Q)         0.141     2.010 r  ADC/counter_reg[1]/Q
                         net (fo=18, routed)          0.216     2.226    ADC/counter_reg[1]
    SLICE_X82Y103        LUT2 (Prop_lut2_I0_O)        0.045     2.271 r  ADC/o_adc_data[15]_i_4/O
                         net (fo=3, routed)           0.198     2.469    ADC/o_adc_data[15]_i_4_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I2_O)        0.045     2.514 r  ADC/tx_data[7]_i_7/O
                         net (fo=42, routed)          0.330     2.844    ADC/tx_data[7]_i_7_n_0
    SLICE_X84Y102        LUT6 (Prop_lut6_I3_O)        0.045     2.889 r  ADC/tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     2.889    ADC_n_39
    SLICE_X84Y102        FDRE                                         r  tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.874     2.420    CLK
    SLICE_X84Y102        FDRE                                         r  tx_data_reg[2]/C
                         clock pessimism             -0.231     2.189    
                         clock uncertainty            0.234     2.423    
    SLICE_X84Y102        FDRE (Hold_fdre_C_D)         0.121     2.544    tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.544    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 ADC/o_adc_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (CLK_OUT1_clock_generator rise@140.000ns - CLK_OUT3_clock_generator fall@140.625ns)
  Data Path Delay:        0.416ns  (logic 0.212ns (50.928%)  route 0.204ns (49.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns = ( 142.420 - 140.000 ) 
    Source Clock Delay      (SCD):    1.869ns = ( 142.494 - 140.625 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator fall edge)
                                                    140.625   140.625 f  
    P17                                               0.000   140.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   140.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256   140.881 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   141.321    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   141.371 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495   141.866    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   141.892 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          0.603   142.494    ADC/CLK_OUT3
    SLICE_X84Y101        FDRE                                         r  ADC/o_adc_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y101        FDRE (Prop_fdre_C_Q)         0.167   142.661 r  ADC/o_adc_data_reg[0]/Q
                         net (fo=2, routed)           0.204   142.866    ADC/o_adc_data_reg_n_0_[0]
    SLICE_X84Y102        LUT6 (Prop_lut6_I0_O)        0.045   142.911 r  ADC/tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000   142.911    ADC_n_41
    SLICE_X84Y102        FDRE                                         r  tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    140.000   140.000 r  
    P17                                               0.000   140.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   140.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444   140.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   140.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   140.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540   141.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   141.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.874   142.420    CLK
    SLICE_X84Y102        FDRE                                         r  tx_data_reg[0]/C
                         clock pessimism             -0.228   142.192    
                         clock uncertainty            0.234   142.426    
    SLICE_X84Y102        FDRE (Hold_fdre_C_D)         0.121   142.547    tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                       -142.547    
                         arrival time                         142.911    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 ADC/o_adc_data_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            tx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (CLK_OUT1_clock_generator rise@140.000ns - CLK_OUT3_clock_generator fall@140.625ns)
  Data Path Delay:        0.391ns  (logic 0.191ns (48.862%)  route 0.200ns (51.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns = ( 142.421 - 140.000 ) 
    Source Clock Delay      (SCD):    1.870ns = ( 142.495 - 140.625 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator fall edge)
                                                    140.625   140.625 f  
    P17                                               0.000   140.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   140.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256   140.881 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   141.321    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   141.371 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495   141.866    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   141.892 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          0.604   142.495    ADC/CLK_OUT3
    SLICE_X89Y101        FDRE                                         r  ADC/o_adc_data_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.146   142.641 r  ADC/o_adc_data_reg[7]/Q
                         net (fo=2, routed)           0.200   142.841    ADC/o_adc_data_reg_n_0_[7]
    SLICE_X86Y102        LUT6 (Prop_lut6_I0_O)        0.045   142.886 r  ADC/tx_data[7]_i_2/O
                         net (fo=1, routed)           0.000   142.886    ADC_n_34
    SLICE_X86Y102        FDRE                                         r  tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    140.000   140.000 r  
    P17                                               0.000   140.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   140.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444   140.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   140.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   140.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540   141.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   141.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.875   142.421    CLK
    SLICE_X86Y102        FDRE                                         r  tx_data_reg[7]/C
                         clock pessimism             -0.228   142.193    
                         clock uncertainty            0.234   142.427    
    SLICE_X86Y102        FDRE (Hold_fdre_C_D)         0.092   142.519    tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                       -142.519    
                         arrival time                         142.886    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 ADC/o_adc_data_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (CLK_OUT1_clock_generator rise@140.000ns - CLK_OUT3_clock_generator fall@140.625ns)
  Data Path Delay:        0.410ns  (logic 0.191ns (46.538%)  route 0.219ns (53.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns = ( 142.421 - 140.000 ) 
    Source Clock Delay      (SCD):    1.870ns = ( 142.495 - 140.625 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator fall edge)
                                                    140.625   140.625 f  
    P17                                               0.000   140.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   140.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256   140.881 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   141.321    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   141.371 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495   141.866    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   141.892 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          0.604   142.495    ADC/CLK_OUT3
    SLICE_X86Y100        FDRE                                         r  ADC/o_adc_data_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDRE (Prop_fdre_C_Q)         0.146   142.641 r  ADC/o_adc_data_reg[4]/Q
                         net (fo=2, routed)           0.219   142.861    ADC/o_adc_data_reg_n_0_[4]
    SLICE_X86Y102        LUT6 (Prop_lut6_I0_O)        0.045   142.906 r  ADC/tx_data[4]_i_1/O
                         net (fo=1, routed)           0.000   142.906    ADC_n_37
    SLICE_X86Y102        FDRE                                         r  tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    140.000   140.000 r  
    P17                                               0.000   140.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   140.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444   140.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   140.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   140.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540   141.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   141.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.875   142.421    CLK
    SLICE_X86Y102        FDRE                                         r  tx_data_reg[4]/C
                         clock pessimism             -0.228   142.193    
                         clock uncertainty            0.234   142.427    
    SLICE_X86Y102        FDRE (Hold_fdre_C_D)         0.091   142.518    tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                       -142.518    
                         arrival time                         142.906    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 ADC/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            counter_tx_valid_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.341ns (32.314%)  route 0.714ns (67.686%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          0.603     1.869    ADC/CLK_OUT3
    SLICE_X83Y102        FDRE                                         r  ADC/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y102        FDRE (Prop_fdre_C_Q)         0.141     2.010 f  ADC/counter_reg[1]/Q
                         net (fo=18, routed)          0.216     2.226    ADC/counter_reg[1]
    SLICE_X82Y103        LUT2 (Prop_lut2_I0_O)        0.045     2.271 f  ADC/o_adc_data[15]_i_4/O
                         net (fo=3, routed)           0.198     2.469    ADC/o_adc_data[15]_i_4_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I2_O)        0.045     2.514 f  ADC/tx_data[7]_i_7/O
                         net (fo=42, routed)          0.301     2.815    ADC/tx_data[7]_i_7_n_0
    SLICE_X87Y102        LUT2 (Prop_lut2_I1_O)        0.045     2.860 r  ADC/counter_tx_valid[8]_i_4/O
                         net (fo=1, routed)           0.000     2.860    ADC/counter_tx_valid[8]_i_4_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.925 r  ADC/counter_tx_valid_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.925    ADC_n_11
    SLICE_X87Y102        FDRE                                         r  counter_tx_valid_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.875     2.421    CLK
    SLICE_X87Y102        FDRE                                         r  counter_tx_valid_reg[9]/C
                         clock pessimism             -0.231     2.190    
                         clock uncertainty            0.234     2.424    
    SLICE_X87Y102        FDRE (Hold_fdre_C_D)         0.105     2.529    counter_tx_valid_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.529    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 ADC/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.276ns (26.402%)  route 0.769ns (73.598%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          0.603     1.869    ADC/CLK_OUT3
    SLICE_X83Y102        FDRE                                         r  ADC/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y102        FDRE (Prop_fdre_C_Q)         0.141     2.010 r  ADC/counter_reg[1]/Q
                         net (fo=18, routed)          0.216     2.226    ADC/counter_reg[1]
    SLICE_X82Y103        LUT2 (Prop_lut2_I0_O)        0.045     2.271 r  ADC/o_adc_data[15]_i_4/O
                         net (fo=3, routed)           0.198     2.469    ADC/o_adc_data[15]_i_4_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I2_O)        0.045     2.514 r  ADC/tx_data[7]_i_7/O
                         net (fo=42, routed)          0.356     2.870    ADC/tx_data[7]_i_7_n_0
    SLICE_X89Y103        LUT6 (Prop_lut6_I3_O)        0.045     2.915 r  ADC/tx_data[6]_i_1/O
                         net (fo=1, routed)           0.000     2.915    ADC_n_35
    SLICE_X89Y103        FDRE                                         r  tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.874     2.420    CLK
    SLICE_X89Y103        FDRE                                         r  tx_data_reg[6]/C
                         clock pessimism             -0.231     2.189    
                         clock uncertainty            0.234     2.423    
    SLICE_X89Y103        FDRE (Hold_fdre_C_D)         0.092     2.515    tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.915    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 ADC/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            counter_tx_valid_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.342ns (32.177%)  route 0.721ns (67.823%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          0.603     1.869    ADC/CLK_OUT3
    SLICE_X83Y102        FDRE                                         r  ADC/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y102        FDRE (Prop_fdre_C_Q)         0.141     2.010 f  ADC/counter_reg[1]/Q
                         net (fo=18, routed)          0.216     2.226    ADC/counter_reg[1]
    SLICE_X82Y103        LUT2 (Prop_lut2_I0_O)        0.045     2.271 f  ADC/o_adc_data[15]_i_4/O
                         net (fo=3, routed)           0.198     2.469    ADC/o_adc_data[15]_i_4_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I2_O)        0.045     2.514 f  ADC/tx_data[7]_i_7/O
                         net (fo=42, routed)          0.307     2.821    ADC/tx_data[7]_i_7_n_0
    SLICE_X87Y103        LUT2 (Prop_lut2_I1_O)        0.045     2.866 r  ADC/counter_tx_valid[12]_i_3/O
                         net (fo=1, routed)           0.000     2.866    ADC/counter_tx_valid[12]_i_3_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.932 r  ADC/counter_tx_valid_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.932    ADC_n_14
    SLICE_X87Y103        FDRE                                         r  counter_tx_valid_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.874     2.420    CLK
    SLICE_X87Y103        FDRE                                         r  counter_tx_valid_reg[14]/C
                         clock pessimism             -0.231     2.189    
                         clock uncertainty            0.234     2.423    
    SLICE_X87Y103        FDRE (Hold_fdre_C_D)         0.105     2.528    counter_tx_valid_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.528    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 ADC/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            counter_tx_valid_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.339ns (31.894%)  route 0.724ns (68.106%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          0.603     1.869    ADC/CLK_OUT3
    SLICE_X83Y102        FDRE                                         r  ADC/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y102        FDRE (Prop_fdre_C_Q)         0.141     2.010 f  ADC/counter_reg[1]/Q
                         net (fo=18, routed)          0.216     2.226    ADC/counter_reg[1]
    SLICE_X82Y103        LUT2 (Prop_lut2_I0_O)        0.045     2.271 f  ADC/o_adc_data[15]_i_4/O
                         net (fo=3, routed)           0.198     2.469    ADC/o_adc_data[15]_i_4_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I2_O)        0.045     2.514 f  ADC/tx_data[7]_i_7/O
                         net (fo=42, routed)          0.310     2.824    ADC/tx_data[7]_i_7_n_0
    SLICE_X87Y103        LUT2 (Prop_lut2_I1_O)        0.045     2.869 r  ADC/counter_tx_valid[12]_i_2/O
                         net (fo=1, routed)           0.000     2.869    ADC/counter_tx_valid[12]_i_2_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.932 r  ADC/counter_tx_valid_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.932    ADC_n_13
    SLICE_X87Y103        FDRE                                         r  counter_tx_valid_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.874     2.420    CLK
    SLICE_X87Y103        FDRE                                         r  counter_tx_valid_reg[15]/C
                         clock pessimism             -0.231     2.189    
                         clock uncertainty            0.234     2.423    
    SLICE_X87Y103        FDRE (Hold_fdre_C_D)         0.105     2.528    counter_tx_valid_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.528    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 ADC/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            counter_tx_valid_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.342ns (31.720%)  route 0.736ns (68.280%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=85, routed)          0.603     1.869    ADC/CLK_OUT3
    SLICE_X83Y102        FDRE                                         r  ADC/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y102        FDRE (Prop_fdre_C_Q)         0.141     2.010 f  ADC/counter_reg[1]/Q
                         net (fo=18, routed)          0.216     2.226    ADC/counter_reg[1]
    SLICE_X82Y103        LUT2 (Prop_lut2_I0_O)        0.045     2.271 f  ADC/o_adc_data[15]_i_4/O
                         net (fo=3, routed)           0.198     2.469    ADC/o_adc_data[15]_i_4_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I2_O)        0.045     2.514 f  ADC/tx_data[7]_i_7/O
                         net (fo=42, routed)          0.323     2.837    ADC/tx_data[7]_i_7_n_0
    SLICE_X87Y102        LUT2 (Prop_lut2_I1_O)        0.045     2.882 r  ADC/counter_tx_valid[8]_i_3/O
                         net (fo=1, routed)           0.000     2.882    ADC/counter_tx_valid[8]_i_3_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.948 r  ADC/counter_tx_valid_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.948    ADC_n_10
    SLICE_X87Y102        FDRE                                         r  counter_tx_valid_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.875     2.421    CLK
    SLICE_X87Y102        FDRE                                         r  counter_tx_valid_reg[10]/C
                         clock pessimism             -0.231     2.190    
                         clock uncertainty            0.234     2.424    
    SLICE_X87Y102        FDRE (Hold_fdre_C_D)         0.105     2.529    counter_tx_valid_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.529    
                         arrival time                           2.948    
  -------------------------------------------------------------------
                         slack                                  0.418    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_OUT1_clock_generator
  To Clock:  CLK_OUT1_clock_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.145ns  (required time - arrival time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.718ns (31.566%)  route 1.557ns (68.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.882ns = ( 15.882 - 10.000 ) 
    Source Clock Delay      (SCD):    6.316ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.701     6.316    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X72Y106        FDRE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.419     6.735 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     7.584    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X72Y106        LUT2 (Prop_lut2_I1_O)        0.299     7.883 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.708     8.591    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X70Y105        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.499    15.882    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y105        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.310    16.192    
                         clock uncertainty           -0.095    16.097    
    SLICE_X70Y105        FDPE (Recov_fdpe_C_PRE)     -0.361    15.736    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.736    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  7.145    

Slack (MET) :             7.145ns  (required time - arrival time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.718ns (31.566%)  route 1.557ns (68.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.882ns = ( 15.882 - 10.000 ) 
    Source Clock Delay      (SCD):    6.316ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.701     6.316    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X72Y106        FDRE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.419     6.735 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     7.584    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X72Y106        LUT2 (Prop_lut2_I1_O)        0.299     7.883 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.708     8.591    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X70Y105        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.499    15.882    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y105        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.310    16.192    
                         clock uncertainty           -0.095    16.097    
    SLICE_X70Y105        FDPE (Recov_fdpe_C_PRE)     -0.361    15.736    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.736    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  7.145    

Slack (MET) :             7.145ns  (required time - arrival time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.718ns (31.566%)  route 1.557ns (68.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.882ns = ( 15.882 - 10.000 ) 
    Source Clock Delay      (SCD):    6.316ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.701     6.316    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X72Y106        FDRE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.419     6.735 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     7.584    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X72Y106        LUT2 (Prop_lut2_I1_O)        0.299     7.883 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.708     8.591    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X70Y105        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.499    15.882    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y105        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.310    16.192    
                         clock uncertainty           -0.095    16.097    
    SLICE_X70Y105        FDPE (Recov_fdpe_C_PRE)     -0.361    15.736    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.736    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  7.145    

Slack (MET) :             7.286ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.773ns (34.616%)  route 1.460ns (65.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.994ns = ( 15.994 - 10.000 ) 
    Source Clock Delay      (SCD):    6.347ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.731     6.347    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X88Y98         FDRE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.478     6.825 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     7.678    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X88Y98         LUT2 (Prop_lut2_I1_O)        0.295     7.973 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.607     8.580    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X88Y97         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.610    15.994    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y97         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.328    16.322    
                         clock uncertainty           -0.095    16.227    
    SLICE_X88Y97         FDPE (Recov_fdpe_C_PRE)     -0.361    15.866    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.866    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                  7.286    

Slack (MET) :             7.286ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.773ns (34.616%)  route 1.460ns (65.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.994ns = ( 15.994 - 10.000 ) 
    Source Clock Delay      (SCD):    6.347ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.731     6.347    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X88Y98         FDRE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.478     6.825 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     7.678    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X88Y98         LUT2 (Prop_lut2_I1_O)        0.295     7.973 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.607     8.580    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X88Y97         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.610    15.994    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y97         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.328    16.322    
                         clock uncertainty           -0.095    16.227    
    SLICE_X88Y97         FDPE (Recov_fdpe_C_PRE)     -0.361    15.866    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.866    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                  7.286    

Slack (MET) :             7.286ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.773ns (34.616%)  route 1.460ns (65.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.994ns = ( 15.994 - 10.000 ) 
    Source Clock Delay      (SCD):    6.347ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.731     6.347    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X88Y98         FDRE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.478     6.825 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     7.678    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X88Y98         LUT2 (Prop_lut2_I1_O)        0.295     7.973 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.607     8.580    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X88Y97         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.610    15.994    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y97         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.328    16.322    
                         clock uncertainty           -0.095    16.227    
    SLICE_X88Y97         FDPE (Recov_fdpe_C_PRE)     -0.361    15.866    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.866    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                  7.286    

Slack (MET) :             8.066ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.478ns (39.720%)  route 0.725ns (60.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.994ns = ( 15.994 - 10.000 ) 
    Source Clock Delay      (SCD):    6.331ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.716     6.331    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X84Y104        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y104        FDPE (Prop_fdpe_C_Q)         0.478     6.809 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.725     7.535    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X87Y98         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.610    15.994    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y98         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.232    16.226    
                         clock uncertainty           -0.095    16.131    
    SLICE_X87Y98         FDPE (Recov_fdpe_C_PRE)     -0.530    15.601    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         15.601    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                  8.066    

Slack (MET) :             8.154ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/PRE
                            (recovery check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.419ns (38.621%)  route 0.666ns (61.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 15.981 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.729     6.345    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X85Y99         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDPE (Prop_fdpe_C_Q)         0.419     6.764 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.666     7.430    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X85Y100        FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.598    15.981    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X85Y100        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/C
                         clock pessimism              0.232    16.213    
                         clock uncertainty           -0.095    16.118    
    SLICE_X85Y100        FDPE (Recov_fdpe_C_PRE)     -0.534    15.584    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg
  -------------------------------------------------------------------
                         required time                         15.584    
                         arrival time                          -7.430    
  -------------------------------------------------------------------
                         slack                                  8.154    

Slack (MET) :             8.154ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.419ns (38.621%)  route 0.666ns (61.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 15.981 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.729     6.345    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X85Y99         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDPE (Prop_fdpe_C_Q)         0.419     6.764 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.666     7.430    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X85Y100        FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.598    15.981    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X85Y100        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.232    16.213    
                         clock uncertainty           -0.095    16.118    
    SLICE_X85Y100        FDPE (Recov_fdpe_C_PRE)     -0.534    15.584    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         15.584    
                         arrival time                          -7.430    
  -------------------------------------------------------------------
                         slack                                  8.154    

Slack (MET) :             8.154ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.419ns (38.621%)  route 0.666ns (61.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 15.981 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.729     6.345    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X85Y99         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDPE (Prop_fdpe_C_Q)         0.419     6.764 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.666     7.430    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X85Y100        FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         1.598    15.981    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X85Y100        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.232    16.213    
                         clock uncertainty           -0.095    16.118    
    SLICE_X85Y100        FDPE (Recov_fdpe_C_PRE)     -0.534    15.584    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         15.584    
                         arrival time                          -7.430    
  -------------------------------------------------------------------
                         slack                                  8.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.148ns (40.052%)  route 0.222ns (59.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.602     1.868    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X84Y104        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y104        FDPE (Prop_fdpe_C_Q)         0.148     2.016 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.222     2.238    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X85Y99         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.877     2.422    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X85Y99         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.279     2.143    
    SLICE_X85Y99         FDPE (Remov_fdpe_C_PRE)     -0.148     1.995    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.148ns (40.052%)  route 0.222ns (59.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.602     1.868    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X84Y104        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y104        FDPE (Prop_fdpe_C_Q)         0.148     2.016 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.222     2.238    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X85Y99         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.877     2.422    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X85Y99         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.279     2.143    
    SLICE_X85Y99         FDPE (Remov_fdpe_C_PRE)     -0.148     1.995    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.148ns (40.052%)  route 0.222ns (59.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.602     1.868    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X84Y104        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y104        FDPE (Prop_fdpe_C_Q)         0.148     2.016 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.222     2.238    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X85Y99         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.877     2.422    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X85Y99         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.279     2.143    
    SLICE_X85Y99         FDPE (Remov_fdpe_C_PRE)     -0.148     1.995    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.148ns (34.627%)  route 0.279ns (65.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.602     1.868    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X84Y104        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y104        FDPE (Prop_fdpe_C_Q)         0.148     2.016 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.279     2.296    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X87Y98         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.878     2.423    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y98         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.279     2.144    
    SLICE_X87Y98         FDPE (Remov_fdpe_C_PRE)     -0.148     1.996    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.128ns (27.832%)  route 0.332ns (72.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.605     1.871    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X85Y99         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDPE (Prop_fdpe_C_Q)         0.128     1.999 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.332     2.331    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X85Y100        FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.874     2.420    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X85Y100        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/C
                         clock pessimism             -0.279     2.141    
    SLICE_X85Y100        FDPE (Remov_fdpe_C_PRE)     -0.149     1.992    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.128ns (27.832%)  route 0.332ns (72.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.605     1.871    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X85Y99         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDPE (Prop_fdpe_C_Q)         0.128     1.999 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.332     2.331    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X85Y100        FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.874     2.420    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X85Y100        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.279     2.141    
    SLICE_X85Y100        FDPE (Remov_fdpe_C_PRE)     -0.149     1.992    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.128ns (27.832%)  route 0.332ns (72.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.605     1.871    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X85Y99         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDPE (Prop_fdpe_C_Q)         0.128     1.999 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.332     2.331    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X85Y100        FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.874     2.420    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X85Y100        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.279     2.141    
    SLICE_X85Y100        FDPE (Remov_fdpe_C_PRE)     -0.149     1.992    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.044%)  route 0.192ns (59.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.592     1.858    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X77Y107        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y107        FDPE (Prop_fdpe_C_Q)         0.128     1.986 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.192     2.178    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X72Y107        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.861     2.407    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X72Y107        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.512     1.894    
    SLICE_X72Y107        FDPE (Remov_fdpe_C_PRE)     -0.149     1.745    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.477%)  route 0.405ns (68.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.606     1.872    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y98         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDPE (Prop_fdpe_C_Q)         0.141     2.013 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.198     2.212    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X88Y98         LUT2 (Prop_lut2_I0_O)        0.045     2.257 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.207     2.463    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X88Y97         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.878     2.423    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y97         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.535     1.888    
    SLICE_X88Y97         FDPE (Remov_fdpe_C_PRE)     -0.071     1.817    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.477%)  route 0.405ns (68.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.606     1.872    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y98         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDPE (Prop_fdpe_C_Q)         0.141     2.013 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.198     2.212    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X88Y98         LUT2 (Prop_lut2_I0_O)        0.045     2.257 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.207     2.463    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X88Y97         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=373, routed)         0.878     2.423    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y97         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.535     1.888    
    SLICE_X88Y97         FDPE (Remov_fdpe_C_PRE)     -0.071     1.817    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.646    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_OUT1_ftdi_clock_gen
  To Clock:  CLK_OUT1_ftdi_clock_gen

Setup :            0  Failing Endpoints,  Worst Slack       13.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.436ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.957ns  (required time - arrival time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.718ns (32.554%)  route 1.488ns (67.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 15.217 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.705    -0.845    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X79Y106        FDRE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y106        FDRE (Prop_fdre_C_Q)         0.419    -0.426 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.423    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X79Y106        LUT2 (Prop_lut2_I1_O)        0.299     0.722 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.639     1.360    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X77Y105        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.581    15.217    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y105        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.560    15.777    
                         clock uncertainty           -0.101    15.676    
    SLICE_X77Y105        FDPE (Recov_fdpe_C_PRE)     -0.359    15.317    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                          -1.360    
  -------------------------------------------------------------------
                         slack                                 13.957    

Slack (MET) :             13.957ns  (required time - arrival time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.718ns (32.554%)  route 1.488ns (67.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 15.217 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.705    -0.845    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X79Y106        FDRE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y106        FDRE (Prop_fdre_C_Q)         0.419    -0.426 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.423    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X79Y106        LUT2 (Prop_lut2_I1_O)        0.299     0.722 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.639     1.360    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X77Y105        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.581    15.217    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y105        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.560    15.777    
                         clock uncertainty           -0.101    15.676    
    SLICE_X77Y105        FDPE (Recov_fdpe_C_PRE)     -0.359    15.317    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                          -1.360    
  -------------------------------------------------------------------
                         slack                                 13.957    

Slack (MET) :             13.957ns  (required time - arrival time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.718ns (32.554%)  route 1.488ns (67.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 15.217 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.705    -0.845    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X79Y106        FDRE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y106        FDRE (Prop_fdre_C_Q)         0.419    -0.426 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.423    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X79Y106        LUT2 (Prop_lut2_I1_O)        0.299     0.722 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.639     1.360    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X77Y105        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.581    15.217    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y105        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.560    15.777    
                         clock uncertainty           -0.101    15.676    
    SLICE_X77Y105        FDPE (Recov_fdpe_C_PRE)     -0.359    15.317    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                          -1.360    
  -------------------------------------------------------------------
                         slack                                 13.957    

Slack (MET) :             14.071ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.715ns (33.982%)  route 1.389ns (66.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 15.230 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.705    -0.845    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X79Y106        FDRE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y106        FDRE (Prop_fdre_C_Q)         0.419    -0.426 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.671     0.244    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X79Y106        LUT2 (Prop_lut2_I1_O)        0.296     0.540 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.718     1.259    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X82Y106        FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.594    15.230    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X82Y106        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.560    15.790    
                         clock uncertainty           -0.101    15.689    
    SLICE_X82Y106        FDPE (Recov_fdpe_C_PRE)     -0.359    15.330    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -1.259    
  -------------------------------------------------------------------
                         slack                                 14.071    

Slack (MET) :             14.071ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.715ns (33.982%)  route 1.389ns (66.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 15.230 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.705    -0.845    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X79Y106        FDRE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y106        FDRE (Prop_fdre_C_Q)         0.419    -0.426 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.671     0.244    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X79Y106        LUT2 (Prop_lut2_I1_O)        0.296     0.540 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.718     1.259    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X82Y106        FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.594    15.230    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X82Y106        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.560    15.790    
                         clock uncertainty           -0.101    15.689    
    SLICE_X82Y106        FDPE (Recov_fdpe_C_PRE)     -0.359    15.330    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -1.259    
  -------------------------------------------------------------------
                         slack                                 14.071    

Slack (MET) :             14.427ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        1.741ns  (logic 0.715ns (41.057%)  route 1.026ns (58.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 15.223 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.705    -0.845    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X79Y106        FDRE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y106        FDRE (Prop_fdre_C_Q)         0.419    -0.426 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.671     0.244    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X79Y106        LUT2 (Prop_lut2_I1_O)        0.296     0.540 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.356     0.896    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X81Y106        FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.587    15.223    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y106        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.560    15.783    
                         clock uncertainty           -0.101    15.682    
    SLICE_X81Y106        FDPE (Recov_fdpe_C_PRE)     -0.359    15.323    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                 14.427    

Slack (MET) :             14.828ns  (required time - arrival time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.478ns (40.956%)  route 0.689ns (59.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 15.223 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.705    -0.845    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X78Y105        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDPE (Prop_fdpe_C_Q)         0.478    -0.367 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.689     0.322    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X80Y106        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.587    15.223    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y106        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.560    15.783    
                         clock uncertainty           -0.101    15.682    
    SLICE_X80Y106        FDPE (Recov_fdpe_C_PRE)     -0.532    15.150    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                 14.828    

Slack (MET) :             14.949ns  (required time - arrival time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.478ns (45.866%)  route 0.564ns (54.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 15.217 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.705    -0.845    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X78Y105        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDPE (Prop_fdpe_C_Q)         0.478    -0.367 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.564     0.197    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X75Y105        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.581    15.217    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y105        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.560    15.777    
                         clock uncertainty           -0.101    15.676    
    SLICE_X75Y105        FDPE (Recov_fdpe_C_PRE)     -0.530    15.146    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                 14.949    

Slack (MET) :             14.949ns  (required time - arrival time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.478ns (45.866%)  route 0.564ns (54.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 15.217 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.705    -0.845    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X78Y105        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDPE (Prop_fdpe_C_Q)         0.478    -0.367 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.564     0.197    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X75Y105        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.581    15.217    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y105        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.560    15.777    
                         clock uncertainty           -0.101    15.676    
    SLICE_X75Y105        FDPE (Recov_fdpe_C_PRE)     -0.530    15.146    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                 14.949    

Slack (MET) :             14.949ns  (required time - arrival time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.478ns (45.866%)  route 0.564ns (54.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 15.217 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.705    -0.845    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X78Y105        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDPE (Prop_fdpe_C_Q)         0.478    -0.367 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.564     0.197    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X75Y105        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.581    15.217    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y105        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.560    15.777    
                         clock uncertainty           -0.101    15.676    
    SLICE_X75Y105        FDPE (Recov_fdpe_C_PRE)     -0.530    15.146    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                 14.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.202%)  route 0.179ns (54.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.594    -0.580    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y105        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDPE (Prop_fdpe_C_Q)         0.148    -0.432 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.179    -0.253    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X78Y106        FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.866    -0.817    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y106        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.253    -0.564    
    SLICE_X78Y106        FDPE (Remov_fdpe_C_PRE)     -0.125    -0.689    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.943%)  route 0.192ns (60.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.591    -0.583    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y105        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y105        FDPE (Prop_fdpe_C_Q)         0.128    -0.455 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.192    -0.263    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X75Y104        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.864    -0.819    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X75Y104        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/C
                         clock pessimism              0.252    -0.567    
    SLICE_X75Y104        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.716    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.943%)  route 0.192ns (60.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.591    -0.583    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y105        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y105        FDPE (Prop_fdpe_C_Q)         0.128    -0.455 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.192    -0.263    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X75Y104        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.864    -0.819    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X75Y104        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.252    -0.567    
    SLICE_X75Y104        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.716    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.943%)  route 0.192ns (60.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.591    -0.583    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y105        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y105        FDPE (Prop_fdpe_C_Q)         0.128    -0.455 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.192    -0.263    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X75Y104        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.864    -0.819    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X75Y104        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.252    -0.567    
    SLICE_X75Y104        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.716    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.209ns (48.138%)  route 0.225ns (51.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.594    -0.580    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y106        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDPE (Prop_fdpe_C_Q)         0.164    -0.416 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.094    -0.322    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X79Y106        LUT2 (Prop_lut2_I0_O)        0.045    -0.277 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.131    -0.146    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X81Y106        FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.867    -0.815    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y106        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.275    -0.540    
    SLICE_X81Y106        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.635    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.148ns (39.034%)  route 0.231ns (60.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.594    -0.580    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X78Y105        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDPE (Prop_fdpe_C_Q)         0.148    -0.432 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.231    -0.201    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X75Y105        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.864    -0.819    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y105        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.275    -0.544    
    SLICE_X75Y105        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.692    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.148ns (39.034%)  route 0.231ns (60.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.594    -0.580    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X78Y105        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDPE (Prop_fdpe_C_Q)         0.148    -0.432 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.231    -0.201    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X75Y105        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.864    -0.819    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y105        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.275    -0.544    
    SLICE_X75Y105        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.692    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.148ns (39.034%)  route 0.231ns (60.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.594    -0.580    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X78Y105        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDPE (Prop_fdpe_C_Q)         0.148    -0.432 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.231    -0.201    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X75Y105        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.864    -0.819    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y105        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.275    -0.544    
    SLICE_X75Y105        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.692    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.148ns (35.914%)  route 0.264ns (64.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.594    -0.580    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X78Y105        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDPE (Prop_fdpe_C_Q)         0.148    -0.432 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.264    -0.168    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X80Y106        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.867    -0.815    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y106        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.275    -0.540    
    SLICE_X80Y106        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.664    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.209ns (33.617%)  route 0.413ns (66.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.594    -0.580    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y106        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDPE (Prop_fdpe_C_Q)         0.164    -0.416 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.094    -0.322    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X79Y106        LUT2 (Prop_lut2_I0_O)        0.045    -0.277 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.318     0.042    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X82Y106        FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.871    -0.811    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X82Y106        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.275    -0.536    
    SLICE_X82Y106        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.631    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.673    





