|plasma
clk => mlite_cpu:u1_cpu.clk
clk => counter_reg[0].CLK
clk => counter_reg[1].CLK
clk => counter_reg[2].CLK
clk => counter_reg[3].CLK
clk => counter_reg[4].CLK
clk => counter_reg[5].CLK
clk => counter_reg[6].CLK
clk => counter_reg[7].CLK
clk => counter_reg[8].CLK
clk => counter_reg[9].CLK
clk => counter_reg[10].CLK
clk => counter_reg[11].CLK
clk => counter_reg[12].CLK
clk => counter_reg[13].CLK
clk => counter_reg[14].CLK
clk => counter_reg[15].CLK
clk => counter_reg[16].CLK
clk => counter_reg[17].CLK
clk => counter_reg[18].CLK
clk => counter_reg[19].CLK
clk => counter_reg[20].CLK
clk => counter_reg[21].CLK
clk => counter_reg[22].CLK
clk => counter_reg[23].CLK
clk => counter_reg[24].CLK
clk => counter_reg[25].CLK
clk => counter_reg[26].CLK
clk => counter_reg[27].CLK
clk => counter_reg[28].CLK
clk => counter_reg[29].CLK
clk => counter_reg[30].CLK
clk => counter_reg[31].CLK
clk => gpio0_reg[0].CLK
clk => gpio0_reg[1].CLK
clk => gpio0_reg[2].CLK
clk => gpio0_reg[3].CLK
clk => gpio0_reg[4].CLK
clk => gpio0_reg[5].CLK
clk => gpio0_reg[6].CLK
clk => gpio0_reg[7].CLK
clk => gpio0_reg[8].CLK
clk => gpio0_reg[9].CLK
clk => gpio0_reg[10].CLK
clk => gpio0_reg[11].CLK
clk => gpio0_reg[12].CLK
clk => gpio0_reg[13].CLK
clk => gpio0_reg[14].CLK
clk => gpio0_reg[15].CLK
clk => gpio0_reg[16].CLK
clk => gpio0_reg[17].CLK
clk => gpio0_reg[18].CLK
clk => gpio0_reg[19].CLK
clk => gpio0_reg[20].CLK
clk => gpio0_reg[21].CLK
clk => gpio0_reg[22].CLK
clk => gpio0_reg[23].CLK
clk => gpio0_reg[24].CLK
clk => gpio0_reg[25].CLK
clk => gpio0_reg[26].CLK
clk => gpio0_reg[27].CLK
clk => gpio0_reg[28].CLK
clk => gpio0_reg[29].CLK
clk => gpio0_reg[30].CLK
clk => gpio0_reg[31].CLK
clk => irq_mask_reg[0].CLK
clk => irq_mask_reg[1].CLK
clk => irq_mask_reg[2].CLK
clk => irq_mask_reg[3].CLK
clk => irq_mask_reg[4].CLK
clk => irq_mask_reg[5].CLK
clk => irq_mask_reg[6].CLK
clk => irq_mask_reg[7].CLK
clk => ram:u2_ram.clk
clk => uart:u3_uart.clk
reset => mlite_cpu:u1_cpu.reset_in
reset => counter_reg[0].ACLR
reset => counter_reg[1].ACLR
reset => counter_reg[2].ACLR
reset => counter_reg[3].ACLR
reset => counter_reg[4].ACLR
reset => counter_reg[5].ACLR
reset => counter_reg[6].ACLR
reset => counter_reg[7].ACLR
reset => counter_reg[8].ACLR
reset => counter_reg[9].ACLR
reset => counter_reg[10].ACLR
reset => counter_reg[11].ACLR
reset => counter_reg[12].ACLR
reset => counter_reg[13].ACLR
reset => counter_reg[14].ACLR
reset => counter_reg[15].ACLR
reset => counter_reg[16].ACLR
reset => counter_reg[17].ACLR
reset => counter_reg[18].ACLR
reset => counter_reg[19].ACLR
reset => counter_reg[20].ACLR
reset => counter_reg[21].ACLR
reset => counter_reg[22].ACLR
reset => counter_reg[23].ACLR
reset => counter_reg[24].ACLR
reset => counter_reg[25].ACLR
reset => counter_reg[26].ACLR
reset => counter_reg[27].ACLR
reset => counter_reg[28].ACLR
reset => counter_reg[29].ACLR
reset => counter_reg[30].ACLR
reset => counter_reg[31].ACLR
reset => gpio0_reg[0].ACLR
reset => gpio0_reg[1].ACLR
reset => gpio0_reg[2].ACLR
reset => gpio0_reg[3].ACLR
reset => gpio0_reg[4].ACLR
reset => gpio0_reg[5].ACLR
reset => gpio0_reg[6].ACLR
reset => gpio0_reg[7].ACLR
reset => gpio0_reg[8].ACLR
reset => gpio0_reg[9].ACLR
reset => gpio0_reg[10].ACLR
reset => gpio0_reg[11].ACLR
reset => gpio0_reg[12].ACLR
reset => gpio0_reg[13].ACLR
reset => gpio0_reg[14].ACLR
reset => gpio0_reg[15].ACLR
reset => gpio0_reg[16].ACLR
reset => gpio0_reg[17].ACLR
reset => gpio0_reg[18].ACLR
reset => gpio0_reg[19].ACLR
reset => gpio0_reg[20].ACLR
reset => gpio0_reg[21].ACLR
reset => gpio0_reg[22].ACLR
reset => gpio0_reg[23].ACLR
reset => gpio0_reg[24].ACLR
reset => gpio0_reg[25].ACLR
reset => gpio0_reg[26].ACLR
reset => gpio0_reg[27].ACLR
reset => gpio0_reg[28].ACLR
reset => gpio0_reg[29].ACLR
reset => gpio0_reg[30].ACLR
reset => gpio0_reg[31].ACLR
reset => irq_mask_reg[0].ACLR
reset => irq_mask_reg[1].ACLR
reset => irq_mask_reg[2].ACLR
reset => irq_mask_reg[3].ACLR
reset => irq_mask_reg[4].ACLR
reset => irq_mask_reg[5].ACLR
reset => irq_mask_reg[6].ACLR
reset => irq_mask_reg[7].ACLR
reset => uart:u3_uart.reset
uart_write <= uart:u3_uart.uart_write
uart_read => uart:u3_uart.uart_read
address[0] <= <GND>
address[1] <= <GND>
address[2] <= mlite_cpu:u1_cpu.address[2]
address[3] <= mlite_cpu:u1_cpu.address[3]
address[4] <= mlite_cpu:u1_cpu.address[4]
address[5] <= mlite_cpu:u1_cpu.address[5]
address[6] <= mlite_cpu:u1_cpu.address[6]
address[7] <= mlite_cpu:u1_cpu.address[7]
address[8] <= mlite_cpu:u1_cpu.address[8]
address[9] <= mlite_cpu:u1_cpu.address[9]
address[10] <= mlite_cpu:u1_cpu.address[10]
address[11] <= mlite_cpu:u1_cpu.address[11]
address[12] <= mlite_cpu:u1_cpu.address[12]
address[13] <= mlite_cpu:u1_cpu.address[13]
address[14] <= mlite_cpu:u1_cpu.address[14]
address[15] <= mlite_cpu:u1_cpu.address[15]
address[16] <= mlite_cpu:u1_cpu.address[16]
address[17] <= mlite_cpu:u1_cpu.address[17]
address[18] <= mlite_cpu:u1_cpu.address[18]
address[19] <= mlite_cpu:u1_cpu.address[19]
address[20] <= mlite_cpu:u1_cpu.address[20]
address[21] <= mlite_cpu:u1_cpu.address[21]
address[22] <= mlite_cpu:u1_cpu.address[22]
address[23] <= mlite_cpu:u1_cpu.address[23]
address[24] <= mlite_cpu:u1_cpu.address[24]
address[25] <= mlite_cpu:u1_cpu.address[25]
address[26] <= mlite_cpu:u1_cpu.address[26]
address[27] <= mlite_cpu:u1_cpu.address[27]
address[28] <= mlite_cpu:u1_cpu.address[28]
address[29] <= mlite_cpu:u1_cpu.address[29]
address[30] <= mlite_cpu:u1_cpu.address[30]
address[31] <= mlite_cpu:u1_cpu.address[31]
byte_we[0] <= mlite_cpu:u1_cpu.byte_we[0]
byte_we[1] <= mlite_cpu:u1_cpu.byte_we[1]
byte_we[2] <= mlite_cpu:u1_cpu.byte_we[2]
byte_we[3] <= mlite_cpu:u1_cpu.byte_we[3]
data_write[0] <= mlite_cpu:u1_cpu.data_w[0]
data_write[1] <= mlite_cpu:u1_cpu.data_w[1]
data_write[2] <= mlite_cpu:u1_cpu.data_w[2]
data_write[3] <= mlite_cpu:u1_cpu.data_w[3]
data_write[4] <= mlite_cpu:u1_cpu.data_w[4]
data_write[5] <= mlite_cpu:u1_cpu.data_w[5]
data_write[6] <= mlite_cpu:u1_cpu.data_w[6]
data_write[7] <= mlite_cpu:u1_cpu.data_w[7]
data_write[8] <= mlite_cpu:u1_cpu.data_w[8]
data_write[9] <= mlite_cpu:u1_cpu.data_w[9]
data_write[10] <= mlite_cpu:u1_cpu.data_w[10]
data_write[11] <= mlite_cpu:u1_cpu.data_w[11]
data_write[12] <= mlite_cpu:u1_cpu.data_w[12]
data_write[13] <= mlite_cpu:u1_cpu.data_w[13]
data_write[14] <= mlite_cpu:u1_cpu.data_w[14]
data_write[15] <= mlite_cpu:u1_cpu.data_w[15]
data_write[16] <= mlite_cpu:u1_cpu.data_w[16]
data_write[17] <= mlite_cpu:u1_cpu.data_w[17]
data_write[18] <= mlite_cpu:u1_cpu.data_w[18]
data_write[19] <= mlite_cpu:u1_cpu.data_w[19]
data_write[20] <= mlite_cpu:u1_cpu.data_w[20]
data_write[21] <= mlite_cpu:u1_cpu.data_w[21]
data_write[22] <= mlite_cpu:u1_cpu.data_w[22]
data_write[23] <= mlite_cpu:u1_cpu.data_w[23]
data_write[24] <= mlite_cpu:u1_cpu.data_w[24]
data_write[25] <= mlite_cpu:u1_cpu.data_w[25]
data_write[26] <= mlite_cpu:u1_cpu.data_w[26]
data_write[27] <= mlite_cpu:u1_cpu.data_w[27]
data_write[28] <= mlite_cpu:u1_cpu.data_w[28]
data_write[29] <= mlite_cpu:u1_cpu.data_w[29]
data_write[30] <= mlite_cpu:u1_cpu.data_w[30]
data_write[31] <= mlite_cpu:u1_cpu.data_w[31]
data_read[0] => Mux63.IN5
data_read[0] => Mux63.IN6
data_read[1] => Mux62.IN5
data_read[1] => Mux62.IN6
data_read[2] => Mux61.IN5
data_read[2] => Mux61.IN6
data_read[3] => Mux60.IN5
data_read[3] => Mux60.IN6
data_read[4] => Mux59.IN5
data_read[4] => Mux59.IN6
data_read[5] => Mux58.IN5
data_read[5] => Mux58.IN6
data_read[6] => Mux57.IN5
data_read[6] => Mux57.IN6
data_read[7] => Mux56.IN5
data_read[7] => Mux56.IN6
data_read[8] => Mux55.IN5
data_read[8] => Mux55.IN6
data_read[9] => Mux54.IN5
data_read[9] => Mux54.IN6
data_read[10] => Mux53.IN5
data_read[10] => Mux53.IN6
data_read[11] => Mux52.IN5
data_read[11] => Mux52.IN6
data_read[12] => Mux51.IN5
data_read[12] => Mux51.IN6
data_read[13] => Mux50.IN5
data_read[13] => Mux50.IN6
data_read[14] => Mux49.IN5
data_read[14] => Mux49.IN6
data_read[15] => Mux48.IN5
data_read[15] => Mux48.IN6
data_read[16] => Mux47.IN5
data_read[16] => Mux47.IN6
data_read[17] => Mux46.IN5
data_read[17] => Mux46.IN6
data_read[18] => Mux45.IN5
data_read[18] => Mux45.IN6
data_read[19] => Mux44.IN5
data_read[19] => Mux44.IN6
data_read[20] => Mux43.IN5
data_read[20] => Mux43.IN6
data_read[21] => Mux42.IN5
data_read[21] => Mux42.IN6
data_read[22] => Mux41.IN5
data_read[22] => Mux41.IN6
data_read[23] => Mux40.IN5
data_read[23] => Mux40.IN6
data_read[24] => Mux39.IN5
data_read[24] => Mux39.IN6
data_read[25] => Mux38.IN5
data_read[25] => Mux38.IN6
data_read[26] => Mux37.IN5
data_read[26] => Mux37.IN6
data_read[27] => Mux36.IN5
data_read[27] => Mux36.IN6
data_read[28] => Mux35.IN5
data_read[28] => Mux35.IN6
data_read[29] => Mux34.IN5
data_read[29] => Mux34.IN6
data_read[30] => Mux33.IN5
data_read[30] => Mux33.IN6
data_read[31] => Mux32.IN5
data_read[31] => Mux32.IN6
mem_pause_in => mem_pause.IN1
gpio0_out[0] <= gpio0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
gpio0_out[1] <= gpio0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
gpio0_out[2] <= gpio0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
gpio0_out[3] <= gpio0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
gpio0_out[4] <= gpio0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
gpio0_out[5] <= gpio0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
gpio0_out[6] <= gpio0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
gpio0_out[7] <= gpio0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
gpio0_out[8] <= gpio0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
gpio0_out[9] <= gpio0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
gpio0_out[10] <= gpio0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
gpio0_out[11] <= gpio0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
gpio0_out[12] <= gpio0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
gpio0_out[13] <= gpio0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
gpio0_out[14] <= gpio0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
gpio0_out[15] <= gpio0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
gpio0_out[16] <= gpio0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
gpio0_out[17] <= gpio0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
gpio0_out[18] <= gpio0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
gpio0_out[19] <= gpio0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
gpio0_out[20] <= gpio0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
gpio0_out[21] <= gpio0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
gpio0_out[22] <= gpio0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
gpio0_out[23] <= gpio0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
gpio0_out[24] <= <GND>
gpio0_out[25] <= <GND>
gpio0_out[26] <= <GND>
gpio0_out[27] <= <GND>
gpio0_out[28] <= <GND>
gpio0_out[29] <= gpio0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
gpio0_out[30] <= gpio0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
gpio0_out[31] <= gpio0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
gpioA_in[0] => Mux31.IN0
gpioA_in[0] => Mux31.IN1
gpioA_in[0] => Mux31.IN2
gpioA_in[1] => Mux30.IN0
gpioA_in[1] => Mux30.IN1
gpioA_in[1] => Mux30.IN2
gpioA_in[2] => Mux29.IN0
gpioA_in[2] => Mux29.IN1
gpioA_in[2] => Mux29.IN2
gpioA_in[3] => Mux28.IN0
gpioA_in[3] => Mux28.IN1
gpioA_in[3] => Mux28.IN2
gpioA_in[4] => Mux27.IN1
gpioA_in[4] => Mux27.IN2
gpioA_in[4] => Mux27.IN3
gpioA_in[5] => Mux26.IN1
gpioA_in[5] => Mux26.IN2
gpioA_in[5] => Mux26.IN3
gpioA_in[6] => Mux25.IN0
gpioA_in[6] => Mux25.IN1
gpioA_in[6] => Mux25.IN2
gpioA_in[7] => Mux24.IN1
gpioA_in[7] => Mux24.IN2
gpioA_in[7] => Mux24.IN3
gpioA_in[8] => Mux23.IN3
gpioA_in[8] => Mux23.IN4
gpioA_in[8] => Mux23.IN5
gpioA_in[9] => Mux22.IN3
gpioA_in[9] => Mux22.IN4
gpioA_in[9] => Mux22.IN5
gpioA_in[10] => Mux21.IN3
gpioA_in[10] => Mux21.IN4
gpioA_in[10] => Mux21.IN5
gpioA_in[11] => Mux20.IN3
gpioA_in[11] => Mux20.IN4
gpioA_in[11] => Mux20.IN5
gpioA_in[12] => Mux19.IN3
gpioA_in[12] => Mux19.IN4
gpioA_in[12] => Mux19.IN5
gpioA_in[13] => Mux18.IN3
gpioA_in[13] => Mux18.IN4
gpioA_in[13] => Mux18.IN5
gpioA_in[14] => Mux17.IN3
gpioA_in[14] => Mux17.IN4
gpioA_in[14] => Mux17.IN5
gpioA_in[15] => Mux16.IN3
gpioA_in[15] => Mux16.IN4
gpioA_in[15] => Mux16.IN5
gpioA_in[16] => Mux15.IN3
gpioA_in[16] => Mux15.IN4
gpioA_in[16] => Mux15.IN5
gpioA_in[17] => Mux14.IN3
gpioA_in[17] => Mux14.IN4
gpioA_in[17] => Mux14.IN5
gpioA_in[18] => Mux13.IN3
gpioA_in[18] => Mux13.IN4
gpioA_in[18] => Mux13.IN5
gpioA_in[19] => Mux12.IN3
gpioA_in[19] => Mux12.IN4
gpioA_in[19] => Mux12.IN5
gpioA_in[20] => Mux11.IN3
gpioA_in[20] => Mux11.IN4
gpioA_in[20] => Mux11.IN5
gpioA_in[21] => Mux10.IN3
gpioA_in[21] => Mux10.IN4
gpioA_in[21] => Mux10.IN5
gpioA_in[22] => Mux9.IN3
gpioA_in[22] => Mux9.IN4
gpioA_in[22] => Mux9.IN5
gpioA_in[23] => Mux8.IN3
gpioA_in[23] => Mux8.IN4
gpioA_in[23] => Mux8.IN5
gpioA_in[24] => Mux7.IN3
gpioA_in[24] => Mux7.IN4
gpioA_in[24] => Mux7.IN5
gpioA_in[25] => Mux6.IN3
gpioA_in[25] => Mux6.IN4
gpioA_in[25] => Mux6.IN5
gpioA_in[26] => Mux5.IN3
gpioA_in[26] => Mux5.IN4
gpioA_in[26] => Mux5.IN5
gpioA_in[27] => Mux4.IN3
gpioA_in[27] => Mux4.IN4
gpioA_in[27] => Mux4.IN5
gpioA_in[28] => Mux3.IN3
gpioA_in[28] => Mux3.IN4
gpioA_in[28] => Mux3.IN5
gpioA_in[29] => Mux2.IN3
gpioA_in[29] => Mux2.IN4
gpioA_in[29] => Mux2.IN5
gpioA_in[30] => Mux1.IN3
gpioA_in[30] => Mux1.IN4
gpioA_in[30] => Mux1.IN5
gpioA_in[31] => Mux0.IN3
gpioA_in[31] => Mux0.IN4
gpioA_in[31] => Mux0.IN5
gpioA_in[31] => irq.IN1
gpioA_in[31] => Mux24.IN0
gpioA_in[31] => irq.IN1
gpioA_in[31] => Mux25.IN9


|plasma|mlite_cpu:u1_cpu
clk => pc_next:u1_pc_next.clk
clk => intr_signal.CLK
clk => reset_reg[0].CLK
clk => reset_reg[1].CLK
clk => reset_reg[2].CLK
clk => reset_reg[3].CLK
clk => mem_ctrl:u2_mem_ctrl.clk
clk => reg_bank:u4_reg_bank.clk
clk => mult:u8_mult.clk
clk => pipeline:pipeline3:u9_pipeline.clk
reset_in => reset.IN1
reset_in => intr_signal.ACLR
reset_in => reset_reg[0].ACLR
reset_in => reset_reg[1].ACLR
reset_in => reset_reg[2].ACLR
reset_in => reset_reg[3].ACLR
intr_in => intr_proc.IN1
address_next[2] <= mem_ctrl:u2_mem_ctrl.address_next[2]
address_next[3] <= mem_ctrl:u2_mem_ctrl.address_next[3]
address_next[4] <= mem_ctrl:u2_mem_ctrl.address_next[4]
address_next[5] <= mem_ctrl:u2_mem_ctrl.address_next[5]
address_next[6] <= mem_ctrl:u2_mem_ctrl.address_next[6]
address_next[7] <= mem_ctrl:u2_mem_ctrl.address_next[7]
address_next[8] <= mem_ctrl:u2_mem_ctrl.address_next[8]
address_next[9] <= mem_ctrl:u2_mem_ctrl.address_next[9]
address_next[10] <= mem_ctrl:u2_mem_ctrl.address_next[10]
address_next[11] <= mem_ctrl:u2_mem_ctrl.address_next[11]
address_next[12] <= mem_ctrl:u2_mem_ctrl.address_next[12]
address_next[13] <= mem_ctrl:u2_mem_ctrl.address_next[13]
address_next[14] <= mem_ctrl:u2_mem_ctrl.address_next[14]
address_next[15] <= mem_ctrl:u2_mem_ctrl.address_next[15]
address_next[16] <= mem_ctrl:u2_mem_ctrl.address_next[16]
address_next[17] <= mem_ctrl:u2_mem_ctrl.address_next[17]
address_next[18] <= mem_ctrl:u2_mem_ctrl.address_next[18]
address_next[19] <= mem_ctrl:u2_mem_ctrl.address_next[19]
address_next[20] <= mem_ctrl:u2_mem_ctrl.address_next[20]
address_next[21] <= mem_ctrl:u2_mem_ctrl.address_next[21]
address_next[22] <= mem_ctrl:u2_mem_ctrl.address_next[22]
address_next[23] <= mem_ctrl:u2_mem_ctrl.address_next[23]
address_next[24] <= mem_ctrl:u2_mem_ctrl.address_next[24]
address_next[25] <= mem_ctrl:u2_mem_ctrl.address_next[25]
address_next[26] <= mem_ctrl:u2_mem_ctrl.address_next[26]
address_next[27] <= mem_ctrl:u2_mem_ctrl.address_next[27]
address_next[28] <= mem_ctrl:u2_mem_ctrl.address_next[28]
address_next[29] <= mem_ctrl:u2_mem_ctrl.address_next[29]
address_next[30] <= mem_ctrl:u2_mem_ctrl.address_next[30]
address_next[31] <= mem_ctrl:u2_mem_ctrl.address_next[31]
byte_we_next[0] <= mem_ctrl:u2_mem_ctrl.byte_we_next[0]
byte_we_next[1] <= mem_ctrl:u2_mem_ctrl.byte_we_next[1]
byte_we_next[2] <= mem_ctrl:u2_mem_ctrl.byte_we_next[2]
byte_we_next[3] <= mem_ctrl:u2_mem_ctrl.byte_we_next[3]
address[2] <= mem_ctrl:u2_mem_ctrl.address[2]
address[3] <= mem_ctrl:u2_mem_ctrl.address[3]
address[4] <= mem_ctrl:u2_mem_ctrl.address[4]
address[5] <= mem_ctrl:u2_mem_ctrl.address[5]
address[6] <= mem_ctrl:u2_mem_ctrl.address[6]
address[7] <= mem_ctrl:u2_mem_ctrl.address[7]
address[8] <= mem_ctrl:u2_mem_ctrl.address[8]
address[9] <= mem_ctrl:u2_mem_ctrl.address[9]
address[10] <= mem_ctrl:u2_mem_ctrl.address[10]
address[11] <= mem_ctrl:u2_mem_ctrl.address[11]
address[12] <= mem_ctrl:u2_mem_ctrl.address[12]
address[13] <= mem_ctrl:u2_mem_ctrl.address[13]
address[14] <= mem_ctrl:u2_mem_ctrl.address[14]
address[15] <= mem_ctrl:u2_mem_ctrl.address[15]
address[16] <= mem_ctrl:u2_mem_ctrl.address[16]
address[17] <= mem_ctrl:u2_mem_ctrl.address[17]
address[18] <= mem_ctrl:u2_mem_ctrl.address[18]
address[19] <= mem_ctrl:u2_mem_ctrl.address[19]
address[20] <= mem_ctrl:u2_mem_ctrl.address[20]
address[21] <= mem_ctrl:u2_mem_ctrl.address[21]
address[22] <= mem_ctrl:u2_mem_ctrl.address[22]
address[23] <= mem_ctrl:u2_mem_ctrl.address[23]
address[24] <= mem_ctrl:u2_mem_ctrl.address[24]
address[25] <= mem_ctrl:u2_mem_ctrl.address[25]
address[26] <= mem_ctrl:u2_mem_ctrl.address[26]
address[27] <= mem_ctrl:u2_mem_ctrl.address[27]
address[28] <= mem_ctrl:u2_mem_ctrl.address[28]
address[29] <= mem_ctrl:u2_mem_ctrl.address[29]
address[30] <= mem_ctrl:u2_mem_ctrl.address[30]
address[31] <= mem_ctrl:u2_mem_ctrl.address[31]
byte_we[0] <= mem_ctrl:u2_mem_ctrl.byte_we[0]
byte_we[1] <= mem_ctrl:u2_mem_ctrl.byte_we[1]
byte_we[2] <= mem_ctrl:u2_mem_ctrl.byte_we[2]
byte_we[3] <= mem_ctrl:u2_mem_ctrl.byte_we[3]
data_w[0] <= mem_ctrl:u2_mem_ctrl.data_w[0]
data_w[1] <= mem_ctrl:u2_mem_ctrl.data_w[1]
data_w[2] <= mem_ctrl:u2_mem_ctrl.data_w[2]
data_w[3] <= mem_ctrl:u2_mem_ctrl.data_w[3]
data_w[4] <= mem_ctrl:u2_mem_ctrl.data_w[4]
data_w[5] <= mem_ctrl:u2_mem_ctrl.data_w[5]
data_w[6] <= mem_ctrl:u2_mem_ctrl.data_w[6]
data_w[7] <= mem_ctrl:u2_mem_ctrl.data_w[7]
data_w[8] <= mem_ctrl:u2_mem_ctrl.data_w[8]
data_w[9] <= mem_ctrl:u2_mem_ctrl.data_w[9]
data_w[10] <= mem_ctrl:u2_mem_ctrl.data_w[10]
data_w[11] <= mem_ctrl:u2_mem_ctrl.data_w[11]
data_w[12] <= mem_ctrl:u2_mem_ctrl.data_w[12]
data_w[13] <= mem_ctrl:u2_mem_ctrl.data_w[13]
data_w[14] <= mem_ctrl:u2_mem_ctrl.data_w[14]
data_w[15] <= mem_ctrl:u2_mem_ctrl.data_w[15]
data_w[16] <= mem_ctrl:u2_mem_ctrl.data_w[16]
data_w[17] <= mem_ctrl:u2_mem_ctrl.data_w[17]
data_w[18] <= mem_ctrl:u2_mem_ctrl.data_w[18]
data_w[19] <= mem_ctrl:u2_mem_ctrl.data_w[19]
data_w[20] <= mem_ctrl:u2_mem_ctrl.data_w[20]
data_w[21] <= mem_ctrl:u2_mem_ctrl.data_w[21]
data_w[22] <= mem_ctrl:u2_mem_ctrl.data_w[22]
data_w[23] <= mem_ctrl:u2_mem_ctrl.data_w[23]
data_w[24] <= mem_ctrl:u2_mem_ctrl.data_w[24]
data_w[25] <= mem_ctrl:u2_mem_ctrl.data_w[25]
data_w[26] <= mem_ctrl:u2_mem_ctrl.data_w[26]
data_w[27] <= mem_ctrl:u2_mem_ctrl.data_w[27]
data_w[28] <= mem_ctrl:u2_mem_ctrl.data_w[28]
data_w[29] <= mem_ctrl:u2_mem_ctrl.data_w[29]
data_w[30] <= mem_ctrl:u2_mem_ctrl.data_w[30]
data_w[31] <= mem_ctrl:u2_mem_ctrl.data_w[31]
data_r[0] => mem_ctrl:u2_mem_ctrl.data_r[0]
data_r[1] => mem_ctrl:u2_mem_ctrl.data_r[1]
data_r[2] => mem_ctrl:u2_mem_ctrl.data_r[2]
data_r[3] => mem_ctrl:u2_mem_ctrl.data_r[3]
data_r[4] => mem_ctrl:u2_mem_ctrl.data_r[4]
data_r[5] => mem_ctrl:u2_mem_ctrl.data_r[5]
data_r[6] => mem_ctrl:u2_mem_ctrl.data_r[6]
data_r[7] => mem_ctrl:u2_mem_ctrl.data_r[7]
data_r[8] => mem_ctrl:u2_mem_ctrl.data_r[8]
data_r[9] => mem_ctrl:u2_mem_ctrl.data_r[9]
data_r[10] => mem_ctrl:u2_mem_ctrl.data_r[10]
data_r[11] => mem_ctrl:u2_mem_ctrl.data_r[11]
data_r[12] => mem_ctrl:u2_mem_ctrl.data_r[12]
data_r[13] => mem_ctrl:u2_mem_ctrl.data_r[13]
data_r[14] => mem_ctrl:u2_mem_ctrl.data_r[14]
data_r[15] => mem_ctrl:u2_mem_ctrl.data_r[15]
data_r[16] => mem_ctrl:u2_mem_ctrl.data_r[16]
data_r[17] => mem_ctrl:u2_mem_ctrl.data_r[17]
data_r[18] => mem_ctrl:u2_mem_ctrl.data_r[18]
data_r[19] => mem_ctrl:u2_mem_ctrl.data_r[19]
data_r[20] => mem_ctrl:u2_mem_ctrl.data_r[20]
data_r[21] => mem_ctrl:u2_mem_ctrl.data_r[21]
data_r[22] => mem_ctrl:u2_mem_ctrl.data_r[22]
data_r[23] => mem_ctrl:u2_mem_ctrl.data_r[23]
data_r[24] => mem_ctrl:u2_mem_ctrl.data_r[24]
data_r[25] => mem_ctrl:u2_mem_ctrl.data_r[25]
data_r[26] => mem_ctrl:u2_mem_ctrl.data_r[26]
data_r[27] => mem_ctrl:u2_mem_ctrl.data_r[27]
data_r[28] => mem_ctrl:u2_mem_ctrl.data_r[28]
data_r[29] => mem_ctrl:u2_mem_ctrl.data_r[29]
data_r[30] => mem_ctrl:u2_mem_ctrl.data_r[30]
data_r[31] => mem_ctrl:u2_mem_ctrl.data_r[31]
mem_pause => pause_any.IN1
mem_pause => pause_non_ctrl.IN1
mem_pause => pause_bank.IN1


|plasma|mlite_cpu:u1_cpu|pc_next:u1_pc_next
clk => pc_reg[2].CLK
clk => pc_reg[3].CLK
clk => pc_reg[4].CLK
clk => pc_reg[5].CLK
clk => pc_reg[6].CLK
clk => pc_reg[7].CLK
clk => pc_reg[8].CLK
clk => pc_reg[9].CLK
clk => pc_reg[10].CLK
clk => pc_reg[11].CLK
clk => pc_reg[12].CLK
clk => pc_reg[13].CLK
clk => pc_reg[14].CLK
clk => pc_reg[15].CLK
clk => pc_reg[16].CLK
clk => pc_reg[17].CLK
clk => pc_reg[18].CLK
clk => pc_reg[19].CLK
clk => pc_reg[20].CLK
clk => pc_reg[21].CLK
clk => pc_reg[22].CLK
clk => pc_reg[23].CLK
clk => pc_reg[24].CLK
clk => pc_reg[25].CLK
clk => pc_reg[26].CLK
clk => pc_reg[27].CLK
clk => pc_reg[28].CLK
clk => pc_reg[29].CLK
clk => pc_reg[30].CLK
clk => pc_reg[31].CLK
reset_in => pc_next.OUTPUTSELECT
reset_in => pc_next.OUTPUTSELECT
reset_in => pc_next.OUTPUTSELECT
reset_in => pc_next.OUTPUTSELECT
reset_in => pc_next.OUTPUTSELECT
reset_in => pc_next.OUTPUTSELECT
reset_in => pc_next.OUTPUTSELECT
reset_in => pc_next.OUTPUTSELECT
reset_in => pc_next.OUTPUTSELECT
reset_in => pc_next.OUTPUTSELECT
reset_in => pc_next.OUTPUTSELECT
reset_in => pc_next.OUTPUTSELECT
reset_in => pc_next.OUTPUTSELECT
reset_in => pc_next.OUTPUTSELECT
reset_in => pc_next.OUTPUTSELECT
reset_in => pc_next.OUTPUTSELECT
reset_in => pc_next.OUTPUTSELECT
reset_in => pc_next.OUTPUTSELECT
reset_in => pc_next.OUTPUTSELECT
reset_in => pc_next.OUTPUTSELECT
reset_in => pc_next.OUTPUTSELECT
reset_in => pc_next.OUTPUTSELECT
reset_in => pc_next.OUTPUTSELECT
reset_in => pc_next.OUTPUTSELECT
reset_in => pc_next.OUTPUTSELECT
reset_in => pc_next.OUTPUTSELECT
reset_in => pc_next.OUTPUTSELECT
reset_in => pc_next.OUTPUTSELECT
reset_in => pc_next.OUTPUTSELECT
reset_in => pc_next.OUTPUTSELECT
reset_in => pc_reg[2].ACLR
reset_in => pc_reg[3].ACLR
reset_in => pc_reg[4].ACLR
reset_in => pc_reg[5].ACLR
reset_in => pc_reg[6].ACLR
reset_in => pc_reg[7].ACLR
reset_in => pc_reg[8].ACLR
reset_in => pc_reg[9].ACLR
reset_in => pc_reg[10].ACLR
reset_in => pc_reg[11].ACLR
reset_in => pc_reg[12].ACLR
reset_in => pc_reg[13].ACLR
reset_in => pc_reg[14].ACLR
reset_in => pc_reg[15].ACLR
reset_in => pc_reg[16].ACLR
reset_in => pc_reg[17].ACLR
reset_in => pc_reg[18].ACLR
reset_in => pc_reg[19].ACLR
reset_in => pc_reg[20].ACLR
reset_in => pc_reg[21].ACLR
reset_in => pc_reg[22].ACLR
reset_in => pc_reg[23].ACLR
reset_in => pc_reg[24].ACLR
reset_in => pc_reg[25].ACLR
reset_in => pc_reg[26].ACLR
reset_in => pc_reg[27].ACLR
reset_in => pc_reg[28].ACLR
reset_in => pc_reg[29].ACLR
reset_in => pc_reg[30].ACLR
reset_in => pc_reg[31].ACLR
pc_new[2] => pc_next.DATAB
pc_new[3] => pc_next.DATAB
pc_new[4] => pc_next.DATAB
pc_new[5] => pc_next.DATAB
pc_new[6] => pc_next.DATAB
pc_new[7] => pc_next.DATAB
pc_new[8] => pc_next.DATAB
pc_new[9] => pc_next.DATAB
pc_new[10] => pc_next.DATAB
pc_new[11] => pc_next.DATAB
pc_new[12] => pc_next.DATAB
pc_new[13] => pc_next.DATAB
pc_new[14] => pc_next.DATAB
pc_new[15] => pc_next.DATAB
pc_new[16] => pc_next.DATAB
pc_new[17] => pc_next.DATAB
pc_new[18] => pc_next.DATAB
pc_new[19] => pc_next.DATAB
pc_new[20] => pc_next.DATAB
pc_new[21] => pc_next.DATAB
pc_new[22] => pc_next.DATAB
pc_new[23] => pc_next.DATAB
pc_new[24] => pc_next.DATAB
pc_new[25] => pc_next.DATAB
pc_new[26] => pc_next.DATAB
pc_new[27] => pc_next.DATAB
pc_new[28] => pc_next.DATAB
pc_new[29] => pc_next.DATAB
pc_new[30] => pc_next.DATAB
pc_new[31] => pc_next.DATAB
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
pause_in => pc_next.OUTPUTSELECT
pause_in => pc_next.OUTPUTSELECT
pause_in => pc_next.OUTPUTSELECT
pause_in => pc_next.OUTPUTSELECT
pause_in => pc_next.OUTPUTSELECT
pause_in => pc_next.OUTPUTSELECT
pause_in => pc_next.OUTPUTSELECT
pause_in => pc_next.OUTPUTSELECT
pause_in => pc_next.OUTPUTSELECT
pause_in => pc_next.OUTPUTSELECT
pause_in => pc_next.OUTPUTSELECT
pause_in => pc_next.OUTPUTSELECT
pause_in => pc_next.OUTPUTSELECT
pause_in => pc_next.OUTPUTSELECT
pause_in => pc_next.OUTPUTSELECT
pause_in => pc_next.OUTPUTSELECT
pause_in => pc_next.OUTPUTSELECT
pause_in => pc_next.OUTPUTSELECT
pause_in => pc_next.OUTPUTSELECT
pause_in => pc_next.OUTPUTSELECT
pause_in => pc_next.OUTPUTSELECT
pause_in => pc_next.OUTPUTSELECT
pause_in => pc_next.OUTPUTSELECT
pause_in => pc_next.OUTPUTSELECT
pause_in => pc_next.OUTPUTSELECT
pause_in => pc_next.OUTPUTSELECT
pause_in => pc_next.OUTPUTSELECT
pause_in => pc_next.OUTPUTSELECT
pause_in => pc_next.OUTPUTSELECT
pause_in => pc_next.OUTPUTSELECT
opcode25_0[0] => Mux29.IN2
opcode25_0[1] => Mux28.IN2
opcode25_0[2] => Mux27.IN2
opcode25_0[3] => Mux26.IN2
opcode25_0[4] => Mux25.IN2
opcode25_0[5] => Mux24.IN2
opcode25_0[6] => Mux23.IN2
opcode25_0[7] => Mux22.IN2
opcode25_0[8] => Mux21.IN2
opcode25_0[9] => Mux20.IN2
opcode25_0[10] => Mux19.IN2
opcode25_0[11] => Mux18.IN2
opcode25_0[12] => Mux17.IN2
opcode25_0[13] => Mux16.IN2
opcode25_0[14] => Mux15.IN2
opcode25_0[15] => Mux14.IN2
opcode25_0[16] => Mux13.IN2
opcode25_0[17] => Mux12.IN2
opcode25_0[18] => Mux11.IN2
opcode25_0[19] => Mux10.IN2
opcode25_0[20] => Mux9.IN2
opcode25_0[21] => Mux8.IN2
opcode25_0[22] => Mux7.IN2
opcode25_0[23] => Mux6.IN2
opcode25_0[24] => Mux5.IN2
opcode25_0[25] => Mux4.IN2
pc_source[0] => Mux0.IN3
pc_source[0] => Mux1.IN3
pc_source[0] => Mux2.IN3
pc_source[0] => Mux3.IN3
pc_source[0] => Mux4.IN4
pc_source[0] => Mux5.IN4
pc_source[0] => Mux6.IN4
pc_source[0] => Mux7.IN4
pc_source[0] => Mux8.IN4
pc_source[0] => Mux9.IN4
pc_source[0] => Mux10.IN4
pc_source[0] => Mux11.IN4
pc_source[0] => Mux12.IN4
pc_source[0] => Mux13.IN4
pc_source[0] => Mux14.IN4
pc_source[0] => Mux15.IN4
pc_source[0] => Mux16.IN4
pc_source[0] => Mux17.IN4
pc_source[0] => Mux18.IN4
pc_source[0] => Mux19.IN4
pc_source[0] => Mux20.IN4
pc_source[0] => Mux21.IN4
pc_source[0] => Mux22.IN4
pc_source[0] => Mux23.IN4
pc_source[0] => Mux24.IN4
pc_source[0] => Mux25.IN4
pc_source[0] => Mux26.IN4
pc_source[0] => Mux27.IN4
pc_source[0] => Mux28.IN4
pc_source[0] => Mux29.IN4
pc_source[1] => Mux0.IN2
pc_source[1] => Mux1.IN2
pc_source[1] => Mux2.IN2
pc_source[1] => Mux3.IN2
pc_source[1] => Mux4.IN3
pc_source[1] => Mux5.IN3
pc_source[1] => Mux6.IN3
pc_source[1] => Mux7.IN3
pc_source[1] => Mux8.IN3
pc_source[1] => Mux9.IN3
pc_source[1] => Mux10.IN3
pc_source[1] => Mux11.IN3
pc_source[1] => Mux12.IN3
pc_source[1] => Mux13.IN3
pc_source[1] => Mux14.IN3
pc_source[1] => Mux15.IN3
pc_source[1] => Mux16.IN3
pc_source[1] => Mux17.IN3
pc_source[1] => Mux18.IN3
pc_source[1] => Mux19.IN3
pc_source[1] => Mux20.IN3
pc_source[1] => Mux21.IN3
pc_source[1] => Mux22.IN3
pc_source[1] => Mux23.IN3
pc_source[1] => Mux24.IN3
pc_source[1] => Mux25.IN3
pc_source[1] => Mux26.IN3
pc_source[1] => Mux27.IN3
pc_source[1] => Mux28.IN3
pc_source[1] => Mux29.IN3
pc_future[2] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_future[3] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_future[4] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_future[5] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_future[6] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_future[7] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_future[8] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_future[9] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_future[10] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_future[11] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_future[12] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_future[13] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_future[14] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_future[15] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_future[16] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_future[17] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_future[18] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_future[19] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_future[20] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_future[21] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_future[22] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_future[23] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_future[24] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_future[25] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_future[26] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_future[27] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_future[28] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_future[29] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_future[30] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_future[31] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_current[2] <= pc_reg[2].DB_MAX_OUTPUT_PORT_TYPE
pc_current[3] <= pc_reg[3].DB_MAX_OUTPUT_PORT_TYPE
pc_current[4] <= pc_reg[4].DB_MAX_OUTPUT_PORT_TYPE
pc_current[5] <= pc_reg[5].DB_MAX_OUTPUT_PORT_TYPE
pc_current[6] <= pc_reg[6].DB_MAX_OUTPUT_PORT_TYPE
pc_current[7] <= pc_reg[7].DB_MAX_OUTPUT_PORT_TYPE
pc_current[8] <= pc_reg[8].DB_MAX_OUTPUT_PORT_TYPE
pc_current[9] <= pc_reg[9].DB_MAX_OUTPUT_PORT_TYPE
pc_current[10] <= pc_reg[10].DB_MAX_OUTPUT_PORT_TYPE
pc_current[11] <= pc_reg[11].DB_MAX_OUTPUT_PORT_TYPE
pc_current[12] <= pc_reg[12].DB_MAX_OUTPUT_PORT_TYPE
pc_current[13] <= pc_reg[13].DB_MAX_OUTPUT_PORT_TYPE
pc_current[14] <= pc_reg[14].DB_MAX_OUTPUT_PORT_TYPE
pc_current[15] <= pc_reg[15].DB_MAX_OUTPUT_PORT_TYPE
pc_current[16] <= pc_reg[16].DB_MAX_OUTPUT_PORT_TYPE
pc_current[17] <= pc_reg[17].DB_MAX_OUTPUT_PORT_TYPE
pc_current[18] <= pc_reg[18].DB_MAX_OUTPUT_PORT_TYPE
pc_current[19] <= pc_reg[19].DB_MAX_OUTPUT_PORT_TYPE
pc_current[20] <= pc_reg[20].DB_MAX_OUTPUT_PORT_TYPE
pc_current[21] <= pc_reg[21].DB_MAX_OUTPUT_PORT_TYPE
pc_current[22] <= pc_reg[22].DB_MAX_OUTPUT_PORT_TYPE
pc_current[23] <= pc_reg[23].DB_MAX_OUTPUT_PORT_TYPE
pc_current[24] <= pc_reg[24].DB_MAX_OUTPUT_PORT_TYPE
pc_current[25] <= pc_reg[25].DB_MAX_OUTPUT_PORT_TYPE
pc_current[26] <= pc_reg[26].DB_MAX_OUTPUT_PORT_TYPE
pc_current[27] <= pc_reg[27].DB_MAX_OUTPUT_PORT_TYPE
pc_current[28] <= pc_reg[28].DB_MAX_OUTPUT_PORT_TYPE
pc_current[29] <= pc_reg[29].DB_MAX_OUTPUT_PORT_TYPE
pc_current[30] <= pc_reg[30].DB_MAX_OUTPUT_PORT_TYPE
pc_current[31] <= pc_reg[31].DB_MAX_OUTPUT_PORT_TYPE
pc_plus4[2] <= pc_reg[2].DB_MAX_OUTPUT_PORT_TYPE
pc_plus4[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
pc_plus4[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
pc_plus4[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
pc_plus4[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
pc_plus4[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
pc_plus4[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
pc_plus4[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
pc_plus4[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
pc_plus4[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
pc_plus4[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
pc_plus4[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
pc_plus4[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
pc_plus4[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
pc_plus4[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
pc_plus4[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
pc_plus4[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
pc_plus4[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
pc_plus4[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
pc_plus4[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
pc_plus4[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
pc_plus4[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
pc_plus4[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
pc_plus4[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
pc_plus4[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
pc_plus4[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
pc_plus4[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
pc_plus4[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
pc_plus4[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
pc_plus4[31] <= result.DB_MAX_OUTPUT_PORT_TYPE


|plasma|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl
clk => byte_we_reg[0].CLK
clk => byte_we_reg[1].CLK
clk => byte_we_reg[2].CLK
clk => byte_we_reg[3].CLK
clk => address_reg[2].CLK
clk => address_reg[3].CLK
clk => address_reg[4].CLK
clk => address_reg[5].CLK
clk => address_reg[6].CLK
clk => address_reg[7].CLK
clk => address_reg[8].CLK
clk => address_reg[9].CLK
clk => address_reg[10].CLK
clk => address_reg[11].CLK
clk => address_reg[12].CLK
clk => address_reg[13].CLK
clk => address_reg[14].CLK
clk => address_reg[15].CLK
clk => address_reg[16].CLK
clk => address_reg[17].CLK
clk => address_reg[18].CLK
clk => address_reg[19].CLK
clk => address_reg[20].CLK
clk => address_reg[21].CLK
clk => address_reg[22].CLK
clk => address_reg[23].CLK
clk => address_reg[24].CLK
clk => address_reg[25].CLK
clk => address_reg[26].CLK
clk => address_reg[27].CLK
clk => address_reg[28].CLK
clk => address_reg[29].CLK
clk => address_reg[30].CLK
clk => address_reg[31].CLK
clk => next_opcode_reg[0].CLK
clk => next_opcode_reg[1].CLK
clk => next_opcode_reg[2].CLK
clk => next_opcode_reg[3].CLK
clk => next_opcode_reg[4].CLK
clk => next_opcode_reg[5].CLK
clk => next_opcode_reg[6].CLK
clk => next_opcode_reg[7].CLK
clk => next_opcode_reg[8].CLK
clk => next_opcode_reg[9].CLK
clk => next_opcode_reg[10].CLK
clk => next_opcode_reg[11].CLK
clk => next_opcode_reg[12].CLK
clk => next_opcode_reg[13].CLK
clk => next_opcode_reg[14].CLK
clk => next_opcode_reg[15].CLK
clk => next_opcode_reg[16].CLK
clk => next_opcode_reg[17].CLK
clk => next_opcode_reg[18].CLK
clk => next_opcode_reg[19].CLK
clk => next_opcode_reg[20].CLK
clk => next_opcode_reg[21].CLK
clk => next_opcode_reg[22].CLK
clk => next_opcode_reg[23].CLK
clk => next_opcode_reg[24].CLK
clk => next_opcode_reg[25].CLK
clk => next_opcode_reg[26].CLK
clk => next_opcode_reg[27].CLK
clk => next_opcode_reg[28].CLK
clk => next_opcode_reg[29].CLK
clk => next_opcode_reg[30].CLK
clk => next_opcode_reg[31].CLK
clk => opcode_reg[0].CLK
clk => opcode_reg[1].CLK
clk => opcode_reg[2].CLK
clk => opcode_reg[3].CLK
clk => opcode_reg[4].CLK
clk => opcode_reg[5].CLK
clk => opcode_reg[6].CLK
clk => opcode_reg[7].CLK
clk => opcode_reg[8].CLK
clk => opcode_reg[9].CLK
clk => opcode_reg[10].CLK
clk => opcode_reg[11].CLK
clk => opcode_reg[12].CLK
clk => opcode_reg[13].CLK
clk => opcode_reg[14].CLK
clk => opcode_reg[15].CLK
clk => opcode_reg[16].CLK
clk => opcode_reg[17].CLK
clk => opcode_reg[18].CLK
clk => opcode_reg[19].CLK
clk => opcode_reg[20].CLK
clk => opcode_reg[21].CLK
clk => opcode_reg[22].CLK
clk => opcode_reg[23].CLK
clk => opcode_reg[24].CLK
clk => opcode_reg[25].CLK
clk => opcode_reg[26].CLK
clk => opcode_reg[27].CLK
clk => opcode_reg[28].CLK
clk => opcode_reg[29].CLK
clk => opcode_reg[30].CLK
clk => opcode_reg[31].CLK
clk => mem_state_reg.CLK
reset_in => byte_we_reg[0].ACLR
reset_in => byte_we_reg[1].ACLR
reset_in => byte_we_reg[2].ACLR
reset_in => byte_we_reg[3].ACLR
reset_in => address_reg[2].ACLR
reset_in => address_reg[3].ACLR
reset_in => address_reg[4].ACLR
reset_in => address_reg[5].ACLR
reset_in => address_reg[6].ACLR
reset_in => address_reg[7].ACLR
reset_in => address_reg[8].ACLR
reset_in => address_reg[9].ACLR
reset_in => address_reg[10].ACLR
reset_in => address_reg[11].ACLR
reset_in => address_reg[12].ACLR
reset_in => address_reg[13].ACLR
reset_in => address_reg[14].ACLR
reset_in => address_reg[15].ACLR
reset_in => address_reg[16].ACLR
reset_in => address_reg[17].ACLR
reset_in => address_reg[18].ACLR
reset_in => address_reg[19].ACLR
reset_in => address_reg[20].ACLR
reset_in => address_reg[21].ACLR
reset_in => address_reg[22].ACLR
reset_in => address_reg[23].ACLR
reset_in => address_reg[24].ACLR
reset_in => address_reg[25].ACLR
reset_in => address_reg[26].ACLR
reset_in => address_reg[27].ACLR
reset_in => address_reg[28].ACLR
reset_in => address_reg[29].ACLR
reset_in => address_reg[30].ACLR
reset_in => address_reg[31].ACLR
reset_in => next_opcode_reg[0].ACLR
reset_in => next_opcode_reg[1].ACLR
reset_in => next_opcode_reg[2].ACLR
reset_in => next_opcode_reg[3].ACLR
reset_in => next_opcode_reg[4].ACLR
reset_in => next_opcode_reg[5].ACLR
reset_in => next_opcode_reg[6].ACLR
reset_in => next_opcode_reg[7].ACLR
reset_in => next_opcode_reg[8].ACLR
reset_in => next_opcode_reg[9].ACLR
reset_in => next_opcode_reg[10].ACLR
reset_in => next_opcode_reg[11].ACLR
reset_in => next_opcode_reg[12].ACLR
reset_in => next_opcode_reg[13].ACLR
reset_in => next_opcode_reg[14].ACLR
reset_in => next_opcode_reg[15].ACLR
reset_in => next_opcode_reg[16].ACLR
reset_in => next_opcode_reg[17].ACLR
reset_in => next_opcode_reg[18].ACLR
reset_in => next_opcode_reg[19].ACLR
reset_in => next_opcode_reg[20].ACLR
reset_in => next_opcode_reg[21].ACLR
reset_in => next_opcode_reg[22].ACLR
reset_in => next_opcode_reg[23].ACLR
reset_in => next_opcode_reg[24].ACLR
reset_in => next_opcode_reg[25].ACLR
reset_in => next_opcode_reg[26].ACLR
reset_in => next_opcode_reg[27].ACLR
reset_in => next_opcode_reg[28].ACLR
reset_in => next_opcode_reg[29].ACLR
reset_in => next_opcode_reg[30].ACLR
reset_in => next_opcode_reg[31].ACLR
reset_in => opcode_reg[0].ACLR
reset_in => opcode_reg[1].ACLR
reset_in => opcode_reg[2].ACLR
reset_in => opcode_reg[3].ACLR
reset_in => opcode_reg[4].ACLR
reset_in => opcode_reg[5].ACLR
reset_in => opcode_reg[6].ACLR
reset_in => opcode_reg[7].ACLR
reset_in => opcode_reg[8].ACLR
reset_in => opcode_reg[9].ACLR
reset_in => opcode_reg[10].ACLR
reset_in => opcode_reg[11].ACLR
reset_in => opcode_reg[12].ACLR
reset_in => opcode_reg[13].ACLR
reset_in => opcode_reg[14].ACLR
reset_in => opcode_reg[15].ACLR
reset_in => opcode_reg[16].ACLR
reset_in => opcode_reg[17].ACLR
reset_in => opcode_reg[18].ACLR
reset_in => opcode_reg[19].ACLR
reset_in => opcode_reg[20].ACLR
reset_in => opcode_reg[21].ACLR
reset_in => opcode_reg[22].ACLR
reset_in => opcode_reg[23].ACLR
reset_in => opcode_reg[24].ACLR
reset_in => opcode_reg[25].ACLR
reset_in => opcode_reg[26].ACLR
reset_in => opcode_reg[27].ACLR
reset_in => opcode_reg[28].ACLR
reset_in => opcode_reg[29].ACLR
reset_in => opcode_reg[30].ACLR
reset_in => opcode_reg[31].ACLR
reset_in => mem_state_reg.ACLR
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => mem_state_next.OUTPUTSELECT
pause_in => mem_proc.IN0
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => address_var.OUTPUTSELECT
pause_in => mem_state_next.OUTPUTSELECT
pause_in => byte_we_var.OUTPUTSELECT
pause_in => byte_we_var.OUTPUTSELECT
pause_in => byte_we_var.OUTPUTSELECT
pause_in => byte_we_var.OUTPUTSELECT
pause_in => pause_var.DATAB
pause_in => byte_we_reg[0].ENA
pause_in => mem_state_reg.ENA
pause_in => opcode_reg[31].ENA
pause_in => opcode_reg[30].ENA
pause_in => opcode_reg[29].ENA
pause_in => opcode_reg[28].ENA
pause_in => opcode_reg[27].ENA
pause_in => opcode_reg[26].ENA
pause_in => opcode_reg[25].ENA
pause_in => opcode_reg[24].ENA
pause_in => opcode_reg[23].ENA
pause_in => opcode_reg[22].ENA
pause_in => opcode_reg[21].ENA
pause_in => opcode_reg[20].ENA
pause_in => opcode_reg[19].ENA
pause_in => opcode_reg[18].ENA
pause_in => opcode_reg[17].ENA
pause_in => opcode_reg[16].ENA
pause_in => opcode_reg[15].ENA
pause_in => opcode_reg[14].ENA
pause_in => opcode_reg[13].ENA
pause_in => opcode_reg[12].ENA
pause_in => opcode_reg[11].ENA
pause_in => opcode_reg[10].ENA
pause_in => opcode_reg[9].ENA
pause_in => opcode_reg[8].ENA
pause_in => opcode_reg[7].ENA
pause_in => opcode_reg[6].ENA
pause_in => opcode_reg[5].ENA
pause_in => opcode_reg[4].ENA
pause_in => opcode_reg[3].ENA
pause_in => opcode_reg[2].ENA
pause_in => opcode_reg[1].ENA
pause_in => opcode_reg[0].ENA
pause_in => next_opcode_reg[31].ENA
pause_in => next_opcode_reg[30].ENA
pause_in => next_opcode_reg[29].ENA
pause_in => next_opcode_reg[28].ENA
pause_in => next_opcode_reg[27].ENA
pause_in => next_opcode_reg[26].ENA
pause_in => next_opcode_reg[25].ENA
pause_in => next_opcode_reg[24].ENA
pause_in => next_opcode_reg[23].ENA
pause_in => next_opcode_reg[22].ENA
pause_in => next_opcode_reg[21].ENA
pause_in => next_opcode_reg[20].ENA
pause_in => next_opcode_reg[19].ENA
pause_in => next_opcode_reg[18].ENA
pause_in => next_opcode_reg[17].ENA
pause_in => next_opcode_reg[16].ENA
pause_in => next_opcode_reg[15].ENA
pause_in => next_opcode_reg[14].ENA
pause_in => next_opcode_reg[13].ENA
pause_in => next_opcode_reg[12].ENA
pause_in => next_opcode_reg[11].ENA
pause_in => next_opcode_reg[10].ENA
pause_in => next_opcode_reg[9].ENA
pause_in => next_opcode_reg[8].ENA
pause_in => next_opcode_reg[7].ENA
pause_in => next_opcode_reg[6].ENA
pause_in => next_opcode_reg[5].ENA
pause_in => next_opcode_reg[4].ENA
pause_in => next_opcode_reg[3].ENA
pause_in => next_opcode_reg[2].ENA
pause_in => next_opcode_reg[1].ENA
pause_in => next_opcode_reg[0].ENA
pause_in => address_reg[31].ENA
pause_in => address_reg[30].ENA
pause_in => address_reg[29].ENA
pause_in => address_reg[28].ENA
pause_in => address_reg[27].ENA
pause_in => address_reg[26].ENA
pause_in => address_reg[25].ENA
pause_in => address_reg[24].ENA
pause_in => address_reg[23].ENA
pause_in => address_reg[22].ENA
pause_in => address_reg[21].ENA
pause_in => address_reg[20].ENA
pause_in => address_reg[19].ENA
pause_in => address_reg[18].ENA
pause_in => address_reg[17].ENA
pause_in => address_reg[16].ENA
pause_in => address_reg[15].ENA
pause_in => address_reg[14].ENA
pause_in => address_reg[13].ENA
pause_in => address_reg[12].ENA
pause_in => address_reg[11].ENA
pause_in => address_reg[10].ENA
pause_in => address_reg[9].ENA
pause_in => address_reg[8].ENA
pause_in => address_reg[7].ENA
pause_in => address_reg[6].ENA
pause_in => address_reg[5].ENA
pause_in => address_reg[4].ENA
pause_in => address_reg[3].ENA
pause_in => address_reg[2].ENA
pause_in => byte_we_reg[3].ENA
pause_in => byte_we_reg[2].ENA
pause_in => byte_we_reg[1].ENA
nullify_op => mem_proc.IN1
address_pc[2] => address_var.DATAA
address_pc[2] => address_var.DATAB
address_pc[2] => address_var.DATAB
address_pc[3] => address_var.DATAA
address_pc[3] => address_var.DATAB
address_pc[3] => address_var.DATAB
address_pc[4] => address_var.DATAA
address_pc[4] => address_var.DATAB
address_pc[4] => address_var.DATAB
address_pc[5] => address_var.DATAA
address_pc[5] => address_var.DATAB
address_pc[5] => address_var.DATAB
address_pc[6] => address_var.DATAA
address_pc[6] => address_var.DATAB
address_pc[6] => address_var.DATAB
address_pc[7] => address_var.DATAA
address_pc[7] => address_var.DATAB
address_pc[7] => address_var.DATAB
address_pc[8] => address_var.DATAA
address_pc[8] => address_var.DATAB
address_pc[8] => address_var.DATAB
address_pc[9] => address_var.DATAA
address_pc[9] => address_var.DATAB
address_pc[9] => address_var.DATAB
address_pc[10] => address_var.DATAA
address_pc[10] => address_var.DATAB
address_pc[10] => address_var.DATAB
address_pc[11] => address_var.DATAA
address_pc[11] => address_var.DATAB
address_pc[11] => address_var.DATAB
address_pc[12] => address_var.DATAA
address_pc[12] => address_var.DATAB
address_pc[12] => address_var.DATAB
address_pc[13] => address_var.DATAA
address_pc[13] => address_var.DATAB
address_pc[13] => address_var.DATAB
address_pc[14] => address_var.DATAA
address_pc[14] => address_var.DATAB
address_pc[14] => address_var.DATAB
address_pc[15] => address_var.DATAA
address_pc[15] => address_var.DATAB
address_pc[15] => address_var.DATAB
address_pc[16] => address_var.DATAA
address_pc[16] => address_var.DATAB
address_pc[16] => address_var.DATAB
address_pc[17] => address_var.DATAA
address_pc[17] => address_var.DATAB
address_pc[17] => address_var.DATAB
address_pc[18] => address_var.DATAA
address_pc[18] => address_var.DATAB
address_pc[18] => address_var.DATAB
address_pc[19] => address_var.DATAA
address_pc[19] => address_var.DATAB
address_pc[19] => address_var.DATAB
address_pc[20] => address_var.DATAA
address_pc[20] => address_var.DATAB
address_pc[20] => address_var.DATAB
address_pc[21] => address_var.DATAA
address_pc[21] => address_var.DATAB
address_pc[21] => address_var.DATAB
address_pc[22] => address_var.DATAA
address_pc[22] => address_var.DATAB
address_pc[22] => address_var.DATAB
address_pc[23] => address_var.DATAA
address_pc[23] => address_var.DATAB
address_pc[23] => address_var.DATAB
address_pc[24] => address_var.DATAA
address_pc[24] => address_var.DATAB
address_pc[24] => address_var.DATAB
address_pc[25] => address_var.DATAA
address_pc[25] => address_var.DATAB
address_pc[25] => address_var.DATAB
address_pc[26] => address_var.DATAA
address_pc[26] => address_var.DATAB
address_pc[26] => address_var.DATAB
address_pc[27] => address_var.DATAA
address_pc[27] => address_var.DATAB
address_pc[27] => address_var.DATAB
address_pc[28] => address_var.DATAA
address_pc[28] => address_var.DATAB
address_pc[28] => address_var.DATAB
address_pc[29] => address_var.DATAA
address_pc[29] => address_var.DATAB
address_pc[29] => address_var.DATAB
address_pc[30] => address_var.DATAA
address_pc[30] => address_var.DATAB
address_pc[30] => address_var.DATAB
address_pc[31] => address_var.DATAA
address_pc[31] => address_var.DATAB
address_pc[31] => address_var.DATAB
opcode_out[0] <= opcode_reg[0].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[1] <= opcode_reg[1].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[2] <= opcode_reg[2].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[3] <= opcode_reg[3].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[4] <= opcode_reg[4].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[5] <= opcode_reg[5].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[6] <= opcode_reg[6].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[7] <= opcode_reg[7].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[8] <= opcode_reg[8].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[9] <= opcode_reg[9].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[10] <= opcode_reg[10].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[11] <= opcode_reg[11].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[12] <= opcode_reg[12].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[13] <= opcode_reg[13].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[14] <= opcode_reg[14].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[15] <= opcode_reg[15].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[16] <= opcode_reg[16].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[17] <= opcode_reg[17].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[18] <= opcode_reg[18].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[19] <= opcode_reg[19].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[20] <= opcode_reg[20].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[21] <= opcode_reg[21].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[22] <= opcode_reg[22].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[23] <= opcode_reg[23].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[24] <= opcode_reg[24].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[25] <= opcode_reg[25].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[26] <= opcode_reg[26].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[27] <= opcode_reg[27].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[28] <= opcode_reg[28].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[29] <= opcode_reg[29].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[30] <= opcode_reg[30].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[31] <= opcode_reg[31].DB_MAX_OUTPUT_PORT_TYPE
address_in[0] => Mux0.IN1
address_in[0] => Mux1.IN1
address_in[0] => Mux2.IN1
address_in[0] => Mux3.IN1
address_in[0] => Mux4.IN1
address_in[0] => Mux5.IN1
address_in[0] => Mux6.IN1
address_in[0] => Mux7.IN1
address_in[0] => Mux8.IN5
address_in[0] => Mux9.IN5
address_in[0] => Mux10.IN5
address_in[0] => Mux11.IN5
address_in[1] => Mux0.IN0
address_in[1] => Mux1.IN0
address_in[1] => Mux2.IN0
address_in[1] => Mux3.IN0
address_in[1] => Mux4.IN0
address_in[1] => Mux5.IN0
address_in[1] => Mux6.IN0
address_in[1] => Mux7.IN0
address_in[1] => Mux8.IN4
address_in[1] => Mux9.IN4
address_in[1] => Mux10.IN4
address_in[1] => Mux11.IN4
address_in[1] => Mux78.IN15
address_in[1] => Mux79.IN15
address_in[1] => data_read_var.OUTPUTSELECT
address_in[1] => data_read_var.OUTPUTSELECT
address_in[1] => data_read_var.OUTPUTSELECT
address_in[1] => data_read_var.OUTPUTSELECT
address_in[1] => data_read_var.OUTPUTSELECT
address_in[1] => data_read_var.OUTPUTSELECT
address_in[1] => data_read_var.OUTPUTSELECT
address_in[1] => data_read_var.OUTPUTSELECT
address_in[1] => data_read_var.OUTPUTSELECT
address_in[1] => data_read_var.OUTPUTSELECT
address_in[1] => data_read_var.OUTPUTSELECT
address_in[1] => data_read_var.OUTPUTSELECT
address_in[1] => data_read_var.OUTPUTSELECT
address_in[1] => data_read_var.OUTPUTSELECT
address_in[1] => data_read_var.OUTPUTSELECT
address_in[1] => data_read_var.OUTPUTSELECT
address_in[1] => Mux76.IN14
address_in[1] => Mux77.IN14
address_in[2] => address_var.DATAB
address_in[2] => address_var.DATAA
address_in[3] => address_var.DATAB
address_in[3] => address_var.DATAA
address_in[4] => address_var.DATAB
address_in[4] => address_var.DATAA
address_in[5] => address_var.DATAB
address_in[5] => address_var.DATAA
address_in[6] => address_var.DATAB
address_in[6] => address_var.DATAA
address_in[7] => address_var.DATAB
address_in[7] => address_var.DATAA
address_in[8] => address_var.DATAB
address_in[8] => address_var.DATAA
address_in[9] => address_var.DATAB
address_in[9] => address_var.DATAA
address_in[10] => address_var.DATAB
address_in[10] => address_var.DATAA
address_in[11] => address_var.DATAB
address_in[11] => address_var.DATAA
address_in[12] => address_var.DATAB
address_in[12] => address_var.DATAA
address_in[13] => address_var.DATAB
address_in[13] => address_var.DATAA
address_in[14] => address_var.DATAB
address_in[14] => address_var.DATAA
address_in[15] => address_var.DATAB
address_in[15] => address_var.DATAA
address_in[16] => address_var.DATAB
address_in[16] => address_var.DATAA
address_in[17] => address_var.DATAB
address_in[17] => address_var.DATAA
address_in[18] => address_var.DATAB
address_in[18] => address_var.DATAA
address_in[19] => address_var.DATAB
address_in[19] => address_var.DATAA
address_in[20] => address_var.DATAB
address_in[20] => address_var.DATAA
address_in[21] => address_var.DATAB
address_in[21] => address_var.DATAA
address_in[22] => address_var.DATAB
address_in[22] => address_var.DATAA
address_in[23] => address_var.DATAB
address_in[23] => address_var.DATAA
address_in[24] => address_var.DATAB
address_in[24] => address_var.DATAA
address_in[25] => address_var.DATAB
address_in[25] => address_var.DATAA
address_in[26] => address_var.DATAB
address_in[26] => address_var.DATAA
address_in[27] => address_var.DATAB
address_in[27] => address_var.DATAA
address_in[28] => address_var.DATAB
address_in[28] => address_var.DATAA
address_in[29] => address_var.DATAB
address_in[29] => address_var.DATAA
address_in[30] => address_var.DATAB
address_in[30] => address_var.DATAA
address_in[31] => address_var.DATAB
address_in[31] => address_var.DATAA
mem_source[0] => Mux12.IN18
mem_source[0] => Mux13.IN18
mem_source[0] => Mux14.IN18
mem_source[0] => Mux15.IN18
mem_source[0] => Mux16.IN18
mem_source[0] => Mux17.IN18
mem_source[0] => Mux18.IN18
mem_source[0] => Mux19.IN18
mem_source[0] => Mux20.IN18
mem_source[0] => Mux21.IN18
mem_source[0] => Mux22.IN18
mem_source[0] => Mux23.IN18
mem_source[0] => Mux24.IN18
mem_source[0] => Mux25.IN18
mem_source[0] => Mux26.IN18
mem_source[0] => Mux27.IN18
mem_source[0] => Mux28.IN18
mem_source[0] => Mux29.IN18
mem_source[0] => Mux30.IN18
mem_source[0] => Mux31.IN18
mem_source[0] => Mux32.IN18
mem_source[0] => Mux33.IN18
mem_source[0] => Mux34.IN18
mem_source[0] => Mux35.IN18
mem_source[0] => Mux36.IN18
mem_source[0] => Mux37.IN18
mem_source[0] => Mux38.IN18
mem_source[0] => Mux39.IN18
mem_source[0] => Mux40.IN18
mem_source[0] => Mux41.IN18
mem_source[0] => Mux42.IN18
mem_source[0] => Mux43.IN18
mem_source[0] => Mux44.IN16
mem_source[0] => Mux45.IN16
mem_source[0] => Mux46.IN16
mem_source[0] => Mux47.IN16
mem_source[0] => Mux48.IN16
mem_source[0] => Mux49.IN16
mem_source[0] => Mux50.IN16
mem_source[0] => Mux51.IN16
mem_source[0] => Mux52.IN16
mem_source[0] => Mux53.IN16
mem_source[0] => Mux54.IN16
mem_source[0] => Mux55.IN16
mem_source[0] => Mux56.IN16
mem_source[0] => Mux57.IN16
mem_source[0] => Mux58.IN16
mem_source[0] => Mux59.IN16
mem_source[0] => Mux60.IN16
mem_source[0] => Mux61.IN16
mem_source[0] => Mux62.IN16
mem_source[0] => Mux63.IN16
mem_source[0] => Mux64.IN16
mem_source[0] => Mux65.IN16
mem_source[0] => Mux66.IN16
mem_source[0] => Mux67.IN16
mem_source[0] => Mux68.IN16
mem_source[0] => Mux69.IN16
mem_source[0] => Mux70.IN16
mem_source[0] => Mux71.IN16
mem_source[0] => Mux72.IN16
mem_source[0] => Mux73.IN16
mem_source[0] => Mux74.IN16
mem_source[0] => Mux75.IN16
mem_source[0] => Mux76.IN19
mem_source[0] => Mux77.IN19
mem_source[0] => Mux78.IN19
mem_source[0] => Mux79.IN19
mem_source[0] => Equal0.IN2
mem_source[0] => Equal1.IN1
mem_source[0] => Equal2.IN3
mem_source[1] => Mux12.IN17
mem_source[1] => Mux13.IN17
mem_source[1] => Mux14.IN17
mem_source[1] => Mux15.IN17
mem_source[1] => Mux16.IN17
mem_source[1] => Mux17.IN17
mem_source[1] => Mux18.IN17
mem_source[1] => Mux19.IN17
mem_source[1] => Mux20.IN17
mem_source[1] => Mux21.IN17
mem_source[1] => Mux22.IN17
mem_source[1] => Mux23.IN17
mem_source[1] => Mux24.IN17
mem_source[1] => Mux25.IN17
mem_source[1] => Mux26.IN17
mem_source[1] => Mux27.IN17
mem_source[1] => Mux28.IN17
mem_source[1] => Mux29.IN17
mem_source[1] => Mux30.IN17
mem_source[1] => Mux31.IN17
mem_source[1] => Mux32.IN17
mem_source[1] => Mux33.IN17
mem_source[1] => Mux34.IN17
mem_source[1] => Mux35.IN17
mem_source[1] => Mux36.IN17
mem_source[1] => Mux37.IN17
mem_source[1] => Mux38.IN17
mem_source[1] => Mux39.IN17
mem_source[1] => Mux40.IN17
mem_source[1] => Mux41.IN17
mem_source[1] => Mux42.IN17
mem_source[1] => Mux43.IN17
mem_source[1] => Mux44.IN15
mem_source[1] => Mux45.IN15
mem_source[1] => Mux46.IN15
mem_source[1] => Mux47.IN15
mem_source[1] => Mux48.IN15
mem_source[1] => Mux49.IN15
mem_source[1] => Mux50.IN15
mem_source[1] => Mux51.IN15
mem_source[1] => Mux52.IN15
mem_source[1] => Mux53.IN15
mem_source[1] => Mux54.IN15
mem_source[1] => Mux55.IN15
mem_source[1] => Mux56.IN15
mem_source[1] => Mux57.IN15
mem_source[1] => Mux58.IN15
mem_source[1] => Mux59.IN15
mem_source[1] => Mux60.IN15
mem_source[1] => Mux61.IN15
mem_source[1] => Mux62.IN15
mem_source[1] => Mux63.IN15
mem_source[1] => Mux64.IN15
mem_source[1] => Mux65.IN15
mem_source[1] => Mux66.IN15
mem_source[1] => Mux67.IN15
mem_source[1] => Mux68.IN15
mem_source[1] => Mux69.IN15
mem_source[1] => Mux70.IN15
mem_source[1] => Mux71.IN15
mem_source[1] => Mux72.IN15
mem_source[1] => Mux73.IN15
mem_source[1] => Mux74.IN15
mem_source[1] => Mux75.IN15
mem_source[1] => Mux76.IN18
mem_source[1] => Mux77.IN18
mem_source[1] => Mux78.IN18
mem_source[1] => Mux79.IN18
mem_source[1] => Equal0.IN1
mem_source[1] => Equal1.IN0
mem_source[1] => Equal2.IN2
mem_source[2] => Mux12.IN16
mem_source[2] => Mux13.IN16
mem_source[2] => Mux14.IN16
mem_source[2] => Mux15.IN16
mem_source[2] => Mux16.IN16
mem_source[2] => Mux17.IN16
mem_source[2] => Mux18.IN16
mem_source[2] => Mux19.IN16
mem_source[2] => Mux20.IN16
mem_source[2] => Mux21.IN16
mem_source[2] => Mux22.IN16
mem_source[2] => Mux23.IN16
mem_source[2] => Mux24.IN16
mem_source[2] => Mux25.IN16
mem_source[2] => Mux26.IN16
mem_source[2] => Mux27.IN16
mem_source[2] => Mux28.IN16
mem_source[2] => Mux29.IN16
mem_source[2] => Mux30.IN16
mem_source[2] => Mux31.IN16
mem_source[2] => Mux32.IN16
mem_source[2] => Mux33.IN16
mem_source[2] => Mux34.IN16
mem_source[2] => Mux35.IN16
mem_source[2] => Mux36.IN16
mem_source[2] => Mux37.IN16
mem_source[2] => Mux38.IN16
mem_source[2] => Mux39.IN16
mem_source[2] => Mux40.IN16
mem_source[2] => Mux41.IN16
mem_source[2] => Mux42.IN16
mem_source[2] => Mux43.IN16
mem_source[2] => Mux44.IN14
mem_source[2] => Mux45.IN14
mem_source[2] => Mux46.IN14
mem_source[2] => Mux47.IN14
mem_source[2] => Mux48.IN14
mem_source[2] => Mux49.IN14
mem_source[2] => Mux50.IN14
mem_source[2] => Mux51.IN14
mem_source[2] => Mux52.IN14
mem_source[2] => Mux53.IN14
mem_source[2] => Mux54.IN14
mem_source[2] => Mux55.IN14
mem_source[2] => Mux56.IN14
mem_source[2] => Mux57.IN14
mem_source[2] => Mux58.IN14
mem_source[2] => Mux59.IN14
mem_source[2] => Mux60.IN14
mem_source[2] => Mux61.IN14
mem_source[2] => Mux62.IN14
mem_source[2] => Mux63.IN14
mem_source[2] => Mux64.IN14
mem_source[2] => Mux65.IN14
mem_source[2] => Mux66.IN14
mem_source[2] => Mux67.IN14
mem_source[2] => Mux68.IN14
mem_source[2] => Mux69.IN14
mem_source[2] => Mux70.IN14
mem_source[2] => Mux71.IN14
mem_source[2] => Mux72.IN14
mem_source[2] => Mux73.IN14
mem_source[2] => Mux74.IN14
mem_source[2] => Mux75.IN14
mem_source[2] => Mux76.IN17
mem_source[2] => Mux77.IN17
mem_source[2] => Mux78.IN17
mem_source[2] => Mux79.IN17
mem_source[2] => Equal0.IN0
mem_source[2] => Equal1.IN3
mem_source[2] => Equal2.IN1
mem_source[3] => Mux12.IN15
mem_source[3] => Mux13.IN15
mem_source[3] => Mux14.IN15
mem_source[3] => Mux15.IN15
mem_source[3] => Mux16.IN15
mem_source[3] => Mux17.IN15
mem_source[3] => Mux18.IN15
mem_source[3] => Mux19.IN15
mem_source[3] => Mux20.IN15
mem_source[3] => Mux21.IN15
mem_source[3] => Mux22.IN15
mem_source[3] => Mux23.IN15
mem_source[3] => Mux24.IN15
mem_source[3] => Mux25.IN15
mem_source[3] => Mux26.IN15
mem_source[3] => Mux27.IN15
mem_source[3] => Mux28.IN15
mem_source[3] => Mux29.IN15
mem_source[3] => Mux30.IN15
mem_source[3] => Mux31.IN15
mem_source[3] => Mux32.IN15
mem_source[3] => Mux33.IN15
mem_source[3] => Mux34.IN15
mem_source[3] => Mux35.IN15
mem_source[3] => Mux36.IN15
mem_source[3] => Mux37.IN15
mem_source[3] => Mux38.IN15
mem_source[3] => Mux39.IN15
mem_source[3] => Mux40.IN15
mem_source[3] => Mux41.IN15
mem_source[3] => Mux42.IN15
mem_source[3] => Mux43.IN15
mem_source[3] => Mux44.IN13
mem_source[3] => Mux45.IN13
mem_source[3] => Mux46.IN13
mem_source[3] => Mux47.IN13
mem_source[3] => Mux48.IN13
mem_source[3] => Mux49.IN13
mem_source[3] => Mux50.IN13
mem_source[3] => Mux51.IN13
mem_source[3] => Mux52.IN13
mem_source[3] => Mux53.IN13
mem_source[3] => Mux54.IN13
mem_source[3] => Mux55.IN13
mem_source[3] => Mux56.IN13
mem_source[3] => Mux57.IN13
mem_source[3] => Mux58.IN13
mem_source[3] => Mux59.IN13
mem_source[3] => Mux60.IN13
mem_source[3] => Mux61.IN13
mem_source[3] => Mux62.IN13
mem_source[3] => Mux63.IN13
mem_source[3] => Mux64.IN13
mem_source[3] => Mux65.IN13
mem_source[3] => Mux66.IN13
mem_source[3] => Mux67.IN13
mem_source[3] => Mux68.IN13
mem_source[3] => Mux69.IN13
mem_source[3] => Mux70.IN13
mem_source[3] => Mux71.IN13
mem_source[3] => Mux72.IN13
mem_source[3] => Mux73.IN13
mem_source[3] => Mux74.IN13
mem_source[3] => Mux75.IN13
mem_source[3] => Mux76.IN16
mem_source[3] => Mux77.IN16
mem_source[3] => Mux78.IN16
mem_source[3] => Mux79.IN16
mem_source[3] => Equal0.IN3
mem_source[3] => Equal1.IN2
mem_source[3] => Equal2.IN0
data_write[0] => Mux51.IN19
data_write[0] => Mux59.IN18
data_write[0] => Mux59.IN19
data_write[0] => Mux67.IN19
data_write[0] => Mux75.IN17
data_write[0] => Mux75.IN18
data_write[0] => Mux75.IN19
data_write[1] => Mux50.IN19
data_write[1] => Mux58.IN18
data_write[1] => Mux58.IN19
data_write[1] => Mux66.IN19
data_write[1] => Mux74.IN17
data_write[1] => Mux74.IN18
data_write[1] => Mux74.IN19
data_write[2] => Mux49.IN19
data_write[2] => Mux57.IN18
data_write[2] => Mux57.IN19
data_write[2] => Mux65.IN19
data_write[2] => Mux73.IN17
data_write[2] => Mux73.IN18
data_write[2] => Mux73.IN19
data_write[3] => Mux48.IN19
data_write[3] => Mux56.IN18
data_write[3] => Mux56.IN19
data_write[3] => Mux64.IN19
data_write[3] => Mux72.IN17
data_write[3] => Mux72.IN18
data_write[3] => Mux72.IN19
data_write[4] => Mux47.IN19
data_write[4] => Mux55.IN18
data_write[4] => Mux55.IN19
data_write[4] => Mux63.IN19
data_write[4] => Mux71.IN17
data_write[4] => Mux71.IN18
data_write[4] => Mux71.IN19
data_write[5] => Mux46.IN19
data_write[5] => Mux54.IN18
data_write[5] => Mux54.IN19
data_write[5] => Mux62.IN19
data_write[5] => Mux70.IN17
data_write[5] => Mux70.IN18
data_write[5] => Mux70.IN19
data_write[6] => Mux45.IN19
data_write[6] => Mux53.IN18
data_write[6] => Mux53.IN19
data_write[6] => Mux61.IN19
data_write[6] => Mux69.IN17
data_write[6] => Mux69.IN18
data_write[6] => Mux69.IN19
data_write[7] => Mux44.IN19
data_write[7] => Mux52.IN18
data_write[7] => Mux52.IN19
data_write[7] => Mux60.IN19
data_write[7] => Mux68.IN17
data_write[7] => Mux68.IN18
data_write[7] => Mux68.IN19
data_write[8] => Mux51.IN18
data_write[8] => Mux67.IN17
data_write[8] => Mux67.IN18
data_write[9] => Mux50.IN18
data_write[9] => Mux66.IN17
data_write[9] => Mux66.IN18
data_write[10] => Mux49.IN18
data_write[10] => Mux65.IN17
data_write[10] => Mux65.IN18
data_write[11] => Mux48.IN18
data_write[11] => Mux64.IN17
data_write[11] => Mux64.IN18
data_write[12] => Mux47.IN18
data_write[12] => Mux63.IN17
data_write[12] => Mux63.IN18
data_write[13] => Mux46.IN18
data_write[13] => Mux62.IN17
data_write[13] => Mux62.IN18
data_write[14] => Mux45.IN18
data_write[14] => Mux61.IN17
data_write[14] => Mux61.IN18
data_write[15] => Mux44.IN18
data_write[15] => Mux60.IN17
data_write[15] => Mux60.IN18
data_write[16] => Mux59.IN17
data_write[17] => Mux58.IN17
data_write[18] => Mux57.IN17
data_write[19] => Mux56.IN17
data_write[20] => Mux55.IN17
data_write[21] => Mux54.IN17
data_write[22] => Mux53.IN17
data_write[23] => Mux52.IN17
data_write[24] => Mux51.IN17
data_write[25] => Mux50.IN17
data_write[26] => Mux49.IN17
data_write[27] => Mux48.IN17
data_write[28] => Mux47.IN17
data_write[29] => Mux46.IN17
data_write[30] => Mux45.IN17
data_write[31] => Mux44.IN17
data_read[0] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
data_read[1] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
data_read[2] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
data_read[3] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
data_read[4] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
data_read[5] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
data_read[6] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
data_read[7] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
data_read[8] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
data_read[9] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
data_read[10] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
data_read[11] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
data_read[12] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
data_read[13] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
data_read[14] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
data_read[15] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
data_read[16] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
data_read[17] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
data_read[18] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
data_read[19] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
data_read[20] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
data_read[21] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
data_read[22] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
data_read[23] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
data_read[24] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
data_read[25] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
data_read[26] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
data_read[27] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
data_read[28] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
data_read[29] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
data_read[30] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
data_read[31] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
pause_out <= pause_var.DB_MAX_OUTPUT_PORT_TYPE
address_next[2] <= address_var.DB_MAX_OUTPUT_PORT_TYPE
address_next[3] <= address_var.DB_MAX_OUTPUT_PORT_TYPE
address_next[4] <= address_var.DB_MAX_OUTPUT_PORT_TYPE
address_next[5] <= address_var.DB_MAX_OUTPUT_PORT_TYPE
address_next[6] <= address_var.DB_MAX_OUTPUT_PORT_TYPE
address_next[7] <= address_var.DB_MAX_OUTPUT_PORT_TYPE
address_next[8] <= address_var.DB_MAX_OUTPUT_PORT_TYPE
address_next[9] <= address_var.DB_MAX_OUTPUT_PORT_TYPE
address_next[10] <= address_var.DB_MAX_OUTPUT_PORT_TYPE
address_next[11] <= address_var.DB_MAX_OUTPUT_PORT_TYPE
address_next[12] <= address_var.DB_MAX_OUTPUT_PORT_TYPE
address_next[13] <= address_var.DB_MAX_OUTPUT_PORT_TYPE
address_next[14] <= address_var.DB_MAX_OUTPUT_PORT_TYPE
address_next[15] <= address_var.DB_MAX_OUTPUT_PORT_TYPE
address_next[16] <= address_var.DB_MAX_OUTPUT_PORT_TYPE
address_next[17] <= address_var.DB_MAX_OUTPUT_PORT_TYPE
address_next[18] <= address_var.DB_MAX_OUTPUT_PORT_TYPE
address_next[19] <= address_var.DB_MAX_OUTPUT_PORT_TYPE
address_next[20] <= address_var.DB_MAX_OUTPUT_PORT_TYPE
address_next[21] <= address_var.DB_MAX_OUTPUT_PORT_TYPE
address_next[22] <= address_var.DB_MAX_OUTPUT_PORT_TYPE
address_next[23] <= address_var.DB_MAX_OUTPUT_PORT_TYPE
address_next[24] <= address_var.DB_MAX_OUTPUT_PORT_TYPE
address_next[25] <= address_var.DB_MAX_OUTPUT_PORT_TYPE
address_next[26] <= address_var.DB_MAX_OUTPUT_PORT_TYPE
address_next[27] <= address_var.DB_MAX_OUTPUT_PORT_TYPE
address_next[28] <= address_var.DB_MAX_OUTPUT_PORT_TYPE
address_next[29] <= address_var.DB_MAX_OUTPUT_PORT_TYPE
address_next[30] <= address_var.DB_MAX_OUTPUT_PORT_TYPE
address_next[31] <= address_var.DB_MAX_OUTPUT_PORT_TYPE
byte_we_next[0] <= byte_we_var.DB_MAX_OUTPUT_PORT_TYPE
byte_we_next[1] <= byte_we_var.DB_MAX_OUTPUT_PORT_TYPE
byte_we_next[2] <= byte_we_var.DB_MAX_OUTPUT_PORT_TYPE
byte_we_next[3] <= byte_we_var.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= address_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= address_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= address_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= address_reg[11].DB_MAX_OUTPUT_PORT_TYPE
address[12] <= address_reg[12].DB_MAX_OUTPUT_PORT_TYPE
address[13] <= address_reg[13].DB_MAX_OUTPUT_PORT_TYPE
address[14] <= address_reg[14].DB_MAX_OUTPUT_PORT_TYPE
address[15] <= address_reg[15].DB_MAX_OUTPUT_PORT_TYPE
address[16] <= address_reg[16].DB_MAX_OUTPUT_PORT_TYPE
address[17] <= address_reg[17].DB_MAX_OUTPUT_PORT_TYPE
address[18] <= address_reg[18].DB_MAX_OUTPUT_PORT_TYPE
address[19] <= address_reg[19].DB_MAX_OUTPUT_PORT_TYPE
address[20] <= address_reg[20].DB_MAX_OUTPUT_PORT_TYPE
address[21] <= address_reg[21].DB_MAX_OUTPUT_PORT_TYPE
address[22] <= address_reg[22].DB_MAX_OUTPUT_PORT_TYPE
address[23] <= address_reg[23].DB_MAX_OUTPUT_PORT_TYPE
address[24] <= address_reg[24].DB_MAX_OUTPUT_PORT_TYPE
address[25] <= address_reg[25].DB_MAX_OUTPUT_PORT_TYPE
address[26] <= address_reg[26].DB_MAX_OUTPUT_PORT_TYPE
address[27] <= address_reg[27].DB_MAX_OUTPUT_PORT_TYPE
address[28] <= address_reg[28].DB_MAX_OUTPUT_PORT_TYPE
address[29] <= address_reg[29].DB_MAX_OUTPUT_PORT_TYPE
address[30] <= address_reg[30].DB_MAX_OUTPUT_PORT_TYPE
address[31] <= address_reg[31].DB_MAX_OUTPUT_PORT_TYPE
byte_we[0] <= byte_we_reg[0].DB_MAX_OUTPUT_PORT_TYPE
byte_we[1] <= byte_we_reg[1].DB_MAX_OUTPUT_PORT_TYPE
byte_we[2] <= byte_we_reg[2].DB_MAX_OUTPUT_PORT_TYPE
byte_we[3] <= byte_we_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_w[0] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
data_w[1] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
data_w[2] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
data_w[3] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
data_w[4] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
data_w[5] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
data_w[6] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
data_w[7] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
data_w[8] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
data_w[9] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
data_w[10] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
data_w[11] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
data_w[12] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
data_w[13] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
data_w[14] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
data_w[15] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
data_w[16] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
data_w[17] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
data_w[18] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
data_w[19] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
data_w[20] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
data_w[21] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
data_w[22] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
data_w[23] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
data_w[24] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
data_w[25] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
data_w[26] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
data_w[27] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
data_w[28] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
data_w[29] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
data_w[30] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
data_w[31] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
data_r[0] => data_read_var.DATAA
data_r[0] => Mux7.IN5
data_r[0] => Mux43.IN19
data_r[0] => opcode_next.DATAB
data_r[0] => next_opcode_reg.DATAB
data_r[1] => data_read_var.DATAA
data_r[1] => Mux6.IN5
data_r[1] => Mux42.IN19
data_r[1] => opcode_next.DATAB
data_r[1] => next_opcode_reg.DATAB
data_r[2] => data_read_var.DATAA
data_r[2] => Mux5.IN5
data_r[2] => Mux41.IN19
data_r[2] => opcode_next.DATAB
data_r[2] => next_opcode_reg.DATAB
data_r[3] => data_read_var.DATAA
data_r[3] => Mux4.IN5
data_r[3] => Mux40.IN19
data_r[3] => opcode_next.DATAB
data_r[3] => next_opcode_reg.DATAB
data_r[4] => data_read_var.DATAA
data_r[4] => Mux3.IN5
data_r[4] => Mux39.IN19
data_r[4] => opcode_next.DATAB
data_r[4] => next_opcode_reg.DATAB
data_r[5] => data_read_var.DATAA
data_r[5] => Mux2.IN5
data_r[5] => Mux38.IN19
data_r[5] => opcode_next.DATAB
data_r[5] => next_opcode_reg.DATAB
data_r[6] => data_read_var.DATAA
data_r[6] => Mux1.IN5
data_r[6] => Mux37.IN19
data_r[6] => opcode_next.DATAB
data_r[6] => next_opcode_reg.DATAB
data_r[7] => data_read_var.DATAA
data_r[7] => Mux0.IN5
data_r[7] => Mux36.IN19
data_r[7] => opcode_next.DATAB
data_r[7] => next_opcode_reg.DATAB
data_r[8] => data_read_var.DATAA
data_r[8] => Mux7.IN4
data_r[8] => Mux35.IN19
data_r[8] => opcode_next.DATAB
data_r[8] => next_opcode_reg.DATAB
data_r[9] => data_read_var.DATAA
data_r[9] => Mux6.IN4
data_r[9] => Mux34.IN19
data_r[9] => opcode_next.DATAB
data_r[9] => next_opcode_reg.DATAB
data_r[10] => data_read_var.DATAA
data_r[10] => Mux5.IN4
data_r[10] => Mux33.IN19
data_r[10] => opcode_next.DATAB
data_r[10] => next_opcode_reg.DATAB
data_r[11] => data_read_var.DATAA
data_r[11] => Mux4.IN4
data_r[11] => Mux32.IN19
data_r[11] => opcode_next.DATAB
data_r[11] => next_opcode_reg.DATAB
data_r[12] => data_read_var.DATAA
data_r[12] => Mux3.IN4
data_r[12] => Mux31.IN19
data_r[12] => opcode_next.DATAB
data_r[12] => next_opcode_reg.DATAB
data_r[13] => data_read_var.DATAA
data_r[13] => Mux2.IN4
data_r[13] => Mux30.IN19
data_r[13] => opcode_next.DATAB
data_r[13] => next_opcode_reg.DATAB
data_r[14] => data_read_var.DATAA
data_r[14] => Mux1.IN4
data_r[14] => Mux29.IN19
data_r[14] => opcode_next.DATAB
data_r[14] => next_opcode_reg.DATAB
data_r[15] => data_read_var.DATAA
data_r[15] => Mux0.IN4
data_r[15] => Mux28.IN19
data_r[15] => opcode_next.DATAB
data_r[15] => next_opcode_reg.DATAB
data_r[16] => data_read_var.DATAB
data_r[16] => Mux7.IN3
data_r[16] => Mux27.IN19
data_r[16] => opcode_next.DATAB
data_r[16] => next_opcode_reg.DATAB
data_r[17] => data_read_var.DATAB
data_r[17] => Mux6.IN3
data_r[17] => Mux26.IN19
data_r[17] => opcode_next.DATAB
data_r[17] => next_opcode_reg.DATAB
data_r[18] => data_read_var.DATAB
data_r[18] => Mux5.IN3
data_r[18] => Mux25.IN19
data_r[18] => opcode_next.DATAB
data_r[18] => next_opcode_reg.DATAB
data_r[19] => data_read_var.DATAB
data_r[19] => Mux4.IN3
data_r[19] => Mux24.IN19
data_r[19] => opcode_next.DATAB
data_r[19] => next_opcode_reg.DATAB
data_r[20] => data_read_var.DATAB
data_r[20] => Mux3.IN3
data_r[20] => Mux23.IN19
data_r[20] => opcode_next.DATAB
data_r[20] => next_opcode_reg.DATAB
data_r[21] => data_read_var.DATAB
data_r[21] => Mux2.IN3
data_r[21] => Mux22.IN19
data_r[21] => opcode_next.DATAB
data_r[21] => next_opcode_reg.DATAB
data_r[22] => data_read_var.DATAB
data_r[22] => Mux1.IN3
data_r[22] => Mux21.IN19
data_r[22] => opcode_next.DATAB
data_r[22] => next_opcode_reg.DATAB
data_r[23] => data_read_var.DATAB
data_r[23] => Mux0.IN3
data_r[23] => Mux20.IN19
data_r[23] => opcode_next.DATAB
data_r[23] => next_opcode_reg.DATAB
data_r[24] => data_read_var.DATAB
data_r[24] => Mux7.IN2
data_r[24] => Mux19.IN19
data_r[24] => opcode_next.DATAB
data_r[24] => next_opcode_reg.DATAB
data_r[25] => data_read_var.DATAB
data_r[25] => Mux6.IN2
data_r[25] => Mux18.IN19
data_r[25] => opcode_next.DATAB
data_r[25] => next_opcode_reg.DATAB
data_r[26] => data_read_var.DATAB
data_r[26] => Mux5.IN2
data_r[26] => Mux17.IN19
data_r[26] => opcode_next.DATAB
data_r[26] => next_opcode_reg.DATAB
data_r[27] => data_read_var.DATAB
data_r[27] => Mux4.IN2
data_r[27] => Mux16.IN19
data_r[27] => opcode_next.DATAB
data_r[27] => next_opcode_reg.DATAB
data_r[28] => data_read_var.DATAB
data_r[28] => Mux3.IN2
data_r[28] => Mux15.IN19
data_r[28] => opcode_next.DATAB
data_r[28] => next_opcode_reg.DATAB
data_r[29] => data_read_var.DATAB
data_r[29] => Mux2.IN2
data_r[29] => Mux14.IN19
data_r[29] => opcode_next.DATAB
data_r[29] => next_opcode_reg.DATAB
data_r[30] => data_read_var.DATAB
data_r[30] => Mux1.IN2
data_r[30] => Mux13.IN19
data_r[30] => opcode_next.DATAB
data_r[30] => next_opcode_reg.DATAB
data_r[31] => data_read_var.DATAB
data_r[31] => Mux0.IN2
data_r[31] => Mux12.IN19
data_r[31] => opcode_next.DATAB
data_r[31] => next_opcode_reg.DATAB


|plasma|mlite_cpu:u1_cpu|control:u3_control
opcode[0] => Mux0.IN69
opcode[0] => Mux1.IN69
opcode[0] => Mux2.IN69
opcode[0] => Mux4.IN36
opcode[0] => Mux5.IN69
opcode[0] => Mux6.IN69
opcode[0] => Mux7.IN69
opcode[0] => Mux8.IN69
opcode[0] => Mux11.IN69
opcode[0] => Mux12.IN69
opcode[0] => Mux13.IN36
opcode[0] => Mux14.IN69
opcode[0] => imm_out[0].DATAIN
opcode[1] => Mux0.IN68
opcode[1] => Mux1.IN68
opcode[1] => Mux2.IN68
opcode[1] => Mux3.IN19
opcode[1] => Mux4.IN35
opcode[1] => Mux5.IN68
opcode[1] => Mux6.IN68
opcode[1] => Mux7.IN68
opcode[1] => Mux8.IN68
opcode[1] => Mux9.IN36
opcode[1] => Mux10.IN36
opcode[1] => Mux11.IN68
opcode[1] => Mux12.IN68
opcode[1] => Mux13.IN35
opcode[1] => Mux14.IN68
opcode[1] => imm_out[1].DATAIN
opcode[2] => Mux0.IN67
opcode[2] => Mux1.IN67
opcode[2] => Mux2.IN67
opcode[2] => Mux5.IN67
opcode[2] => Mux6.IN67
opcode[2] => Mux7.IN67
opcode[2] => Mux8.IN67
opcode[2] => Mux9.IN35
opcode[2] => Mux10.IN35
opcode[2] => Mux11.IN67
opcode[2] => Mux12.IN67
opcode[2] => Mux13.IN34
opcode[2] => Mux14.IN67
opcode[2] => imm_out[2].DATAIN
opcode[3] => Mux0.IN66
opcode[3] => Mux1.IN66
opcode[3] => Mux2.IN66
opcode[3] => Mux3.IN18
opcode[3] => Mux4.IN34
opcode[3] => Mux5.IN66
opcode[3] => Mux6.IN66
opcode[3] => Mux7.IN66
opcode[3] => Mux8.IN66
opcode[3] => Mux9.IN34
opcode[3] => Mux10.IN34
opcode[3] => Mux11.IN66
opcode[3] => Mux12.IN66
opcode[3] => Mux14.IN66
opcode[3] => imm_out[3].DATAIN
opcode[4] => Mux0.IN65
opcode[4] => Mux1.IN65
opcode[4] => Mux2.IN65
opcode[4] => Mux3.IN17
opcode[4] => Mux4.IN33
opcode[4] => Mux5.IN65
opcode[4] => Mux6.IN65
opcode[4] => Mux7.IN65
opcode[4] => Mux8.IN65
opcode[4] => Mux9.IN33
opcode[4] => Mux10.IN33
opcode[4] => Mux11.IN65
opcode[4] => Mux12.IN65
opcode[4] => Mux13.IN33
opcode[4] => Mux14.IN65
opcode[4] => imm_out[4].DATAIN
opcode[5] => Mux0.IN64
opcode[5] => Mux1.IN64
opcode[5] => Mux2.IN64
opcode[5] => Mux3.IN16
opcode[5] => Mux4.IN32
opcode[5] => Mux5.IN64
opcode[5] => Mux6.IN64
opcode[5] => Mux7.IN64
opcode[5] => Mux8.IN64
opcode[5] => Mux9.IN32
opcode[5] => Mux10.IN32
opcode[5] => Mux11.IN64
opcode[5] => Mux12.IN64
opcode[5] => Mux13.IN32
opcode[5] => Mux14.IN64
opcode[5] => imm_out[5].DATAIN
opcode[6] => imm_out[6].DATAIN
opcode[7] => imm_out[7].DATAIN
opcode[8] => imm_out[8].DATAIN
opcode[9] => imm_out[9].DATAIN
opcode[10] => imm_out[10].DATAIN
opcode[11] => rs.DATAB
opcode[11] => rd.DATAA
opcode[11] => Mux49.IN23
opcode[11] => Mux49.IN24
opcode[11] => Mux49.IN25
opcode[11] => Mux49.IN26
opcode[11] => Mux49.IN27
opcode[11] => Mux49.IN28
opcode[11] => Mux49.IN29
opcode[11] => Mux49.IN30
opcode[11] => Mux49.IN31
opcode[11] => Mux49.IN32
opcode[11] => Mux49.IN33
opcode[11] => Mux49.IN34
opcode[11] => Mux49.IN35
opcode[11] => Mux49.IN36
opcode[11] => Mux49.IN37
opcode[11] => Mux49.IN38
opcode[11] => Mux49.IN39
opcode[11] => Mux49.IN40
opcode[11] => Mux49.IN41
opcode[11] => Mux49.IN42
opcode[11] => Mux49.IN43
opcode[11] => Mux49.IN44
opcode[11] => Mux49.IN45
opcode[11] => Mux49.IN46
opcode[11] => Mux49.IN47
opcode[11] => Mux49.IN48
opcode[11] => Mux49.IN49
opcode[11] => Mux49.IN50
opcode[11] => Mux49.IN51
opcode[11] => Mux49.IN52
opcode[11] => Mux49.IN53
opcode[11] => Mux49.IN54
opcode[11] => Mux49.IN55
opcode[11] => Mux49.IN56
opcode[11] => Mux49.IN57
opcode[11] => Mux49.IN58
opcode[11] => Mux49.IN59
opcode[11] => Mux49.IN60
opcode[11] => Mux49.IN61
opcode[11] => Mux49.IN62
opcode[11] => Mux49.IN63
opcode[11] => Mux49.IN64
opcode[11] => Mux49.IN65
opcode[11] => Mux49.IN66
opcode[11] => Mux49.IN67
opcode[11] => Mux49.IN68
opcode[11] => Mux49.IN69
opcode[11] => imm_out[11].DATAIN
opcode[12] => rs.DATAB
opcode[12] => rd.DATAA
opcode[12] => Mux48.IN23
opcode[12] => Mux48.IN24
opcode[12] => Mux48.IN25
opcode[12] => Mux48.IN26
opcode[12] => Mux48.IN27
opcode[12] => Mux48.IN28
opcode[12] => Mux48.IN29
opcode[12] => Mux48.IN30
opcode[12] => Mux48.IN31
opcode[12] => Mux48.IN32
opcode[12] => Mux48.IN33
opcode[12] => Mux48.IN34
opcode[12] => Mux48.IN35
opcode[12] => Mux48.IN36
opcode[12] => Mux48.IN37
opcode[12] => Mux48.IN38
opcode[12] => Mux48.IN39
opcode[12] => Mux48.IN40
opcode[12] => Mux48.IN41
opcode[12] => Mux48.IN42
opcode[12] => Mux48.IN43
opcode[12] => Mux48.IN44
opcode[12] => Mux48.IN45
opcode[12] => Mux48.IN46
opcode[12] => Mux48.IN47
opcode[12] => Mux48.IN48
opcode[12] => Mux48.IN49
opcode[12] => Mux48.IN50
opcode[12] => Mux48.IN51
opcode[12] => Mux48.IN52
opcode[12] => Mux48.IN53
opcode[12] => Mux48.IN54
opcode[12] => Mux48.IN55
opcode[12] => Mux48.IN56
opcode[12] => Mux48.IN57
opcode[12] => Mux48.IN58
opcode[12] => Mux48.IN59
opcode[12] => Mux48.IN60
opcode[12] => Mux48.IN61
opcode[12] => Mux48.IN62
opcode[12] => Mux48.IN63
opcode[12] => Mux48.IN64
opcode[12] => Mux48.IN65
opcode[12] => Mux48.IN66
opcode[12] => Mux48.IN67
opcode[12] => Mux48.IN68
opcode[12] => Mux48.IN69
opcode[12] => imm_out[12].DATAIN
opcode[13] => rs.DATAB
opcode[13] => rd.DATAA
opcode[13] => Mux47.IN23
opcode[13] => Mux47.IN24
opcode[13] => Mux47.IN25
opcode[13] => Mux47.IN26
opcode[13] => Mux47.IN27
opcode[13] => Mux47.IN28
opcode[13] => Mux47.IN29
opcode[13] => Mux47.IN30
opcode[13] => Mux47.IN31
opcode[13] => Mux47.IN32
opcode[13] => Mux47.IN33
opcode[13] => Mux47.IN34
opcode[13] => Mux47.IN35
opcode[13] => Mux47.IN36
opcode[13] => Mux47.IN37
opcode[13] => Mux47.IN38
opcode[13] => Mux47.IN39
opcode[13] => Mux47.IN40
opcode[13] => Mux47.IN41
opcode[13] => Mux47.IN42
opcode[13] => Mux47.IN43
opcode[13] => Mux47.IN44
opcode[13] => Mux47.IN45
opcode[13] => Mux47.IN46
opcode[13] => Mux47.IN47
opcode[13] => Mux47.IN48
opcode[13] => Mux47.IN49
opcode[13] => Mux47.IN50
opcode[13] => Mux47.IN51
opcode[13] => Mux47.IN52
opcode[13] => Mux47.IN53
opcode[13] => Mux47.IN54
opcode[13] => Mux47.IN55
opcode[13] => Mux47.IN56
opcode[13] => Mux47.IN57
opcode[13] => Mux47.IN58
opcode[13] => Mux47.IN59
opcode[13] => Mux47.IN60
opcode[13] => Mux47.IN61
opcode[13] => Mux47.IN62
opcode[13] => Mux47.IN63
opcode[13] => Mux47.IN64
opcode[13] => Mux47.IN65
opcode[13] => Mux47.IN66
opcode[13] => Mux47.IN67
opcode[13] => Mux47.IN68
opcode[13] => Mux47.IN69
opcode[13] => imm_out[13].DATAIN
opcode[14] => rs.DATAB
opcode[14] => rd.DATAA
opcode[14] => Mux46.IN23
opcode[14] => Mux46.IN24
opcode[14] => Mux46.IN25
opcode[14] => Mux46.IN26
opcode[14] => Mux46.IN27
opcode[14] => Mux46.IN28
opcode[14] => Mux46.IN29
opcode[14] => Mux46.IN30
opcode[14] => Mux46.IN31
opcode[14] => Mux46.IN32
opcode[14] => Mux46.IN33
opcode[14] => Mux46.IN34
opcode[14] => Mux46.IN35
opcode[14] => Mux46.IN36
opcode[14] => Mux46.IN37
opcode[14] => Mux46.IN38
opcode[14] => Mux46.IN39
opcode[14] => Mux46.IN40
opcode[14] => Mux46.IN41
opcode[14] => Mux46.IN42
opcode[14] => Mux46.IN43
opcode[14] => Mux46.IN44
opcode[14] => Mux46.IN45
opcode[14] => Mux46.IN46
opcode[14] => Mux46.IN47
opcode[14] => Mux46.IN48
opcode[14] => Mux46.IN49
opcode[14] => Mux46.IN50
opcode[14] => Mux46.IN51
opcode[14] => Mux46.IN52
opcode[14] => Mux46.IN53
opcode[14] => Mux46.IN54
opcode[14] => Mux46.IN55
opcode[14] => Mux46.IN56
opcode[14] => Mux46.IN57
opcode[14] => Mux46.IN58
opcode[14] => Mux46.IN59
opcode[14] => Mux46.IN60
opcode[14] => Mux46.IN61
opcode[14] => Mux46.IN62
opcode[14] => Mux46.IN63
opcode[14] => Mux46.IN64
opcode[14] => Mux46.IN65
opcode[14] => Mux46.IN66
opcode[14] => Mux46.IN67
opcode[14] => Mux46.IN68
opcode[14] => Mux46.IN69
opcode[14] => imm_out[14].DATAIN
opcode[15] => rs.DATAB
opcode[15] => rd.DATAA
opcode[15] => Mux45.IN23
opcode[15] => Mux45.IN24
opcode[15] => Mux45.IN25
opcode[15] => Mux45.IN26
opcode[15] => Mux45.IN27
opcode[15] => Mux45.IN28
opcode[15] => Mux45.IN29
opcode[15] => Mux45.IN30
opcode[15] => Mux45.IN31
opcode[15] => Mux45.IN32
opcode[15] => Mux45.IN33
opcode[15] => Mux45.IN34
opcode[15] => Mux45.IN35
opcode[15] => Mux45.IN36
opcode[15] => Mux45.IN37
opcode[15] => Mux45.IN38
opcode[15] => Mux45.IN39
opcode[15] => Mux45.IN40
opcode[15] => Mux45.IN41
opcode[15] => Mux45.IN42
opcode[15] => Mux45.IN43
opcode[15] => Mux45.IN44
opcode[15] => Mux45.IN45
opcode[15] => Mux45.IN46
opcode[15] => Mux45.IN47
opcode[15] => Mux45.IN48
opcode[15] => Mux45.IN49
opcode[15] => Mux45.IN50
opcode[15] => Mux45.IN51
opcode[15] => Mux45.IN52
opcode[15] => Mux45.IN53
opcode[15] => Mux45.IN54
opcode[15] => Mux45.IN55
opcode[15] => Mux45.IN56
opcode[15] => Mux45.IN57
opcode[15] => Mux45.IN58
opcode[15] => Mux45.IN59
opcode[15] => Mux45.IN60
opcode[15] => Mux45.IN61
opcode[15] => Mux45.IN62
opcode[15] => Mux45.IN63
opcode[15] => Mux45.IN64
opcode[15] => Mux45.IN65
opcode[15] => Mux45.IN66
opcode[15] => Mux45.IN67
opcode[15] => Mux45.IN68
opcode[15] => Mux45.IN69
opcode[15] => imm_out[15].DATAIN
opcode[16] => Mux16.IN19
opcode[16] => rt.DATAA
opcode[16] => rd.DATAB
opcode[16] => Mux43.IN8
opcode[16] => Mux43.IN9
opcode[16] => Mux43.IN10
opcode[16] => Mux43.IN11
opcode[16] => Mux43.IN12
opcode[16] => Mux43.IN13
opcode[16] => Mux43.IN14
opcode[16] => Mux43.IN15
opcode[16] => Mux43.IN16
opcode[16] => Mux43.IN17
opcode[16] => Mux43.IN18
opcode[16] => Mux43.IN19
opcode[16] => Mux43.IN20
opcode[16] => Mux43.IN21
opcode[16] => Mux43.IN22
opcode[16] => Mux43.IN23
opcode[16] => Mux43.IN24
opcode[16] => Mux43.IN25
opcode[16] => Mux43.IN26
opcode[16] => Mux43.IN27
opcode[16] => Mux43.IN28
opcode[16] => Mux43.IN29
opcode[16] => Mux43.IN30
opcode[16] => Mux43.IN31
opcode[16] => Mux43.IN32
opcode[16] => Mux43.IN33
opcode[16] => Mux43.IN34
opcode[16] => Mux43.IN35
opcode[16] => Mux43.IN36
opcode[16] => Mux43.IN37
opcode[16] => Mux43.IN38
opcode[16] => Mux43.IN39
opcode[16] => Mux43.IN40
opcode[16] => Mux43.IN41
opcode[16] => Mux43.IN42
opcode[16] => Mux43.IN43
opcode[16] => Mux43.IN44
opcode[16] => Mux43.IN45
opcode[16] => Mux43.IN46
opcode[16] => Mux43.IN47
opcode[16] => Mux43.IN48
opcode[16] => Mux43.IN49
opcode[16] => Mux43.IN50
opcode[16] => Mux43.IN51
opcode[16] => Mux43.IN52
opcode[16] => Mux43.IN53
opcode[16] => Mux43.IN54
opcode[16] => Mux43.IN55
opcode[16] => Mux43.IN56
opcode[16] => Mux43.IN57
opcode[16] => Mux43.IN58
opcode[16] => Mux43.IN59
opcode[16] => Mux43.IN60
opcode[16] => Mux43.IN61
opcode[16] => Mux43.IN62
opcode[16] => Mux43.IN63
opcode[16] => Mux43.IN64
opcode[16] => Mux43.IN65
opcode[16] => Mux43.IN66
opcode[16] => Mux43.IN67
opcode[16] => Mux43.IN68
opcode[16] => Mux43.IN69
opcode[16] => Mux49.IN9
opcode[16] => Mux49.IN10
opcode[16] => Mux49.IN11
opcode[16] => Mux49.IN12
opcode[16] => Mux49.IN13
opcode[16] => Mux49.IN14
opcode[16] => Mux49.IN15
opcode[16] => Mux49.IN16
opcode[16] => Mux49.IN17
opcode[16] => Mux49.IN18
opcode[16] => Mux49.IN19
opcode[16] => Mux49.IN20
opcode[16] => Mux49.IN21
opcode[16] => Mux49.IN22
opcode[17] => Mux15.IN19
opcode[17] => Mux16.IN18
opcode[17] => Mux17.IN10
opcode[17] => rt.DATAA
opcode[17] => rd.DATAB
opcode[17] => Mux42.IN8
opcode[17] => Mux42.IN9
opcode[17] => Mux42.IN10
opcode[17] => Mux42.IN11
opcode[17] => Mux42.IN12
opcode[17] => Mux42.IN13
opcode[17] => Mux42.IN14
opcode[17] => Mux42.IN15
opcode[17] => Mux42.IN16
opcode[17] => Mux42.IN17
opcode[17] => Mux42.IN18
opcode[17] => Mux42.IN19
opcode[17] => Mux42.IN20
opcode[17] => Mux42.IN21
opcode[17] => Mux42.IN22
opcode[17] => Mux42.IN23
opcode[17] => Mux42.IN24
opcode[17] => Mux42.IN25
opcode[17] => Mux42.IN26
opcode[17] => Mux42.IN27
opcode[17] => Mux42.IN28
opcode[17] => Mux42.IN29
opcode[17] => Mux42.IN30
opcode[17] => Mux42.IN31
opcode[17] => Mux42.IN32
opcode[17] => Mux42.IN33
opcode[17] => Mux42.IN34
opcode[17] => Mux42.IN35
opcode[17] => Mux42.IN36
opcode[17] => Mux42.IN37
opcode[17] => Mux42.IN38
opcode[17] => Mux42.IN39
opcode[17] => Mux42.IN40
opcode[17] => Mux42.IN41
opcode[17] => Mux42.IN42
opcode[17] => Mux42.IN43
opcode[17] => Mux42.IN44
opcode[17] => Mux42.IN45
opcode[17] => Mux42.IN46
opcode[17] => Mux42.IN47
opcode[17] => Mux42.IN48
opcode[17] => Mux42.IN49
opcode[17] => Mux42.IN50
opcode[17] => Mux42.IN51
opcode[17] => Mux42.IN52
opcode[17] => Mux42.IN53
opcode[17] => Mux42.IN54
opcode[17] => Mux42.IN55
opcode[17] => Mux42.IN56
opcode[17] => Mux42.IN57
opcode[17] => Mux42.IN58
opcode[17] => Mux42.IN59
opcode[17] => Mux42.IN60
opcode[17] => Mux42.IN61
opcode[17] => Mux42.IN62
opcode[17] => Mux42.IN63
opcode[17] => Mux42.IN64
opcode[17] => Mux42.IN65
opcode[17] => Mux42.IN66
opcode[17] => Mux42.IN67
opcode[17] => Mux42.IN68
opcode[17] => Mux42.IN69
opcode[17] => Mux48.IN9
opcode[17] => Mux48.IN10
opcode[17] => Mux48.IN11
opcode[17] => Mux48.IN12
opcode[17] => Mux48.IN13
opcode[17] => Mux48.IN14
opcode[17] => Mux48.IN15
opcode[17] => Mux48.IN16
opcode[17] => Mux48.IN17
opcode[17] => Mux48.IN18
opcode[17] => Mux48.IN19
opcode[17] => Mux48.IN20
opcode[17] => Mux48.IN21
opcode[17] => Mux48.IN22
opcode[18] => Mux15.IN18
opcode[18] => Mux16.IN17
opcode[18] => Mux17.IN9
opcode[18] => rt.DATAA
opcode[18] => rd.DATAB
opcode[18] => Mux41.IN8
opcode[18] => Mux41.IN9
opcode[18] => Mux41.IN10
opcode[18] => Mux41.IN11
opcode[18] => Mux41.IN12
opcode[18] => Mux41.IN13
opcode[18] => Mux41.IN14
opcode[18] => Mux41.IN15
opcode[18] => Mux41.IN16
opcode[18] => Mux41.IN17
opcode[18] => Mux41.IN18
opcode[18] => Mux41.IN19
opcode[18] => Mux41.IN20
opcode[18] => Mux41.IN21
opcode[18] => Mux41.IN22
opcode[18] => Mux41.IN23
opcode[18] => Mux41.IN24
opcode[18] => Mux41.IN25
opcode[18] => Mux41.IN26
opcode[18] => Mux41.IN27
opcode[18] => Mux41.IN28
opcode[18] => Mux41.IN29
opcode[18] => Mux41.IN30
opcode[18] => Mux41.IN31
opcode[18] => Mux41.IN32
opcode[18] => Mux41.IN33
opcode[18] => Mux41.IN34
opcode[18] => Mux41.IN35
opcode[18] => Mux41.IN36
opcode[18] => Mux41.IN37
opcode[18] => Mux41.IN38
opcode[18] => Mux41.IN39
opcode[18] => Mux41.IN40
opcode[18] => Mux41.IN41
opcode[18] => Mux41.IN42
opcode[18] => Mux41.IN43
opcode[18] => Mux41.IN44
opcode[18] => Mux41.IN45
opcode[18] => Mux41.IN46
opcode[18] => Mux41.IN47
opcode[18] => Mux41.IN48
opcode[18] => Mux41.IN49
opcode[18] => Mux41.IN50
opcode[18] => Mux41.IN51
opcode[18] => Mux41.IN52
opcode[18] => Mux41.IN53
opcode[18] => Mux41.IN54
opcode[18] => Mux41.IN55
opcode[18] => Mux41.IN56
opcode[18] => Mux41.IN57
opcode[18] => Mux41.IN58
opcode[18] => Mux41.IN59
opcode[18] => Mux41.IN60
opcode[18] => Mux41.IN61
opcode[18] => Mux41.IN62
opcode[18] => Mux41.IN63
opcode[18] => Mux41.IN64
opcode[18] => Mux41.IN65
opcode[18] => Mux41.IN66
opcode[18] => Mux41.IN67
opcode[18] => Mux41.IN68
opcode[18] => Mux41.IN69
opcode[18] => Mux47.IN9
opcode[18] => Mux47.IN10
opcode[18] => Mux47.IN11
opcode[18] => Mux47.IN12
opcode[18] => Mux47.IN13
opcode[18] => Mux47.IN14
opcode[18] => Mux47.IN15
opcode[18] => Mux47.IN16
opcode[18] => Mux47.IN17
opcode[18] => Mux47.IN18
opcode[18] => Mux47.IN19
opcode[18] => Mux47.IN20
opcode[18] => Mux47.IN21
opcode[18] => Mux47.IN22
opcode[19] => Mux15.IN17
opcode[19] => Mux16.IN16
opcode[19] => Mux17.IN8
opcode[19] => rt.DATAA
opcode[19] => rd.DATAB
opcode[19] => Mux40.IN8
opcode[19] => Mux40.IN9
opcode[19] => Mux40.IN10
opcode[19] => Mux40.IN11
opcode[19] => Mux40.IN12
opcode[19] => Mux40.IN13
opcode[19] => Mux40.IN14
opcode[19] => Mux40.IN15
opcode[19] => Mux40.IN16
opcode[19] => Mux40.IN17
opcode[19] => Mux40.IN18
opcode[19] => Mux40.IN19
opcode[19] => Mux40.IN20
opcode[19] => Mux40.IN21
opcode[19] => Mux40.IN22
opcode[19] => Mux40.IN23
opcode[19] => Mux40.IN24
opcode[19] => Mux40.IN25
opcode[19] => Mux40.IN26
opcode[19] => Mux40.IN27
opcode[19] => Mux40.IN28
opcode[19] => Mux40.IN29
opcode[19] => Mux40.IN30
opcode[19] => Mux40.IN31
opcode[19] => Mux40.IN32
opcode[19] => Mux40.IN33
opcode[19] => Mux40.IN34
opcode[19] => Mux40.IN35
opcode[19] => Mux40.IN36
opcode[19] => Mux40.IN37
opcode[19] => Mux40.IN38
opcode[19] => Mux40.IN39
opcode[19] => Mux40.IN40
opcode[19] => Mux40.IN41
opcode[19] => Mux40.IN42
opcode[19] => Mux40.IN43
opcode[19] => Mux40.IN44
opcode[19] => Mux40.IN45
opcode[19] => Mux40.IN46
opcode[19] => Mux40.IN47
opcode[19] => Mux40.IN48
opcode[19] => Mux40.IN49
opcode[19] => Mux40.IN50
opcode[19] => Mux40.IN51
opcode[19] => Mux40.IN52
opcode[19] => Mux40.IN53
opcode[19] => Mux40.IN54
opcode[19] => Mux40.IN55
opcode[19] => Mux40.IN56
opcode[19] => Mux40.IN57
opcode[19] => Mux40.IN58
opcode[19] => Mux40.IN59
opcode[19] => Mux40.IN60
opcode[19] => Mux40.IN61
opcode[19] => Mux40.IN62
opcode[19] => Mux40.IN63
opcode[19] => Mux40.IN64
opcode[19] => Mux40.IN65
opcode[19] => Mux40.IN66
opcode[19] => Mux40.IN67
opcode[19] => Mux40.IN68
opcode[19] => Mux40.IN69
opcode[19] => Mux46.IN9
opcode[19] => Mux46.IN10
opcode[19] => Mux46.IN11
opcode[19] => Mux46.IN12
opcode[19] => Mux46.IN13
opcode[19] => Mux46.IN14
opcode[19] => Mux46.IN15
opcode[19] => Mux46.IN16
opcode[19] => Mux46.IN17
opcode[19] => Mux46.IN18
opcode[19] => Mux46.IN19
opcode[19] => Mux46.IN20
opcode[19] => Mux46.IN21
opcode[19] => Mux46.IN22
opcode[20] => Mux15.IN16
opcode[20] => rt.DATAA
opcode[20] => rd.DATAB
opcode[20] => Mux39.IN8
opcode[20] => Mux39.IN9
opcode[20] => Mux39.IN10
opcode[20] => Mux39.IN11
opcode[20] => Mux39.IN12
opcode[20] => Mux39.IN13
opcode[20] => Mux39.IN14
opcode[20] => Mux39.IN15
opcode[20] => Mux39.IN16
opcode[20] => Mux39.IN17
opcode[20] => Mux39.IN18
opcode[20] => Mux39.IN19
opcode[20] => Mux39.IN20
opcode[20] => Mux39.IN21
opcode[20] => Mux39.IN22
opcode[20] => Mux39.IN23
opcode[20] => Mux39.IN24
opcode[20] => Mux39.IN25
opcode[20] => Mux39.IN26
opcode[20] => Mux39.IN27
opcode[20] => Mux39.IN28
opcode[20] => Mux39.IN29
opcode[20] => Mux39.IN30
opcode[20] => Mux39.IN31
opcode[20] => Mux39.IN32
opcode[20] => Mux39.IN33
opcode[20] => Mux39.IN34
opcode[20] => Mux39.IN35
opcode[20] => Mux39.IN36
opcode[20] => Mux39.IN37
opcode[20] => Mux39.IN38
opcode[20] => Mux39.IN39
opcode[20] => Mux39.IN40
opcode[20] => Mux39.IN41
opcode[20] => Mux39.IN42
opcode[20] => Mux39.IN43
opcode[20] => Mux39.IN44
opcode[20] => Mux39.IN45
opcode[20] => Mux39.IN46
opcode[20] => Mux39.IN47
opcode[20] => Mux39.IN48
opcode[20] => Mux39.IN49
opcode[20] => Mux39.IN50
opcode[20] => Mux39.IN51
opcode[20] => Mux39.IN52
opcode[20] => Mux39.IN53
opcode[20] => Mux39.IN54
opcode[20] => Mux39.IN55
opcode[20] => Mux39.IN56
opcode[20] => Mux39.IN57
opcode[20] => Mux39.IN58
opcode[20] => Mux39.IN59
opcode[20] => Mux39.IN60
opcode[20] => Mux39.IN61
opcode[20] => Mux39.IN62
opcode[20] => Mux39.IN63
opcode[20] => Mux39.IN64
opcode[20] => Mux39.IN65
opcode[20] => Mux39.IN66
opcode[20] => Mux39.IN67
opcode[20] => Mux39.IN68
opcode[20] => Mux39.IN69
opcode[20] => Mux45.IN9
opcode[20] => Mux45.IN10
opcode[20] => Mux45.IN11
opcode[20] => Mux45.IN12
opcode[20] => Mux45.IN13
opcode[20] => Mux45.IN14
opcode[20] => Mux45.IN15
opcode[20] => Mux45.IN16
opcode[20] => Mux45.IN17
opcode[20] => Mux45.IN18
opcode[20] => Mux45.IN19
opcode[20] => Mux45.IN20
opcode[20] => Mux45.IN21
opcode[20] => Mux45.IN22
opcode[21] => Mux57.IN7
opcode[21] => Mux57.IN8
opcode[21] => Mux57.IN9
opcode[21] => Mux57.IN10
opcode[21] => Mux57.IN11
opcode[21] => Mux57.IN12
opcode[21] => Mux57.IN13
opcode[21] => Mux57.IN14
opcode[21] => Mux57.IN15
opcode[21] => Mux57.IN16
opcode[21] => Mux57.IN17
opcode[21] => Mux57.IN18
opcode[21] => Mux57.IN19
opcode[21] => Mux57.IN20
opcode[21] => Mux57.IN21
opcode[21] => Mux57.IN22
opcode[21] => Mux57.IN23
opcode[21] => Mux57.IN24
opcode[21] => Mux57.IN25
opcode[21] => Mux57.IN26
opcode[21] => Mux57.IN27
opcode[21] => Mux57.IN28
opcode[21] => Mux57.IN29
opcode[21] => Mux57.IN30
opcode[21] => Mux57.IN31
opcode[21] => Mux57.IN32
opcode[21] => Mux57.IN33
opcode[21] => Mux57.IN34
opcode[21] => Mux57.IN35
opcode[21] => Mux57.IN36
opcode[21] => Mux57.IN37
opcode[21] => Mux57.IN38
opcode[21] => Mux57.IN39
opcode[21] => Mux57.IN40
opcode[21] => Mux57.IN41
opcode[21] => Mux57.IN42
opcode[21] => Mux57.IN43
opcode[21] => Mux57.IN44
opcode[21] => Mux57.IN45
opcode[21] => Mux57.IN46
opcode[21] => Mux57.IN47
opcode[21] => Mux57.IN48
opcode[21] => Mux57.IN49
opcode[21] => Mux57.IN50
opcode[21] => Mux57.IN51
opcode[21] => Mux57.IN52
opcode[21] => Mux57.IN53
opcode[21] => Mux57.IN54
opcode[21] => Mux57.IN55
opcode[21] => Mux57.IN56
opcode[21] => Mux57.IN57
opcode[21] => Mux57.IN58
opcode[21] => Mux57.IN59
opcode[21] => Mux57.IN60
opcode[21] => Mux57.IN61
opcode[21] => Mux57.IN62
opcode[21] => Mux57.IN63
opcode[21] => Mux57.IN64
opcode[21] => Mux57.IN65
opcode[21] => Mux57.IN66
opcode[21] => Mux57.IN67
opcode[21] => Mux57.IN68
opcode[21] => Mux57.IN69
opcode[22] => Mux56.IN7
opcode[22] => Mux56.IN8
opcode[22] => Mux56.IN9
opcode[22] => Mux56.IN10
opcode[22] => Mux56.IN11
opcode[22] => Mux56.IN12
opcode[22] => Mux56.IN13
opcode[22] => Mux56.IN14
opcode[22] => Mux56.IN15
opcode[22] => Mux56.IN16
opcode[22] => Mux56.IN17
opcode[22] => Mux56.IN18
opcode[22] => Mux56.IN19
opcode[22] => Mux56.IN20
opcode[22] => Mux56.IN21
opcode[22] => Mux56.IN22
opcode[22] => Mux56.IN23
opcode[22] => Mux56.IN24
opcode[22] => Mux56.IN25
opcode[22] => Mux56.IN26
opcode[22] => Mux56.IN27
opcode[22] => Mux56.IN28
opcode[22] => Mux56.IN29
opcode[22] => Mux56.IN30
opcode[22] => Mux56.IN31
opcode[22] => Mux56.IN32
opcode[22] => Mux56.IN33
opcode[22] => Mux56.IN34
opcode[22] => Mux56.IN35
opcode[22] => Mux56.IN36
opcode[22] => Mux56.IN37
opcode[22] => Mux56.IN38
opcode[22] => Mux56.IN39
opcode[22] => Mux56.IN40
opcode[22] => Mux56.IN41
opcode[22] => Mux56.IN42
opcode[22] => Mux56.IN43
opcode[22] => Mux56.IN44
opcode[22] => Mux56.IN45
opcode[22] => Mux56.IN46
opcode[22] => Mux56.IN47
opcode[22] => Mux56.IN48
opcode[22] => Mux56.IN49
opcode[22] => Mux56.IN50
opcode[22] => Mux56.IN51
opcode[22] => Mux56.IN52
opcode[22] => Mux56.IN53
opcode[22] => Mux56.IN54
opcode[22] => Mux56.IN55
opcode[22] => Mux56.IN56
opcode[22] => Mux56.IN57
opcode[22] => Mux56.IN58
opcode[22] => Mux56.IN59
opcode[22] => Mux56.IN60
opcode[22] => Mux56.IN61
opcode[22] => Mux56.IN62
opcode[22] => Mux56.IN63
opcode[22] => Mux56.IN64
opcode[22] => Mux56.IN65
opcode[22] => Mux56.IN66
opcode[22] => Mux56.IN67
opcode[22] => Mux56.IN68
opcode[22] => Mux56.IN69
opcode[23] => Mux25.IN69
opcode[23] => Mux31.IN69
opcode[23] => Mux33.IN69
opcode[23] => Mux44.IN69
opcode[23] => Mux55.IN7
opcode[23] => Mux55.IN8
opcode[23] => Mux55.IN9
opcode[23] => Mux55.IN10
opcode[23] => Mux55.IN11
opcode[23] => Mux55.IN12
opcode[23] => Mux55.IN13
opcode[23] => Mux55.IN14
opcode[23] => Mux55.IN15
opcode[23] => Mux55.IN16
opcode[23] => Mux55.IN17
opcode[23] => Mux55.IN18
opcode[23] => Mux55.IN19
opcode[23] => Mux55.IN20
opcode[23] => Mux55.IN21
opcode[23] => Mux55.IN22
opcode[23] => Mux55.IN23
opcode[23] => Mux55.IN24
opcode[23] => Mux55.IN25
opcode[23] => Mux55.IN26
opcode[23] => Mux55.IN27
opcode[23] => Mux55.IN28
opcode[23] => Mux55.IN29
opcode[23] => Mux55.IN30
opcode[23] => Mux55.IN31
opcode[23] => Mux55.IN32
opcode[23] => Mux55.IN33
opcode[23] => Mux55.IN34
opcode[23] => Mux55.IN35
opcode[23] => Mux55.IN36
opcode[23] => Mux55.IN37
opcode[23] => Mux55.IN38
opcode[23] => Mux55.IN39
opcode[23] => Mux55.IN40
opcode[23] => Mux55.IN41
opcode[23] => Mux55.IN42
opcode[23] => Mux55.IN43
opcode[23] => Mux55.IN44
opcode[23] => Mux55.IN45
opcode[23] => Mux55.IN46
opcode[23] => Mux55.IN47
opcode[23] => Mux55.IN48
opcode[23] => Mux55.IN49
opcode[23] => Mux55.IN50
opcode[23] => Mux55.IN51
opcode[23] => Mux55.IN52
opcode[23] => Mux55.IN53
opcode[23] => Mux55.IN54
opcode[23] => Mux55.IN55
opcode[23] => Mux55.IN56
opcode[23] => Mux55.IN57
opcode[23] => Mux55.IN58
opcode[23] => Mux55.IN59
opcode[23] => Mux55.IN60
opcode[23] => Mux55.IN61
opcode[23] => Mux55.IN62
opcode[23] => Mux55.IN63
opcode[23] => Mux55.IN64
opcode[23] => Mux55.IN65
opcode[23] => Mux55.IN66
opcode[23] => Mux55.IN67
opcode[23] => Mux55.IN68
opcode[23] => Mux55.IN69
opcode[23] => rs.OUTPUTSELECT
opcode[23] => rs.OUTPUTSELECT
opcode[23] => rs.OUTPUTSELECT
opcode[23] => rs.OUTPUTSELECT
opcode[23] => rs.OUTPUTSELECT
opcode[23] => rt.OUTPUTSELECT
opcode[23] => rt.OUTPUTSELECT
opcode[23] => rt.OUTPUTSELECT
opcode[23] => rt.OUTPUTSELECT
opcode[23] => rt.OUTPUTSELECT
opcode[23] => rd.OUTPUTSELECT
opcode[23] => rd.OUTPUTSELECT
opcode[23] => rd.OUTPUTSELECT
opcode[23] => rd.OUTPUTSELECT
opcode[23] => rd.OUTPUTSELECT
opcode[23] => Mux52.IN63
opcode[24] => Mux54.IN7
opcode[24] => Mux54.IN8
opcode[24] => Mux54.IN9
opcode[24] => Mux54.IN10
opcode[24] => Mux54.IN11
opcode[24] => Mux54.IN12
opcode[24] => Mux54.IN13
opcode[24] => Mux54.IN14
opcode[24] => Mux54.IN15
opcode[24] => Mux54.IN16
opcode[24] => Mux54.IN17
opcode[24] => Mux54.IN18
opcode[24] => Mux54.IN19
opcode[24] => Mux54.IN20
opcode[24] => Mux54.IN21
opcode[24] => Mux54.IN22
opcode[24] => Mux54.IN23
opcode[24] => Mux54.IN24
opcode[24] => Mux54.IN25
opcode[24] => Mux54.IN26
opcode[24] => Mux54.IN27
opcode[24] => Mux54.IN28
opcode[24] => Mux54.IN29
opcode[24] => Mux54.IN30
opcode[24] => Mux54.IN31
opcode[24] => Mux54.IN32
opcode[24] => Mux54.IN33
opcode[24] => Mux54.IN34
opcode[24] => Mux54.IN35
opcode[24] => Mux54.IN36
opcode[24] => Mux54.IN37
opcode[24] => Mux54.IN38
opcode[24] => Mux54.IN39
opcode[24] => Mux54.IN40
opcode[24] => Mux54.IN41
opcode[24] => Mux54.IN42
opcode[24] => Mux54.IN43
opcode[24] => Mux54.IN44
opcode[24] => Mux54.IN45
opcode[24] => Mux54.IN46
opcode[24] => Mux54.IN47
opcode[24] => Mux54.IN48
opcode[24] => Mux54.IN49
opcode[24] => Mux54.IN50
opcode[24] => Mux54.IN51
opcode[24] => Mux54.IN52
opcode[24] => Mux54.IN53
opcode[24] => Mux54.IN54
opcode[24] => Mux54.IN55
opcode[24] => Mux54.IN56
opcode[24] => Mux54.IN57
opcode[24] => Mux54.IN58
opcode[24] => Mux54.IN59
opcode[24] => Mux54.IN60
opcode[24] => Mux54.IN61
opcode[24] => Mux54.IN62
opcode[24] => Mux54.IN63
opcode[24] => Mux54.IN64
opcode[24] => Mux54.IN65
opcode[24] => Mux54.IN66
opcode[24] => Mux54.IN67
opcode[24] => Mux54.IN68
opcode[24] => Mux54.IN69
opcode[25] => Mux53.IN7
opcode[25] => Mux53.IN8
opcode[25] => Mux53.IN9
opcode[25] => Mux53.IN10
opcode[25] => Mux53.IN11
opcode[25] => Mux53.IN12
opcode[25] => Mux53.IN13
opcode[25] => Mux53.IN14
opcode[25] => Mux53.IN15
opcode[25] => Mux53.IN16
opcode[25] => Mux53.IN17
opcode[25] => Mux53.IN18
opcode[25] => Mux53.IN19
opcode[25] => Mux53.IN20
opcode[25] => Mux53.IN21
opcode[25] => Mux53.IN22
opcode[25] => Mux53.IN23
opcode[25] => Mux53.IN24
opcode[25] => Mux53.IN25
opcode[25] => Mux53.IN26
opcode[25] => Mux53.IN27
opcode[25] => Mux53.IN28
opcode[25] => Mux53.IN29
opcode[25] => Mux53.IN30
opcode[25] => Mux53.IN31
opcode[25] => Mux53.IN32
opcode[25] => Mux53.IN33
opcode[25] => Mux53.IN34
opcode[25] => Mux53.IN35
opcode[25] => Mux53.IN36
opcode[25] => Mux53.IN37
opcode[25] => Mux53.IN38
opcode[25] => Mux53.IN39
opcode[25] => Mux53.IN40
opcode[25] => Mux53.IN41
opcode[25] => Mux53.IN42
opcode[25] => Mux53.IN43
opcode[25] => Mux53.IN44
opcode[25] => Mux53.IN45
opcode[25] => Mux53.IN46
opcode[25] => Mux53.IN47
opcode[25] => Mux53.IN48
opcode[25] => Mux53.IN49
opcode[25] => Mux53.IN50
opcode[25] => Mux53.IN51
opcode[25] => Mux53.IN52
opcode[25] => Mux53.IN53
opcode[25] => Mux53.IN54
opcode[25] => Mux53.IN55
opcode[25] => Mux53.IN56
opcode[25] => Mux53.IN57
opcode[25] => Mux53.IN58
opcode[25] => Mux53.IN59
opcode[25] => Mux53.IN60
opcode[25] => Mux53.IN61
opcode[25] => Mux53.IN62
opcode[25] => Mux53.IN63
opcode[25] => Mux53.IN64
opcode[25] => Mux53.IN65
opcode[25] => Mux53.IN66
opcode[25] => Mux53.IN67
opcode[25] => Mux53.IN68
opcode[25] => Mux53.IN69
opcode[26] => Mux18.IN69
opcode[26] => Mux19.IN69
opcode[26] => Mux20.IN69
opcode[26] => Mux22.IN69
opcode[26] => Mux23.IN69
opcode[26] => Mux24.IN69
opcode[26] => Mux25.IN68
opcode[26] => Mux27.IN69
opcode[26] => Mux28.IN69
opcode[26] => Mux29.IN69
opcode[26] => Mux30.IN69
opcode[26] => Mux31.IN68
opcode[26] => Mux32.IN69
opcode[26] => Mux33.IN68
opcode[26] => Mux34.IN69
opcode[26] => Mux35.IN69
opcode[26] => Mux36.IN69
opcode[26] => Mux37.IN69
opcode[26] => Mux38.IN69
opcode[26] => Mux39.IN7
opcode[26] => Mux40.IN7
opcode[26] => Mux41.IN7
opcode[26] => Mux42.IN7
opcode[26] => Mux43.IN7
opcode[26] => Mux44.IN68
opcode[26] => Mux45.IN8
opcode[26] => Mux46.IN8
opcode[26] => Mux47.IN8
opcode[26] => Mux48.IN8
opcode[26] => Mux49.IN8
opcode[26] => Mux50.IN69
opcode[26] => Mux51.IN69
opcode[26] => Mux52.IN69
opcode[26] => Mux53.IN6
opcode[26] => Mux54.IN6
opcode[26] => Mux55.IN6
opcode[26] => Mux56.IN6
opcode[26] => Mux57.IN6
opcode[26] => Mux59.IN69
opcode[27] => Mux18.IN68
opcode[27] => Mux19.IN68
opcode[27] => Mux20.IN68
opcode[27] => Mux21.IN36
opcode[27] => Mux22.IN68
opcode[27] => Mux23.IN68
opcode[27] => Mux24.IN68
opcode[27] => Mux25.IN67
opcode[27] => Mux26.IN36
opcode[27] => Mux27.IN68
opcode[27] => Mux28.IN68
opcode[27] => Mux29.IN68
opcode[27] => Mux30.IN68
opcode[27] => Mux31.IN67
opcode[27] => Mux32.IN68
opcode[27] => Mux33.IN67
opcode[27] => Mux34.IN68
opcode[27] => Mux35.IN68
opcode[27] => Mux36.IN68
opcode[27] => Mux37.IN68
opcode[27] => Mux38.IN68
opcode[27] => Mux39.IN6
opcode[27] => Mux40.IN6
opcode[27] => Mux41.IN6
opcode[27] => Mux42.IN6
opcode[27] => Mux43.IN6
opcode[27] => Mux44.IN67
opcode[27] => Mux45.IN7
opcode[27] => Mux46.IN7
opcode[27] => Mux47.IN7
opcode[27] => Mux48.IN7
opcode[27] => Mux49.IN7
opcode[27] => Mux50.IN68
opcode[27] => Mux51.IN68
opcode[27] => Mux52.IN68
opcode[27] => Mux53.IN5
opcode[27] => Mux54.IN5
opcode[27] => Mux55.IN5
opcode[27] => Mux56.IN5
opcode[27] => Mux57.IN5
opcode[27] => Mux58.IN36
opcode[27] => Mux59.IN68
opcode[27] => Mux60.IN36
opcode[28] => Mux18.IN67
opcode[28] => Mux19.IN67
opcode[28] => Mux20.IN67
opcode[28] => Mux21.IN35
opcode[28] => Mux22.IN67
opcode[28] => Mux23.IN67
opcode[28] => Mux24.IN67
opcode[28] => Mux25.IN66
opcode[28] => Mux26.IN35
opcode[28] => Mux27.IN67
opcode[28] => Mux28.IN67
opcode[28] => Mux29.IN67
opcode[28] => Mux30.IN67
opcode[28] => Mux31.IN66
opcode[28] => Mux32.IN67
opcode[28] => Mux33.IN66
opcode[28] => Mux34.IN67
opcode[28] => Mux35.IN67
opcode[28] => Mux36.IN67
opcode[28] => Mux37.IN67
opcode[28] => Mux38.IN67
opcode[28] => Mux39.IN5
opcode[28] => Mux40.IN5
opcode[28] => Mux41.IN5
opcode[28] => Mux42.IN5
opcode[28] => Mux43.IN5
opcode[28] => Mux44.IN66
opcode[28] => Mux45.IN6
opcode[28] => Mux46.IN6
opcode[28] => Mux47.IN6
opcode[28] => Mux48.IN6
opcode[28] => Mux49.IN6
opcode[28] => Mux50.IN67
opcode[28] => Mux51.IN67
opcode[28] => Mux52.IN67
opcode[28] => Mux53.IN4
opcode[28] => Mux54.IN4
opcode[28] => Mux55.IN4
opcode[28] => Mux56.IN4
opcode[28] => Mux57.IN4
opcode[28] => Mux58.IN35
opcode[28] => Mux59.IN67
opcode[28] => Mux60.IN35
opcode[28] => Mux61.IN19
opcode[29] => Mux18.IN66
opcode[29] => Mux19.IN66
opcode[29] => Mux20.IN66
opcode[29] => Mux21.IN34
opcode[29] => Mux22.IN66
opcode[29] => Mux23.IN66
opcode[29] => Mux24.IN66
opcode[29] => Mux25.IN65
opcode[29] => Mux26.IN34
opcode[29] => Mux27.IN66
opcode[29] => Mux28.IN66
opcode[29] => Mux29.IN66
opcode[29] => Mux30.IN66
opcode[29] => Mux31.IN65
opcode[29] => Mux32.IN66
opcode[29] => Mux33.IN65
opcode[29] => Mux34.IN66
opcode[29] => Mux35.IN66
opcode[29] => Mux36.IN66
opcode[29] => Mux37.IN66
opcode[29] => Mux38.IN66
opcode[29] => Mux39.IN4
opcode[29] => Mux40.IN4
opcode[29] => Mux41.IN4
opcode[29] => Mux42.IN4
opcode[29] => Mux43.IN4
opcode[29] => Mux44.IN65
opcode[29] => Mux45.IN5
opcode[29] => Mux46.IN5
opcode[29] => Mux47.IN5
opcode[29] => Mux48.IN5
opcode[29] => Mux49.IN5
opcode[29] => Mux50.IN66
opcode[29] => Mux51.IN66
opcode[29] => Mux52.IN66
opcode[29] => Mux53.IN3
opcode[29] => Mux54.IN3
opcode[29] => Mux55.IN3
opcode[29] => Mux56.IN3
opcode[29] => Mux57.IN3
opcode[29] => Mux58.IN34
opcode[29] => Mux59.IN66
opcode[29] => Mux60.IN34
opcode[29] => Mux61.IN18
opcode[30] => Mux18.IN65
opcode[30] => Mux19.IN65
opcode[30] => Mux20.IN65
opcode[30] => Mux21.IN33
opcode[30] => Mux22.IN65
opcode[30] => Mux23.IN65
opcode[30] => Mux24.IN65
opcode[30] => Mux25.IN64
opcode[30] => Mux26.IN33
opcode[30] => Mux27.IN65
opcode[30] => Mux28.IN65
opcode[30] => Mux29.IN65
opcode[30] => Mux30.IN65
opcode[30] => Mux31.IN64
opcode[30] => Mux32.IN65
opcode[30] => Mux33.IN64
opcode[30] => Mux34.IN65
opcode[30] => Mux35.IN65
opcode[30] => Mux36.IN65
opcode[30] => Mux37.IN65
opcode[30] => Mux38.IN65
opcode[30] => Mux39.IN3
opcode[30] => Mux40.IN3
opcode[30] => Mux41.IN3
opcode[30] => Mux42.IN3
opcode[30] => Mux43.IN3
opcode[30] => Mux44.IN64
opcode[30] => Mux45.IN4
opcode[30] => Mux46.IN4
opcode[30] => Mux47.IN4
opcode[30] => Mux48.IN4
opcode[30] => Mux49.IN4
opcode[30] => Mux50.IN65
opcode[30] => Mux51.IN65
opcode[30] => Mux52.IN65
opcode[30] => Mux53.IN2
opcode[30] => Mux54.IN2
opcode[30] => Mux55.IN2
opcode[30] => Mux56.IN2
opcode[30] => Mux57.IN2
opcode[30] => Mux58.IN33
opcode[30] => Mux59.IN65
opcode[30] => Mux60.IN33
opcode[30] => Mux61.IN17
opcode[31] => Mux18.IN64
opcode[31] => Mux19.IN64
opcode[31] => Mux20.IN64
opcode[31] => Mux21.IN32
opcode[31] => Mux22.IN64
opcode[31] => Mux23.IN64
opcode[31] => Mux24.IN64
opcode[31] => Mux25.IN63
opcode[31] => Mux26.IN32
opcode[31] => Mux27.IN64
opcode[31] => Mux28.IN64
opcode[31] => Mux29.IN64
opcode[31] => Mux30.IN64
opcode[31] => Mux31.IN63
opcode[31] => Mux32.IN64
opcode[31] => Mux33.IN63
opcode[31] => Mux34.IN64
opcode[31] => Mux35.IN64
opcode[31] => Mux36.IN64
opcode[31] => Mux37.IN64
opcode[31] => Mux38.IN64
opcode[31] => Mux39.IN2
opcode[31] => Mux40.IN2
opcode[31] => Mux41.IN2
opcode[31] => Mux42.IN2
opcode[31] => Mux43.IN2
opcode[31] => Mux44.IN63
opcode[31] => Mux45.IN3
opcode[31] => Mux46.IN3
opcode[31] => Mux47.IN3
opcode[31] => Mux48.IN3
opcode[31] => Mux49.IN3
opcode[31] => Mux50.IN64
opcode[31] => Mux51.IN64
opcode[31] => Mux52.IN64
opcode[31] => Mux53.IN1
opcode[31] => Mux54.IN1
opcode[31] => Mux55.IN1
opcode[31] => Mux56.IN1
opcode[31] => Mux57.IN1
opcode[31] => Mux58.IN32
opcode[31] => Mux59.IN64
opcode[31] => Mux60.IN32
opcode[31] => Mux61.IN16
intr_signal => control_proc.IN1
rs_index[0] <= rs.DB_MAX_OUTPUT_PORT_TYPE
rs_index[1] <= rs.DB_MAX_OUTPUT_PORT_TYPE
rs_index[2] <= rs.DB_MAX_OUTPUT_PORT_TYPE
rs_index[3] <= rs.DB_MAX_OUTPUT_PORT_TYPE
rs_index[4] <= rs.DB_MAX_OUTPUT_PORT_TYPE
rs_index[5] <= rs.DB_MAX_OUTPUT_PORT_TYPE
rt_index[0] <= rt.DB_MAX_OUTPUT_PORT_TYPE
rt_index[1] <= rt.DB_MAX_OUTPUT_PORT_TYPE
rt_index[2] <= rt.DB_MAX_OUTPUT_PORT_TYPE
rt_index[3] <= rt.DB_MAX_OUTPUT_PORT_TYPE
rt_index[4] <= rt.DB_MAX_OUTPUT_PORT_TYPE
rt_index[5] <= <GND>
rd_index[0] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd_index[1] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd_index[2] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd_index[3] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd_index[4] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd_index[5] <= rd.DB_MAX_OUTPUT_PORT_TYPE
imm_out[0] <= opcode[0].DB_MAX_OUTPUT_PORT_TYPE
imm_out[1] <= opcode[1].DB_MAX_OUTPUT_PORT_TYPE
imm_out[2] <= opcode[2].DB_MAX_OUTPUT_PORT_TYPE
imm_out[3] <= opcode[3].DB_MAX_OUTPUT_PORT_TYPE
imm_out[4] <= opcode[4].DB_MAX_OUTPUT_PORT_TYPE
imm_out[5] <= opcode[5].DB_MAX_OUTPUT_PORT_TYPE
imm_out[6] <= opcode[6].DB_MAX_OUTPUT_PORT_TYPE
imm_out[7] <= opcode[7].DB_MAX_OUTPUT_PORT_TYPE
imm_out[8] <= opcode[8].DB_MAX_OUTPUT_PORT_TYPE
imm_out[9] <= opcode[9].DB_MAX_OUTPUT_PORT_TYPE
imm_out[10] <= opcode[10].DB_MAX_OUTPUT_PORT_TYPE
imm_out[11] <= opcode[11].DB_MAX_OUTPUT_PORT_TYPE
imm_out[12] <= opcode[12].DB_MAX_OUTPUT_PORT_TYPE
imm_out[13] <= opcode[13].DB_MAX_OUTPUT_PORT_TYPE
imm_out[14] <= opcode[14].DB_MAX_OUTPUT_PORT_TYPE
imm_out[15] <= opcode[15].DB_MAX_OUTPUT_PORT_TYPE
alu_func[0] <= alu_function.DB_MAX_OUTPUT_PORT_TYPE
alu_func[1] <= alu_function.DB_MAX_OUTPUT_PORT_TYPE
alu_func[2] <= alu_function.DB_MAX_OUTPUT_PORT_TYPE
alu_func[3] <= alu_function.DB_MAX_OUTPUT_PORT_TYPE
shift_func[0] <= shift_function.DB_MAX_OUTPUT_PORT_TYPE
shift_func[1] <= shift_function.DB_MAX_OUTPUT_PORT_TYPE
mult_func[0] <= mult_function.DB_MAX_OUTPUT_PORT_TYPE
mult_func[1] <= mult_function.DB_MAX_OUTPUT_PORT_TYPE
mult_func[2] <= mult_function.DB_MAX_OUTPUT_PORT_TYPE
mult_func[3] <= mult_function.DB_MAX_OUTPUT_PORT_TYPE
branch_func[0] <= branch_function.DB_MAX_OUTPUT_PORT_TYPE
branch_func[1] <= branch_function.DB_MAX_OUTPUT_PORT_TYPE
branch_func[2] <= branch_function.DB_MAX_OUTPUT_PORT_TYPE
a_source_out[0] <= a_source.DB_MAX_OUTPUT_PORT_TYPE
a_source_out[1] <= a_source.DB_MAX_OUTPUT_PORT_TYPE
b_source_out[0] <= b_source.DB_MAX_OUTPUT_PORT_TYPE
b_source_out[1] <= b_source.DB_MAX_OUTPUT_PORT_TYPE
c_source_out[0] <= c_source.DB_MAX_OUTPUT_PORT_TYPE
c_source_out[1] <= c_source.DB_MAX_OUTPUT_PORT_TYPE
c_source_out[2] <= c_source.DB_MAX_OUTPUT_PORT_TYPE
pc_source_out[0] <= pc_source.DB_MAX_OUTPUT_PORT_TYPE
pc_source_out[1] <= pc_source.DB_MAX_OUTPUT_PORT_TYPE
mem_source_out[0] <= mem_source.DB_MAX_OUTPUT_PORT_TYPE
mem_source_out[1] <= mem_source.DB_MAX_OUTPUT_PORT_TYPE
mem_source_out[2] <= mem_source.DB_MAX_OUTPUT_PORT_TYPE
mem_source_out[3] <= mem_source.DB_MAX_OUTPUT_PORT_TYPE
exception_out <= control_proc.DB_MAX_OUTPUT_PORT_TYPE


|plasma|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank
clk => dual_port_ram1~37.CLK
clk => dual_port_ram1~0.CLK
clk => dual_port_ram1~1.CLK
clk => dual_port_ram1~2.CLK
clk => dual_port_ram1~3.CLK
clk => dual_port_ram1~4.CLK
clk => dual_port_ram1~5.CLK
clk => dual_port_ram1~6.CLK
clk => dual_port_ram1~7.CLK
clk => dual_port_ram1~8.CLK
clk => dual_port_ram1~9.CLK
clk => dual_port_ram1~10.CLK
clk => dual_port_ram1~11.CLK
clk => dual_port_ram1~12.CLK
clk => dual_port_ram1~13.CLK
clk => dual_port_ram1~14.CLK
clk => dual_port_ram1~15.CLK
clk => dual_port_ram1~16.CLK
clk => dual_port_ram1~17.CLK
clk => dual_port_ram1~18.CLK
clk => dual_port_ram1~19.CLK
clk => dual_port_ram1~20.CLK
clk => dual_port_ram1~21.CLK
clk => dual_port_ram1~22.CLK
clk => dual_port_ram1~23.CLK
clk => dual_port_ram1~24.CLK
clk => dual_port_ram1~25.CLK
clk => dual_port_ram1~26.CLK
clk => dual_port_ram1~27.CLK
clk => dual_port_ram1~28.CLK
clk => dual_port_ram1~29.CLK
clk => dual_port_ram1~30.CLK
clk => dual_port_ram1~31.CLK
clk => dual_port_ram1~32.CLK
clk => dual_port_ram1~33.CLK
clk => dual_port_ram1~34.CLK
clk => dual_port_ram1~35.CLK
clk => dual_port_ram1~36.CLK
clk => dual_port_ram2~0.CLK
clk => dual_port_ram2~1.CLK
clk => dual_port_ram2~2.CLK
clk => dual_port_ram2~3.CLK
clk => dual_port_ram2~4.CLK
clk => dual_port_ram2~5.CLK
clk => dual_port_ram2~6.CLK
clk => dual_port_ram2~7.CLK
clk => dual_port_ram2~8.CLK
clk => dual_port_ram2~9.CLK
clk => dual_port_ram2~10.CLK
clk => dual_port_ram2~11.CLK
clk => dual_port_ram2~12.CLK
clk => dual_port_ram2~13.CLK
clk => dual_port_ram2~14.CLK
clk => dual_port_ram2~15.CLK
clk => dual_port_ram2~16.CLK
clk => dual_port_ram2~17.CLK
clk => dual_port_ram2~18.CLK
clk => dual_port_ram2~19.CLK
clk => dual_port_ram2~20.CLK
clk => dual_port_ram2~21.CLK
clk => dual_port_ram2~22.CLK
clk => dual_port_ram2~23.CLK
clk => dual_port_ram2~24.CLK
clk => dual_port_ram2~25.CLK
clk => dual_port_ram2~26.CLK
clk => dual_port_ram2~27.CLK
clk => dual_port_ram2~28.CLK
clk => dual_port_ram2~29.CLK
clk => dual_port_ram2~30.CLK
clk => dual_port_ram2~31.CLK
clk => dual_port_ram2~32.CLK
clk => dual_port_ram2~33.CLK
clk => dual_port_ram2~34.CLK
clk => dual_port_ram2~35.CLK
clk => dual_port_ram2~36.CLK
clk => dual_port_ram2~37.CLK
clk => intr_enable_reg.CLK
clk => \dual_port_mem:ram_proc2:dual_port_ram1.CLK0
clk => \dual_port_mem:ram_proc2:dual_port_ram2.CLK0
reset_in => intr_enable_reg.ACLR
pause => write_enable.IN1
rs_index[0] => Equal0.IN11
rs_index[0] => addr_read1[0].DATAA
rs_index[0] => Mux0.IN8
rs_index[0] => Mux1.IN8
rs_index[0] => Mux2.IN8
rs_index[0] => Mux3.IN8
rs_index[0] => Mux4.IN8
rs_index[0] => Mux5.IN8
rs_index[0] => Mux6.IN8
rs_index[0] => Mux7.IN8
rs_index[0] => Mux8.IN8
rs_index[0] => Mux9.IN8
rs_index[0] => Mux10.IN8
rs_index[0] => Mux11.IN8
rs_index[0] => Mux12.IN8
rs_index[0] => Mux13.IN8
rs_index[0] => Mux14.IN8
rs_index[0] => Mux15.IN8
rs_index[0] => Mux16.IN8
rs_index[0] => Mux17.IN8
rs_index[0] => Mux18.IN8
rs_index[0] => Mux19.IN8
rs_index[0] => Mux20.IN8
rs_index[0] => Mux21.IN8
rs_index[0] => Mux22.IN8
rs_index[0] => Mux23.IN8
rs_index[0] => Mux24.IN8
rs_index[0] => Mux25.IN8
rs_index[0] => Mux26.IN8
rs_index[0] => Mux27.IN8
rs_index[0] => Mux28.IN8
rs_index[0] => Mux29.IN8
rs_index[0] => Mux30.IN8
rs_index[0] => Mux31.IN7
rs_index[1] => Equal0.IN10
rs_index[1] => addr_read1[1].DATAA
rs_index[1] => Mux0.IN7
rs_index[1] => Mux1.IN7
rs_index[1] => Mux2.IN7
rs_index[1] => Mux3.IN7
rs_index[1] => Mux4.IN7
rs_index[1] => Mux5.IN7
rs_index[1] => Mux6.IN7
rs_index[1] => Mux7.IN7
rs_index[1] => Mux8.IN7
rs_index[1] => Mux9.IN7
rs_index[1] => Mux10.IN7
rs_index[1] => Mux11.IN7
rs_index[1] => Mux12.IN7
rs_index[1] => Mux13.IN7
rs_index[1] => Mux14.IN7
rs_index[1] => Mux15.IN7
rs_index[1] => Mux16.IN7
rs_index[1] => Mux17.IN7
rs_index[1] => Mux18.IN7
rs_index[1] => Mux19.IN7
rs_index[1] => Mux20.IN7
rs_index[1] => Mux21.IN7
rs_index[1] => Mux22.IN7
rs_index[1] => Mux23.IN7
rs_index[1] => Mux24.IN7
rs_index[1] => Mux25.IN7
rs_index[1] => Mux26.IN7
rs_index[1] => Mux27.IN7
rs_index[1] => Mux28.IN7
rs_index[1] => Mux29.IN7
rs_index[1] => Mux30.IN7
rs_index[1] => Mux31.IN6
rs_index[2] => Equal0.IN9
rs_index[2] => addr_read1[2].DATAA
rs_index[2] => Mux0.IN6
rs_index[2] => Mux1.IN6
rs_index[2] => Mux2.IN6
rs_index[2] => Mux3.IN6
rs_index[2] => Mux4.IN6
rs_index[2] => Mux5.IN6
rs_index[2] => Mux6.IN6
rs_index[2] => Mux7.IN6
rs_index[2] => Mux8.IN6
rs_index[2] => Mux9.IN6
rs_index[2] => Mux10.IN6
rs_index[2] => Mux11.IN6
rs_index[2] => Mux12.IN6
rs_index[2] => Mux13.IN6
rs_index[2] => Mux14.IN6
rs_index[2] => Mux15.IN6
rs_index[2] => Mux16.IN6
rs_index[2] => Mux17.IN6
rs_index[2] => Mux18.IN6
rs_index[2] => Mux19.IN6
rs_index[2] => Mux20.IN6
rs_index[2] => Mux21.IN6
rs_index[2] => Mux22.IN6
rs_index[2] => Mux23.IN6
rs_index[2] => Mux24.IN6
rs_index[2] => Mux25.IN6
rs_index[2] => Mux26.IN6
rs_index[2] => Mux27.IN6
rs_index[2] => Mux28.IN6
rs_index[2] => Mux29.IN6
rs_index[2] => Mux30.IN6
rs_index[2] => Mux31.IN5
rs_index[3] => Equal0.IN8
rs_index[3] => addr_read1[3].DATAA
rs_index[3] => Mux0.IN5
rs_index[3] => Mux1.IN5
rs_index[3] => Mux2.IN5
rs_index[3] => Mux3.IN5
rs_index[3] => Mux4.IN5
rs_index[3] => Mux5.IN5
rs_index[3] => Mux6.IN5
rs_index[3] => Mux7.IN5
rs_index[3] => Mux8.IN5
rs_index[3] => Mux9.IN5
rs_index[3] => Mux10.IN5
rs_index[3] => Mux11.IN5
rs_index[3] => Mux12.IN5
rs_index[3] => Mux13.IN5
rs_index[3] => Mux14.IN5
rs_index[3] => Mux15.IN5
rs_index[3] => Mux16.IN5
rs_index[3] => Mux17.IN5
rs_index[3] => Mux18.IN5
rs_index[3] => Mux19.IN5
rs_index[3] => Mux20.IN5
rs_index[3] => Mux21.IN5
rs_index[3] => Mux22.IN5
rs_index[3] => Mux23.IN5
rs_index[3] => Mux24.IN5
rs_index[3] => Mux25.IN5
rs_index[3] => Mux26.IN5
rs_index[3] => Mux27.IN5
rs_index[3] => Mux28.IN5
rs_index[3] => Mux29.IN5
rs_index[3] => Mux30.IN5
rs_index[3] => Mux31.IN4
rs_index[4] => Equal0.IN7
rs_index[4] => addr_read1[4].DATAA
rs_index[4] => Mux0.IN4
rs_index[4] => Mux1.IN4
rs_index[4] => Mux2.IN4
rs_index[4] => Mux3.IN4
rs_index[4] => Mux4.IN4
rs_index[4] => Mux5.IN4
rs_index[4] => Mux6.IN4
rs_index[4] => Mux7.IN4
rs_index[4] => Mux8.IN4
rs_index[4] => Mux9.IN4
rs_index[4] => Mux10.IN4
rs_index[4] => Mux11.IN4
rs_index[4] => Mux12.IN4
rs_index[4] => Mux13.IN4
rs_index[4] => Mux14.IN4
rs_index[4] => Mux15.IN4
rs_index[4] => Mux16.IN4
rs_index[4] => Mux17.IN4
rs_index[4] => Mux18.IN4
rs_index[4] => Mux19.IN4
rs_index[4] => Mux20.IN4
rs_index[4] => Mux21.IN4
rs_index[4] => Mux22.IN4
rs_index[4] => Mux23.IN4
rs_index[4] => Mux24.IN4
rs_index[4] => Mux25.IN4
rs_index[4] => Mux26.IN4
rs_index[4] => Mux27.IN4
rs_index[4] => Mux28.IN4
rs_index[4] => Mux29.IN4
rs_index[4] => Mux30.IN4
rs_index[4] => Mux31.IN3
rs_index[5] => Equal0.IN6
rs_index[5] => Mux0.IN3
rs_index[5] => Mux1.IN3
rs_index[5] => Mux2.IN3
rs_index[5] => Mux3.IN3
rs_index[5] => Mux4.IN3
rs_index[5] => Mux5.IN3
rs_index[5] => Mux6.IN3
rs_index[5] => Mux7.IN3
rs_index[5] => Mux8.IN3
rs_index[5] => Mux9.IN3
rs_index[5] => Mux10.IN3
rs_index[5] => Mux11.IN3
rs_index[5] => Mux12.IN3
rs_index[5] => Mux13.IN3
rs_index[5] => Mux14.IN3
rs_index[5] => Mux15.IN3
rs_index[5] => Mux16.IN3
rs_index[5] => Mux17.IN3
rs_index[5] => Mux18.IN3
rs_index[5] => Mux19.IN3
rs_index[5] => Mux20.IN3
rs_index[5] => Mux21.IN3
rs_index[5] => Mux22.IN3
rs_index[5] => Mux23.IN3
rs_index[5] => Mux24.IN3
rs_index[5] => Mux25.IN3
rs_index[5] => Mux26.IN3
rs_index[5] => Mux27.IN3
rs_index[5] => Mux28.IN3
rs_index[5] => Mux29.IN3
rs_index[5] => Mux30.IN3
rs_index[5] => Mux31.IN2
rt_index[0] => Mux32.IN6
rt_index[0] => Mux33.IN6
rt_index[0] => Mux34.IN6
rt_index[0] => Mux35.IN6
rt_index[0] => Mux36.IN6
rt_index[0] => Mux37.IN6
rt_index[0] => Mux38.IN6
rt_index[0] => Mux39.IN6
rt_index[0] => Mux40.IN6
rt_index[0] => Mux41.IN6
rt_index[0] => Mux42.IN6
rt_index[0] => Mux43.IN6
rt_index[0] => Mux44.IN6
rt_index[0] => Mux45.IN6
rt_index[0] => Mux46.IN6
rt_index[0] => Mux47.IN6
rt_index[0] => Mux48.IN6
rt_index[0] => Mux49.IN6
rt_index[0] => Mux50.IN6
rt_index[0] => Mux51.IN6
rt_index[0] => Mux52.IN6
rt_index[0] => Mux53.IN6
rt_index[0] => Mux54.IN6
rt_index[0] => Mux55.IN6
rt_index[0] => Mux56.IN6
rt_index[0] => Mux57.IN6
rt_index[0] => Mux58.IN6
rt_index[0] => Mux59.IN6
rt_index[0] => Mux60.IN6
rt_index[0] => Mux61.IN6
rt_index[0] => Mux62.IN6
rt_index[0] => Mux63.IN6
rt_index[0] => \dual_port_mem:ram_proc2:dual_port_ram2.RADDR
rt_index[1] => Mux32.IN5
rt_index[1] => Mux33.IN5
rt_index[1] => Mux34.IN5
rt_index[1] => Mux35.IN5
rt_index[1] => Mux36.IN5
rt_index[1] => Mux37.IN5
rt_index[1] => Mux38.IN5
rt_index[1] => Mux39.IN5
rt_index[1] => Mux40.IN5
rt_index[1] => Mux41.IN5
rt_index[1] => Mux42.IN5
rt_index[1] => Mux43.IN5
rt_index[1] => Mux44.IN5
rt_index[1] => Mux45.IN5
rt_index[1] => Mux46.IN5
rt_index[1] => Mux47.IN5
rt_index[1] => Mux48.IN5
rt_index[1] => Mux49.IN5
rt_index[1] => Mux50.IN5
rt_index[1] => Mux51.IN5
rt_index[1] => Mux52.IN5
rt_index[1] => Mux53.IN5
rt_index[1] => Mux54.IN5
rt_index[1] => Mux55.IN5
rt_index[1] => Mux56.IN5
rt_index[1] => Mux57.IN5
rt_index[1] => Mux58.IN5
rt_index[1] => Mux59.IN5
rt_index[1] => Mux60.IN5
rt_index[1] => Mux61.IN5
rt_index[1] => Mux62.IN5
rt_index[1] => Mux63.IN5
rt_index[1] => \dual_port_mem:ram_proc2:dual_port_ram2.RADDR1
rt_index[2] => Mux32.IN4
rt_index[2] => Mux33.IN4
rt_index[2] => Mux34.IN4
rt_index[2] => Mux35.IN4
rt_index[2] => Mux36.IN4
rt_index[2] => Mux37.IN4
rt_index[2] => Mux38.IN4
rt_index[2] => Mux39.IN4
rt_index[2] => Mux40.IN4
rt_index[2] => Mux41.IN4
rt_index[2] => Mux42.IN4
rt_index[2] => Mux43.IN4
rt_index[2] => Mux44.IN4
rt_index[2] => Mux45.IN4
rt_index[2] => Mux46.IN4
rt_index[2] => Mux47.IN4
rt_index[2] => Mux48.IN4
rt_index[2] => Mux49.IN4
rt_index[2] => Mux50.IN4
rt_index[2] => Mux51.IN4
rt_index[2] => Mux52.IN4
rt_index[2] => Mux53.IN4
rt_index[2] => Mux54.IN4
rt_index[2] => Mux55.IN4
rt_index[2] => Mux56.IN4
rt_index[2] => Mux57.IN4
rt_index[2] => Mux58.IN4
rt_index[2] => Mux59.IN4
rt_index[2] => Mux60.IN4
rt_index[2] => Mux61.IN4
rt_index[2] => Mux62.IN4
rt_index[2] => Mux63.IN4
rt_index[2] => \dual_port_mem:ram_proc2:dual_port_ram2.RADDR2
rt_index[3] => Mux32.IN3
rt_index[3] => Mux33.IN3
rt_index[3] => Mux34.IN3
rt_index[3] => Mux35.IN3
rt_index[3] => Mux36.IN3
rt_index[3] => Mux37.IN3
rt_index[3] => Mux38.IN3
rt_index[3] => Mux39.IN3
rt_index[3] => Mux40.IN3
rt_index[3] => Mux41.IN3
rt_index[3] => Mux42.IN3
rt_index[3] => Mux43.IN3
rt_index[3] => Mux44.IN3
rt_index[3] => Mux45.IN3
rt_index[3] => Mux46.IN3
rt_index[3] => Mux47.IN3
rt_index[3] => Mux48.IN3
rt_index[3] => Mux49.IN3
rt_index[3] => Mux50.IN3
rt_index[3] => Mux51.IN3
rt_index[3] => Mux52.IN3
rt_index[3] => Mux53.IN3
rt_index[3] => Mux54.IN3
rt_index[3] => Mux55.IN3
rt_index[3] => Mux56.IN3
rt_index[3] => Mux57.IN3
rt_index[3] => Mux58.IN3
rt_index[3] => Mux59.IN3
rt_index[3] => Mux60.IN3
rt_index[3] => Mux61.IN3
rt_index[3] => Mux62.IN3
rt_index[3] => Mux63.IN3
rt_index[3] => \dual_port_mem:ram_proc2:dual_port_ram2.RADDR3
rt_index[4] => Mux32.IN2
rt_index[4] => Mux33.IN2
rt_index[4] => Mux34.IN2
rt_index[4] => Mux35.IN2
rt_index[4] => Mux36.IN2
rt_index[4] => Mux37.IN2
rt_index[4] => Mux38.IN2
rt_index[4] => Mux39.IN2
rt_index[4] => Mux40.IN2
rt_index[4] => Mux41.IN2
rt_index[4] => Mux42.IN2
rt_index[4] => Mux43.IN2
rt_index[4] => Mux44.IN2
rt_index[4] => Mux45.IN2
rt_index[4] => Mux46.IN2
rt_index[4] => Mux47.IN2
rt_index[4] => Mux48.IN2
rt_index[4] => Mux49.IN2
rt_index[4] => Mux50.IN2
rt_index[4] => Mux51.IN2
rt_index[4] => Mux52.IN2
rt_index[4] => Mux53.IN2
rt_index[4] => Mux54.IN2
rt_index[4] => Mux55.IN2
rt_index[4] => Mux56.IN2
rt_index[4] => Mux57.IN2
rt_index[4] => Mux58.IN2
rt_index[4] => Mux59.IN2
rt_index[4] => Mux60.IN2
rt_index[4] => Mux61.IN2
rt_index[4] => Mux62.IN2
rt_index[4] => Mux63.IN2
rt_index[4] => \dual_port_mem:ram_proc2:dual_port_ram2.RADDR4
rt_index[5] => Mux32.IN1
rt_index[5] => Mux33.IN1
rt_index[5] => Mux34.IN1
rt_index[5] => Mux35.IN1
rt_index[5] => Mux36.IN1
rt_index[5] => Mux37.IN1
rt_index[5] => Mux38.IN1
rt_index[5] => Mux39.IN1
rt_index[5] => Mux40.IN1
rt_index[5] => Mux41.IN1
rt_index[5] => Mux42.IN1
rt_index[5] => Mux43.IN1
rt_index[5] => Mux44.IN1
rt_index[5] => Mux45.IN1
rt_index[5] => Mux46.IN1
rt_index[5] => Mux47.IN1
rt_index[5] => Mux48.IN1
rt_index[5] => Mux49.IN1
rt_index[5] => Mux50.IN1
rt_index[5] => Mux51.IN1
rt_index[5] => Mux52.IN1
rt_index[5] => Mux53.IN1
rt_index[5] => Mux54.IN1
rt_index[5] => Mux55.IN1
rt_index[5] => Mux56.IN1
rt_index[5] => Mux57.IN1
rt_index[5] => Mux58.IN1
rt_index[5] => Mux59.IN1
rt_index[5] => Mux60.IN1
rt_index[5] => Mux61.IN1
rt_index[5] => Mux62.IN1
rt_index[5] => Mux63.IN1
rd_index[0] => Equal1.IN11
rd_index[0] => addr_write[0].DATAA
rd_index[0] => Equal2.IN11
rd_index[0] => Equal3.IN11
rd_index[1] => Equal1.IN10
rd_index[1] => addr_write[1].DATAA
rd_index[1] => Equal2.IN10
rd_index[1] => Equal3.IN10
rd_index[2] => Equal1.IN9
rd_index[2] => addr_write[2].DATAA
rd_index[2] => Equal2.IN9
rd_index[2] => Equal3.IN9
rd_index[3] => Equal1.IN8
rd_index[3] => addr_write[3].DATAA
rd_index[3] => Equal2.IN8
rd_index[3] => Equal3.IN8
rd_index[4] => Equal1.IN7
rd_index[4] => addr_write[4].DATAA
rd_index[4] => Equal2.IN7
rd_index[4] => Equal3.IN7
rd_index[5] => Equal1.IN6
rd_index[5] => Equal2.IN6
rd_index[5] => Equal3.IN6
reg_source_out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_new[0] => intr_enable_reg.DATAB
reg_dest_new[0] => dual_port_ram1~36.DATAIN
reg_dest_new[0] => dual_port_ram2~37.DATAIN
reg_dest_new[0] => \dual_port_mem:ram_proc2:dual_port_ram1.DATAIN
reg_dest_new[0] => \dual_port_mem:ram_proc2:dual_port_ram2.DATAIN
reg_dest_new[1] => dual_port_ram1~35.DATAIN
reg_dest_new[1] => dual_port_ram2~36.DATAIN
reg_dest_new[1] => \dual_port_mem:ram_proc2:dual_port_ram1.DATAIN1
reg_dest_new[1] => \dual_port_mem:ram_proc2:dual_port_ram2.DATAIN1
reg_dest_new[2] => dual_port_ram1~34.DATAIN
reg_dest_new[2] => dual_port_ram2~35.DATAIN
reg_dest_new[2] => \dual_port_mem:ram_proc2:dual_port_ram1.DATAIN2
reg_dest_new[2] => \dual_port_mem:ram_proc2:dual_port_ram2.DATAIN2
reg_dest_new[3] => dual_port_ram1~33.DATAIN
reg_dest_new[3] => dual_port_ram2~34.DATAIN
reg_dest_new[3] => \dual_port_mem:ram_proc2:dual_port_ram1.DATAIN3
reg_dest_new[3] => \dual_port_mem:ram_proc2:dual_port_ram2.DATAIN3
reg_dest_new[4] => dual_port_ram1~32.DATAIN
reg_dest_new[4] => dual_port_ram2~33.DATAIN
reg_dest_new[4] => \dual_port_mem:ram_proc2:dual_port_ram1.DATAIN4
reg_dest_new[4] => \dual_port_mem:ram_proc2:dual_port_ram2.DATAIN4
reg_dest_new[5] => dual_port_ram1~31.DATAIN
reg_dest_new[5] => dual_port_ram2~32.DATAIN
reg_dest_new[5] => \dual_port_mem:ram_proc2:dual_port_ram1.DATAIN5
reg_dest_new[5] => \dual_port_mem:ram_proc2:dual_port_ram2.DATAIN5
reg_dest_new[6] => dual_port_ram1~30.DATAIN
reg_dest_new[6] => dual_port_ram2~31.DATAIN
reg_dest_new[6] => \dual_port_mem:ram_proc2:dual_port_ram1.DATAIN6
reg_dest_new[6] => \dual_port_mem:ram_proc2:dual_port_ram2.DATAIN6
reg_dest_new[7] => dual_port_ram1~29.DATAIN
reg_dest_new[7] => dual_port_ram2~30.DATAIN
reg_dest_new[7] => \dual_port_mem:ram_proc2:dual_port_ram1.DATAIN7
reg_dest_new[7] => \dual_port_mem:ram_proc2:dual_port_ram2.DATAIN7
reg_dest_new[8] => dual_port_ram1~28.DATAIN
reg_dest_new[8] => dual_port_ram2~29.DATAIN
reg_dest_new[8] => \dual_port_mem:ram_proc2:dual_port_ram1.DATAIN8
reg_dest_new[8] => \dual_port_mem:ram_proc2:dual_port_ram2.DATAIN8
reg_dest_new[9] => dual_port_ram1~27.DATAIN
reg_dest_new[9] => dual_port_ram2~28.DATAIN
reg_dest_new[9] => \dual_port_mem:ram_proc2:dual_port_ram1.DATAIN9
reg_dest_new[9] => \dual_port_mem:ram_proc2:dual_port_ram2.DATAIN9
reg_dest_new[10] => dual_port_ram1~26.DATAIN
reg_dest_new[10] => dual_port_ram2~27.DATAIN
reg_dest_new[10] => \dual_port_mem:ram_proc2:dual_port_ram1.DATAIN10
reg_dest_new[10] => \dual_port_mem:ram_proc2:dual_port_ram2.DATAIN10
reg_dest_new[11] => dual_port_ram1~25.DATAIN
reg_dest_new[11] => dual_port_ram2~26.DATAIN
reg_dest_new[11] => \dual_port_mem:ram_proc2:dual_port_ram1.DATAIN11
reg_dest_new[11] => \dual_port_mem:ram_proc2:dual_port_ram2.DATAIN11
reg_dest_new[12] => dual_port_ram1~24.DATAIN
reg_dest_new[12] => dual_port_ram2~25.DATAIN
reg_dest_new[12] => \dual_port_mem:ram_proc2:dual_port_ram1.DATAIN12
reg_dest_new[12] => \dual_port_mem:ram_proc2:dual_port_ram2.DATAIN12
reg_dest_new[13] => dual_port_ram1~23.DATAIN
reg_dest_new[13] => dual_port_ram2~24.DATAIN
reg_dest_new[13] => \dual_port_mem:ram_proc2:dual_port_ram1.DATAIN13
reg_dest_new[13] => \dual_port_mem:ram_proc2:dual_port_ram2.DATAIN13
reg_dest_new[14] => dual_port_ram1~22.DATAIN
reg_dest_new[14] => dual_port_ram2~23.DATAIN
reg_dest_new[14] => \dual_port_mem:ram_proc2:dual_port_ram1.DATAIN14
reg_dest_new[14] => \dual_port_mem:ram_proc2:dual_port_ram2.DATAIN14
reg_dest_new[15] => dual_port_ram1~21.DATAIN
reg_dest_new[15] => dual_port_ram2~22.DATAIN
reg_dest_new[15] => \dual_port_mem:ram_proc2:dual_port_ram1.DATAIN15
reg_dest_new[15] => \dual_port_mem:ram_proc2:dual_port_ram2.DATAIN15
reg_dest_new[16] => dual_port_ram1~20.DATAIN
reg_dest_new[16] => dual_port_ram2~21.DATAIN
reg_dest_new[16] => \dual_port_mem:ram_proc2:dual_port_ram1.DATAIN16
reg_dest_new[16] => \dual_port_mem:ram_proc2:dual_port_ram2.DATAIN16
reg_dest_new[17] => dual_port_ram1~19.DATAIN
reg_dest_new[17] => dual_port_ram2~20.DATAIN
reg_dest_new[17] => \dual_port_mem:ram_proc2:dual_port_ram1.DATAIN17
reg_dest_new[17] => \dual_port_mem:ram_proc2:dual_port_ram2.DATAIN17
reg_dest_new[18] => dual_port_ram1~18.DATAIN
reg_dest_new[18] => dual_port_ram2~19.DATAIN
reg_dest_new[18] => \dual_port_mem:ram_proc2:dual_port_ram1.DATAIN18
reg_dest_new[18] => \dual_port_mem:ram_proc2:dual_port_ram2.DATAIN18
reg_dest_new[19] => dual_port_ram1~17.DATAIN
reg_dest_new[19] => dual_port_ram2~18.DATAIN
reg_dest_new[19] => \dual_port_mem:ram_proc2:dual_port_ram1.DATAIN19
reg_dest_new[19] => \dual_port_mem:ram_proc2:dual_port_ram2.DATAIN19
reg_dest_new[20] => dual_port_ram1~16.DATAIN
reg_dest_new[20] => dual_port_ram2~17.DATAIN
reg_dest_new[20] => \dual_port_mem:ram_proc2:dual_port_ram1.DATAIN20
reg_dest_new[20] => \dual_port_mem:ram_proc2:dual_port_ram2.DATAIN20
reg_dest_new[21] => dual_port_ram1~15.DATAIN
reg_dest_new[21] => dual_port_ram2~16.DATAIN
reg_dest_new[21] => \dual_port_mem:ram_proc2:dual_port_ram1.DATAIN21
reg_dest_new[21] => \dual_port_mem:ram_proc2:dual_port_ram2.DATAIN21
reg_dest_new[22] => dual_port_ram1~14.DATAIN
reg_dest_new[22] => dual_port_ram2~15.DATAIN
reg_dest_new[22] => \dual_port_mem:ram_proc2:dual_port_ram1.DATAIN22
reg_dest_new[22] => \dual_port_mem:ram_proc2:dual_port_ram2.DATAIN22
reg_dest_new[23] => dual_port_ram1~13.DATAIN
reg_dest_new[23] => dual_port_ram2~14.DATAIN
reg_dest_new[23] => \dual_port_mem:ram_proc2:dual_port_ram1.DATAIN23
reg_dest_new[23] => \dual_port_mem:ram_proc2:dual_port_ram2.DATAIN23
reg_dest_new[24] => dual_port_ram1~12.DATAIN
reg_dest_new[24] => dual_port_ram2~13.DATAIN
reg_dest_new[24] => \dual_port_mem:ram_proc2:dual_port_ram1.DATAIN24
reg_dest_new[24] => \dual_port_mem:ram_proc2:dual_port_ram2.DATAIN24
reg_dest_new[25] => dual_port_ram1~11.DATAIN
reg_dest_new[25] => dual_port_ram2~12.DATAIN
reg_dest_new[25] => \dual_port_mem:ram_proc2:dual_port_ram1.DATAIN25
reg_dest_new[25] => \dual_port_mem:ram_proc2:dual_port_ram2.DATAIN25
reg_dest_new[26] => dual_port_ram1~10.DATAIN
reg_dest_new[26] => dual_port_ram2~11.DATAIN
reg_dest_new[26] => \dual_port_mem:ram_proc2:dual_port_ram1.DATAIN26
reg_dest_new[26] => \dual_port_mem:ram_proc2:dual_port_ram2.DATAIN26
reg_dest_new[27] => dual_port_ram1~9.DATAIN
reg_dest_new[27] => dual_port_ram2~10.DATAIN
reg_dest_new[27] => \dual_port_mem:ram_proc2:dual_port_ram1.DATAIN27
reg_dest_new[27] => \dual_port_mem:ram_proc2:dual_port_ram2.DATAIN27
reg_dest_new[28] => dual_port_ram1~8.DATAIN
reg_dest_new[28] => dual_port_ram2~9.DATAIN
reg_dest_new[28] => \dual_port_mem:ram_proc2:dual_port_ram1.DATAIN28
reg_dest_new[28] => \dual_port_mem:ram_proc2:dual_port_ram2.DATAIN28
reg_dest_new[29] => dual_port_ram1~7.DATAIN
reg_dest_new[29] => dual_port_ram2~8.DATAIN
reg_dest_new[29] => \dual_port_mem:ram_proc2:dual_port_ram1.DATAIN29
reg_dest_new[29] => \dual_port_mem:ram_proc2:dual_port_ram2.DATAIN29
reg_dest_new[30] => dual_port_ram1~6.DATAIN
reg_dest_new[30] => dual_port_ram2~7.DATAIN
reg_dest_new[30] => \dual_port_mem:ram_proc2:dual_port_ram1.DATAIN30
reg_dest_new[30] => \dual_port_mem:ram_proc2:dual_port_ram2.DATAIN30
reg_dest_new[31] => dual_port_ram1~5.DATAIN
reg_dest_new[31] => dual_port_ram2~6.DATAIN
reg_dest_new[31] => \dual_port_mem:ram_proc2:dual_port_ram1.DATAIN31
reg_dest_new[31] => \dual_port_mem:ram_proc2:dual_port_ram2.DATAIN31
intr_enable <= intr_enable_reg.DB_MAX_OUTPUT_PORT_TYPE


|plasma|mlite_cpu:u1_cpu|bus_mux:u5_bus_mux
imm_in[0] => Mux61.IN2
imm_in[0] => Mux63.IN1
imm_in[0] => Mux63.IN2
imm_in[0] => Mux79.IN0
imm_in[1] => Mux60.IN2
imm_in[1] => Mux62.IN1
imm_in[1] => Mux62.IN2
imm_in[1] => Mux78.IN0
imm_in[2] => Mux59.IN2
imm_in[2] => Mux61.IN0
imm_in[2] => Mux61.IN1
imm_in[2] => Mux77.IN0
imm_in[3] => Mux58.IN2
imm_in[3] => Mux60.IN0
imm_in[3] => Mux60.IN1
imm_in[3] => Mux76.IN0
imm_in[4] => Mux57.IN2
imm_in[4] => Mux59.IN0
imm_in[4] => Mux59.IN1
imm_in[4] => Mux75.IN0
imm_in[5] => Mux56.IN2
imm_in[5] => Mux58.IN0
imm_in[5] => Mux58.IN1
imm_in[5] => Mux74.IN0
imm_in[6] => Mux31.IN2
imm_in[6] => Mux55.IN2
imm_in[6] => Mux57.IN0
imm_in[6] => Mux57.IN1
imm_in[6] => Mux73.IN0
imm_in[7] => Mux30.IN2
imm_in[7] => Mux54.IN2
imm_in[7] => Mux56.IN0
imm_in[7] => Mux56.IN1
imm_in[7] => Mux72.IN0
imm_in[8] => Mux29.IN0
imm_in[8] => Mux53.IN2
imm_in[8] => Mux55.IN0
imm_in[8] => Mux55.IN1
imm_in[8] => Mux71.IN0
imm_in[9] => Mux28.IN0
imm_in[9] => Mux52.IN2
imm_in[9] => Mux54.IN0
imm_in[9] => Mux54.IN1
imm_in[9] => Mux70.IN0
imm_in[10] => Mux27.IN0
imm_in[10] => Mux51.IN2
imm_in[10] => Mux53.IN0
imm_in[10] => Mux53.IN1
imm_in[10] => Mux69.IN0
imm_in[11] => Mux50.IN2
imm_in[11] => Mux52.IN0
imm_in[11] => Mux52.IN1
imm_in[11] => Mux68.IN0
imm_in[12] => Mux49.IN2
imm_in[12] => Mux51.IN0
imm_in[12] => Mux51.IN1
imm_in[12] => Mux67.IN0
imm_in[13] => Mux48.IN2
imm_in[13] => Mux50.IN0
imm_in[13] => Mux50.IN1
imm_in[13] => Mux66.IN0
imm_in[14] => Mux47.IN2
imm_in[14] => Mux49.IN0
imm_in[14] => Mux49.IN1
imm_in[14] => Mux65.IN0
imm_in[15] => Mux32.IN1
imm_in[15] => Mux32.IN2
imm_in[15] => Mux33.IN1
imm_in[15] => Mux33.IN2
imm_in[15] => Mux34.IN1
imm_in[15] => Mux34.IN2
imm_in[15] => Mux35.IN1
imm_in[15] => Mux35.IN2
imm_in[15] => Mux36.IN1
imm_in[15] => Mux36.IN2
imm_in[15] => Mux37.IN1
imm_in[15] => Mux37.IN2
imm_in[15] => Mux38.IN1
imm_in[15] => Mux38.IN2
imm_in[15] => Mux39.IN1
imm_in[15] => Mux39.IN2
imm_in[15] => Mux40.IN1
imm_in[15] => Mux40.IN2
imm_in[15] => Mux41.IN1
imm_in[15] => Mux41.IN2
imm_in[15] => Mux42.IN1
imm_in[15] => Mux42.IN2
imm_in[15] => Mux43.IN1
imm_in[15] => Mux43.IN2
imm_in[15] => Mux44.IN1
imm_in[15] => Mux44.IN2
imm_in[15] => Mux45.IN1
imm_in[15] => Mux45.IN2
imm_in[15] => Mux46.IN1
imm_in[15] => Mux46.IN2
imm_in[15] => Mux47.IN1
imm_in[15] => Mux48.IN0
imm_in[15] => Mux48.IN1
imm_in[15] => Mux64.IN0
reg_source[0] => Mux31.IN3
reg_source[0] => Equal0.IN31
reg_source[1] => Mux30.IN3
reg_source[1] => Equal0.IN30
reg_source[2] => Mux29.IN1
reg_source[2] => Equal0.IN29
reg_source[3] => Mux28.IN1
reg_source[3] => Equal0.IN28
reg_source[4] => Mux27.IN1
reg_source[4] => Equal0.IN27
reg_source[5] => Mux26.IN1
reg_source[5] => Equal0.IN26
reg_source[6] => Mux25.IN1
reg_source[6] => Equal0.IN25
reg_source[7] => Mux24.IN1
reg_source[7] => Equal0.IN24
reg_source[8] => Mux23.IN1
reg_source[8] => Equal0.IN23
reg_source[9] => Mux22.IN1
reg_source[9] => Equal0.IN22
reg_source[10] => Mux21.IN1
reg_source[10] => Equal0.IN21
reg_source[11] => Mux20.IN1
reg_source[11] => Equal0.IN20
reg_source[12] => Mux19.IN1
reg_source[12] => Equal0.IN19
reg_source[13] => Mux18.IN1
reg_source[13] => Equal0.IN18
reg_source[14] => Mux17.IN1
reg_source[14] => Equal0.IN17
reg_source[15] => Mux16.IN1
reg_source[15] => Equal0.IN16
reg_source[16] => Mux15.IN1
reg_source[16] => Equal0.IN15
reg_source[17] => Mux14.IN1
reg_source[17] => Equal0.IN14
reg_source[18] => Mux13.IN1
reg_source[18] => Equal0.IN13
reg_source[19] => Mux12.IN1
reg_source[19] => Equal0.IN12
reg_source[20] => Mux11.IN1
reg_source[20] => Equal0.IN11
reg_source[21] => Mux10.IN1
reg_source[21] => Equal0.IN10
reg_source[22] => Mux9.IN1
reg_source[22] => Equal0.IN9
reg_source[23] => Mux8.IN1
reg_source[23] => Equal0.IN8
reg_source[24] => Mux7.IN1
reg_source[24] => Equal0.IN7
reg_source[25] => Mux6.IN1
reg_source[25] => Equal0.IN6
reg_source[26] => Mux5.IN1
reg_source[26] => Equal0.IN5
reg_source[27] => Mux4.IN1
reg_source[27] => Equal0.IN4
reg_source[28] => Mux3.IN1
reg_source[28] => Equal0.IN3
reg_source[29] => Mux2.IN1
reg_source[29] => Equal0.IN2
reg_source[30] => Mux1.IN1
reg_source[30] => Equal0.IN1
reg_source[31] => Mux0.IN1
reg_source[31] => Equal0.IN0
reg_source[31] => take_branch.IN1
reg_source[31] => Mux96.IN6
reg_source[31] => take_branch.IN1
reg_source[31] => Mux96.IN3
a_mux[0] => Mux0.IN3
a_mux[0] => Mux1.IN3
a_mux[0] => Mux2.IN3
a_mux[0] => Mux3.IN3
a_mux[0] => Mux4.IN3
a_mux[0] => Mux5.IN3
a_mux[0] => Mux6.IN3
a_mux[0] => Mux7.IN3
a_mux[0] => Mux8.IN3
a_mux[0] => Mux9.IN3
a_mux[0] => Mux10.IN3
a_mux[0] => Mux11.IN3
a_mux[0] => Mux12.IN3
a_mux[0] => Mux13.IN3
a_mux[0] => Mux14.IN3
a_mux[0] => Mux15.IN3
a_mux[0] => Mux16.IN3
a_mux[0] => Mux17.IN3
a_mux[0] => Mux18.IN3
a_mux[0] => Mux19.IN3
a_mux[0] => Mux20.IN3
a_mux[0] => Mux21.IN3
a_mux[0] => Mux22.IN3
a_mux[0] => Mux23.IN3
a_mux[0] => Mux24.IN3
a_mux[0] => Mux25.IN3
a_mux[0] => Mux26.IN3
a_mux[0] => Mux27.IN3
a_mux[0] => Mux28.IN3
a_mux[0] => Mux29.IN3
a_mux[0] => Mux30.IN5
a_mux[0] => Mux31.IN5
a_mux[1] => Mux0.IN2
a_mux[1] => Mux1.IN2
a_mux[1] => Mux2.IN2
a_mux[1] => Mux3.IN2
a_mux[1] => Mux4.IN2
a_mux[1] => Mux5.IN2
a_mux[1] => Mux6.IN2
a_mux[1] => Mux7.IN2
a_mux[1] => Mux8.IN2
a_mux[1] => Mux9.IN2
a_mux[1] => Mux10.IN2
a_mux[1] => Mux11.IN2
a_mux[1] => Mux12.IN2
a_mux[1] => Mux13.IN2
a_mux[1] => Mux14.IN2
a_mux[1] => Mux15.IN2
a_mux[1] => Mux16.IN2
a_mux[1] => Mux17.IN2
a_mux[1] => Mux18.IN2
a_mux[1] => Mux19.IN2
a_mux[1] => Mux20.IN2
a_mux[1] => Mux21.IN2
a_mux[1] => Mux22.IN2
a_mux[1] => Mux23.IN2
a_mux[1] => Mux24.IN2
a_mux[1] => Mux25.IN2
a_mux[1] => Mux26.IN2
a_mux[1] => Mux27.IN2
a_mux[1] => Mux28.IN2
a_mux[1] => Mux29.IN2
a_mux[1] => Mux30.IN4
a_mux[1] => Mux31.IN4
a_out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
a_out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
a_out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
a_out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
a_out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
a_out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
a_out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
a_out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
a_out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
a_out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
a_out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
a_out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
a_out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
a_out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
a_out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
a_out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
a_out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
a_out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
a_out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
a_out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
a_out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
a_out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
a_out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
a_out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
a_out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
a_out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
a_out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
a_out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
a_out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
a_out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
a_out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
a_out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_target[0] => Mux63.IN3
reg_target[0] => Equal0.IN63
reg_target[1] => Mux62.IN3
reg_target[1] => Equal0.IN62
reg_target[2] => Mux61.IN3
reg_target[2] => Equal0.IN61
reg_target[3] => Mux60.IN3
reg_target[3] => Equal0.IN60
reg_target[4] => Mux59.IN3
reg_target[4] => Equal0.IN59
reg_target[5] => Mux58.IN3
reg_target[5] => Equal0.IN58
reg_target[6] => Mux57.IN3
reg_target[6] => Equal0.IN57
reg_target[7] => Mux56.IN3
reg_target[7] => Equal0.IN56
reg_target[8] => Mux55.IN3
reg_target[8] => Equal0.IN55
reg_target[9] => Mux54.IN3
reg_target[9] => Equal0.IN54
reg_target[10] => Mux53.IN3
reg_target[10] => Equal0.IN53
reg_target[11] => Mux52.IN3
reg_target[11] => Equal0.IN52
reg_target[12] => Mux51.IN3
reg_target[12] => Equal0.IN51
reg_target[13] => Mux50.IN3
reg_target[13] => Equal0.IN50
reg_target[14] => Mux49.IN3
reg_target[14] => Equal0.IN49
reg_target[15] => Mux48.IN3
reg_target[15] => Equal0.IN48
reg_target[16] => Mux47.IN3
reg_target[16] => Equal0.IN47
reg_target[17] => Mux46.IN3
reg_target[17] => Equal0.IN46
reg_target[18] => Mux45.IN3
reg_target[18] => Equal0.IN45
reg_target[19] => Mux44.IN3
reg_target[19] => Equal0.IN44
reg_target[20] => Mux43.IN3
reg_target[20] => Equal0.IN43
reg_target[21] => Mux42.IN3
reg_target[21] => Equal0.IN42
reg_target[22] => Mux41.IN3
reg_target[22] => Equal0.IN41
reg_target[23] => Mux40.IN3
reg_target[23] => Equal0.IN40
reg_target[24] => Mux39.IN3
reg_target[24] => Equal0.IN39
reg_target[25] => Mux38.IN3
reg_target[25] => Equal0.IN38
reg_target[26] => Mux37.IN3
reg_target[26] => Equal0.IN37
reg_target[27] => Mux36.IN3
reg_target[27] => Equal0.IN36
reg_target[28] => Mux35.IN3
reg_target[28] => Equal0.IN35
reg_target[29] => Mux34.IN3
reg_target[29] => Equal0.IN34
reg_target[30] => Mux33.IN3
reg_target[30] => Equal0.IN33
reg_target[31] => Mux32.IN3
reg_target[31] => Equal0.IN32
b_mux[0] => Mux32.IN5
b_mux[0] => Mux33.IN5
b_mux[0] => Mux34.IN5
b_mux[0] => Mux35.IN5
b_mux[0] => Mux36.IN5
b_mux[0] => Mux37.IN5
b_mux[0] => Mux38.IN5
b_mux[0] => Mux39.IN5
b_mux[0] => Mux40.IN5
b_mux[0] => Mux41.IN5
b_mux[0] => Mux42.IN5
b_mux[0] => Mux43.IN5
b_mux[0] => Mux44.IN5
b_mux[0] => Mux45.IN5
b_mux[0] => Mux46.IN5
b_mux[0] => Mux47.IN5
b_mux[0] => Mux48.IN5
b_mux[0] => Mux49.IN5
b_mux[0] => Mux50.IN5
b_mux[0] => Mux51.IN5
b_mux[0] => Mux52.IN5
b_mux[0] => Mux53.IN5
b_mux[0] => Mux54.IN5
b_mux[0] => Mux55.IN5
b_mux[0] => Mux56.IN5
b_mux[0] => Mux57.IN5
b_mux[0] => Mux58.IN5
b_mux[0] => Mux59.IN5
b_mux[0] => Mux60.IN5
b_mux[0] => Mux61.IN5
b_mux[0] => Mux62.IN5
b_mux[0] => Mux63.IN5
b_mux[1] => Mux32.IN4
b_mux[1] => Mux33.IN4
b_mux[1] => Mux34.IN4
b_mux[1] => Mux35.IN4
b_mux[1] => Mux36.IN4
b_mux[1] => Mux37.IN4
b_mux[1] => Mux38.IN4
b_mux[1] => Mux39.IN4
b_mux[1] => Mux40.IN4
b_mux[1] => Mux41.IN4
b_mux[1] => Mux42.IN4
b_mux[1] => Mux43.IN4
b_mux[1] => Mux44.IN4
b_mux[1] => Mux45.IN4
b_mux[1] => Mux46.IN4
b_mux[1] => Mux47.IN4
b_mux[1] => Mux48.IN4
b_mux[1] => Mux49.IN4
b_mux[1] => Mux50.IN4
b_mux[1] => Mux51.IN4
b_mux[1] => Mux52.IN4
b_mux[1] => Mux53.IN4
b_mux[1] => Mux54.IN4
b_mux[1] => Mux55.IN4
b_mux[1] => Mux56.IN4
b_mux[1] => Mux57.IN4
b_mux[1] => Mux58.IN4
b_mux[1] => Mux59.IN4
b_mux[1] => Mux60.IN4
b_mux[1] => Mux61.IN4
b_mux[1] => Mux62.IN4
b_mux[1] => Mux63.IN4
b_out[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
b_out[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
b_out[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
b_out[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
b_out[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
b_out[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
b_out[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
b_out[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
b_out[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
b_out[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
b_out[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
b_out[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
b_out[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
b_out[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
b_out[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
b_out[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
b_out[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
b_out[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
b_out[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
b_out[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
b_out[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
b_out[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
b_out[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
b_out[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
b_out[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
c_bus[0] => Mux95.IN3
c_bus[0] => Mux95.IN4
c_bus[0] => Mux95.IN5
c_bus[0] => Mux95.IN6
c_bus[1] => Mux94.IN3
c_bus[1] => Mux94.IN4
c_bus[1] => Mux94.IN5
c_bus[1] => Mux94.IN6
c_bus[2] => Mux93.IN1
c_bus[2] => Mux93.IN2
c_bus[2] => Mux93.IN3
c_bus[2] => Mux93.IN4
c_bus[3] => Mux92.IN1
c_bus[3] => Mux92.IN2
c_bus[3] => Mux92.IN3
c_bus[3] => Mux92.IN4
c_bus[4] => Mux91.IN1
c_bus[4] => Mux91.IN2
c_bus[4] => Mux91.IN3
c_bus[4] => Mux91.IN4
c_bus[5] => Mux90.IN1
c_bus[5] => Mux90.IN2
c_bus[5] => Mux90.IN3
c_bus[5] => Mux90.IN4
c_bus[6] => Mux89.IN1
c_bus[6] => Mux89.IN2
c_bus[6] => Mux89.IN3
c_bus[6] => Mux89.IN4
c_bus[7] => Mux88.IN1
c_bus[7] => Mux88.IN2
c_bus[7] => Mux88.IN3
c_bus[7] => Mux88.IN4
c_bus[8] => Mux87.IN1
c_bus[8] => Mux87.IN2
c_bus[8] => Mux87.IN3
c_bus[8] => Mux87.IN4
c_bus[9] => Mux86.IN1
c_bus[9] => Mux86.IN2
c_bus[9] => Mux86.IN3
c_bus[9] => Mux86.IN4
c_bus[10] => Mux85.IN1
c_bus[10] => Mux85.IN2
c_bus[10] => Mux85.IN3
c_bus[10] => Mux85.IN4
c_bus[11] => Mux84.IN1
c_bus[11] => Mux84.IN2
c_bus[11] => Mux84.IN3
c_bus[11] => Mux84.IN4
c_bus[12] => Mux83.IN1
c_bus[12] => Mux83.IN2
c_bus[12] => Mux83.IN3
c_bus[12] => Mux83.IN4
c_bus[13] => Mux82.IN1
c_bus[13] => Mux82.IN2
c_bus[13] => Mux82.IN3
c_bus[13] => Mux82.IN4
c_bus[14] => Mux81.IN1
c_bus[14] => Mux81.IN2
c_bus[14] => Mux81.IN3
c_bus[14] => Mux81.IN4
c_bus[15] => Mux80.IN1
c_bus[15] => Mux80.IN2
c_bus[15] => Mux80.IN3
c_bus[15] => Mux80.IN4
c_bus[16] => Mux79.IN1
c_bus[16] => Mux79.IN2
c_bus[16] => Mux79.IN3
c_bus[16] => Mux79.IN4
c_bus[17] => Mux78.IN1
c_bus[17] => Mux78.IN2
c_bus[17] => Mux78.IN3
c_bus[17] => Mux78.IN4
c_bus[18] => Mux77.IN1
c_bus[18] => Mux77.IN2
c_bus[18] => Mux77.IN3
c_bus[18] => Mux77.IN4
c_bus[19] => Mux76.IN1
c_bus[19] => Mux76.IN2
c_bus[19] => Mux76.IN3
c_bus[19] => Mux76.IN4
c_bus[20] => Mux75.IN1
c_bus[20] => Mux75.IN2
c_bus[20] => Mux75.IN3
c_bus[20] => Mux75.IN4
c_bus[21] => Mux74.IN1
c_bus[21] => Mux74.IN2
c_bus[21] => Mux74.IN3
c_bus[21] => Mux74.IN4
c_bus[22] => Mux73.IN1
c_bus[22] => Mux73.IN2
c_bus[22] => Mux73.IN3
c_bus[22] => Mux73.IN4
c_bus[23] => Mux72.IN1
c_bus[23] => Mux72.IN2
c_bus[23] => Mux72.IN3
c_bus[23] => Mux72.IN4
c_bus[24] => Mux71.IN1
c_bus[24] => Mux71.IN2
c_bus[24] => Mux71.IN3
c_bus[24] => Mux71.IN4
c_bus[25] => Mux70.IN1
c_bus[25] => Mux70.IN2
c_bus[25] => Mux70.IN3
c_bus[25] => Mux70.IN4
c_bus[26] => Mux69.IN1
c_bus[26] => Mux69.IN2
c_bus[26] => Mux69.IN3
c_bus[26] => Mux69.IN4
c_bus[27] => Mux68.IN1
c_bus[27] => Mux68.IN2
c_bus[27] => Mux68.IN3
c_bus[27] => Mux68.IN4
c_bus[28] => Mux67.IN1
c_bus[28] => Mux67.IN2
c_bus[28] => Mux67.IN3
c_bus[28] => Mux67.IN4
c_bus[29] => Mux66.IN1
c_bus[29] => Mux66.IN2
c_bus[29] => Mux66.IN3
c_bus[29] => Mux66.IN4
c_bus[30] => Mux65.IN1
c_bus[30] => Mux65.IN2
c_bus[30] => Mux65.IN3
c_bus[30] => Mux65.IN4
c_bus[31] => Mux64.IN1
c_bus[31] => Mux64.IN2
c_bus[31] => Mux64.IN3
c_bus[31] => Mux64.IN4
c_memory[0] => Mux95.IN7
c_memory[1] => Mux94.IN7
c_memory[2] => Mux93.IN5
c_memory[3] => Mux92.IN5
c_memory[4] => Mux91.IN5
c_memory[5] => Mux90.IN5
c_memory[6] => Mux89.IN5
c_memory[7] => Mux88.IN5
c_memory[8] => Mux87.IN5
c_memory[9] => Mux86.IN5
c_memory[10] => Mux85.IN5
c_memory[11] => Mux84.IN5
c_memory[12] => Mux83.IN5
c_memory[13] => Mux82.IN5
c_memory[14] => Mux81.IN5
c_memory[15] => Mux80.IN5
c_memory[16] => Mux79.IN5
c_memory[17] => Mux78.IN5
c_memory[18] => Mux77.IN5
c_memory[19] => Mux76.IN5
c_memory[20] => Mux75.IN5
c_memory[21] => Mux74.IN5
c_memory[22] => Mux73.IN5
c_memory[23] => Mux72.IN5
c_memory[24] => Mux71.IN5
c_memory[25] => Mux70.IN5
c_memory[26] => Mux69.IN5
c_memory[27] => Mux68.IN5
c_memory[28] => Mux67.IN5
c_memory[29] => Mux66.IN5
c_memory[30] => Mux65.IN5
c_memory[31] => Mux64.IN5
c_pc[2] => Mux29.IN4
c_pc[2] => Mux29.IN5
c_pc[2] => Mux93.IN6
c_pc[3] => Mux28.IN4
c_pc[3] => Mux28.IN5
c_pc[3] => Mux92.IN6
c_pc[4] => Mux27.IN4
c_pc[4] => Mux27.IN5
c_pc[4] => Mux91.IN6
c_pc[5] => Mux26.IN4
c_pc[5] => Mux26.IN5
c_pc[5] => Mux90.IN6
c_pc[6] => Mux25.IN4
c_pc[6] => Mux25.IN5
c_pc[6] => Mux89.IN6
c_pc[7] => Mux24.IN4
c_pc[7] => Mux24.IN5
c_pc[7] => Mux88.IN6
c_pc[8] => Mux23.IN4
c_pc[8] => Mux23.IN5
c_pc[8] => Mux87.IN6
c_pc[9] => Mux22.IN4
c_pc[9] => Mux22.IN5
c_pc[9] => Mux86.IN6
c_pc[10] => Mux21.IN4
c_pc[10] => Mux21.IN5
c_pc[10] => Mux85.IN6
c_pc[11] => Mux20.IN4
c_pc[11] => Mux20.IN5
c_pc[11] => Mux84.IN6
c_pc[12] => Mux19.IN4
c_pc[12] => Mux19.IN5
c_pc[12] => Mux83.IN6
c_pc[13] => Mux18.IN4
c_pc[13] => Mux18.IN5
c_pc[13] => Mux82.IN6
c_pc[14] => Mux17.IN4
c_pc[14] => Mux17.IN5
c_pc[14] => Mux81.IN6
c_pc[15] => Mux16.IN4
c_pc[15] => Mux16.IN5
c_pc[15] => Mux80.IN6
c_pc[16] => Mux15.IN4
c_pc[16] => Mux15.IN5
c_pc[16] => Mux79.IN6
c_pc[17] => Mux14.IN4
c_pc[17] => Mux14.IN5
c_pc[17] => Mux78.IN6
c_pc[18] => Mux13.IN4
c_pc[18] => Mux13.IN5
c_pc[18] => Mux77.IN6
c_pc[19] => Mux12.IN4
c_pc[19] => Mux12.IN5
c_pc[19] => Mux76.IN6
c_pc[20] => Mux11.IN4
c_pc[20] => Mux11.IN5
c_pc[20] => Mux75.IN6
c_pc[21] => Mux10.IN4
c_pc[21] => Mux10.IN5
c_pc[21] => Mux74.IN6
c_pc[22] => Mux9.IN4
c_pc[22] => Mux9.IN5
c_pc[22] => Mux73.IN6
c_pc[23] => Mux8.IN4
c_pc[23] => Mux8.IN5
c_pc[23] => Mux72.IN6
c_pc[24] => Mux7.IN4
c_pc[24] => Mux7.IN5
c_pc[24] => Mux71.IN6
c_pc[25] => Mux6.IN4
c_pc[25] => Mux6.IN5
c_pc[25] => Mux70.IN6
c_pc[26] => Mux5.IN4
c_pc[26] => Mux5.IN5
c_pc[26] => Mux69.IN6
c_pc[27] => Mux4.IN4
c_pc[27] => Mux4.IN5
c_pc[27] => Mux68.IN6
c_pc[28] => Mux3.IN4
c_pc[28] => Mux3.IN5
c_pc[28] => Mux67.IN6
c_pc[29] => Mux2.IN4
c_pc[29] => Mux2.IN5
c_pc[29] => Mux66.IN6
c_pc[30] => Mux1.IN4
c_pc[30] => Mux1.IN5
c_pc[30] => Mux65.IN6
c_pc[31] => Mux0.IN4
c_pc[31] => Mux0.IN5
c_pc[31] => Mux64.IN6
c_pc_plus4[2] => Mux93.IN7
c_pc_plus4[3] => Mux92.IN7
c_pc_plus4[4] => Mux91.IN7
c_pc_plus4[5] => Mux90.IN7
c_pc_plus4[6] => Mux89.IN7
c_pc_plus4[7] => Mux88.IN7
c_pc_plus4[8] => Mux87.IN7
c_pc_plus4[9] => Mux86.IN7
c_pc_plus4[10] => Mux85.IN7
c_pc_plus4[11] => Mux84.IN7
c_pc_plus4[12] => Mux83.IN7
c_pc_plus4[13] => Mux82.IN7
c_pc_plus4[14] => Mux81.IN7
c_pc_plus4[15] => Mux80.IN7
c_pc_plus4[16] => Mux79.IN7
c_pc_plus4[17] => Mux78.IN7
c_pc_plus4[18] => Mux77.IN7
c_pc_plus4[19] => Mux76.IN7
c_pc_plus4[20] => Mux75.IN7
c_pc_plus4[21] => Mux74.IN7
c_pc_plus4[22] => Mux73.IN7
c_pc_plus4[23] => Mux72.IN7
c_pc_plus4[24] => Mux71.IN7
c_pc_plus4[25] => Mux70.IN7
c_pc_plus4[26] => Mux69.IN7
c_pc_plus4[27] => Mux68.IN7
c_pc_plus4[28] => Mux67.IN7
c_pc_plus4[29] => Mux66.IN7
c_pc_plus4[30] => Mux65.IN7
c_pc_plus4[31] => Mux64.IN7
c_mux[0] => Mux64.IN10
c_mux[0] => Mux65.IN10
c_mux[0] => Mux66.IN10
c_mux[0] => Mux67.IN10
c_mux[0] => Mux68.IN10
c_mux[0] => Mux69.IN10
c_mux[0] => Mux70.IN10
c_mux[0] => Mux71.IN10
c_mux[0] => Mux72.IN10
c_mux[0] => Mux73.IN10
c_mux[0] => Mux74.IN10
c_mux[0] => Mux75.IN10
c_mux[0] => Mux76.IN10
c_mux[0] => Mux77.IN10
c_mux[0] => Mux78.IN10
c_mux[0] => Mux79.IN10
c_mux[0] => Mux80.IN10
c_mux[0] => Mux81.IN10
c_mux[0] => Mux82.IN10
c_mux[0] => Mux83.IN10
c_mux[0] => Mux84.IN10
c_mux[0] => Mux85.IN10
c_mux[0] => Mux86.IN10
c_mux[0] => Mux87.IN10
c_mux[0] => Mux88.IN10
c_mux[0] => Mux89.IN10
c_mux[0] => Mux90.IN10
c_mux[0] => Mux91.IN10
c_mux[0] => Mux92.IN10
c_mux[0] => Mux93.IN10
c_mux[0] => Mux94.IN10
c_mux[0] => Mux95.IN10
c_mux[1] => Mux64.IN9
c_mux[1] => Mux65.IN9
c_mux[1] => Mux66.IN9
c_mux[1] => Mux67.IN9
c_mux[1] => Mux68.IN9
c_mux[1] => Mux69.IN9
c_mux[1] => Mux70.IN9
c_mux[1] => Mux71.IN9
c_mux[1] => Mux72.IN9
c_mux[1] => Mux73.IN9
c_mux[1] => Mux74.IN9
c_mux[1] => Mux75.IN9
c_mux[1] => Mux76.IN9
c_mux[1] => Mux77.IN9
c_mux[1] => Mux78.IN9
c_mux[1] => Mux79.IN9
c_mux[1] => Mux80.IN9
c_mux[1] => Mux81.IN9
c_mux[1] => Mux82.IN9
c_mux[1] => Mux83.IN9
c_mux[1] => Mux84.IN9
c_mux[1] => Mux85.IN9
c_mux[1] => Mux86.IN9
c_mux[1] => Mux87.IN9
c_mux[1] => Mux88.IN9
c_mux[1] => Mux89.IN9
c_mux[1] => Mux90.IN9
c_mux[1] => Mux91.IN9
c_mux[1] => Mux92.IN9
c_mux[1] => Mux93.IN9
c_mux[1] => Mux94.IN9
c_mux[1] => Mux95.IN9
c_mux[2] => Mux64.IN8
c_mux[2] => Mux65.IN8
c_mux[2] => Mux66.IN8
c_mux[2] => Mux67.IN8
c_mux[2] => Mux68.IN8
c_mux[2] => Mux69.IN8
c_mux[2] => Mux70.IN8
c_mux[2] => Mux71.IN8
c_mux[2] => Mux72.IN8
c_mux[2] => Mux73.IN8
c_mux[2] => Mux74.IN8
c_mux[2] => Mux75.IN8
c_mux[2] => Mux76.IN8
c_mux[2] => Mux77.IN8
c_mux[2] => Mux78.IN8
c_mux[2] => Mux79.IN8
c_mux[2] => Mux80.IN8
c_mux[2] => Mux81.IN8
c_mux[2] => Mux82.IN8
c_mux[2] => Mux83.IN8
c_mux[2] => Mux84.IN8
c_mux[2] => Mux85.IN8
c_mux[2] => Mux86.IN8
c_mux[2] => Mux87.IN8
c_mux[2] => Mux88.IN8
c_mux[2] => Mux89.IN8
c_mux[2] => Mux90.IN8
c_mux[2] => Mux91.IN8
c_mux[2] => Mux92.IN8
c_mux[2] => Mux93.IN8
c_mux[2] => Mux94.IN8
c_mux[2] => Mux95.IN8
reg_dest_out[0] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[1] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[2] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[3] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[4] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[5] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[6] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[7] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[8] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[9] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[10] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[11] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[12] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[13] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[14] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[15] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[16] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[17] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[18] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[19] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[20] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[21] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[22] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[23] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[24] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[25] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[26] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[27] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[28] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[29] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[30] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[31] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
branch_func[0] => Mux96.IN9
branch_func[1] => Mux96.IN8
branch_func[2] => Mux96.IN7
take_branch <= Mux96.DB_MAX_OUTPUT_PORT_TYPE


|plasma|mlite_cpu:u1_cpu|alu:u6_alu
a_in[0] => result.IN1
a_in[0] => carry_in.IN1
a_in[0] => carry_in.IN1
a_in[0] => c_alu.IN0
a_in[0] => c_alu.IN0
a_in[0] => c_alu.IN0
a_in[0] => c_alu.IN0
a_in[1] => result.IN1
a_in[1] => carry_in.IN1
a_in[1] => carry_in.IN1
a_in[1] => c_alu.IN0
a_in[1] => c_alu.IN0
a_in[1] => c_alu.IN0
a_in[1] => c_alu.IN0
a_in[2] => result.IN1
a_in[2] => carry_in.IN1
a_in[2] => carry_in.IN1
a_in[2] => c_alu.IN0
a_in[2] => c_alu.IN0
a_in[2] => c_alu.IN0
a_in[2] => c_alu.IN0
a_in[3] => result.IN1
a_in[3] => carry_in.IN1
a_in[3] => carry_in.IN1
a_in[3] => c_alu.IN0
a_in[3] => c_alu.IN0
a_in[3] => c_alu.IN0
a_in[3] => c_alu.IN0
a_in[4] => result.IN1
a_in[4] => carry_in.IN1
a_in[4] => carry_in.IN1
a_in[4] => c_alu.IN0
a_in[4] => c_alu.IN0
a_in[4] => c_alu.IN0
a_in[4] => c_alu.IN0
a_in[5] => result.IN1
a_in[5] => carry_in.IN1
a_in[5] => carry_in.IN1
a_in[5] => c_alu.IN0
a_in[5] => c_alu.IN0
a_in[5] => c_alu.IN0
a_in[5] => c_alu.IN0
a_in[6] => result.IN1
a_in[6] => carry_in.IN1
a_in[6] => carry_in.IN1
a_in[6] => c_alu.IN0
a_in[6] => c_alu.IN0
a_in[6] => c_alu.IN0
a_in[6] => c_alu.IN0
a_in[7] => result.IN1
a_in[7] => carry_in.IN1
a_in[7] => carry_in.IN1
a_in[7] => c_alu.IN0
a_in[7] => c_alu.IN0
a_in[7] => c_alu.IN0
a_in[7] => c_alu.IN0
a_in[8] => result.IN1
a_in[8] => carry_in.IN1
a_in[8] => carry_in.IN1
a_in[8] => c_alu.IN0
a_in[8] => c_alu.IN0
a_in[8] => c_alu.IN0
a_in[8] => c_alu.IN0
a_in[9] => result.IN1
a_in[9] => carry_in.IN1
a_in[9] => carry_in.IN1
a_in[9] => c_alu.IN0
a_in[9] => c_alu.IN0
a_in[9] => c_alu.IN0
a_in[9] => c_alu.IN0
a_in[10] => result.IN1
a_in[10] => carry_in.IN1
a_in[10] => carry_in.IN1
a_in[10] => c_alu.IN0
a_in[10] => c_alu.IN0
a_in[10] => c_alu.IN0
a_in[10] => c_alu.IN0
a_in[11] => result.IN1
a_in[11] => carry_in.IN1
a_in[11] => carry_in.IN1
a_in[11] => c_alu.IN0
a_in[11] => c_alu.IN0
a_in[11] => c_alu.IN0
a_in[11] => c_alu.IN0
a_in[12] => result.IN1
a_in[12] => carry_in.IN1
a_in[12] => carry_in.IN1
a_in[12] => c_alu.IN0
a_in[12] => c_alu.IN0
a_in[12] => c_alu.IN0
a_in[12] => c_alu.IN0
a_in[13] => result.IN1
a_in[13] => carry_in.IN1
a_in[13] => carry_in.IN1
a_in[13] => c_alu.IN0
a_in[13] => c_alu.IN0
a_in[13] => c_alu.IN0
a_in[13] => c_alu.IN0
a_in[14] => result.IN1
a_in[14] => carry_in.IN1
a_in[14] => carry_in.IN1
a_in[14] => c_alu.IN0
a_in[14] => c_alu.IN0
a_in[14] => c_alu.IN0
a_in[14] => c_alu.IN0
a_in[15] => result.IN1
a_in[15] => carry_in.IN1
a_in[15] => carry_in.IN1
a_in[15] => c_alu.IN0
a_in[15] => c_alu.IN0
a_in[15] => c_alu.IN0
a_in[15] => c_alu.IN0
a_in[16] => result.IN1
a_in[16] => carry_in.IN1
a_in[16] => carry_in.IN1
a_in[16] => c_alu.IN0
a_in[16] => c_alu.IN0
a_in[16] => c_alu.IN0
a_in[16] => c_alu.IN0
a_in[17] => result.IN1
a_in[17] => carry_in.IN1
a_in[17] => carry_in.IN1
a_in[17] => c_alu.IN0
a_in[17] => c_alu.IN0
a_in[17] => c_alu.IN0
a_in[17] => c_alu.IN0
a_in[18] => result.IN1
a_in[18] => carry_in.IN1
a_in[18] => carry_in.IN1
a_in[18] => c_alu.IN0
a_in[18] => c_alu.IN0
a_in[18] => c_alu.IN0
a_in[18] => c_alu.IN0
a_in[19] => result.IN1
a_in[19] => carry_in.IN1
a_in[19] => carry_in.IN1
a_in[19] => c_alu.IN0
a_in[19] => c_alu.IN0
a_in[19] => c_alu.IN0
a_in[19] => c_alu.IN0
a_in[20] => result.IN1
a_in[20] => carry_in.IN1
a_in[20] => carry_in.IN1
a_in[20] => c_alu.IN0
a_in[20] => c_alu.IN0
a_in[20] => c_alu.IN0
a_in[20] => c_alu.IN0
a_in[21] => result.IN1
a_in[21] => carry_in.IN1
a_in[21] => carry_in.IN1
a_in[21] => c_alu.IN0
a_in[21] => c_alu.IN0
a_in[21] => c_alu.IN0
a_in[21] => c_alu.IN0
a_in[22] => result.IN1
a_in[22] => carry_in.IN1
a_in[22] => carry_in.IN1
a_in[22] => c_alu.IN0
a_in[22] => c_alu.IN0
a_in[22] => c_alu.IN0
a_in[22] => c_alu.IN0
a_in[23] => result.IN1
a_in[23] => carry_in.IN1
a_in[23] => carry_in.IN1
a_in[23] => c_alu.IN0
a_in[23] => c_alu.IN0
a_in[23] => c_alu.IN0
a_in[23] => c_alu.IN0
a_in[24] => result.IN1
a_in[24] => carry_in.IN1
a_in[24] => carry_in.IN1
a_in[24] => c_alu.IN0
a_in[24] => c_alu.IN0
a_in[24] => c_alu.IN0
a_in[24] => c_alu.IN0
a_in[25] => result.IN1
a_in[25] => carry_in.IN1
a_in[25] => carry_in.IN1
a_in[25] => c_alu.IN0
a_in[25] => c_alu.IN0
a_in[25] => c_alu.IN0
a_in[25] => c_alu.IN0
a_in[26] => result.IN1
a_in[26] => carry_in.IN1
a_in[26] => carry_in.IN1
a_in[26] => c_alu.IN0
a_in[26] => c_alu.IN0
a_in[26] => c_alu.IN0
a_in[26] => c_alu.IN0
a_in[27] => result.IN1
a_in[27] => carry_in.IN1
a_in[27] => carry_in.IN1
a_in[27] => c_alu.IN0
a_in[27] => c_alu.IN0
a_in[27] => c_alu.IN0
a_in[27] => c_alu.IN0
a_in[28] => result.IN1
a_in[28] => carry_in.IN1
a_in[28] => carry_in.IN1
a_in[28] => c_alu.IN0
a_in[28] => c_alu.IN0
a_in[28] => c_alu.IN0
a_in[28] => c_alu.IN0
a_in[29] => result.IN1
a_in[29] => carry_in.IN1
a_in[29] => carry_in.IN1
a_in[29] => c_alu.IN0
a_in[29] => c_alu.IN0
a_in[29] => c_alu.IN0
a_in[29] => c_alu.IN0
a_in[30] => result.IN1
a_in[30] => carry_in.IN1
a_in[30] => carry_in.IN1
a_in[30] => c_alu.IN0
a_in[30] => c_alu.IN0
a_in[30] => c_alu.IN0
a_in[30] => c_alu.IN0
a_in[31] => result.IN1
a_in[31] => carry_in.IN1
a_in[31] => carry_in.IN1
a_in[31] => less_than.IN0
a_in[31] => less_than.DATAA
a_in[31] => c_alu.IN0
a_in[31] => c_alu.IN0
a_in[31] => c_alu.IN0
a_in[31] => c_alu.IN0
b_in[0] => bb.DATAB
b_in[0] => c_alu.IN1
b_in[0] => c_alu.IN1
b_in[0] => c_alu.IN1
b_in[0] => c_alu.IN1
b_in[0] => bb.DATAA
b_in[1] => bb.DATAB
b_in[1] => c_alu.IN1
b_in[1] => c_alu.IN1
b_in[1] => c_alu.IN1
b_in[1] => c_alu.IN1
b_in[1] => bb.DATAA
b_in[2] => bb.DATAB
b_in[2] => c_alu.IN1
b_in[2] => c_alu.IN1
b_in[2] => c_alu.IN1
b_in[2] => c_alu.IN1
b_in[2] => bb.DATAA
b_in[3] => bb.DATAB
b_in[3] => c_alu.IN1
b_in[3] => c_alu.IN1
b_in[3] => c_alu.IN1
b_in[3] => c_alu.IN1
b_in[3] => bb.DATAA
b_in[4] => bb.DATAB
b_in[4] => c_alu.IN1
b_in[4] => c_alu.IN1
b_in[4] => c_alu.IN1
b_in[4] => c_alu.IN1
b_in[4] => bb.DATAA
b_in[5] => bb.DATAB
b_in[5] => c_alu.IN1
b_in[5] => c_alu.IN1
b_in[5] => c_alu.IN1
b_in[5] => c_alu.IN1
b_in[5] => bb.DATAA
b_in[6] => bb.DATAB
b_in[6] => c_alu.IN1
b_in[6] => c_alu.IN1
b_in[6] => c_alu.IN1
b_in[6] => c_alu.IN1
b_in[6] => bb.DATAA
b_in[7] => bb.DATAB
b_in[7] => c_alu.IN1
b_in[7] => c_alu.IN1
b_in[7] => c_alu.IN1
b_in[7] => c_alu.IN1
b_in[7] => bb.DATAA
b_in[8] => bb.DATAB
b_in[8] => c_alu.IN1
b_in[8] => c_alu.IN1
b_in[8] => c_alu.IN1
b_in[8] => c_alu.IN1
b_in[8] => bb.DATAA
b_in[9] => bb.DATAB
b_in[9] => c_alu.IN1
b_in[9] => c_alu.IN1
b_in[9] => c_alu.IN1
b_in[9] => c_alu.IN1
b_in[9] => bb.DATAA
b_in[10] => bb.DATAB
b_in[10] => c_alu.IN1
b_in[10] => c_alu.IN1
b_in[10] => c_alu.IN1
b_in[10] => c_alu.IN1
b_in[10] => bb.DATAA
b_in[11] => bb.DATAB
b_in[11] => c_alu.IN1
b_in[11] => c_alu.IN1
b_in[11] => c_alu.IN1
b_in[11] => c_alu.IN1
b_in[11] => bb.DATAA
b_in[12] => bb.DATAB
b_in[12] => c_alu.IN1
b_in[12] => c_alu.IN1
b_in[12] => c_alu.IN1
b_in[12] => c_alu.IN1
b_in[12] => bb.DATAA
b_in[13] => bb.DATAB
b_in[13] => c_alu.IN1
b_in[13] => c_alu.IN1
b_in[13] => c_alu.IN1
b_in[13] => c_alu.IN1
b_in[13] => bb.DATAA
b_in[14] => bb.DATAB
b_in[14] => c_alu.IN1
b_in[14] => c_alu.IN1
b_in[14] => c_alu.IN1
b_in[14] => c_alu.IN1
b_in[14] => bb.DATAA
b_in[15] => bb.DATAB
b_in[15] => c_alu.IN1
b_in[15] => c_alu.IN1
b_in[15] => c_alu.IN1
b_in[15] => c_alu.IN1
b_in[15] => bb.DATAA
b_in[16] => bb.DATAB
b_in[16] => c_alu.IN1
b_in[16] => c_alu.IN1
b_in[16] => c_alu.IN1
b_in[16] => c_alu.IN1
b_in[16] => bb.DATAA
b_in[17] => bb.DATAB
b_in[17] => c_alu.IN1
b_in[17] => c_alu.IN1
b_in[17] => c_alu.IN1
b_in[17] => c_alu.IN1
b_in[17] => bb.DATAA
b_in[18] => bb.DATAB
b_in[18] => c_alu.IN1
b_in[18] => c_alu.IN1
b_in[18] => c_alu.IN1
b_in[18] => c_alu.IN1
b_in[18] => bb.DATAA
b_in[19] => bb.DATAB
b_in[19] => c_alu.IN1
b_in[19] => c_alu.IN1
b_in[19] => c_alu.IN1
b_in[19] => c_alu.IN1
b_in[19] => bb.DATAA
b_in[20] => bb.DATAB
b_in[20] => c_alu.IN1
b_in[20] => c_alu.IN1
b_in[20] => c_alu.IN1
b_in[20] => c_alu.IN1
b_in[20] => bb.DATAA
b_in[21] => bb.DATAB
b_in[21] => c_alu.IN1
b_in[21] => c_alu.IN1
b_in[21] => c_alu.IN1
b_in[21] => c_alu.IN1
b_in[21] => bb.DATAA
b_in[22] => bb.DATAB
b_in[22] => c_alu.IN1
b_in[22] => c_alu.IN1
b_in[22] => c_alu.IN1
b_in[22] => c_alu.IN1
b_in[22] => bb.DATAA
b_in[23] => bb.DATAB
b_in[23] => c_alu.IN1
b_in[23] => c_alu.IN1
b_in[23] => c_alu.IN1
b_in[23] => c_alu.IN1
b_in[23] => bb.DATAA
b_in[24] => bb.DATAB
b_in[24] => c_alu.IN1
b_in[24] => c_alu.IN1
b_in[24] => c_alu.IN1
b_in[24] => c_alu.IN1
b_in[24] => bb.DATAA
b_in[25] => bb.DATAB
b_in[25] => c_alu.IN1
b_in[25] => c_alu.IN1
b_in[25] => c_alu.IN1
b_in[25] => c_alu.IN1
b_in[25] => bb.DATAA
b_in[26] => bb.DATAB
b_in[26] => c_alu.IN1
b_in[26] => c_alu.IN1
b_in[26] => c_alu.IN1
b_in[26] => c_alu.IN1
b_in[26] => bb.DATAA
b_in[27] => bb.DATAB
b_in[27] => c_alu.IN1
b_in[27] => c_alu.IN1
b_in[27] => c_alu.IN1
b_in[27] => c_alu.IN1
b_in[27] => bb.DATAA
b_in[28] => bb.DATAB
b_in[28] => c_alu.IN1
b_in[28] => c_alu.IN1
b_in[28] => c_alu.IN1
b_in[28] => c_alu.IN1
b_in[28] => bb.DATAA
b_in[29] => bb.DATAB
b_in[29] => c_alu.IN1
b_in[29] => c_alu.IN1
b_in[29] => c_alu.IN1
b_in[29] => c_alu.IN1
b_in[29] => bb.DATAA
b_in[30] => bb.DATAB
b_in[30] => c_alu.IN1
b_in[30] => c_alu.IN1
b_in[30] => c_alu.IN1
b_in[30] => c_alu.IN1
b_in[30] => bb.DATAA
b_in[31] => bb.DATAB
b_in[31] => less_than.IN1
b_in[31] => c_alu.IN1
b_in[31] => c_alu.IN1
b_in[31] => c_alu.IN1
b_in[31] => c_alu.IN1
b_in[31] => bb.DATAA
alu_function[0] => Equal0.IN3
alu_function[0] => Equal1.IN2
alu_function[0] => Equal2.IN3
alu_function[0] => Equal3.IN1
alu_function[0] => Equal4.IN3
alu_function[0] => Equal5.IN3
alu_function[0] => Equal6.IN2
alu_function[0] => Equal7.IN2
alu_function[1] => Equal0.IN2
alu_function[1] => Equal1.IN1
alu_function[1] => Equal2.IN2
alu_function[1] => Equal3.IN3
alu_function[1] => Equal4.IN1
alu_function[1] => Equal5.IN2
alu_function[1] => Equal6.IN1
alu_function[1] => Equal7.IN3
alu_function[2] => Equal0.IN1
alu_function[2] => Equal1.IN0
alu_function[2] => Equal2.IN1
alu_function[2] => Equal3.IN2
alu_function[2] => Equal4.IN2
alu_function[2] => Equal5.IN1
alu_function[2] => Equal6.IN3
alu_function[2] => Equal7.IN1
alu_function[3] => Equal0.IN0
alu_function[3] => Equal1.IN3
alu_function[3] => Equal2.IN0
alu_function[3] => Equal3.IN0
alu_function[3] => Equal4.IN0
alu_function[3] => Equal5.IN0
alu_function[3] => Equal6.IN0
alu_function[3] => Equal7.IN0
c_alu[0] <= c_alu.DB_MAX_OUTPUT_PORT_TYPE
c_alu[1] <= c_alu.DB_MAX_OUTPUT_PORT_TYPE
c_alu[2] <= c_alu.DB_MAX_OUTPUT_PORT_TYPE
c_alu[3] <= c_alu.DB_MAX_OUTPUT_PORT_TYPE
c_alu[4] <= c_alu.DB_MAX_OUTPUT_PORT_TYPE
c_alu[5] <= c_alu.DB_MAX_OUTPUT_PORT_TYPE
c_alu[6] <= c_alu.DB_MAX_OUTPUT_PORT_TYPE
c_alu[7] <= c_alu.DB_MAX_OUTPUT_PORT_TYPE
c_alu[8] <= c_alu.DB_MAX_OUTPUT_PORT_TYPE
c_alu[9] <= c_alu.DB_MAX_OUTPUT_PORT_TYPE
c_alu[10] <= c_alu.DB_MAX_OUTPUT_PORT_TYPE
c_alu[11] <= c_alu.DB_MAX_OUTPUT_PORT_TYPE
c_alu[12] <= c_alu.DB_MAX_OUTPUT_PORT_TYPE
c_alu[13] <= c_alu.DB_MAX_OUTPUT_PORT_TYPE
c_alu[14] <= c_alu.DB_MAX_OUTPUT_PORT_TYPE
c_alu[15] <= c_alu.DB_MAX_OUTPUT_PORT_TYPE
c_alu[16] <= c_alu.DB_MAX_OUTPUT_PORT_TYPE
c_alu[17] <= c_alu.DB_MAX_OUTPUT_PORT_TYPE
c_alu[18] <= c_alu.DB_MAX_OUTPUT_PORT_TYPE
c_alu[19] <= c_alu.DB_MAX_OUTPUT_PORT_TYPE
c_alu[20] <= c_alu.DB_MAX_OUTPUT_PORT_TYPE
c_alu[21] <= c_alu.DB_MAX_OUTPUT_PORT_TYPE
c_alu[22] <= c_alu.DB_MAX_OUTPUT_PORT_TYPE
c_alu[23] <= c_alu.DB_MAX_OUTPUT_PORT_TYPE
c_alu[24] <= c_alu.DB_MAX_OUTPUT_PORT_TYPE
c_alu[25] <= c_alu.DB_MAX_OUTPUT_PORT_TYPE
c_alu[26] <= c_alu.DB_MAX_OUTPUT_PORT_TYPE
c_alu[27] <= c_alu.DB_MAX_OUTPUT_PORT_TYPE
c_alu[28] <= c_alu.DB_MAX_OUTPUT_PORT_TYPE
c_alu[29] <= c_alu.DB_MAX_OUTPUT_PORT_TYPE
c_alu[30] <= c_alu.DB_MAX_OUTPUT_PORT_TYPE
c_alu[31] <= c_alu.DB_MAX_OUTPUT_PORT_TYPE


|plasma|mlite_cpu:u1_cpu|shifter:u7_shifter
value[0] => shift1L[1].DATAB
value[0] => shift1L[0].DATAA
value[0] => shift1R[0].DATAA
value[1] => shift1L[2].DATAB
value[1] => shift1L[1].DATAA
value[1] => shift1R[1].DATAA
value[1] => shift1R[0].DATAB
value[2] => shift1L[3].DATAB
value[2] => shift1L[2].DATAA
value[2] => shift1R[2].DATAA
value[2] => shift1R[1].DATAB
value[3] => shift1L[4].DATAB
value[3] => shift1L[3].DATAA
value[3] => shift1R[3].DATAA
value[3] => shift1R[2].DATAB
value[4] => shift1L[5].DATAB
value[4] => shift1L[4].DATAA
value[4] => shift1R[4].DATAA
value[4] => shift1R[3].DATAB
value[5] => shift1L[6].DATAB
value[5] => shift1L[5].DATAA
value[5] => shift1R[5].DATAA
value[5] => shift1R[4].DATAB
value[6] => shift1L[7].DATAB
value[6] => shift1L[6].DATAA
value[6] => shift1R[6].DATAA
value[6] => shift1R[5].DATAB
value[7] => shift1L[8].DATAB
value[7] => shift1L[7].DATAA
value[7] => shift1R[7].DATAA
value[7] => shift1R[6].DATAB
value[8] => shift1L[9].DATAB
value[8] => shift1L[8].DATAA
value[8] => shift1R[8].DATAA
value[8] => shift1R[7].DATAB
value[9] => shift1L[10].DATAB
value[9] => shift1L[9].DATAA
value[9] => shift1R[9].DATAA
value[9] => shift1R[8].DATAB
value[10] => shift1L[11].DATAB
value[10] => shift1L[10].DATAA
value[10] => shift1R[10].DATAA
value[10] => shift1R[9].DATAB
value[11] => shift1L[12].DATAB
value[11] => shift1L[11].DATAA
value[11] => shift1R[11].DATAA
value[11] => shift1R[10].DATAB
value[12] => shift1L[13].DATAB
value[12] => shift1L[12].DATAA
value[12] => shift1R[12].DATAA
value[12] => shift1R[11].DATAB
value[13] => shift1L[14].DATAB
value[13] => shift1L[13].DATAA
value[13] => shift1R[13].DATAA
value[13] => shift1R[12].DATAB
value[14] => shift1L[15].DATAB
value[14] => shift1L[14].DATAA
value[14] => shift1R[14].DATAA
value[14] => shift1R[13].DATAB
value[15] => shift1L[16].DATAB
value[15] => shift1L[15].DATAA
value[15] => shift1R[15].DATAA
value[15] => shift1R[14].DATAB
value[16] => shift1L[17].DATAB
value[16] => shift1L[16].DATAA
value[16] => shift1R[16].DATAA
value[16] => shift1R[15].DATAB
value[17] => shift1L[18].DATAB
value[17] => shift1L[17].DATAA
value[17] => shift1R[17].DATAA
value[17] => shift1R[16].DATAB
value[18] => shift1L[19].DATAB
value[18] => shift1L[18].DATAA
value[18] => shift1R[18].DATAA
value[18] => shift1R[17].DATAB
value[19] => shift1L[20].DATAB
value[19] => shift1L[19].DATAA
value[19] => shift1R[19].DATAA
value[19] => shift1R[18].DATAB
value[20] => shift1L[21].DATAB
value[20] => shift1L[20].DATAA
value[20] => shift1R[20].DATAA
value[20] => shift1R[19].DATAB
value[21] => shift1L[22].DATAB
value[21] => shift1L[21].DATAA
value[21] => shift1R[21].DATAA
value[21] => shift1R[20].DATAB
value[22] => shift1L[23].DATAB
value[22] => shift1L[22].DATAA
value[22] => shift1R[22].DATAA
value[22] => shift1R[21].DATAB
value[23] => shift1L[24].DATAB
value[23] => shift1L[23].DATAA
value[23] => shift1R[23].DATAA
value[23] => shift1R[22].DATAB
value[24] => shift1L[25].DATAB
value[24] => shift1L[24].DATAA
value[24] => shift1R[24].DATAA
value[24] => shift1R[23].DATAB
value[25] => shift1L[26].DATAB
value[25] => shift1L[25].DATAA
value[25] => shift1R[25].DATAA
value[25] => shift1R[24].DATAB
value[26] => shift1L[27].DATAB
value[26] => shift1L[26].DATAA
value[26] => shift1R[26].DATAA
value[26] => shift1R[25].DATAB
value[27] => shift1L[28].DATAB
value[27] => shift1L[27].DATAA
value[27] => shift1R[27].DATAA
value[27] => shift1R[26].DATAB
value[28] => shift1L[29].DATAB
value[28] => shift1L[28].DATAA
value[28] => shift1R[28].DATAA
value[28] => shift1R[27].DATAB
value[29] => shift1L[30].DATAB
value[29] => shift1L[29].DATAA
value[29] => shift1R[29].DATAA
value[29] => shift1R[28].DATAB
value[30] => shift1L[31].DATAB
value[30] => shift1L[30].DATAA
value[30] => shift1R[30].DATAA
value[30] => shift1R[29].DATAB
value[31] => fills[16].IN1
value[31] => shift1L[31].DATAA
value[31] => shift1R[31].DATAA
value[31] => shift1R[30].DATAB
shift_amount[0] => shift1L[31].OUTPUTSELECT
shift_amount[0] => shift1L[30].OUTPUTSELECT
shift_amount[0] => shift1L[29].OUTPUTSELECT
shift_amount[0] => shift1L[28].OUTPUTSELECT
shift_amount[0] => shift1L[27].OUTPUTSELECT
shift_amount[0] => shift1L[26].OUTPUTSELECT
shift_amount[0] => shift1L[25].OUTPUTSELECT
shift_amount[0] => shift1L[24].OUTPUTSELECT
shift_amount[0] => shift1L[23].OUTPUTSELECT
shift_amount[0] => shift1L[22].OUTPUTSELECT
shift_amount[0] => shift1L[21].OUTPUTSELECT
shift_amount[0] => shift1L[20].OUTPUTSELECT
shift_amount[0] => shift1L[19].OUTPUTSELECT
shift_amount[0] => shift1L[18].OUTPUTSELECT
shift_amount[0] => shift1L[17].OUTPUTSELECT
shift_amount[0] => shift1L[16].OUTPUTSELECT
shift_amount[0] => shift1L[15].OUTPUTSELECT
shift_amount[0] => shift1L[14].OUTPUTSELECT
shift_amount[0] => shift1L[13].OUTPUTSELECT
shift_amount[0] => shift1L[12].OUTPUTSELECT
shift_amount[0] => shift1L[11].OUTPUTSELECT
shift_amount[0] => shift1L[10].OUTPUTSELECT
shift_amount[0] => shift1L[9].OUTPUTSELECT
shift_amount[0] => shift1L[8].OUTPUTSELECT
shift_amount[0] => shift1L[7].OUTPUTSELECT
shift_amount[0] => shift1L[6].OUTPUTSELECT
shift_amount[0] => shift1L[5].OUTPUTSELECT
shift_amount[0] => shift1L[4].OUTPUTSELECT
shift_amount[0] => shift1L[3].OUTPUTSELECT
shift_amount[0] => shift1L[2].OUTPUTSELECT
shift_amount[0] => shift1L[1].OUTPUTSELECT
shift_amount[0] => shift1L[0].OUTPUTSELECT
shift_amount[0] => shift1R[31].OUTPUTSELECT
shift_amount[0] => shift1R[30].OUTPUTSELECT
shift_amount[0] => shift1R[29].OUTPUTSELECT
shift_amount[0] => shift1R[28].OUTPUTSELECT
shift_amount[0] => shift1R[27].OUTPUTSELECT
shift_amount[0] => shift1R[26].OUTPUTSELECT
shift_amount[0] => shift1R[25].OUTPUTSELECT
shift_amount[0] => shift1R[24].OUTPUTSELECT
shift_amount[0] => shift1R[23].OUTPUTSELECT
shift_amount[0] => shift1R[22].OUTPUTSELECT
shift_amount[0] => shift1R[21].OUTPUTSELECT
shift_amount[0] => shift1R[20].OUTPUTSELECT
shift_amount[0] => shift1R[19].OUTPUTSELECT
shift_amount[0] => shift1R[18].OUTPUTSELECT
shift_amount[0] => shift1R[17].OUTPUTSELECT
shift_amount[0] => shift1R[16].OUTPUTSELECT
shift_amount[0] => shift1R[15].OUTPUTSELECT
shift_amount[0] => shift1R[14].OUTPUTSELECT
shift_amount[0] => shift1R[13].OUTPUTSELECT
shift_amount[0] => shift1R[12].OUTPUTSELECT
shift_amount[0] => shift1R[11].OUTPUTSELECT
shift_amount[0] => shift1R[10].OUTPUTSELECT
shift_amount[0] => shift1R[9].OUTPUTSELECT
shift_amount[0] => shift1R[8].OUTPUTSELECT
shift_amount[0] => shift1R[7].OUTPUTSELECT
shift_amount[0] => shift1R[6].OUTPUTSELECT
shift_amount[0] => shift1R[5].OUTPUTSELECT
shift_amount[0] => shift1R[4].OUTPUTSELECT
shift_amount[0] => shift1R[3].OUTPUTSELECT
shift_amount[0] => shift1R[2].OUTPUTSELECT
shift_amount[0] => shift1R[1].OUTPUTSELECT
shift_amount[0] => shift1R[0].OUTPUTSELECT
shift_amount[1] => shift2L[31].OUTPUTSELECT
shift_amount[1] => shift2L[30].OUTPUTSELECT
shift_amount[1] => shift2L[29].OUTPUTSELECT
shift_amount[1] => shift2L[28].OUTPUTSELECT
shift_amount[1] => shift2L[27].OUTPUTSELECT
shift_amount[1] => shift2L[26].OUTPUTSELECT
shift_amount[1] => shift2L[25].OUTPUTSELECT
shift_amount[1] => shift2L[24].OUTPUTSELECT
shift_amount[1] => shift2L[23].OUTPUTSELECT
shift_amount[1] => shift2L[22].OUTPUTSELECT
shift_amount[1] => shift2L[21].OUTPUTSELECT
shift_amount[1] => shift2L[20].OUTPUTSELECT
shift_amount[1] => shift2L[19].OUTPUTSELECT
shift_amount[1] => shift2L[18].OUTPUTSELECT
shift_amount[1] => shift2L[17].OUTPUTSELECT
shift_amount[1] => shift2L[16].OUTPUTSELECT
shift_amount[1] => shift2L[15].OUTPUTSELECT
shift_amount[1] => shift2L[14].OUTPUTSELECT
shift_amount[1] => shift2L[13].OUTPUTSELECT
shift_amount[1] => shift2L[12].OUTPUTSELECT
shift_amount[1] => shift2L[11].OUTPUTSELECT
shift_amount[1] => shift2L[10].OUTPUTSELECT
shift_amount[1] => shift2L[9].OUTPUTSELECT
shift_amount[1] => shift2L[8].OUTPUTSELECT
shift_amount[1] => shift2L[7].OUTPUTSELECT
shift_amount[1] => shift2L[6].OUTPUTSELECT
shift_amount[1] => shift2L[5].OUTPUTSELECT
shift_amount[1] => shift2L[4].OUTPUTSELECT
shift_amount[1] => shift2L[3].OUTPUTSELECT
shift_amount[1] => shift2L[2].OUTPUTSELECT
shift_amount[1] => shift2L[1].OUTPUTSELECT
shift_amount[1] => shift2L[0].OUTPUTSELECT
shift_amount[1] => shift2R[31].OUTPUTSELECT
shift_amount[1] => shift2R[30].OUTPUTSELECT
shift_amount[1] => shift2R[29].OUTPUTSELECT
shift_amount[1] => shift2R[28].OUTPUTSELECT
shift_amount[1] => shift2R[27].OUTPUTSELECT
shift_amount[1] => shift2R[26].OUTPUTSELECT
shift_amount[1] => shift2R[25].OUTPUTSELECT
shift_amount[1] => shift2R[24].OUTPUTSELECT
shift_amount[1] => shift2R[23].OUTPUTSELECT
shift_amount[1] => shift2R[22].OUTPUTSELECT
shift_amount[1] => shift2R[21].OUTPUTSELECT
shift_amount[1] => shift2R[20].OUTPUTSELECT
shift_amount[1] => shift2R[19].OUTPUTSELECT
shift_amount[1] => shift2R[18].OUTPUTSELECT
shift_amount[1] => shift2R[17].OUTPUTSELECT
shift_amount[1] => shift2R[16].OUTPUTSELECT
shift_amount[1] => shift2R[15].OUTPUTSELECT
shift_amount[1] => shift2R[14].OUTPUTSELECT
shift_amount[1] => shift2R[13].OUTPUTSELECT
shift_amount[1] => shift2R[12].OUTPUTSELECT
shift_amount[1] => shift2R[11].OUTPUTSELECT
shift_amount[1] => shift2R[10].OUTPUTSELECT
shift_amount[1] => shift2R[9].OUTPUTSELECT
shift_amount[1] => shift2R[8].OUTPUTSELECT
shift_amount[1] => shift2R[7].OUTPUTSELECT
shift_amount[1] => shift2R[6].OUTPUTSELECT
shift_amount[1] => shift2R[5].OUTPUTSELECT
shift_amount[1] => shift2R[4].OUTPUTSELECT
shift_amount[1] => shift2R[3].OUTPUTSELECT
shift_amount[1] => shift2R[2].OUTPUTSELECT
shift_amount[1] => shift2R[1].OUTPUTSELECT
shift_amount[1] => shift2R[0].OUTPUTSELECT
shift_amount[2] => shift4L[31].OUTPUTSELECT
shift_amount[2] => shift4L[30].OUTPUTSELECT
shift_amount[2] => shift4L[29].OUTPUTSELECT
shift_amount[2] => shift4L[28].OUTPUTSELECT
shift_amount[2] => shift4L[27].OUTPUTSELECT
shift_amount[2] => shift4L[26].OUTPUTSELECT
shift_amount[2] => shift4L[25].OUTPUTSELECT
shift_amount[2] => shift4L[24].OUTPUTSELECT
shift_amount[2] => shift4L[23].OUTPUTSELECT
shift_amount[2] => shift4L[22].OUTPUTSELECT
shift_amount[2] => shift4L[21].OUTPUTSELECT
shift_amount[2] => shift4L[20].OUTPUTSELECT
shift_amount[2] => shift4L[19].OUTPUTSELECT
shift_amount[2] => shift4L[18].OUTPUTSELECT
shift_amount[2] => shift4L[17].OUTPUTSELECT
shift_amount[2] => shift4L[16].OUTPUTSELECT
shift_amount[2] => shift4L[15].OUTPUTSELECT
shift_amount[2] => shift4L[14].OUTPUTSELECT
shift_amount[2] => shift4L[13].OUTPUTSELECT
shift_amount[2] => shift4L[12].OUTPUTSELECT
shift_amount[2] => shift4L[11].OUTPUTSELECT
shift_amount[2] => shift4L[10].OUTPUTSELECT
shift_amount[2] => shift4L[9].OUTPUTSELECT
shift_amount[2] => shift4L[8].OUTPUTSELECT
shift_amount[2] => shift4L[7].OUTPUTSELECT
shift_amount[2] => shift4L[6].OUTPUTSELECT
shift_amount[2] => shift4L[5].OUTPUTSELECT
shift_amount[2] => shift4L[4].OUTPUTSELECT
shift_amount[2] => shift4L[3].OUTPUTSELECT
shift_amount[2] => shift4L[2].OUTPUTSELECT
shift_amount[2] => shift4L[1].OUTPUTSELECT
shift_amount[2] => shift4L[0].OUTPUTSELECT
shift_amount[2] => shift4R[31].OUTPUTSELECT
shift_amount[2] => shift4R[30].OUTPUTSELECT
shift_amount[2] => shift4R[29].OUTPUTSELECT
shift_amount[2] => shift4R[28].OUTPUTSELECT
shift_amount[2] => shift4R[27].OUTPUTSELECT
shift_amount[2] => shift4R[26].OUTPUTSELECT
shift_amount[2] => shift4R[25].OUTPUTSELECT
shift_amount[2] => shift4R[24].OUTPUTSELECT
shift_amount[2] => shift4R[23].OUTPUTSELECT
shift_amount[2] => shift4R[22].OUTPUTSELECT
shift_amount[2] => shift4R[21].OUTPUTSELECT
shift_amount[2] => shift4R[20].OUTPUTSELECT
shift_amount[2] => shift4R[19].OUTPUTSELECT
shift_amount[2] => shift4R[18].OUTPUTSELECT
shift_amount[2] => shift4R[17].OUTPUTSELECT
shift_amount[2] => shift4R[16].OUTPUTSELECT
shift_amount[2] => shift4R[15].OUTPUTSELECT
shift_amount[2] => shift4R[14].OUTPUTSELECT
shift_amount[2] => shift4R[13].OUTPUTSELECT
shift_amount[2] => shift4R[12].OUTPUTSELECT
shift_amount[2] => shift4R[11].OUTPUTSELECT
shift_amount[2] => shift4R[10].OUTPUTSELECT
shift_amount[2] => shift4R[9].OUTPUTSELECT
shift_amount[2] => shift4R[8].OUTPUTSELECT
shift_amount[2] => shift4R[7].OUTPUTSELECT
shift_amount[2] => shift4R[6].OUTPUTSELECT
shift_amount[2] => shift4R[5].OUTPUTSELECT
shift_amount[2] => shift4R[4].OUTPUTSELECT
shift_amount[2] => shift4R[3].OUTPUTSELECT
shift_amount[2] => shift4R[2].OUTPUTSELECT
shift_amount[2] => shift4R[1].OUTPUTSELECT
shift_amount[2] => shift4R[0].OUTPUTSELECT
shift_amount[3] => shift8L[31].OUTPUTSELECT
shift_amount[3] => shift8L[30].OUTPUTSELECT
shift_amount[3] => shift8L[29].OUTPUTSELECT
shift_amount[3] => shift8L[28].OUTPUTSELECT
shift_amount[3] => shift8L[27].OUTPUTSELECT
shift_amount[3] => shift8L[26].OUTPUTSELECT
shift_amount[3] => shift8L[25].OUTPUTSELECT
shift_amount[3] => shift8L[24].OUTPUTSELECT
shift_amount[3] => shift8L[23].OUTPUTSELECT
shift_amount[3] => shift8L[22].OUTPUTSELECT
shift_amount[3] => shift8L[21].OUTPUTSELECT
shift_amount[3] => shift8L[20].OUTPUTSELECT
shift_amount[3] => shift8L[19].OUTPUTSELECT
shift_amount[3] => shift8L[18].OUTPUTSELECT
shift_amount[3] => shift8L[17].OUTPUTSELECT
shift_amount[3] => shift8L[16].OUTPUTSELECT
shift_amount[3] => shift8L[15].OUTPUTSELECT
shift_amount[3] => shift8L[14].OUTPUTSELECT
shift_amount[3] => shift8L[13].OUTPUTSELECT
shift_amount[3] => shift8L[12].OUTPUTSELECT
shift_amount[3] => shift8L[11].OUTPUTSELECT
shift_amount[3] => shift8L[10].OUTPUTSELECT
shift_amount[3] => shift8L[9].OUTPUTSELECT
shift_amount[3] => shift8L[8].OUTPUTSELECT
shift_amount[3] => shift8L[7].OUTPUTSELECT
shift_amount[3] => shift8L[6].OUTPUTSELECT
shift_amount[3] => shift8L[5].OUTPUTSELECT
shift_amount[3] => shift8L[4].OUTPUTSELECT
shift_amount[3] => shift8L[3].OUTPUTSELECT
shift_amount[3] => shift8L[2].OUTPUTSELECT
shift_amount[3] => shift8L[1].OUTPUTSELECT
shift_amount[3] => shift8L[0].OUTPUTSELECT
shift_amount[3] => shift8R[31].OUTPUTSELECT
shift_amount[3] => shift8R[30].OUTPUTSELECT
shift_amount[3] => shift8R[29].OUTPUTSELECT
shift_amount[3] => shift8R[28].OUTPUTSELECT
shift_amount[3] => shift8R[27].OUTPUTSELECT
shift_amount[3] => shift8R[26].OUTPUTSELECT
shift_amount[3] => shift8R[25].OUTPUTSELECT
shift_amount[3] => shift8R[24].OUTPUTSELECT
shift_amount[3] => shift8R[23].OUTPUTSELECT
shift_amount[3] => shift8R[22].OUTPUTSELECT
shift_amount[3] => shift8R[21].OUTPUTSELECT
shift_amount[3] => shift8R[20].OUTPUTSELECT
shift_amount[3] => shift8R[19].OUTPUTSELECT
shift_amount[3] => shift8R[18].OUTPUTSELECT
shift_amount[3] => shift8R[17].OUTPUTSELECT
shift_amount[3] => shift8R[16].OUTPUTSELECT
shift_amount[3] => shift8R[15].OUTPUTSELECT
shift_amount[3] => shift8R[14].OUTPUTSELECT
shift_amount[3] => shift8R[13].OUTPUTSELECT
shift_amount[3] => shift8R[12].OUTPUTSELECT
shift_amount[3] => shift8R[11].OUTPUTSELECT
shift_amount[3] => shift8R[10].OUTPUTSELECT
shift_amount[3] => shift8R[9].OUTPUTSELECT
shift_amount[3] => shift8R[8].OUTPUTSELECT
shift_amount[3] => shift8R[7].OUTPUTSELECT
shift_amount[3] => shift8R[6].OUTPUTSELECT
shift_amount[3] => shift8R[5].OUTPUTSELECT
shift_amount[3] => shift8R[4].OUTPUTSELECT
shift_amount[3] => shift8R[3].OUTPUTSELECT
shift_amount[3] => shift8R[2].OUTPUTSELECT
shift_amount[3] => shift8R[1].OUTPUTSELECT
shift_amount[3] => shift8R[0].OUTPUTSELECT
shift_amount[4] => shift16L[31].OUTPUTSELECT
shift_amount[4] => shift16L[30].OUTPUTSELECT
shift_amount[4] => shift16L[29].OUTPUTSELECT
shift_amount[4] => shift16L[28].OUTPUTSELECT
shift_amount[4] => shift16L[27].OUTPUTSELECT
shift_amount[4] => shift16L[26].OUTPUTSELECT
shift_amount[4] => shift16L[25].OUTPUTSELECT
shift_amount[4] => shift16L[24].OUTPUTSELECT
shift_amount[4] => shift16L[23].OUTPUTSELECT
shift_amount[4] => shift16L[22].OUTPUTSELECT
shift_amount[4] => shift16L[21].OUTPUTSELECT
shift_amount[4] => shift16L[20].OUTPUTSELECT
shift_amount[4] => shift16L[19].OUTPUTSELECT
shift_amount[4] => shift16L[18].OUTPUTSELECT
shift_amount[4] => shift16L[17].OUTPUTSELECT
shift_amount[4] => shift16L[16].OUTPUTSELECT
shift_amount[4] => shift16L[15].OUTPUTSELECT
shift_amount[4] => shift16L[14].OUTPUTSELECT
shift_amount[4] => shift16L[13].OUTPUTSELECT
shift_amount[4] => shift16L[12].OUTPUTSELECT
shift_amount[4] => shift16L[11].OUTPUTSELECT
shift_amount[4] => shift16L[10].OUTPUTSELECT
shift_amount[4] => shift16L[9].OUTPUTSELECT
shift_amount[4] => shift16L[8].OUTPUTSELECT
shift_amount[4] => shift16L[7].OUTPUTSELECT
shift_amount[4] => shift16L[6].OUTPUTSELECT
shift_amount[4] => shift16L[5].OUTPUTSELECT
shift_amount[4] => shift16L[4].OUTPUTSELECT
shift_amount[4] => shift16L[3].OUTPUTSELECT
shift_amount[4] => shift16L[2].OUTPUTSELECT
shift_amount[4] => shift16L[1].OUTPUTSELECT
shift_amount[4] => shift16L[0].OUTPUTSELECT
shift_amount[4] => shift16R[31].OUTPUTSELECT
shift_amount[4] => shift16R[30].OUTPUTSELECT
shift_amount[4] => shift16R[29].OUTPUTSELECT
shift_amount[4] => shift16R[28].OUTPUTSELECT
shift_amount[4] => shift16R[27].OUTPUTSELECT
shift_amount[4] => shift16R[26].OUTPUTSELECT
shift_amount[4] => shift16R[25].OUTPUTSELECT
shift_amount[4] => shift16R[24].OUTPUTSELECT
shift_amount[4] => shift16R[23].OUTPUTSELECT
shift_amount[4] => shift16R[22].OUTPUTSELECT
shift_amount[4] => shift16R[21].OUTPUTSELECT
shift_amount[4] => shift16R[20].OUTPUTSELECT
shift_amount[4] => shift16R[19].OUTPUTSELECT
shift_amount[4] => shift16R[18].OUTPUTSELECT
shift_amount[4] => shift16R[17].OUTPUTSELECT
shift_amount[4] => shift16R[16].OUTPUTSELECT
shift_amount[4] => shift16R[15].OUTPUTSELECT
shift_amount[4] => shift16R[14].OUTPUTSELECT
shift_amount[4] => shift16R[13].OUTPUTSELECT
shift_amount[4] => shift16R[12].OUTPUTSELECT
shift_amount[4] => shift16R[11].OUTPUTSELECT
shift_amount[4] => shift16R[10].OUTPUTSELECT
shift_amount[4] => shift16R[9].OUTPUTSELECT
shift_amount[4] => shift16R[8].OUTPUTSELECT
shift_amount[4] => shift16R[7].OUTPUTSELECT
shift_amount[4] => shift16R[6].OUTPUTSELECT
shift_amount[4] => shift16R[5].OUTPUTSELECT
shift_amount[4] => shift16R[4].OUTPUTSELECT
shift_amount[4] => shift16R[3].OUTPUTSELECT
shift_amount[4] => shift16R[2].OUTPUTSELECT
shift_amount[4] => shift16R[1].OUTPUTSELECT
shift_amount[4] => shift16R[0].OUTPUTSELECT
shift_func[0] => Equal0.IN1
shift_func[0] => Equal1.IN0
shift_func[0] => Equal2.IN1
shift_func[1] => Equal0.IN0
shift_func[1] => Equal1.IN1
shift_func[1] => Equal2.IN0
c_shift[0] <= c_shift.DB_MAX_OUTPUT_PORT_TYPE
c_shift[1] <= c_shift.DB_MAX_OUTPUT_PORT_TYPE
c_shift[2] <= c_shift.DB_MAX_OUTPUT_PORT_TYPE
c_shift[3] <= c_shift.DB_MAX_OUTPUT_PORT_TYPE
c_shift[4] <= c_shift.DB_MAX_OUTPUT_PORT_TYPE
c_shift[5] <= c_shift.DB_MAX_OUTPUT_PORT_TYPE
c_shift[6] <= c_shift.DB_MAX_OUTPUT_PORT_TYPE
c_shift[7] <= c_shift.DB_MAX_OUTPUT_PORT_TYPE
c_shift[8] <= c_shift.DB_MAX_OUTPUT_PORT_TYPE
c_shift[9] <= c_shift.DB_MAX_OUTPUT_PORT_TYPE
c_shift[10] <= c_shift.DB_MAX_OUTPUT_PORT_TYPE
c_shift[11] <= c_shift.DB_MAX_OUTPUT_PORT_TYPE
c_shift[12] <= c_shift.DB_MAX_OUTPUT_PORT_TYPE
c_shift[13] <= c_shift.DB_MAX_OUTPUT_PORT_TYPE
c_shift[14] <= c_shift.DB_MAX_OUTPUT_PORT_TYPE
c_shift[15] <= c_shift.DB_MAX_OUTPUT_PORT_TYPE
c_shift[16] <= c_shift.DB_MAX_OUTPUT_PORT_TYPE
c_shift[17] <= c_shift.DB_MAX_OUTPUT_PORT_TYPE
c_shift[18] <= c_shift.DB_MAX_OUTPUT_PORT_TYPE
c_shift[19] <= c_shift.DB_MAX_OUTPUT_PORT_TYPE
c_shift[20] <= c_shift.DB_MAX_OUTPUT_PORT_TYPE
c_shift[21] <= c_shift.DB_MAX_OUTPUT_PORT_TYPE
c_shift[22] <= c_shift.DB_MAX_OUTPUT_PORT_TYPE
c_shift[23] <= c_shift.DB_MAX_OUTPUT_PORT_TYPE
c_shift[24] <= c_shift.DB_MAX_OUTPUT_PORT_TYPE
c_shift[25] <= c_shift.DB_MAX_OUTPUT_PORT_TYPE
c_shift[26] <= c_shift.DB_MAX_OUTPUT_PORT_TYPE
c_shift[27] <= c_shift.DB_MAX_OUTPUT_PORT_TYPE
c_shift[28] <= c_shift.DB_MAX_OUTPUT_PORT_TYPE
c_shift[29] <= c_shift.DB_MAX_OUTPUT_PORT_TYPE
c_shift[30] <= c_shift.DB_MAX_OUTPUT_PORT_TYPE
c_shift[31] <= c_shift.DB_MAX_OUTPUT_PORT_TYPE


|plasma|mlite_cpu:u1_cpu|mult:u8_mult
clk => lower_reg[0].CLK
clk => lower_reg[1].CLK
clk => lower_reg[2].CLK
clk => lower_reg[3].CLK
clk => lower_reg[4].CLK
clk => lower_reg[5].CLK
clk => lower_reg[6].CLK
clk => lower_reg[7].CLK
clk => lower_reg[8].CLK
clk => lower_reg[9].CLK
clk => lower_reg[10].CLK
clk => lower_reg[11].CLK
clk => lower_reg[12].CLK
clk => lower_reg[13].CLK
clk => lower_reg[14].CLK
clk => lower_reg[15].CLK
clk => lower_reg[16].CLK
clk => lower_reg[17].CLK
clk => lower_reg[18].CLK
clk => lower_reg[19].CLK
clk => lower_reg[20].CLK
clk => lower_reg[21].CLK
clk => lower_reg[22].CLK
clk => lower_reg[23].CLK
clk => lower_reg[24].CLK
clk => lower_reg[25].CLK
clk => lower_reg[26].CLK
clk => lower_reg[27].CLK
clk => lower_reg[28].CLK
clk => lower_reg[29].CLK
clk => lower_reg[30].CLK
clk => lower_reg[31].CLK
clk => upper_reg[0].CLK
clk => upper_reg[1].CLK
clk => upper_reg[2].CLK
clk => upper_reg[3].CLK
clk => upper_reg[4].CLK
clk => upper_reg[5].CLK
clk => upper_reg[6].CLK
clk => upper_reg[7].CLK
clk => upper_reg[8].CLK
clk => upper_reg[9].CLK
clk => upper_reg[10].CLK
clk => upper_reg[11].CLK
clk => upper_reg[12].CLK
clk => upper_reg[13].CLK
clk => upper_reg[14].CLK
clk => upper_reg[15].CLK
clk => upper_reg[16].CLK
clk => upper_reg[17].CLK
clk => upper_reg[18].CLK
clk => upper_reg[19].CLK
clk => upper_reg[20].CLK
clk => upper_reg[21].CLK
clk => upper_reg[22].CLK
clk => upper_reg[23].CLK
clk => upper_reg[24].CLK
clk => upper_reg[25].CLK
clk => upper_reg[26].CLK
clk => upper_reg[27].CLK
clk => upper_reg[28].CLK
clk => upper_reg[29].CLK
clk => upper_reg[30].CLK
clk => upper_reg[31].CLK
clk => bb_reg[0].CLK
clk => bb_reg[1].CLK
clk => bb_reg[2].CLK
clk => bb_reg[3].CLK
clk => bb_reg[4].CLK
clk => bb_reg[5].CLK
clk => bb_reg[6].CLK
clk => bb_reg[7].CLK
clk => bb_reg[8].CLK
clk => bb_reg[9].CLK
clk => bb_reg[10].CLK
clk => bb_reg[11].CLK
clk => bb_reg[12].CLK
clk => bb_reg[13].CLK
clk => bb_reg[14].CLK
clk => bb_reg[15].CLK
clk => bb_reg[16].CLK
clk => bb_reg[17].CLK
clk => bb_reg[18].CLK
clk => bb_reg[19].CLK
clk => bb_reg[20].CLK
clk => bb_reg[21].CLK
clk => bb_reg[22].CLK
clk => bb_reg[23].CLK
clk => bb_reg[24].CLK
clk => bb_reg[25].CLK
clk => bb_reg[26].CLK
clk => bb_reg[27].CLK
clk => bb_reg[28].CLK
clk => bb_reg[29].CLK
clk => bb_reg[30].CLK
clk => bb_reg[31].CLK
clk => aa_reg[0].CLK
clk => aa_reg[1].CLK
clk => aa_reg[2].CLK
clk => aa_reg[3].CLK
clk => aa_reg[4].CLK
clk => aa_reg[5].CLK
clk => aa_reg[6].CLK
clk => aa_reg[7].CLK
clk => aa_reg[8].CLK
clk => aa_reg[9].CLK
clk => aa_reg[10].CLK
clk => aa_reg[11].CLK
clk => aa_reg[12].CLK
clk => aa_reg[13].CLK
clk => aa_reg[14].CLK
clk => aa_reg[15].CLK
clk => aa_reg[16].CLK
clk => aa_reg[17].CLK
clk => aa_reg[18].CLK
clk => aa_reg[19].CLK
clk => aa_reg[20].CLK
clk => aa_reg[21].CLK
clk => aa_reg[22].CLK
clk => aa_reg[23].CLK
clk => aa_reg[24].CLK
clk => aa_reg[25].CLK
clk => aa_reg[26].CLK
clk => aa_reg[27].CLK
clk => aa_reg[28].CLK
clk => aa_reg[29].CLK
clk => aa_reg[30].CLK
clk => aa_reg[31].CLK
clk => count_reg[0].CLK
clk => count_reg[1].CLK
clk => count_reg[2].CLK
clk => count_reg[3].CLK
clk => count_reg[4].CLK
clk => count_reg[5].CLK
clk => sign2_reg.CLK
clk => sign_reg.CLK
clk => negate_reg.CLK
clk => mode_reg.CLK
reset_in => lower_reg[0].ACLR
reset_in => lower_reg[1].ACLR
reset_in => lower_reg[2].ACLR
reset_in => lower_reg[3].ACLR
reset_in => lower_reg[4].ACLR
reset_in => lower_reg[5].ACLR
reset_in => lower_reg[6].ACLR
reset_in => lower_reg[7].ACLR
reset_in => lower_reg[8].ACLR
reset_in => lower_reg[9].ACLR
reset_in => lower_reg[10].ACLR
reset_in => lower_reg[11].ACLR
reset_in => lower_reg[12].ACLR
reset_in => lower_reg[13].ACLR
reset_in => lower_reg[14].ACLR
reset_in => lower_reg[15].ACLR
reset_in => lower_reg[16].ACLR
reset_in => lower_reg[17].ACLR
reset_in => lower_reg[18].ACLR
reset_in => lower_reg[19].ACLR
reset_in => lower_reg[20].ACLR
reset_in => lower_reg[21].ACLR
reset_in => lower_reg[22].ACLR
reset_in => lower_reg[23].ACLR
reset_in => lower_reg[24].ACLR
reset_in => lower_reg[25].ACLR
reset_in => lower_reg[26].ACLR
reset_in => lower_reg[27].ACLR
reset_in => lower_reg[28].ACLR
reset_in => lower_reg[29].ACLR
reset_in => lower_reg[30].ACLR
reset_in => lower_reg[31].ACLR
reset_in => upper_reg[0].ACLR
reset_in => upper_reg[1].ACLR
reset_in => upper_reg[2].ACLR
reset_in => upper_reg[3].ACLR
reset_in => upper_reg[4].ACLR
reset_in => upper_reg[5].ACLR
reset_in => upper_reg[6].ACLR
reset_in => upper_reg[7].ACLR
reset_in => upper_reg[8].ACLR
reset_in => upper_reg[9].ACLR
reset_in => upper_reg[10].ACLR
reset_in => upper_reg[11].ACLR
reset_in => upper_reg[12].ACLR
reset_in => upper_reg[13].ACLR
reset_in => upper_reg[14].ACLR
reset_in => upper_reg[15].ACLR
reset_in => upper_reg[16].ACLR
reset_in => upper_reg[17].ACLR
reset_in => upper_reg[18].ACLR
reset_in => upper_reg[19].ACLR
reset_in => upper_reg[20].ACLR
reset_in => upper_reg[21].ACLR
reset_in => upper_reg[22].ACLR
reset_in => upper_reg[23].ACLR
reset_in => upper_reg[24].ACLR
reset_in => upper_reg[25].ACLR
reset_in => upper_reg[26].ACLR
reset_in => upper_reg[27].ACLR
reset_in => upper_reg[28].ACLR
reset_in => upper_reg[29].ACLR
reset_in => upper_reg[30].ACLR
reset_in => upper_reg[31].ACLR
reset_in => bb_reg[0].ACLR
reset_in => bb_reg[1].ACLR
reset_in => bb_reg[2].ACLR
reset_in => bb_reg[3].ACLR
reset_in => bb_reg[4].ACLR
reset_in => bb_reg[5].ACLR
reset_in => bb_reg[6].ACLR
reset_in => bb_reg[7].ACLR
reset_in => bb_reg[8].ACLR
reset_in => bb_reg[9].ACLR
reset_in => bb_reg[10].ACLR
reset_in => bb_reg[11].ACLR
reset_in => bb_reg[12].ACLR
reset_in => bb_reg[13].ACLR
reset_in => bb_reg[14].ACLR
reset_in => bb_reg[15].ACLR
reset_in => bb_reg[16].ACLR
reset_in => bb_reg[17].ACLR
reset_in => bb_reg[18].ACLR
reset_in => bb_reg[19].ACLR
reset_in => bb_reg[20].ACLR
reset_in => bb_reg[21].ACLR
reset_in => bb_reg[22].ACLR
reset_in => bb_reg[23].ACLR
reset_in => bb_reg[24].ACLR
reset_in => bb_reg[25].ACLR
reset_in => bb_reg[26].ACLR
reset_in => bb_reg[27].ACLR
reset_in => bb_reg[28].ACLR
reset_in => bb_reg[29].ACLR
reset_in => bb_reg[30].ACLR
reset_in => bb_reg[31].ACLR
reset_in => aa_reg[0].ACLR
reset_in => aa_reg[1].ACLR
reset_in => aa_reg[2].ACLR
reset_in => aa_reg[3].ACLR
reset_in => aa_reg[4].ACLR
reset_in => aa_reg[5].ACLR
reset_in => aa_reg[6].ACLR
reset_in => aa_reg[7].ACLR
reset_in => aa_reg[8].ACLR
reset_in => aa_reg[9].ACLR
reset_in => aa_reg[10].ACLR
reset_in => aa_reg[11].ACLR
reset_in => aa_reg[12].ACLR
reset_in => aa_reg[13].ACLR
reset_in => aa_reg[14].ACLR
reset_in => aa_reg[15].ACLR
reset_in => aa_reg[16].ACLR
reset_in => aa_reg[17].ACLR
reset_in => aa_reg[18].ACLR
reset_in => aa_reg[19].ACLR
reset_in => aa_reg[20].ACLR
reset_in => aa_reg[21].ACLR
reset_in => aa_reg[22].ACLR
reset_in => aa_reg[23].ACLR
reset_in => aa_reg[24].ACLR
reset_in => aa_reg[25].ACLR
reset_in => aa_reg[26].ACLR
reset_in => aa_reg[27].ACLR
reset_in => aa_reg[28].ACLR
reset_in => aa_reg[29].ACLR
reset_in => aa_reg[30].ACLR
reset_in => aa_reg[31].ACLR
reset_in => count_reg[0].ACLR
reset_in => count_reg[1].ACLR
reset_in => count_reg[2].ACLR
reset_in => count_reg[3].ACLR
reset_in => count_reg[4].ACLR
reset_in => count_reg[5].ACLR
reset_in => sign2_reg.ACLR
reset_in => sign_reg.ACLR
reset_in => negate_reg.ACLR
reset_in => mode_reg.ACLR
a[0] => Mux31.IN10
a[0] => Mux64.IN12
a[0] => Mux64.IN13
a[0] => Mux97.IN12
a[0] => Mux97.IN13
a[0] => Mux64.IN14
a[0] => a_neg[1].IN0
a[0] => carry_in.IN0
a[1] => aa_reg.DATAB
a[1] => upper_reg.DATAB
a[1] => Mux30.IN10
a[1] => Mux63.IN13
a[1] => Mux63.IN14
a[1] => Mux96.IN13
a[1] => a_neg[1].IN1
a[1] => carry_in.IN1
a[2] => aa_reg.DATAB
a[2] => upper_reg.DATAB
a[2] => Mux29.IN10
a[2] => Mux62.IN13
a[2] => Mux62.IN14
a[2] => Mux95.IN13
a[2] => a_neg[2].IN1
a[2] => carry_in.IN1
a[3] => aa_reg.DATAB
a[3] => upper_reg.DATAB
a[3] => Mux28.IN10
a[3] => Mux61.IN13
a[3] => Mux61.IN14
a[3] => Mux94.IN13
a[3] => a_neg[3].IN1
a[3] => carry_in.IN1
a[4] => aa_reg.DATAB
a[4] => upper_reg.DATAB
a[4] => Mux27.IN10
a[4] => Mux60.IN13
a[4] => Mux60.IN14
a[4] => Mux93.IN13
a[4] => a_neg[4].IN1
a[4] => carry_in.IN1
a[5] => aa_reg.DATAB
a[5] => upper_reg.DATAB
a[5] => Mux26.IN10
a[5] => Mux59.IN13
a[5] => Mux59.IN14
a[5] => Mux92.IN13
a[5] => a_neg[5].IN1
a[5] => carry_in.IN1
a[6] => aa_reg.DATAB
a[6] => upper_reg.DATAB
a[6] => Mux25.IN10
a[6] => Mux58.IN13
a[6] => Mux58.IN14
a[6] => Mux91.IN13
a[6] => a_neg[6].IN1
a[6] => carry_in.IN1
a[7] => aa_reg.DATAB
a[7] => upper_reg.DATAB
a[7] => Mux24.IN10
a[7] => Mux57.IN13
a[7] => Mux57.IN14
a[7] => Mux90.IN13
a[7] => a_neg[7].IN1
a[7] => carry_in.IN1
a[8] => aa_reg.DATAB
a[8] => upper_reg.DATAB
a[8] => Mux23.IN10
a[8] => Mux56.IN13
a[8] => Mux56.IN14
a[8] => Mux89.IN13
a[8] => a_neg[8].IN1
a[8] => carry_in.IN1
a[9] => aa_reg.DATAB
a[9] => upper_reg.DATAB
a[9] => Mux22.IN10
a[9] => Mux55.IN13
a[9] => Mux55.IN14
a[9] => Mux88.IN13
a[9] => a_neg[9].IN1
a[9] => carry_in.IN1
a[10] => aa_reg.DATAB
a[10] => upper_reg.DATAB
a[10] => Mux21.IN10
a[10] => Mux54.IN13
a[10] => Mux54.IN14
a[10] => Mux87.IN13
a[10] => a_neg[10].IN1
a[10] => carry_in.IN1
a[11] => aa_reg.DATAB
a[11] => upper_reg.DATAB
a[11] => Mux20.IN10
a[11] => Mux53.IN13
a[11] => Mux53.IN14
a[11] => Mux86.IN13
a[11] => a_neg[11].IN1
a[11] => carry_in.IN1
a[12] => aa_reg.DATAB
a[12] => upper_reg.DATAB
a[12] => Mux19.IN10
a[12] => Mux52.IN13
a[12] => Mux52.IN14
a[12] => Mux85.IN13
a[12] => a_neg[12].IN1
a[12] => carry_in.IN1
a[13] => aa_reg.DATAB
a[13] => upper_reg.DATAB
a[13] => Mux18.IN10
a[13] => Mux51.IN13
a[13] => Mux51.IN14
a[13] => Mux84.IN13
a[13] => a_neg[13].IN1
a[13] => carry_in.IN1
a[14] => aa_reg.DATAB
a[14] => upper_reg.DATAB
a[14] => Mux17.IN10
a[14] => Mux50.IN13
a[14] => Mux50.IN14
a[14] => Mux83.IN13
a[14] => a_neg[14].IN1
a[14] => carry_in.IN1
a[15] => aa_reg.DATAB
a[15] => upper_reg.DATAB
a[15] => Mux16.IN10
a[15] => Mux49.IN13
a[15] => Mux49.IN14
a[15] => Mux82.IN13
a[15] => a_neg[15].IN1
a[15] => carry_in.IN1
a[16] => aa_reg.DATAB
a[16] => upper_reg.DATAB
a[16] => Mux15.IN10
a[16] => Mux48.IN13
a[16] => Mux48.IN14
a[16] => Mux81.IN13
a[16] => a_neg[16].IN1
a[16] => carry_in.IN1
a[17] => aa_reg.DATAB
a[17] => upper_reg.DATAB
a[17] => Mux14.IN10
a[17] => Mux47.IN13
a[17] => Mux47.IN14
a[17] => Mux80.IN13
a[17] => a_neg[17].IN1
a[17] => carry_in.IN1
a[18] => aa_reg.DATAB
a[18] => upper_reg.DATAB
a[18] => Mux13.IN10
a[18] => Mux46.IN13
a[18] => Mux46.IN14
a[18] => Mux79.IN13
a[18] => a_neg[18].IN1
a[18] => carry_in.IN1
a[19] => aa_reg.DATAB
a[19] => upper_reg.DATAB
a[19] => Mux12.IN10
a[19] => Mux45.IN13
a[19] => Mux45.IN14
a[19] => Mux78.IN13
a[19] => a_neg[19].IN1
a[19] => carry_in.IN1
a[20] => aa_reg.DATAB
a[20] => upper_reg.DATAB
a[20] => Mux11.IN10
a[20] => Mux44.IN13
a[20] => Mux44.IN14
a[20] => Mux77.IN13
a[20] => a_neg[20].IN1
a[20] => carry_in.IN1
a[21] => aa_reg.DATAB
a[21] => upper_reg.DATAB
a[21] => Mux10.IN10
a[21] => Mux43.IN13
a[21] => Mux43.IN14
a[21] => Mux76.IN13
a[21] => a_neg[21].IN1
a[21] => carry_in.IN1
a[22] => aa_reg.DATAB
a[22] => upper_reg.DATAB
a[22] => Mux9.IN10
a[22] => Mux42.IN13
a[22] => Mux42.IN14
a[22] => Mux75.IN13
a[22] => a_neg[22].IN1
a[22] => carry_in.IN1
a[23] => aa_reg.DATAB
a[23] => upper_reg.DATAB
a[23] => Mux8.IN10
a[23] => Mux41.IN13
a[23] => Mux41.IN14
a[23] => Mux74.IN13
a[23] => a_neg[23].IN1
a[23] => carry_in.IN1
a[24] => aa_reg.DATAB
a[24] => upper_reg.DATAB
a[24] => Mux7.IN10
a[24] => Mux40.IN13
a[24] => Mux40.IN14
a[24] => Mux73.IN13
a[24] => a_neg[24].IN1
a[24] => carry_in.IN1
a[25] => aa_reg.DATAB
a[25] => upper_reg.DATAB
a[25] => Mux6.IN10
a[25] => Mux39.IN13
a[25] => Mux39.IN14
a[25] => Mux72.IN13
a[25] => a_neg[25].IN1
a[25] => carry_in.IN1
a[26] => aa_reg.DATAB
a[26] => upper_reg.DATAB
a[26] => Mux5.IN10
a[26] => Mux38.IN13
a[26] => Mux38.IN14
a[26] => Mux71.IN13
a[26] => a_neg[26].IN1
a[26] => carry_in.IN1
a[27] => aa_reg.DATAB
a[27] => upper_reg.DATAB
a[27] => Mux4.IN10
a[27] => Mux37.IN13
a[27] => Mux37.IN14
a[27] => Mux70.IN13
a[27] => a_neg[27].IN1
a[27] => carry_in.IN1
a[28] => aa_reg.DATAB
a[28] => upper_reg.DATAB
a[28] => Mux3.IN10
a[28] => Mux36.IN13
a[28] => Mux36.IN14
a[28] => Mux69.IN13
a[28] => a_neg[28].IN1
a[28] => carry_in.IN1
a[29] => aa_reg.DATAB
a[29] => upper_reg.DATAB
a[29] => Mux2.IN10
a[29] => Mux35.IN13
a[29] => Mux35.IN14
a[29] => Mux68.IN13
a[29] => a_neg[29].IN1
a[29] => carry_in.IN1
a[30] => aa_reg.DATAB
a[30] => upper_reg.DATAB
a[30] => Mux1.IN10
a[30] => Mux34.IN13
a[30] => Mux34.IN14
a[30] => Mux67.IN13
a[30] => a_neg[30].IN1
a[30] => carry_in.IN1
a[31] => sign_reg.DATAB
a[31] => negate_reg.IN0
a[31] => Mux0.IN10
a[31] => Mux33.IN13
a[31] => Mux33.IN14
a[31] => Mux66.IN11
a[31] => upper_reg.OUTPUTSELECT
a[31] => upper_reg.OUTPUTSELECT
a[31] => upper_reg.OUTPUTSELECT
a[31] => upper_reg.OUTPUTSELECT
a[31] => upper_reg.OUTPUTSELECT
a[31] => upper_reg.OUTPUTSELECT
a[31] => upper_reg.OUTPUTSELECT
a[31] => upper_reg.OUTPUTSELECT
a[31] => upper_reg.OUTPUTSELECT
a[31] => upper_reg.OUTPUTSELECT
a[31] => upper_reg.OUTPUTSELECT
a[31] => upper_reg.OUTPUTSELECT
a[31] => upper_reg.OUTPUTSELECT
a[31] => upper_reg.OUTPUTSELECT
a[31] => upper_reg.OUTPUTSELECT
a[31] => upper_reg.OUTPUTSELECT
a[31] => upper_reg.OUTPUTSELECT
a[31] => upper_reg.OUTPUTSELECT
a[31] => upper_reg.OUTPUTSELECT
a[31] => upper_reg.OUTPUTSELECT
a[31] => upper_reg.OUTPUTSELECT
a[31] => upper_reg.OUTPUTSELECT
a[31] => upper_reg.OUTPUTSELECT
a[31] => upper_reg.OUTPUTSELECT
a[31] => upper_reg.OUTPUTSELECT
a[31] => upper_reg.OUTPUTSELECT
a[31] => upper_reg.OUTPUTSELECT
a[31] => upper_reg.OUTPUTSELECT
a[31] => upper_reg.OUTPUTSELECT
a[31] => upper_reg.OUTPUTSELECT
a[31] => upper_reg.OUTPUTSELECT
a[31] => a_neg[31].IN1
b[0] => Mux66.IN12
b[0] => Mux129.IN10
b[0] => Mux129.IN11
b[0] => Mux129.IN12
b[0] => Mux66.IN13
b[0] => Mux129.IN13
b[0] => b_neg[1].IN0
b[0] => carry_in.IN0
b[1] => bb_reg.DATAB
b[1] => Mux128.IN12
b[1] => Mux128.IN13
b[1] => b_neg[1].IN1
b[1] => carry_in.IN1
b[2] => bb_reg.DATAB
b[2] => Mux127.IN12
b[2] => Mux127.IN13
b[2] => b_neg[2].IN1
b[2] => carry_in.IN1
b[3] => bb_reg.DATAB
b[3] => Mux126.IN12
b[3] => Mux126.IN13
b[3] => b_neg[3].IN1
b[3] => carry_in.IN1
b[4] => bb_reg.DATAB
b[4] => Mux125.IN12
b[4] => Mux125.IN13
b[4] => b_neg[4].IN1
b[4] => carry_in.IN1
b[5] => bb_reg.DATAB
b[5] => Mux124.IN12
b[5] => Mux124.IN13
b[5] => b_neg[5].IN1
b[5] => carry_in.IN1
b[6] => bb_reg.DATAB
b[6] => Mux123.IN12
b[6] => Mux123.IN13
b[6] => b_neg[6].IN1
b[6] => carry_in.IN1
b[7] => bb_reg.DATAB
b[7] => Mux122.IN12
b[7] => Mux122.IN13
b[7] => b_neg[7].IN1
b[7] => carry_in.IN1
b[8] => bb_reg.DATAB
b[8] => Mux121.IN12
b[8] => Mux121.IN13
b[8] => b_neg[8].IN1
b[8] => carry_in.IN1
b[9] => bb_reg.DATAB
b[9] => Mux120.IN12
b[9] => Mux120.IN13
b[9] => b_neg[9].IN1
b[9] => carry_in.IN1
b[10] => bb_reg.DATAB
b[10] => Mux119.IN12
b[10] => Mux119.IN13
b[10] => b_neg[10].IN1
b[10] => carry_in.IN1
b[11] => bb_reg.DATAB
b[11] => Mux118.IN12
b[11] => Mux118.IN13
b[11] => b_neg[11].IN1
b[11] => carry_in.IN1
b[12] => bb_reg.DATAB
b[12] => Mux117.IN12
b[12] => Mux117.IN13
b[12] => b_neg[12].IN1
b[12] => carry_in.IN1
b[13] => bb_reg.DATAB
b[13] => Mux116.IN12
b[13] => Mux116.IN13
b[13] => b_neg[13].IN1
b[13] => carry_in.IN1
b[14] => bb_reg.DATAB
b[14] => Mux115.IN12
b[14] => Mux115.IN13
b[14] => b_neg[14].IN1
b[14] => carry_in.IN1
b[15] => bb_reg.DATAB
b[15] => Mux114.IN12
b[15] => Mux114.IN13
b[15] => b_neg[15].IN1
b[15] => carry_in.IN1
b[16] => bb_reg.DATAB
b[16] => Mux113.IN12
b[16] => Mux113.IN13
b[16] => b_neg[16].IN1
b[16] => carry_in.IN1
b[17] => bb_reg.DATAB
b[17] => Mux112.IN12
b[17] => Mux112.IN13
b[17] => b_neg[17].IN1
b[17] => carry_in.IN1
b[18] => bb_reg.DATAB
b[18] => Mux111.IN12
b[18] => Mux111.IN13
b[18] => b_neg[18].IN1
b[18] => carry_in.IN1
b[19] => bb_reg.DATAB
b[19] => Mux110.IN12
b[19] => Mux110.IN13
b[19] => b_neg[19].IN1
b[19] => carry_in.IN1
b[20] => bb_reg.DATAB
b[20] => Mux109.IN12
b[20] => Mux109.IN13
b[20] => b_neg[20].IN1
b[20] => carry_in.IN1
b[21] => bb_reg.DATAB
b[21] => Mux108.IN12
b[21] => Mux108.IN13
b[21] => b_neg[21].IN1
b[21] => carry_in.IN1
b[22] => bb_reg.DATAB
b[22] => Mux107.IN12
b[22] => Mux107.IN13
b[22] => b_neg[22].IN1
b[22] => carry_in.IN1
b[23] => bb_reg.DATAB
b[23] => Mux106.IN12
b[23] => Mux106.IN13
b[23] => b_neg[23].IN1
b[23] => carry_in.IN1
b[24] => bb_reg.DATAB
b[24] => Mux105.IN12
b[24] => Mux105.IN13
b[24] => b_neg[24].IN1
b[24] => carry_in.IN1
b[25] => bb_reg.DATAB
b[25] => Mux104.IN12
b[25] => Mux104.IN13
b[25] => b_neg[25].IN1
b[25] => carry_in.IN1
b[26] => bb_reg.DATAB
b[26] => Mux103.IN12
b[26] => Mux103.IN13
b[26] => b_neg[26].IN1
b[26] => carry_in.IN1
b[27] => bb_reg.DATAB
b[27] => Mux102.IN12
b[27] => Mux102.IN13
b[27] => b_neg[27].IN1
b[27] => carry_in.IN1
b[28] => bb_reg.DATAB
b[28] => Mux101.IN12
b[28] => Mux101.IN13
b[28] => b_neg[28].IN1
b[28] => carry_in.IN1
b[29] => bb_reg.DATAB
b[29] => Mux100.IN12
b[29] => Mux100.IN13
b[29] => b_neg[29].IN1
b[29] => carry_in.IN1
b[30] => bb_reg.DATAB
b[30] => Mux99.IN12
b[30] => Mux99.IN13
b[30] => b_neg[30].IN1
b[30] => carry_in.IN1
b[31] => negate_reg.IN1
b[31] => Mux98.IN12
b[31] => Mux98.IN13
b[31] => aa_reg.OUTPUTSELECT
b[31] => aa_reg.OUTPUTSELECT
b[31] => aa_reg.OUTPUTSELECT
b[31] => aa_reg.OUTPUTSELECT
b[31] => aa_reg.OUTPUTSELECT
b[31] => aa_reg.OUTPUTSELECT
b[31] => aa_reg.OUTPUTSELECT
b[31] => aa_reg.OUTPUTSELECT
b[31] => aa_reg.OUTPUTSELECT
b[31] => aa_reg.OUTPUTSELECT
b[31] => aa_reg.OUTPUTSELECT
b[31] => aa_reg.OUTPUTSELECT
b[31] => aa_reg.OUTPUTSELECT
b[31] => aa_reg.OUTPUTSELECT
b[31] => aa_reg.OUTPUTSELECT
b[31] => aa_reg.OUTPUTSELECT
b[31] => aa_reg.OUTPUTSELECT
b[31] => aa_reg.OUTPUTSELECT
b[31] => aa_reg.OUTPUTSELECT
b[31] => aa_reg.OUTPUTSELECT
b[31] => aa_reg.OUTPUTSELECT
b[31] => aa_reg.OUTPUTSELECT
b[31] => aa_reg.OUTPUTSELECT
b[31] => aa_reg.OUTPUTSELECT
b[31] => aa_reg.OUTPUTSELECT
b[31] => aa_reg.OUTPUTSELECT
b[31] => aa_reg.OUTPUTSELECT
b[31] => aa_reg.OUTPUTSELECT
b[31] => aa_reg.OUTPUTSELECT
b[31] => aa_reg.OUTPUTSELECT
b[31] => sign_reg.OUTPUTSELECT
b[31] => b_neg[31].IN1
b[31] => bb_reg.OUTPUTSELECT
b[31] => bb_reg.OUTPUTSELECT
b[31] => bb_reg.OUTPUTSELECT
b[31] => bb_reg.OUTPUTSELECT
b[31] => bb_reg.OUTPUTSELECT
b[31] => bb_reg.OUTPUTSELECT
b[31] => bb_reg.OUTPUTSELECT
b[31] => bb_reg.OUTPUTSELECT
b[31] => bb_reg.OUTPUTSELECT
b[31] => bb_reg.OUTPUTSELECT
b[31] => bb_reg.OUTPUTSELECT
b[31] => bb_reg.OUTPUTSELECT
b[31] => bb_reg.OUTPUTSELECT
b[31] => bb_reg.OUTPUTSELECT
b[31] => bb_reg.OUTPUTSELECT
b[31] => bb_reg.OUTPUTSELECT
b[31] => bb_reg.OUTPUTSELECT
b[31] => bb_reg.OUTPUTSELECT
b[31] => bb_reg.OUTPUTSELECT
b[31] => bb_reg.OUTPUTSELECT
b[31] => bb_reg.OUTPUTSELECT
b[31] => bb_reg.OUTPUTSELECT
b[31] => bb_reg.OUTPUTSELECT
b[31] => bb_reg.OUTPUTSELECT
b[31] => bb_reg.OUTPUTSELECT
b[31] => bb_reg.OUTPUTSELECT
b[31] => bb_reg.OUTPUTSELECT
b[31] => bb_reg.OUTPUTSELECT
b[31] => bb_reg.OUTPUTSELECT
b[31] => bb_reg.OUTPUTSELECT
b[31] => bb_reg.OUTPUTSELECT
mult_func[0] => Equal0.IN7
mult_func[0] => Equal1.IN7
mult_func[0] => Mux0.IN14
mult_func[0] => Mux1.IN14
mult_func[0] => Mux2.IN14
mult_func[0] => Mux3.IN14
mult_func[0] => Mux4.IN14
mult_func[0] => Mux5.IN14
mult_func[0] => Mux6.IN14
mult_func[0] => Mux7.IN14
mult_func[0] => Mux8.IN14
mult_func[0] => Mux9.IN14
mult_func[0] => Mux10.IN14
mult_func[0] => Mux11.IN14
mult_func[0] => Mux12.IN14
mult_func[0] => Mux13.IN14
mult_func[0] => Mux14.IN14
mult_func[0] => Mux15.IN14
mult_func[0] => Mux16.IN14
mult_func[0] => Mux17.IN14
mult_func[0] => Mux18.IN14
mult_func[0] => Mux19.IN14
mult_func[0] => Mux20.IN14
mult_func[0] => Mux21.IN14
mult_func[0] => Mux22.IN14
mult_func[0] => Mux23.IN14
mult_func[0] => Mux24.IN14
mult_func[0] => Mux25.IN14
mult_func[0] => Mux26.IN14
mult_func[0] => Mux27.IN14
mult_func[0] => Mux28.IN14
mult_func[0] => Mux29.IN14
mult_func[0] => Mux30.IN14
mult_func[0] => Mux31.IN14
mult_func[0] => Mux32.IN9
mult_func[0] => Mux33.IN18
mult_func[0] => Mux34.IN18
mult_func[0] => Mux35.IN18
mult_func[0] => Mux36.IN18
mult_func[0] => Mux37.IN18
mult_func[0] => Mux38.IN18
mult_func[0] => Mux39.IN18
mult_func[0] => Mux40.IN18
mult_func[0] => Mux41.IN18
mult_func[0] => Mux42.IN18
mult_func[0] => Mux43.IN18
mult_func[0] => Mux44.IN18
mult_func[0] => Mux45.IN18
mult_func[0] => Mux46.IN18
mult_func[0] => Mux47.IN18
mult_func[0] => Mux48.IN18
mult_func[0] => Mux49.IN18
mult_func[0] => Mux50.IN18
mult_func[0] => Mux51.IN18
mult_func[0] => Mux52.IN18
mult_func[0] => Mux53.IN18
mult_func[0] => Mux54.IN18
mult_func[0] => Mux55.IN18
mult_func[0] => Mux56.IN18
mult_func[0] => Mux57.IN18
mult_func[0] => Mux58.IN18
mult_func[0] => Mux59.IN18
mult_func[0] => Mux60.IN18
mult_func[0] => Mux61.IN18
mult_func[0] => Mux62.IN18
mult_func[0] => Mux63.IN18
mult_func[0] => Mux64.IN18
mult_func[0] => Mux65.IN7
mult_func[0] => Mux66.IN17
mult_func[0] => Mux67.IN17
mult_func[0] => Mux68.IN17
mult_func[0] => Mux69.IN17
mult_func[0] => Mux70.IN17
mult_func[0] => Mux71.IN17
mult_func[0] => Mux72.IN17
mult_func[0] => Mux73.IN17
mult_func[0] => Mux74.IN17
mult_func[0] => Mux75.IN17
mult_func[0] => Mux76.IN17
mult_func[0] => Mux77.IN17
mult_func[0] => Mux78.IN17
mult_func[0] => Mux79.IN17
mult_func[0] => Mux80.IN17
mult_func[0] => Mux81.IN17
mult_func[0] => Mux82.IN17
mult_func[0] => Mux83.IN17
mult_func[0] => Mux84.IN17
mult_func[0] => Mux85.IN17
mult_func[0] => Mux86.IN17
mult_func[0] => Mux87.IN17
mult_func[0] => Mux88.IN17
mult_func[0] => Mux89.IN17
mult_func[0] => Mux90.IN17
mult_func[0] => Mux91.IN17
mult_func[0] => Mux92.IN17
mult_func[0] => Mux93.IN17
mult_func[0] => Mux94.IN17
mult_func[0] => Mux95.IN17
mult_func[0] => Mux96.IN17
mult_func[0] => Mux97.IN17
mult_func[0] => Mux98.IN17
mult_func[0] => Mux99.IN17
mult_func[0] => Mux100.IN17
mult_func[0] => Mux101.IN17
mult_func[0] => Mux102.IN17
mult_func[0] => Mux103.IN17
mult_func[0] => Mux104.IN17
mult_func[0] => Mux105.IN17
mult_func[0] => Mux106.IN17
mult_func[0] => Mux107.IN17
mult_func[0] => Mux108.IN17
mult_func[0] => Mux109.IN17
mult_func[0] => Mux110.IN17
mult_func[0] => Mux111.IN17
mult_func[0] => Mux112.IN17
mult_func[0] => Mux113.IN17
mult_func[0] => Mux114.IN17
mult_func[0] => Mux115.IN17
mult_func[0] => Mux116.IN17
mult_func[0] => Mux117.IN17
mult_func[0] => Mux118.IN17
mult_func[0] => Mux119.IN17
mult_func[0] => Mux120.IN17
mult_func[0] => Mux121.IN17
mult_func[0] => Mux122.IN17
mult_func[0] => Mux123.IN17
mult_func[0] => Mux124.IN17
mult_func[0] => Mux125.IN17
mult_func[0] => Mux126.IN17
mult_func[0] => Mux127.IN17
mult_func[0] => Mux128.IN17
mult_func[0] => Mux129.IN17
mult_func[0] => Mux130.IN17
mult_func[0] => Mux131.IN17
mult_func[0] => Mux132.IN17
mult_func[0] => Mux133.IN17
mult_func[0] => Mux134.IN17
mult_func[0] => Mux135.IN17
mult_func[0] => Mux136.IN15
mult_func[0] => Mux137.IN15
mult_func[1] => Equal0.IN6
mult_func[1] => Equal1.IN6
mult_func[1] => Mux0.IN13
mult_func[1] => Mux1.IN13
mult_func[1] => Mux2.IN13
mult_func[1] => Mux3.IN13
mult_func[1] => Mux4.IN13
mult_func[1] => Mux5.IN13
mult_func[1] => Mux6.IN13
mult_func[1] => Mux7.IN13
mult_func[1] => Mux8.IN13
mult_func[1] => Mux9.IN13
mult_func[1] => Mux10.IN13
mult_func[1] => Mux11.IN13
mult_func[1] => Mux12.IN13
mult_func[1] => Mux13.IN13
mult_func[1] => Mux14.IN13
mult_func[1] => Mux15.IN13
mult_func[1] => Mux16.IN13
mult_func[1] => Mux17.IN13
mult_func[1] => Mux18.IN13
mult_func[1] => Mux19.IN13
mult_func[1] => Mux20.IN13
mult_func[1] => Mux21.IN13
mult_func[1] => Mux22.IN13
mult_func[1] => Mux23.IN13
mult_func[1] => Mux24.IN13
mult_func[1] => Mux25.IN13
mult_func[1] => Mux26.IN13
mult_func[1] => Mux27.IN13
mult_func[1] => Mux28.IN13
mult_func[1] => Mux29.IN13
mult_func[1] => Mux30.IN13
mult_func[1] => Mux31.IN13
mult_func[1] => Mux32.IN8
mult_func[1] => Mux33.IN17
mult_func[1] => Mux34.IN17
mult_func[1] => Mux35.IN17
mult_func[1] => Mux36.IN17
mult_func[1] => Mux37.IN17
mult_func[1] => Mux38.IN17
mult_func[1] => Mux39.IN17
mult_func[1] => Mux40.IN17
mult_func[1] => Mux41.IN17
mult_func[1] => Mux42.IN17
mult_func[1] => Mux43.IN17
mult_func[1] => Mux44.IN17
mult_func[1] => Mux45.IN17
mult_func[1] => Mux46.IN17
mult_func[1] => Mux47.IN17
mult_func[1] => Mux48.IN17
mult_func[1] => Mux49.IN17
mult_func[1] => Mux50.IN17
mult_func[1] => Mux51.IN17
mult_func[1] => Mux52.IN17
mult_func[1] => Mux53.IN17
mult_func[1] => Mux54.IN17
mult_func[1] => Mux55.IN17
mult_func[1] => Mux56.IN17
mult_func[1] => Mux57.IN17
mult_func[1] => Mux58.IN17
mult_func[1] => Mux59.IN17
mult_func[1] => Mux60.IN17
mult_func[1] => Mux61.IN17
mult_func[1] => Mux62.IN17
mult_func[1] => Mux63.IN17
mult_func[1] => Mux64.IN17
mult_func[1] => Mux65.IN6
mult_func[1] => Mux66.IN16
mult_func[1] => Mux67.IN16
mult_func[1] => Mux68.IN16
mult_func[1] => Mux69.IN16
mult_func[1] => Mux70.IN16
mult_func[1] => Mux71.IN16
mult_func[1] => Mux72.IN16
mult_func[1] => Mux73.IN16
mult_func[1] => Mux74.IN16
mult_func[1] => Mux75.IN16
mult_func[1] => Mux76.IN16
mult_func[1] => Mux77.IN16
mult_func[1] => Mux78.IN16
mult_func[1] => Mux79.IN16
mult_func[1] => Mux80.IN16
mult_func[1] => Mux81.IN16
mult_func[1] => Mux82.IN16
mult_func[1] => Mux83.IN16
mult_func[1] => Mux84.IN16
mult_func[1] => Mux85.IN16
mult_func[1] => Mux86.IN16
mult_func[1] => Mux87.IN16
mult_func[1] => Mux88.IN16
mult_func[1] => Mux89.IN16
mult_func[1] => Mux90.IN16
mult_func[1] => Mux91.IN16
mult_func[1] => Mux92.IN16
mult_func[1] => Mux93.IN16
mult_func[1] => Mux94.IN16
mult_func[1] => Mux95.IN16
mult_func[1] => Mux96.IN16
mult_func[1] => Mux97.IN16
mult_func[1] => Mux98.IN16
mult_func[1] => Mux99.IN16
mult_func[1] => Mux100.IN16
mult_func[1] => Mux101.IN16
mult_func[1] => Mux102.IN16
mult_func[1] => Mux103.IN16
mult_func[1] => Mux104.IN16
mult_func[1] => Mux105.IN16
mult_func[1] => Mux106.IN16
mult_func[1] => Mux107.IN16
mult_func[1] => Mux108.IN16
mult_func[1] => Mux109.IN16
mult_func[1] => Mux110.IN16
mult_func[1] => Mux111.IN16
mult_func[1] => Mux112.IN16
mult_func[1] => Mux113.IN16
mult_func[1] => Mux114.IN16
mult_func[1] => Mux115.IN16
mult_func[1] => Mux116.IN16
mult_func[1] => Mux117.IN16
mult_func[1] => Mux118.IN16
mult_func[1] => Mux119.IN16
mult_func[1] => Mux120.IN16
mult_func[1] => Mux121.IN16
mult_func[1] => Mux122.IN16
mult_func[1] => Mux123.IN16
mult_func[1] => Mux124.IN16
mult_func[1] => Mux125.IN16
mult_func[1] => Mux126.IN16
mult_func[1] => Mux127.IN16
mult_func[1] => Mux128.IN16
mult_func[1] => Mux129.IN16
mult_func[1] => Mux130.IN16
mult_func[1] => Mux131.IN16
mult_func[1] => Mux132.IN16
mult_func[1] => Mux133.IN16
mult_func[1] => Mux134.IN16
mult_func[1] => Mux135.IN16
mult_func[1] => Mux136.IN14
mult_func[1] => Mux137.IN14
mult_func[2] => Equal0.IN5
mult_func[2] => Equal1.IN5
mult_func[2] => Mux0.IN12
mult_func[2] => Mux1.IN12
mult_func[2] => Mux2.IN12
mult_func[2] => Mux3.IN12
mult_func[2] => Mux4.IN12
mult_func[2] => Mux5.IN12
mult_func[2] => Mux6.IN12
mult_func[2] => Mux7.IN12
mult_func[2] => Mux8.IN12
mult_func[2] => Mux9.IN12
mult_func[2] => Mux10.IN12
mult_func[2] => Mux11.IN12
mult_func[2] => Mux12.IN12
mult_func[2] => Mux13.IN12
mult_func[2] => Mux14.IN12
mult_func[2] => Mux15.IN12
mult_func[2] => Mux16.IN12
mult_func[2] => Mux17.IN12
mult_func[2] => Mux18.IN12
mult_func[2] => Mux19.IN12
mult_func[2] => Mux20.IN12
mult_func[2] => Mux21.IN12
mult_func[2] => Mux22.IN12
mult_func[2] => Mux23.IN12
mult_func[2] => Mux24.IN12
mult_func[2] => Mux25.IN12
mult_func[2] => Mux26.IN12
mult_func[2] => Mux27.IN12
mult_func[2] => Mux28.IN12
mult_func[2] => Mux29.IN12
mult_func[2] => Mux30.IN12
mult_func[2] => Mux31.IN12
mult_func[2] => Mux32.IN7
mult_func[2] => Mux33.IN16
mult_func[2] => Mux34.IN16
mult_func[2] => Mux35.IN16
mult_func[2] => Mux36.IN16
mult_func[2] => Mux37.IN16
mult_func[2] => Mux38.IN16
mult_func[2] => Mux39.IN16
mult_func[2] => Mux40.IN16
mult_func[2] => Mux41.IN16
mult_func[2] => Mux42.IN16
mult_func[2] => Mux43.IN16
mult_func[2] => Mux44.IN16
mult_func[2] => Mux45.IN16
mult_func[2] => Mux46.IN16
mult_func[2] => Mux47.IN16
mult_func[2] => Mux48.IN16
mult_func[2] => Mux49.IN16
mult_func[2] => Mux50.IN16
mult_func[2] => Mux51.IN16
mult_func[2] => Mux52.IN16
mult_func[2] => Mux53.IN16
mult_func[2] => Mux54.IN16
mult_func[2] => Mux55.IN16
mult_func[2] => Mux56.IN16
mult_func[2] => Mux57.IN16
mult_func[2] => Mux58.IN16
mult_func[2] => Mux59.IN16
mult_func[2] => Mux60.IN16
mult_func[2] => Mux61.IN16
mult_func[2] => Mux62.IN16
mult_func[2] => Mux63.IN16
mult_func[2] => Mux64.IN16
mult_func[2] => Mux65.IN5
mult_func[2] => Mux66.IN15
mult_func[2] => Mux67.IN15
mult_func[2] => Mux68.IN15
mult_func[2] => Mux69.IN15
mult_func[2] => Mux70.IN15
mult_func[2] => Mux71.IN15
mult_func[2] => Mux72.IN15
mult_func[2] => Mux73.IN15
mult_func[2] => Mux74.IN15
mult_func[2] => Mux75.IN15
mult_func[2] => Mux76.IN15
mult_func[2] => Mux77.IN15
mult_func[2] => Mux78.IN15
mult_func[2] => Mux79.IN15
mult_func[2] => Mux80.IN15
mult_func[2] => Mux81.IN15
mult_func[2] => Mux82.IN15
mult_func[2] => Mux83.IN15
mult_func[2] => Mux84.IN15
mult_func[2] => Mux85.IN15
mult_func[2] => Mux86.IN15
mult_func[2] => Mux87.IN15
mult_func[2] => Mux88.IN15
mult_func[2] => Mux89.IN15
mult_func[2] => Mux90.IN15
mult_func[2] => Mux91.IN15
mult_func[2] => Mux92.IN15
mult_func[2] => Mux93.IN15
mult_func[2] => Mux94.IN15
mult_func[2] => Mux95.IN15
mult_func[2] => Mux96.IN15
mult_func[2] => Mux97.IN15
mult_func[2] => Mux98.IN15
mult_func[2] => Mux99.IN15
mult_func[2] => Mux100.IN15
mult_func[2] => Mux101.IN15
mult_func[2] => Mux102.IN15
mult_func[2] => Mux103.IN15
mult_func[2] => Mux104.IN15
mult_func[2] => Mux105.IN15
mult_func[2] => Mux106.IN15
mult_func[2] => Mux107.IN15
mult_func[2] => Mux108.IN15
mult_func[2] => Mux109.IN15
mult_func[2] => Mux110.IN15
mult_func[2] => Mux111.IN15
mult_func[2] => Mux112.IN15
mult_func[2] => Mux113.IN15
mult_func[2] => Mux114.IN15
mult_func[2] => Mux115.IN15
mult_func[2] => Mux116.IN15
mult_func[2] => Mux117.IN15
mult_func[2] => Mux118.IN15
mult_func[2] => Mux119.IN15
mult_func[2] => Mux120.IN15
mult_func[2] => Mux121.IN15
mult_func[2] => Mux122.IN15
mult_func[2] => Mux123.IN15
mult_func[2] => Mux124.IN15
mult_func[2] => Mux125.IN15
mult_func[2] => Mux126.IN15
mult_func[2] => Mux127.IN15
mult_func[2] => Mux128.IN15
mult_func[2] => Mux129.IN15
mult_func[2] => Mux130.IN15
mult_func[2] => Mux131.IN15
mult_func[2] => Mux132.IN15
mult_func[2] => Mux133.IN15
mult_func[2] => Mux134.IN15
mult_func[2] => Mux135.IN15
mult_func[2] => Mux136.IN13
mult_func[2] => Mux137.IN13
mult_func[3] => Equal0.IN4
mult_func[3] => Equal1.IN4
mult_func[3] => Mux0.IN11
mult_func[3] => Mux1.IN11
mult_func[3] => Mux2.IN11
mult_func[3] => Mux3.IN11
mult_func[3] => Mux4.IN11
mult_func[3] => Mux5.IN11
mult_func[3] => Mux6.IN11
mult_func[3] => Mux7.IN11
mult_func[3] => Mux8.IN11
mult_func[3] => Mux9.IN11
mult_func[3] => Mux10.IN11
mult_func[3] => Mux11.IN11
mult_func[3] => Mux12.IN11
mult_func[3] => Mux13.IN11
mult_func[3] => Mux14.IN11
mult_func[3] => Mux15.IN11
mult_func[3] => Mux16.IN11
mult_func[3] => Mux17.IN11
mult_func[3] => Mux18.IN11
mult_func[3] => Mux19.IN11
mult_func[3] => Mux20.IN11
mult_func[3] => Mux21.IN11
mult_func[3] => Mux22.IN11
mult_func[3] => Mux23.IN11
mult_func[3] => Mux24.IN11
mult_func[3] => Mux25.IN11
mult_func[3] => Mux26.IN11
mult_func[3] => Mux27.IN11
mult_func[3] => Mux28.IN11
mult_func[3] => Mux29.IN11
mult_func[3] => Mux30.IN11
mult_func[3] => Mux31.IN11
mult_func[3] => Mux32.IN6
mult_func[3] => Mux33.IN15
mult_func[3] => Mux34.IN15
mult_func[3] => Mux35.IN15
mult_func[3] => Mux36.IN15
mult_func[3] => Mux37.IN15
mult_func[3] => Mux38.IN15
mult_func[3] => Mux39.IN15
mult_func[3] => Mux40.IN15
mult_func[3] => Mux41.IN15
mult_func[3] => Mux42.IN15
mult_func[3] => Mux43.IN15
mult_func[3] => Mux44.IN15
mult_func[3] => Mux45.IN15
mult_func[3] => Mux46.IN15
mult_func[3] => Mux47.IN15
mult_func[3] => Mux48.IN15
mult_func[3] => Mux49.IN15
mult_func[3] => Mux50.IN15
mult_func[3] => Mux51.IN15
mult_func[3] => Mux52.IN15
mult_func[3] => Mux53.IN15
mult_func[3] => Mux54.IN15
mult_func[3] => Mux55.IN15
mult_func[3] => Mux56.IN15
mult_func[3] => Mux57.IN15
mult_func[3] => Mux58.IN15
mult_func[3] => Mux59.IN15
mult_func[3] => Mux60.IN15
mult_func[3] => Mux61.IN15
mult_func[3] => Mux62.IN15
mult_func[3] => Mux63.IN15
mult_func[3] => Mux64.IN15
mult_func[3] => Mux65.IN4
mult_func[3] => Mux66.IN14
mult_func[3] => Mux67.IN14
mult_func[3] => Mux68.IN14
mult_func[3] => Mux69.IN14
mult_func[3] => Mux70.IN14
mult_func[3] => Mux71.IN14
mult_func[3] => Mux72.IN14
mult_func[3] => Mux73.IN14
mult_func[3] => Mux74.IN14
mult_func[3] => Mux75.IN14
mult_func[3] => Mux76.IN14
mult_func[3] => Mux77.IN14
mult_func[3] => Mux78.IN14
mult_func[3] => Mux79.IN14
mult_func[3] => Mux80.IN14
mult_func[3] => Mux81.IN14
mult_func[3] => Mux82.IN14
mult_func[3] => Mux83.IN14
mult_func[3] => Mux84.IN14
mult_func[3] => Mux85.IN14
mult_func[3] => Mux86.IN14
mult_func[3] => Mux87.IN14
mult_func[3] => Mux88.IN14
mult_func[3] => Mux89.IN14
mult_func[3] => Mux90.IN14
mult_func[3] => Mux91.IN14
mult_func[3] => Mux92.IN14
mult_func[3] => Mux93.IN14
mult_func[3] => Mux94.IN14
mult_func[3] => Mux95.IN14
mult_func[3] => Mux96.IN14
mult_func[3] => Mux97.IN14
mult_func[3] => Mux98.IN14
mult_func[3] => Mux99.IN14
mult_func[3] => Mux100.IN14
mult_func[3] => Mux101.IN14
mult_func[3] => Mux102.IN14
mult_func[3] => Mux103.IN14
mult_func[3] => Mux104.IN14
mult_func[3] => Mux105.IN14
mult_func[3] => Mux106.IN14
mult_func[3] => Mux107.IN14
mult_func[3] => Mux108.IN14
mult_func[3] => Mux109.IN14
mult_func[3] => Mux110.IN14
mult_func[3] => Mux111.IN14
mult_func[3] => Mux112.IN14
mult_func[3] => Mux113.IN14
mult_func[3] => Mux114.IN14
mult_func[3] => Mux115.IN14
mult_func[3] => Mux116.IN14
mult_func[3] => Mux117.IN14
mult_func[3] => Mux118.IN14
mult_func[3] => Mux119.IN14
mult_func[3] => Mux120.IN14
mult_func[3] => Mux121.IN14
mult_func[3] => Mux122.IN14
mult_func[3] => Mux123.IN14
mult_func[3] => Mux124.IN14
mult_func[3] => Mux125.IN14
mult_func[3] => Mux126.IN14
mult_func[3] => Mux127.IN14
mult_func[3] => Mux128.IN14
mult_func[3] => Mux129.IN14
mult_func[3] => Mux130.IN14
mult_func[3] => Mux131.IN14
mult_func[3] => Mux132.IN14
mult_func[3] => Mux133.IN14
mult_func[3] => Mux134.IN14
mult_func[3] => Mux135.IN14
mult_func[3] => Mux136.IN12
mult_func[3] => Mux137.IN12
c_mult[0] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[1] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[2] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[3] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[4] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[5] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[6] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[7] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[8] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[9] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[10] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[11] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[12] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[13] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[14] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[15] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[16] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[17] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[18] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[19] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[20] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[21] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[22] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[23] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[24] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[25] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[26] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[27] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[28] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[29] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[30] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[31] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
pause_out <= pause_out.DB_MAX_OUTPUT_PORT_TYPE


|plasma|mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline
clk => pause_enable_reg.CLK
clk => rd_index_reg[0].CLK
clk => rd_index_reg[1].CLK
clk => rd_index_reg[2].CLK
clk => rd_index_reg[3].CLK
clk => rd_index_reg[4].CLK
clk => rd_index_reg[5].CLK
clk => c_source_reg[0].CLK
clk => c_source_reg[1].CLK
clk => c_source_reg[2].CLK
clk => reg_dest_reg[0].CLK
clk => reg_dest_reg[1].CLK
clk => reg_dest_reg[2].CLK
clk => reg_dest_reg[3].CLK
clk => reg_dest_reg[4].CLK
clk => reg_dest_reg[5].CLK
clk => reg_dest_reg[6].CLK
clk => reg_dest_reg[7].CLK
clk => reg_dest_reg[8].CLK
clk => reg_dest_reg[9].CLK
clk => reg_dest_reg[10].CLK
clk => reg_dest_reg[11].CLK
clk => reg_dest_reg[12].CLK
clk => reg_dest_reg[13].CLK
clk => reg_dest_reg[14].CLK
clk => reg_dest_reg[15].CLK
clk => reg_dest_reg[16].CLK
clk => reg_dest_reg[17].CLK
clk => reg_dest_reg[18].CLK
clk => reg_dest_reg[19].CLK
clk => reg_dest_reg[20].CLK
clk => reg_dest_reg[21].CLK
clk => reg_dest_reg[22].CLK
clk => reg_dest_reg[23].CLK
clk => reg_dest_reg[24].CLK
clk => reg_dest_reg[25].CLK
clk => reg_dest_reg[26].CLK
clk => reg_dest_reg[27].CLK
clk => reg_dest_reg[28].CLK
clk => reg_dest_reg[29].CLK
clk => reg_dest_reg[30].CLK
clk => reg_dest_reg[31].CLK
clk => mult_funcD[0]~reg0.CLK
clk => mult_funcD[1]~reg0.CLK
clk => mult_funcD[2]~reg0.CLK
clk => mult_funcD[3]~reg0.CLK
clk => shift_funcD[0]~reg0.CLK
clk => shift_funcD[1]~reg0.CLK
clk => alu_funcD[0]~reg0.CLK
clk => alu_funcD[1]~reg0.CLK
clk => alu_funcD[2]~reg0.CLK
clk => alu_funcD[3]~reg0.CLK
clk => b_busD[0]~reg0.CLK
clk => b_busD[1]~reg0.CLK
clk => b_busD[2]~reg0.CLK
clk => b_busD[3]~reg0.CLK
clk => b_busD[4]~reg0.CLK
clk => b_busD[5]~reg0.CLK
clk => b_busD[6]~reg0.CLK
clk => b_busD[7]~reg0.CLK
clk => b_busD[8]~reg0.CLK
clk => b_busD[9]~reg0.CLK
clk => b_busD[10]~reg0.CLK
clk => b_busD[11]~reg0.CLK
clk => b_busD[12]~reg0.CLK
clk => b_busD[13]~reg0.CLK
clk => b_busD[14]~reg0.CLK
clk => b_busD[15]~reg0.CLK
clk => b_busD[16]~reg0.CLK
clk => b_busD[17]~reg0.CLK
clk => b_busD[18]~reg0.CLK
clk => b_busD[19]~reg0.CLK
clk => b_busD[20]~reg0.CLK
clk => b_busD[21]~reg0.CLK
clk => b_busD[22]~reg0.CLK
clk => b_busD[23]~reg0.CLK
clk => b_busD[24]~reg0.CLK
clk => b_busD[25]~reg0.CLK
clk => b_busD[26]~reg0.CLK
clk => b_busD[27]~reg0.CLK
clk => b_busD[28]~reg0.CLK
clk => b_busD[29]~reg0.CLK
clk => b_busD[30]~reg0.CLK
clk => b_busD[31]~reg0.CLK
clk => a_busD[0]~reg0.CLK
clk => a_busD[1]~reg0.CLK
clk => a_busD[2]~reg0.CLK
clk => a_busD[3]~reg0.CLK
clk => a_busD[4]~reg0.CLK
clk => a_busD[5]~reg0.CLK
clk => a_busD[6]~reg0.CLK
clk => a_busD[7]~reg0.CLK
clk => a_busD[8]~reg0.CLK
clk => a_busD[9]~reg0.CLK
clk => a_busD[10]~reg0.CLK
clk => a_busD[11]~reg0.CLK
clk => a_busD[12]~reg0.CLK
clk => a_busD[13]~reg0.CLK
clk => a_busD[14]~reg0.CLK
clk => a_busD[15]~reg0.CLK
clk => a_busD[16]~reg0.CLK
clk => a_busD[17]~reg0.CLK
clk => a_busD[18]~reg0.CLK
clk => a_busD[19]~reg0.CLK
clk => a_busD[20]~reg0.CLK
clk => a_busD[21]~reg0.CLK
clk => a_busD[22]~reg0.CLK
clk => a_busD[23]~reg0.CLK
clk => a_busD[24]~reg0.CLK
clk => a_busD[25]~reg0.CLK
clk => a_busD[26]~reg0.CLK
clk => a_busD[27]~reg0.CLK
clk => a_busD[28]~reg0.CLK
clk => a_busD[29]~reg0.CLK
clk => a_busD[30]~reg0.CLK
clk => a_busD[31]~reg0.CLK
reset => pause_enable_reg.ACLR
reset => rd_index_reg[0].ACLR
reset => rd_index_reg[1].ACLR
reset => rd_index_reg[2].ACLR
reset => rd_index_reg[3].ACLR
reset => rd_index_reg[4].ACLR
reset => rd_index_reg[5].ACLR
reset => c_source_reg[0].ACLR
reset => c_source_reg[1].ACLR
reset => c_source_reg[2].ACLR
reset => reg_dest_reg[0].ACLR
reset => reg_dest_reg[1].ACLR
reset => reg_dest_reg[2].ACLR
reset => reg_dest_reg[3].ACLR
reset => reg_dest_reg[4].ACLR
reset => reg_dest_reg[5].ACLR
reset => reg_dest_reg[6].ACLR
reset => reg_dest_reg[7].ACLR
reset => reg_dest_reg[8].ACLR
reset => reg_dest_reg[9].ACLR
reset => reg_dest_reg[10].ACLR
reset => reg_dest_reg[11].ACLR
reset => reg_dest_reg[12].ACLR
reset => reg_dest_reg[13].ACLR
reset => reg_dest_reg[14].ACLR
reset => reg_dest_reg[15].ACLR
reset => reg_dest_reg[16].ACLR
reset => reg_dest_reg[17].ACLR
reset => reg_dest_reg[18].ACLR
reset => reg_dest_reg[19].ACLR
reset => reg_dest_reg[20].ACLR
reset => reg_dest_reg[21].ACLR
reset => reg_dest_reg[22].ACLR
reset => reg_dest_reg[23].ACLR
reset => reg_dest_reg[24].ACLR
reset => reg_dest_reg[25].ACLR
reset => reg_dest_reg[26].ACLR
reset => reg_dest_reg[27].ACLR
reset => reg_dest_reg[28].ACLR
reset => reg_dest_reg[29].ACLR
reset => reg_dest_reg[30].ACLR
reset => reg_dest_reg[31].ACLR
reset => mult_funcD[0]~reg0.ACLR
reset => mult_funcD[1]~reg0.ACLR
reset => mult_funcD[2]~reg0.ACLR
reset => mult_funcD[3]~reg0.ACLR
reset => shift_funcD[0]~reg0.ACLR
reset => shift_funcD[1]~reg0.ACLR
reset => alu_funcD[0]~reg0.ACLR
reset => alu_funcD[1]~reg0.ACLR
reset => alu_funcD[2]~reg0.ACLR
reset => alu_funcD[3]~reg0.ACLR
reset => b_busD[0]~reg0.ACLR
reset => b_busD[1]~reg0.ACLR
reset => b_busD[2]~reg0.ACLR
reset => b_busD[3]~reg0.ACLR
reset => b_busD[4]~reg0.ACLR
reset => b_busD[5]~reg0.ACLR
reset => b_busD[6]~reg0.ACLR
reset => b_busD[7]~reg0.ACLR
reset => b_busD[8]~reg0.ACLR
reset => b_busD[9]~reg0.ACLR
reset => b_busD[10]~reg0.ACLR
reset => b_busD[11]~reg0.ACLR
reset => b_busD[12]~reg0.ACLR
reset => b_busD[13]~reg0.ACLR
reset => b_busD[14]~reg0.ACLR
reset => b_busD[15]~reg0.ACLR
reset => b_busD[16]~reg0.ACLR
reset => b_busD[17]~reg0.ACLR
reset => b_busD[18]~reg0.ACLR
reset => b_busD[19]~reg0.ACLR
reset => b_busD[20]~reg0.ACLR
reset => b_busD[21]~reg0.ACLR
reset => b_busD[22]~reg0.ACLR
reset => b_busD[23]~reg0.ACLR
reset => b_busD[24]~reg0.ACLR
reset => b_busD[25]~reg0.ACLR
reset => b_busD[26]~reg0.ACLR
reset => b_busD[27]~reg0.ACLR
reset => b_busD[28]~reg0.ACLR
reset => b_busD[29]~reg0.ACLR
reset => b_busD[30]~reg0.ACLR
reset => b_busD[31]~reg0.ACLR
reset => a_busD[0]~reg0.ACLR
reset => a_busD[1]~reg0.ACLR
reset => a_busD[2]~reg0.ACLR
reset => a_busD[3]~reg0.ACLR
reset => a_busD[4]~reg0.ACLR
reset => a_busD[5]~reg0.ACLR
reset => a_busD[6]~reg0.ACLR
reset => a_busD[7]~reg0.ACLR
reset => a_busD[8]~reg0.ACLR
reset => a_busD[9]~reg0.ACLR
reset => a_busD[10]~reg0.ACLR
reset => a_busD[11]~reg0.ACLR
reset => a_busD[12]~reg0.ACLR
reset => a_busD[13]~reg0.ACLR
reset => a_busD[14]~reg0.ACLR
reset => a_busD[15]~reg0.ACLR
reset => a_busD[16]~reg0.ACLR
reset => a_busD[17]~reg0.ACLR
reset => a_busD[18]~reg0.ACLR
reset => a_busD[19]~reg0.ACLR
reset => a_busD[20]~reg0.ACLR
reset => a_busD[21]~reg0.ACLR
reset => a_busD[22]~reg0.ACLR
reset => a_busD[23]~reg0.ACLR
reset => a_busD[24]~reg0.ACLR
reset => a_busD[25]~reg0.ACLR
reset => a_busD[26]~reg0.ACLR
reset => a_busD[27]~reg0.ACLR
reset => a_busD[28]~reg0.ACLR
reset => a_busD[29]~reg0.ACLR
reset => a_busD[30]~reg0.ACLR
reset => a_busD[31]~reg0.ACLR
a_bus[0] => a_busD.DATAB
a_bus[1] => a_busD.DATAB
a_bus[2] => a_busD.DATAB
a_bus[3] => a_busD.DATAB
a_bus[4] => a_busD.DATAB
a_bus[5] => a_busD.DATAB
a_bus[6] => a_busD.DATAB
a_bus[7] => a_busD.DATAB
a_bus[8] => a_busD.DATAB
a_bus[9] => a_busD.DATAB
a_bus[10] => a_busD.DATAB
a_bus[11] => a_busD.DATAB
a_bus[12] => a_busD.DATAB
a_bus[13] => a_busD.DATAB
a_bus[14] => a_busD.DATAB
a_bus[15] => a_busD.DATAB
a_bus[16] => a_busD.DATAB
a_bus[17] => a_busD.DATAB
a_bus[18] => a_busD.DATAB
a_bus[19] => a_busD.DATAB
a_bus[20] => a_busD.DATAB
a_bus[21] => a_busD.DATAB
a_bus[22] => a_busD.DATAB
a_bus[23] => a_busD.DATAB
a_bus[24] => a_busD.DATAB
a_bus[25] => a_busD.DATAB
a_bus[26] => a_busD.DATAB
a_bus[27] => a_busD.DATAB
a_bus[28] => a_busD.DATAB
a_bus[29] => a_busD.DATAB
a_bus[30] => a_busD.DATAB
a_bus[31] => a_busD.DATAB
a_busD[0] <= a_busD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[1] <= a_busD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[2] <= a_busD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[3] <= a_busD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[4] <= a_busD[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[5] <= a_busD[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[6] <= a_busD[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[7] <= a_busD[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[8] <= a_busD[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[9] <= a_busD[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[10] <= a_busD[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[11] <= a_busD[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[12] <= a_busD[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[13] <= a_busD[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[14] <= a_busD[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[15] <= a_busD[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[16] <= a_busD[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[17] <= a_busD[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[18] <= a_busD[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[19] <= a_busD[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[20] <= a_busD[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[21] <= a_busD[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[22] <= a_busD[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[23] <= a_busD[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[24] <= a_busD[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[25] <= a_busD[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[26] <= a_busD[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[27] <= a_busD[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[28] <= a_busD[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[29] <= a_busD[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[30] <= a_busD[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[31] <= a_busD[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_bus[0] => b_busD.DATAB
b_bus[1] => b_busD.DATAB
b_bus[2] => b_busD.DATAB
b_bus[3] => b_busD.DATAB
b_bus[4] => b_busD.DATAB
b_bus[5] => b_busD.DATAB
b_bus[6] => b_busD.DATAB
b_bus[7] => b_busD.DATAB
b_bus[8] => b_busD.DATAB
b_bus[9] => b_busD.DATAB
b_bus[10] => b_busD.DATAB
b_bus[11] => b_busD.DATAB
b_bus[12] => b_busD.DATAB
b_bus[13] => b_busD.DATAB
b_bus[14] => b_busD.DATAB
b_bus[15] => b_busD.DATAB
b_bus[16] => b_busD.DATAB
b_bus[17] => b_busD.DATAB
b_bus[18] => b_busD.DATAB
b_bus[19] => b_busD.DATAB
b_bus[20] => b_busD.DATAB
b_bus[21] => b_busD.DATAB
b_bus[22] => b_busD.DATAB
b_bus[23] => b_busD.DATAB
b_bus[24] => b_busD.DATAB
b_bus[25] => b_busD.DATAB
b_bus[26] => b_busD.DATAB
b_bus[27] => b_busD.DATAB
b_bus[28] => b_busD.DATAB
b_bus[29] => b_busD.DATAB
b_bus[30] => b_busD.DATAB
b_bus[31] => b_busD.DATAB
b_busD[0] <= b_busD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[1] <= b_busD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[2] <= b_busD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[3] <= b_busD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[4] <= b_busD[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[5] <= b_busD[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[6] <= b_busD[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[7] <= b_busD[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[8] <= b_busD[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[9] <= b_busD[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[10] <= b_busD[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[11] <= b_busD[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[12] <= b_busD[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[13] <= b_busD[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[14] <= b_busD[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[15] <= b_busD[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[16] <= b_busD[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[17] <= b_busD[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[18] <= b_busD[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[19] <= b_busD[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[20] <= b_busD[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[21] <= b_busD[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[22] <= b_busD[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[23] <= b_busD[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[24] <= b_busD[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[25] <= b_busD[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[26] <= b_busD[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[27] <= b_busD[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[28] <= b_busD[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[29] <= b_busD[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[30] <= b_busD[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[31] <= b_busD[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_func[0] => alu_funcD[0]~reg0.DATAIN
alu_func[1] => alu_funcD[1]~reg0.DATAIN
alu_func[2] => alu_funcD[2]~reg0.DATAIN
alu_func[3] => alu_funcD[3]~reg0.DATAIN
alu_funcD[0] <= alu_funcD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_funcD[1] <= alu_funcD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_funcD[2] <= alu_funcD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_funcD[3] <= alu_funcD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_func[0] => shift_funcD[0]~reg0.DATAIN
shift_func[1] => shift_funcD[1]~reg0.DATAIN
shift_funcD[0] <= shift_funcD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_funcD[1] <= shift_funcD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_func[0] => Equal3.IN3
mult_func[0] => Equal4.IN2
mult_func[0] => mult_funcD[0]~reg0.DATAIN
mult_func[1] => Equal3.IN2
mult_func[1] => Equal4.IN3
mult_func[1] => mult_funcD[1]~reg0.DATAIN
mult_func[2] => Equal3.IN1
mult_func[2] => Equal4.IN1
mult_func[2] => mult_funcD[2]~reg0.DATAIN
mult_func[3] => Equal3.IN0
mult_func[3] => Equal4.IN0
mult_func[3] => mult_funcD[3]~reg0.DATAIN
mult_funcD[0] <= mult_funcD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_funcD[1] <= mult_funcD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_funcD[2] <= mult_funcD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_funcD[3] <= mult_funcD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dest[0] => reg_dest_reg[0].DATAIN
reg_dest[1] => reg_dest_reg[1].DATAIN
reg_dest[2] => reg_dest_reg[2].DATAIN
reg_dest[3] => reg_dest_reg[3].DATAIN
reg_dest[4] => reg_dest_reg[4].DATAIN
reg_dest[5] => reg_dest_reg[5].DATAIN
reg_dest[6] => reg_dest_reg[6].DATAIN
reg_dest[7] => reg_dest_reg[7].DATAIN
reg_dest[8] => reg_dest_reg[8].DATAIN
reg_dest[9] => reg_dest_reg[9].DATAIN
reg_dest[10] => reg_dest_reg[10].DATAIN
reg_dest[11] => reg_dest_reg[11].DATAIN
reg_dest[12] => reg_dest_reg[12].DATAIN
reg_dest[13] => reg_dest_reg[13].DATAIN
reg_dest[14] => reg_dest_reg[14].DATAIN
reg_dest[15] => reg_dest_reg[15].DATAIN
reg_dest[16] => reg_dest_reg[16].DATAIN
reg_dest[17] => reg_dest_reg[17].DATAIN
reg_dest[18] => reg_dest_reg[18].DATAIN
reg_dest[19] => reg_dest_reg[19].DATAIN
reg_dest[20] => reg_dest_reg[20].DATAIN
reg_dest[21] => reg_dest_reg[21].DATAIN
reg_dest[22] => reg_dest_reg[22].DATAIN
reg_dest[23] => reg_dest_reg[23].DATAIN
reg_dest[24] => reg_dest_reg[24].DATAIN
reg_dest[25] => reg_dest_reg[25].DATAIN
reg_dest[26] => reg_dest_reg[26].DATAIN
reg_dest[27] => reg_dest_reg[27].DATAIN
reg_dest[28] => reg_dest_reg[28].DATAIN
reg_dest[29] => reg_dest_reg[29].DATAIN
reg_dest[30] => reg_dest_reg[30].DATAIN
reg_dest[31] => reg_dest_reg[31].DATAIN
reg_destD[0] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[1] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[2] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[3] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[4] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[5] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[6] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[7] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[8] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[9] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[10] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[11] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[12] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[13] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[14] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[15] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[16] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[17] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[18] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[19] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[20] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[21] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[22] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[23] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[24] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[25] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[26] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[27] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[28] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[29] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[30] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[31] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
rd_index[0] => rd_index_reg[0].DATAIN
rd_index[1] => rd_index_reg[1].DATAIN
rd_index[2] => rd_index_reg[2].DATAIN
rd_index[3] => rd_index_reg[3].DATAIN
rd_index[4] => rd_index_reg[4].DATAIN
rd_index[5] => rd_index_reg[5].DATAIN
rd_indexD[0] <= rd_index_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rd_indexD[1] <= rd_index_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rd_indexD[2] <= rd_index_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rd_indexD[3] <= rd_index_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rd_indexD[4] <= rd_index_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rd_indexD[5] <= rd_index_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rs_index[0] => Equal7.IN5
rs_index[0] => Equal6.IN5
rs_index[1] => Equal7.IN4
rs_index[1] => Equal6.IN4
rs_index[2] => Equal7.IN3
rs_index[2] => Equal6.IN3
rs_index[3] => Equal7.IN2
rs_index[3] => Equal6.IN2
rs_index[4] => Equal7.IN1
rs_index[4] => Equal6.IN1
rs_index[5] => Equal7.IN0
rs_index[5] => Equal6.IN0
rt_index[0] => Equal10.IN5
rt_index[0] => Equal9.IN5
rt_index[1] => Equal10.IN4
rt_index[1] => Equal9.IN4
rt_index[2] => Equal10.IN3
rt_index[2] => Equal9.IN3
rt_index[3] => Equal10.IN2
rt_index[3] => Equal9.IN2
rt_index[4] => Equal10.IN1
rt_index[4] => Equal9.IN1
rt_index[5] => Equal10.IN0
rt_index[5] => Equal9.IN0
pc_source[0] => Equal0.IN1
pc_source[0] => Equal1.IN1
pc_source[1] => Equal0.IN0
pc_source[1] => Equal1.IN0
mem_source[0] => Equal2.IN3
mem_source[1] => Equal2.IN2
mem_source[2] => Equal2.IN1
mem_source[3] => Equal2.IN0
a_source[0] => Equal8.IN1
a_source[1] => Equal8.IN0
b_source[0] => Equal11.IN1
b_source[1] => Equal11.IN0
c_source[0] => c_source_reg[0].DATAIN
c_source[1] => c_source_reg[1].DATAIN
c_source[2] => c_source_reg[2].DATAIN
c_bus[0] => reg_dest_delay.DATAB
c_bus[1] => reg_dest_delay.DATAB
c_bus[2] => reg_dest_delay.DATAB
c_bus[3] => reg_dest_delay.DATAB
c_bus[4] => reg_dest_delay.DATAB
c_bus[5] => reg_dest_delay.DATAB
c_bus[6] => reg_dest_delay.DATAB
c_bus[7] => reg_dest_delay.DATAB
c_bus[8] => reg_dest_delay.DATAB
c_bus[9] => reg_dest_delay.DATAB
c_bus[10] => reg_dest_delay.DATAB
c_bus[11] => reg_dest_delay.DATAB
c_bus[12] => reg_dest_delay.DATAB
c_bus[13] => reg_dest_delay.DATAB
c_bus[14] => reg_dest_delay.DATAB
c_bus[15] => reg_dest_delay.DATAB
c_bus[16] => reg_dest_delay.DATAB
c_bus[17] => reg_dest_delay.DATAB
c_bus[18] => reg_dest_delay.DATAB
c_bus[19] => reg_dest_delay.DATAB
c_bus[20] => reg_dest_delay.DATAB
c_bus[21] => reg_dest_delay.DATAB
c_bus[22] => reg_dest_delay.DATAB
c_bus[23] => reg_dest_delay.DATAB
c_bus[24] => reg_dest_delay.DATAB
c_bus[25] => reg_dest_delay.DATAB
c_bus[26] => reg_dest_delay.DATAB
c_bus[27] => reg_dest_delay.DATAB
c_bus[28] => reg_dest_delay.DATAB
c_bus[29] => reg_dest_delay.DATAB
c_bus[30] => reg_dest_delay.DATAB
c_bus[31] => reg_dest_delay.DATAB
pause_any => \pipeline3:freeze_pipeline.IN1
pause_any => pipeline3.IN1
pause_pipeline <= freeze_pipeline.DB_MAX_OUTPUT_PORT_TYPE


|plasma|ram:u2_ram
clk => LPM_RAM_DQ:altera_ram:lpm_ram_io_component0.INCLOCK
clk => LPM_RAM_DQ:altera_ram:lpm_ram_io_component1.INCLOCK
clk => LPM_RAM_DQ:altera_ram:lpm_ram_io_component2.INCLOCK
clk => LPM_RAM_DQ:altera_ram:lpm_ram_io_component3.INCLOCK
enable => write_byte_enable_tmp[0].IN0
enable => write_byte_enable_tmp[1].IN0
enable => write_byte_enable_tmp[2].IN0
enable => write_byte_enable_tmp[3].IN0
write_byte_enable[0] => write_byte_enable_tmp[0].IN1
write_byte_enable[1] => write_byte_enable_tmp[1].IN1
write_byte_enable[2] => write_byte_enable_tmp[2].IN1
write_byte_enable[3] => write_byte_enable_tmp[3].IN1
address[2] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component0.ADDRESS[0]
address[2] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component1.ADDRESS[0]
address[2] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component2.ADDRESS[0]
address[2] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component3.ADDRESS[0]
address[3] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component0.ADDRESS[1]
address[3] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component1.ADDRESS[1]
address[3] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component2.ADDRESS[1]
address[3] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component3.ADDRESS[1]
address[4] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component0.ADDRESS[2]
address[4] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component1.ADDRESS[2]
address[4] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component2.ADDRESS[2]
address[4] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component3.ADDRESS[2]
address[5] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component0.ADDRESS[3]
address[5] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component1.ADDRESS[3]
address[5] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component2.ADDRESS[3]
address[5] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component3.ADDRESS[3]
address[6] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component0.ADDRESS[4]
address[6] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component1.ADDRESS[4]
address[6] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component2.ADDRESS[4]
address[6] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component3.ADDRESS[4]
address[7] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component0.ADDRESS[5]
address[7] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component1.ADDRESS[5]
address[7] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component2.ADDRESS[5]
address[7] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component3.ADDRESS[5]
address[8] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component0.ADDRESS[6]
address[8] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component1.ADDRESS[6]
address[8] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component2.ADDRESS[6]
address[8] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component3.ADDRESS[6]
address[9] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component0.ADDRESS[7]
address[9] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component1.ADDRESS[7]
address[9] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component2.ADDRESS[7]
address[9] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component3.ADDRESS[7]
address[10] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component0.ADDRESS[8]
address[10] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component1.ADDRESS[8]
address[10] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component2.ADDRESS[8]
address[10] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component3.ADDRESS[8]
address[11] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component0.ADDRESS[9]
address[11] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component1.ADDRESS[9]
address[11] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component2.ADDRESS[9]
address[11] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component3.ADDRESS[9]
address[12] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component0.ADDRESS[10]
address[12] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component1.ADDRESS[10]
address[12] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component2.ADDRESS[10]
address[12] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component3.ADDRESS[10]
address[13] => ~NO_FANOUT~
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
address[16] => ~NO_FANOUT~
address[17] => ~NO_FANOUT~
address[18] => ~NO_FANOUT~
address[19] => ~NO_FANOUT~
address[20] => ~NO_FANOUT~
address[21] => ~NO_FANOUT~
address[22] => ~NO_FANOUT~
address[23] => ~NO_FANOUT~
address[24] => ~NO_FANOUT~
address[25] => ~NO_FANOUT~
address[26] => ~NO_FANOUT~
address[27] => ~NO_FANOUT~
address[28] => ~NO_FANOUT~
address[29] => ~NO_FANOUT~
address[30] => ~NO_FANOUT~
address[31] => ~NO_FANOUT~
data_write[0] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component3.DATA[0]
data_write[1] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component3.DATA[1]
data_write[2] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component3.DATA[2]
data_write[3] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component3.DATA[3]
data_write[4] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component3.DATA[4]
data_write[5] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component3.DATA[5]
data_write[6] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component3.DATA[6]
data_write[7] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component3.DATA[7]
data_write[8] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component2.DATA[0]
data_write[9] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component2.DATA[1]
data_write[10] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component2.DATA[2]
data_write[11] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component2.DATA[3]
data_write[12] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component2.DATA[4]
data_write[13] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component2.DATA[5]
data_write[14] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component2.DATA[6]
data_write[15] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component2.DATA[7]
data_write[16] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component1.DATA[0]
data_write[17] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component1.DATA[1]
data_write[18] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component1.DATA[2]
data_write[19] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component1.DATA[3]
data_write[20] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component1.DATA[4]
data_write[21] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component1.DATA[5]
data_write[22] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component1.DATA[6]
data_write[23] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component1.DATA[7]
data_write[24] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component0.DATA[0]
data_write[25] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component0.DATA[1]
data_write[26] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component0.DATA[2]
data_write[27] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component0.DATA[3]
data_write[28] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component0.DATA[4]
data_write[29] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component0.DATA[5]
data_write[30] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component0.DATA[6]
data_write[31] => LPM_RAM_DQ:altera_ram:lpm_ram_io_component0.DATA[7]
data_read[0] <= LPM_RAM_DQ:altera_ram:lpm_ram_io_component3.Q[0]
data_read[1] <= LPM_RAM_DQ:altera_ram:lpm_ram_io_component3.Q[1]
data_read[2] <= LPM_RAM_DQ:altera_ram:lpm_ram_io_component3.Q[2]
data_read[3] <= LPM_RAM_DQ:altera_ram:lpm_ram_io_component3.Q[3]
data_read[4] <= LPM_RAM_DQ:altera_ram:lpm_ram_io_component3.Q[4]
data_read[5] <= LPM_RAM_DQ:altera_ram:lpm_ram_io_component3.Q[5]
data_read[6] <= LPM_RAM_DQ:altera_ram:lpm_ram_io_component3.Q[6]
data_read[7] <= LPM_RAM_DQ:altera_ram:lpm_ram_io_component3.Q[7]
data_read[8] <= LPM_RAM_DQ:altera_ram:lpm_ram_io_component2.Q[0]
data_read[9] <= LPM_RAM_DQ:altera_ram:lpm_ram_io_component2.Q[1]
data_read[10] <= LPM_RAM_DQ:altera_ram:lpm_ram_io_component2.Q[2]
data_read[11] <= LPM_RAM_DQ:altera_ram:lpm_ram_io_component2.Q[3]
data_read[12] <= LPM_RAM_DQ:altera_ram:lpm_ram_io_component2.Q[4]
data_read[13] <= LPM_RAM_DQ:altera_ram:lpm_ram_io_component2.Q[5]
data_read[14] <= LPM_RAM_DQ:altera_ram:lpm_ram_io_component2.Q[6]
data_read[15] <= LPM_RAM_DQ:altera_ram:lpm_ram_io_component2.Q[7]
data_read[16] <= LPM_RAM_DQ:altera_ram:lpm_ram_io_component1.Q[0]
data_read[17] <= LPM_RAM_DQ:altera_ram:lpm_ram_io_component1.Q[1]
data_read[18] <= LPM_RAM_DQ:altera_ram:lpm_ram_io_component1.Q[2]
data_read[19] <= LPM_RAM_DQ:altera_ram:lpm_ram_io_component1.Q[3]
data_read[20] <= LPM_RAM_DQ:altera_ram:lpm_ram_io_component1.Q[4]
data_read[21] <= LPM_RAM_DQ:altera_ram:lpm_ram_io_component1.Q[5]
data_read[22] <= LPM_RAM_DQ:altera_ram:lpm_ram_io_component1.Q[6]
data_read[23] <= LPM_RAM_DQ:altera_ram:lpm_ram_io_component1.Q[7]
data_read[24] <= LPM_RAM_DQ:altera_ram:lpm_ram_io_component0.Q[0]
data_read[25] <= LPM_RAM_DQ:altera_ram:lpm_ram_io_component0.Q[1]
data_read[26] <= LPM_RAM_DQ:altera_ram:lpm_ram_io_component0.Q[2]
data_read[27] <= LPM_RAM_DQ:altera_ram:lpm_ram_io_component0.Q[3]
data_read[28] <= LPM_RAM_DQ:altera_ram:lpm_ram_io_component0.Q[4]
data_read[29] <= LPM_RAM_DQ:altera_ram:lpm_ram_io_component0.Q[5]
data_read[30] <= LPM_RAM_DQ:altera_ram:lpm_ram_io_component0.Q[6]
data_read[31] <= LPM_RAM_DQ:altera_ram:lpm_ram_io_component0.Q[7]


|plasma|ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component0
data[0] => altram:sram.data[0]
data[1] => altram:sram.data[1]
data[2] => altram:sram.data[2]
data[3] => altram:sram.data[3]
data[4] => altram:sram.data[4]
data[5] => altram:sram.data[5]
data[6] => altram:sram.data[6]
data[7] => altram:sram.data[7]
address[0] => altram:sram.address[0]
address[1] => altram:sram.address[1]
address[2] => altram:sram.address[2]
address[3] => altram:sram.address[3]
address[4] => altram:sram.address[4]
address[5] => altram:sram.address[5]
address[6] => altram:sram.address[6]
address[7] => altram:sram.address[7]
address[8] => altram:sram.address[8]
address[9] => altram:sram.address[9]
address[10] => altram:sram.address[10]
inclock => altram:sram.clocki
outclock => ~NO_FANOUT~
we => altram:sram.we
q[0] <= altram:sram.q[0]
q[1] <= altram:sram.q[1]
q[2] <= altram:sram.q[2]
q[3] <= altram:sram.q[3]
q[4] <= altram:sram.q[4]
q[5] <= altram:sram.q[5]
q[6] <= altram:sram.q[6]
q[7] <= altram:sram.q[7]


|plasma|ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component0|altram:sram
we => _.IN0
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
address[0] => altsyncram:ram_block.address_a[0]
address[1] => altsyncram:ram_block.address_a[1]
address[2] => altsyncram:ram_block.address_a[2]
address[3] => altsyncram:ram_block.address_a[3]
address[4] => altsyncram:ram_block.address_a[4]
address[5] => altsyncram:ram_block.address_a[5]
address[6] => altsyncram:ram_block.address_a[6]
address[7] => altsyncram:ram_block.address_a[7]
address[8] => altsyncram:ram_block.address_a[8]
address[9] => altsyncram:ram_block.address_a[9]
address[10] => altsyncram:ram_block.address_a[10]
clocki => altsyncram:ram_block.clock0
clocko => ~NO_FANOUT~
be => _.IN1
q[0] <= altsyncram:ram_block.q_a[0]
q[1] <= altsyncram:ram_block.q_a[1]
q[2] <= altsyncram:ram_block.q_a[2]
q[3] <= altsyncram:ram_block.q_a[3]
q[4] <= altsyncram:ram_block.q_a[4]
q[5] <= altsyncram:ram_block.q_a[5]
q[6] <= altsyncram:ram_block.q_a[6]
q[7] <= altsyncram:ram_block.q_a[7]


|plasma|ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block
wren_a => altsyncram_5k91:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5k91:auto_generated.data_a[0]
data_a[1] => altsyncram_5k91:auto_generated.data_a[1]
data_a[2] => altsyncram_5k91:auto_generated.data_a[2]
data_a[3] => altsyncram_5k91:auto_generated.data_a[3]
data_a[4] => altsyncram_5k91:auto_generated.data_a[4]
data_a[5] => altsyncram_5k91:auto_generated.data_a[5]
data_a[6] => altsyncram_5k91:auto_generated.data_a[6]
data_a[7] => altsyncram_5k91:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_5k91:auto_generated.address_a[0]
address_a[1] => altsyncram_5k91:auto_generated.address_a[1]
address_a[2] => altsyncram_5k91:auto_generated.address_a[2]
address_a[3] => altsyncram_5k91:auto_generated.address_a[3]
address_a[4] => altsyncram_5k91:auto_generated.address_a[4]
address_a[5] => altsyncram_5k91:auto_generated.address_a[5]
address_a[6] => altsyncram_5k91:auto_generated.address_a[6]
address_a[7] => altsyncram_5k91:auto_generated.address_a[7]
address_a[8] => altsyncram_5k91:auto_generated.address_a[8]
address_a[9] => altsyncram_5k91:auto_generated.address_a[9]
address_a[10] => altsyncram_5k91:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5k91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5k91:auto_generated.q_a[0]
q_a[1] <= altsyncram_5k91:auto_generated.q_a[1]
q_a[2] <= altsyncram_5k91:auto_generated.q_a[2]
q_a[3] <= altsyncram_5k91:auto_generated.q_a[3]
q_a[4] <= altsyncram_5k91:auto_generated.q_a[4]
q_a[5] <= altsyncram_5k91:auto_generated.q_a[5]
q_a[6] <= altsyncram_5k91:auto_generated.q_a[6]
q_a[7] <= altsyncram_5k91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|plasma|ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|plasma|ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component1
data[0] => altram:sram.data[0]
data[1] => altram:sram.data[1]
data[2] => altram:sram.data[2]
data[3] => altram:sram.data[3]
data[4] => altram:sram.data[4]
data[5] => altram:sram.data[5]
data[6] => altram:sram.data[6]
data[7] => altram:sram.data[7]
address[0] => altram:sram.address[0]
address[1] => altram:sram.address[1]
address[2] => altram:sram.address[2]
address[3] => altram:sram.address[3]
address[4] => altram:sram.address[4]
address[5] => altram:sram.address[5]
address[6] => altram:sram.address[6]
address[7] => altram:sram.address[7]
address[8] => altram:sram.address[8]
address[9] => altram:sram.address[9]
address[10] => altram:sram.address[10]
inclock => altram:sram.clocki
outclock => ~NO_FANOUT~
we => altram:sram.we
q[0] <= altram:sram.q[0]
q[1] <= altram:sram.q[1]
q[2] <= altram:sram.q[2]
q[3] <= altram:sram.q[3]
q[4] <= altram:sram.q[4]
q[5] <= altram:sram.q[5]
q[6] <= altram:sram.q[6]
q[7] <= altram:sram.q[7]


|plasma|ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component1|altram:sram
we => _.IN0
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
address[0] => altsyncram:ram_block.address_a[0]
address[1] => altsyncram:ram_block.address_a[1]
address[2] => altsyncram:ram_block.address_a[2]
address[3] => altsyncram:ram_block.address_a[3]
address[4] => altsyncram:ram_block.address_a[4]
address[5] => altsyncram:ram_block.address_a[5]
address[6] => altsyncram:ram_block.address_a[6]
address[7] => altsyncram:ram_block.address_a[7]
address[8] => altsyncram:ram_block.address_a[8]
address[9] => altsyncram:ram_block.address_a[9]
address[10] => altsyncram:ram_block.address_a[10]
clocki => altsyncram:ram_block.clock0
clocko => ~NO_FANOUT~
be => _.IN1
q[0] <= altsyncram:ram_block.q_a[0]
q[1] <= altsyncram:ram_block.q_a[1]
q[2] <= altsyncram:ram_block.q_a[2]
q[3] <= altsyncram:ram_block.q_a[3]
q[4] <= altsyncram:ram_block.q_a[4]
q[5] <= altsyncram:ram_block.q_a[5]
q[6] <= altsyncram:ram_block.q_a[6]
q[7] <= altsyncram:ram_block.q_a[7]


|plasma|ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block
wren_a => altsyncram_6k91:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6k91:auto_generated.data_a[0]
data_a[1] => altsyncram_6k91:auto_generated.data_a[1]
data_a[2] => altsyncram_6k91:auto_generated.data_a[2]
data_a[3] => altsyncram_6k91:auto_generated.data_a[3]
data_a[4] => altsyncram_6k91:auto_generated.data_a[4]
data_a[5] => altsyncram_6k91:auto_generated.data_a[5]
data_a[6] => altsyncram_6k91:auto_generated.data_a[6]
data_a[7] => altsyncram_6k91:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6k91:auto_generated.address_a[0]
address_a[1] => altsyncram_6k91:auto_generated.address_a[1]
address_a[2] => altsyncram_6k91:auto_generated.address_a[2]
address_a[3] => altsyncram_6k91:auto_generated.address_a[3]
address_a[4] => altsyncram_6k91:auto_generated.address_a[4]
address_a[5] => altsyncram_6k91:auto_generated.address_a[5]
address_a[6] => altsyncram_6k91:auto_generated.address_a[6]
address_a[7] => altsyncram_6k91:auto_generated.address_a[7]
address_a[8] => altsyncram_6k91:auto_generated.address_a[8]
address_a[9] => altsyncram_6k91:auto_generated.address_a[9]
address_a[10] => altsyncram_6k91:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6k91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6k91:auto_generated.q_a[0]
q_a[1] <= altsyncram_6k91:auto_generated.q_a[1]
q_a[2] <= altsyncram_6k91:auto_generated.q_a[2]
q_a[3] <= altsyncram_6k91:auto_generated.q_a[3]
q_a[4] <= altsyncram_6k91:auto_generated.q_a[4]
q_a[5] <= altsyncram_6k91:auto_generated.q_a[5]
q_a[6] <= altsyncram_6k91:auto_generated.q_a[6]
q_a[7] <= altsyncram_6k91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|plasma|ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|plasma|ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component2
data[0] => altram:sram.data[0]
data[1] => altram:sram.data[1]
data[2] => altram:sram.data[2]
data[3] => altram:sram.data[3]
data[4] => altram:sram.data[4]
data[5] => altram:sram.data[5]
data[6] => altram:sram.data[6]
data[7] => altram:sram.data[7]
address[0] => altram:sram.address[0]
address[1] => altram:sram.address[1]
address[2] => altram:sram.address[2]
address[3] => altram:sram.address[3]
address[4] => altram:sram.address[4]
address[5] => altram:sram.address[5]
address[6] => altram:sram.address[6]
address[7] => altram:sram.address[7]
address[8] => altram:sram.address[8]
address[9] => altram:sram.address[9]
address[10] => altram:sram.address[10]
inclock => altram:sram.clocki
outclock => ~NO_FANOUT~
we => altram:sram.we
q[0] <= altram:sram.q[0]
q[1] <= altram:sram.q[1]
q[2] <= altram:sram.q[2]
q[3] <= altram:sram.q[3]
q[4] <= altram:sram.q[4]
q[5] <= altram:sram.q[5]
q[6] <= altram:sram.q[6]
q[7] <= altram:sram.q[7]


|plasma|ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component2|altram:sram
we => _.IN0
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
address[0] => altsyncram:ram_block.address_a[0]
address[1] => altsyncram:ram_block.address_a[1]
address[2] => altsyncram:ram_block.address_a[2]
address[3] => altsyncram:ram_block.address_a[3]
address[4] => altsyncram:ram_block.address_a[4]
address[5] => altsyncram:ram_block.address_a[5]
address[6] => altsyncram:ram_block.address_a[6]
address[7] => altsyncram:ram_block.address_a[7]
address[8] => altsyncram:ram_block.address_a[8]
address[9] => altsyncram:ram_block.address_a[9]
address[10] => altsyncram:ram_block.address_a[10]
clocki => altsyncram:ram_block.clock0
clocko => ~NO_FANOUT~
be => _.IN1
q[0] <= altsyncram:ram_block.q_a[0]
q[1] <= altsyncram:ram_block.q_a[1]
q[2] <= altsyncram:ram_block.q_a[2]
q[3] <= altsyncram:ram_block.q_a[3]
q[4] <= altsyncram:ram_block.q_a[4]
q[5] <= altsyncram:ram_block.q_a[5]
q[6] <= altsyncram:ram_block.q_a[6]
q[7] <= altsyncram:ram_block.q_a[7]


|plasma|ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block
wren_a => altsyncram_7k91:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7k91:auto_generated.data_a[0]
data_a[1] => altsyncram_7k91:auto_generated.data_a[1]
data_a[2] => altsyncram_7k91:auto_generated.data_a[2]
data_a[3] => altsyncram_7k91:auto_generated.data_a[3]
data_a[4] => altsyncram_7k91:auto_generated.data_a[4]
data_a[5] => altsyncram_7k91:auto_generated.data_a[5]
data_a[6] => altsyncram_7k91:auto_generated.data_a[6]
data_a[7] => altsyncram_7k91:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_7k91:auto_generated.address_a[0]
address_a[1] => altsyncram_7k91:auto_generated.address_a[1]
address_a[2] => altsyncram_7k91:auto_generated.address_a[2]
address_a[3] => altsyncram_7k91:auto_generated.address_a[3]
address_a[4] => altsyncram_7k91:auto_generated.address_a[4]
address_a[5] => altsyncram_7k91:auto_generated.address_a[5]
address_a[6] => altsyncram_7k91:auto_generated.address_a[6]
address_a[7] => altsyncram_7k91:auto_generated.address_a[7]
address_a[8] => altsyncram_7k91:auto_generated.address_a[8]
address_a[9] => altsyncram_7k91:auto_generated.address_a[9]
address_a[10] => altsyncram_7k91:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7k91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7k91:auto_generated.q_a[0]
q_a[1] <= altsyncram_7k91:auto_generated.q_a[1]
q_a[2] <= altsyncram_7k91:auto_generated.q_a[2]
q_a[3] <= altsyncram_7k91:auto_generated.q_a[3]
q_a[4] <= altsyncram_7k91:auto_generated.q_a[4]
q_a[5] <= altsyncram_7k91:auto_generated.q_a[5]
q_a[6] <= altsyncram_7k91:auto_generated.q_a[6]
q_a[7] <= altsyncram_7k91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|plasma|ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|plasma|ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component3
data[0] => altram:sram.data[0]
data[1] => altram:sram.data[1]
data[2] => altram:sram.data[2]
data[3] => altram:sram.data[3]
data[4] => altram:sram.data[4]
data[5] => altram:sram.data[5]
data[6] => altram:sram.data[6]
data[7] => altram:sram.data[7]
address[0] => altram:sram.address[0]
address[1] => altram:sram.address[1]
address[2] => altram:sram.address[2]
address[3] => altram:sram.address[3]
address[4] => altram:sram.address[4]
address[5] => altram:sram.address[5]
address[6] => altram:sram.address[6]
address[7] => altram:sram.address[7]
address[8] => altram:sram.address[8]
address[9] => altram:sram.address[9]
address[10] => altram:sram.address[10]
inclock => altram:sram.clocki
outclock => ~NO_FANOUT~
we => altram:sram.we
q[0] <= altram:sram.q[0]
q[1] <= altram:sram.q[1]
q[2] <= altram:sram.q[2]
q[3] <= altram:sram.q[3]
q[4] <= altram:sram.q[4]
q[5] <= altram:sram.q[5]
q[6] <= altram:sram.q[6]
q[7] <= altram:sram.q[7]


|plasma|ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component3|altram:sram
we => _.IN0
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
address[0] => altsyncram:ram_block.address_a[0]
address[1] => altsyncram:ram_block.address_a[1]
address[2] => altsyncram:ram_block.address_a[2]
address[3] => altsyncram:ram_block.address_a[3]
address[4] => altsyncram:ram_block.address_a[4]
address[5] => altsyncram:ram_block.address_a[5]
address[6] => altsyncram:ram_block.address_a[6]
address[7] => altsyncram:ram_block.address_a[7]
address[8] => altsyncram:ram_block.address_a[8]
address[9] => altsyncram:ram_block.address_a[9]
address[10] => altsyncram:ram_block.address_a[10]
clocki => altsyncram:ram_block.clock0
clocko => ~NO_FANOUT~
be => _.IN1
q[0] <= altsyncram:ram_block.q_a[0]
q[1] <= altsyncram:ram_block.q_a[1]
q[2] <= altsyncram:ram_block.q_a[2]
q[3] <= altsyncram:ram_block.q_a[3]
q[4] <= altsyncram:ram_block.q_a[4]
q[5] <= altsyncram:ram_block.q_a[5]
q[6] <= altsyncram:ram_block.q_a[6]
q[7] <= altsyncram:ram_block.q_a[7]


|plasma|ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block
wren_a => altsyncram_8k91:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_8k91:auto_generated.data_a[0]
data_a[1] => altsyncram_8k91:auto_generated.data_a[1]
data_a[2] => altsyncram_8k91:auto_generated.data_a[2]
data_a[3] => altsyncram_8k91:auto_generated.data_a[3]
data_a[4] => altsyncram_8k91:auto_generated.data_a[4]
data_a[5] => altsyncram_8k91:auto_generated.data_a[5]
data_a[6] => altsyncram_8k91:auto_generated.data_a[6]
data_a[7] => altsyncram_8k91:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_8k91:auto_generated.address_a[0]
address_a[1] => altsyncram_8k91:auto_generated.address_a[1]
address_a[2] => altsyncram_8k91:auto_generated.address_a[2]
address_a[3] => altsyncram_8k91:auto_generated.address_a[3]
address_a[4] => altsyncram_8k91:auto_generated.address_a[4]
address_a[5] => altsyncram_8k91:auto_generated.address_a[5]
address_a[6] => altsyncram_8k91:auto_generated.address_a[6]
address_a[7] => altsyncram_8k91:auto_generated.address_a[7]
address_a[8] => altsyncram_8k91:auto_generated.address_a[8]
address_a[9] => altsyncram_8k91:auto_generated.address_a[9]
address_a[10] => altsyncram_8k91:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8k91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_8k91:auto_generated.q_a[0]
q_a[1] <= altsyncram_8k91:auto_generated.q_a[1]
q_a[2] <= altsyncram_8k91:auto_generated.q_a[2]
q_a[3] <= altsyncram_8k91:auto_generated.q_a[3]
q_a[4] <= altsyncram_8k91:auto_generated.q_a[4]
q_a[5] <= altsyncram_8k91:auto_generated.q_a[5]
q_a[6] <= altsyncram_8k91:auto_generated.q_a[6]
q_a[7] <= altsyncram_8k91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|plasma|ram:u2_ram|LPM_RAM_DQ:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|plasma|uart:u3_uart
clk => data_save_reg[0].CLK
clk => data_save_reg[1].CLK
clk => data_save_reg[2].CLK
clk => data_save_reg[3].CLK
clk => data_save_reg[4].CLK
clk => data_save_reg[5].CLK
clk => data_save_reg[6].CLK
clk => data_save_reg[7].CLK
clk => data_save_reg[8].CLK
clk => data_save_reg[9].CLK
clk => data_save_reg[10].CLK
clk => data_save_reg[11].CLK
clk => data_save_reg[12].CLK
clk => data_save_reg[13].CLK
clk => data_save_reg[14].CLK
clk => data_save_reg[15].CLK
clk => data_save_reg[16].CLK
clk => data_save_reg[17].CLK
clk => delay_read_reg[0].CLK
clk => delay_read_reg[1].CLK
clk => delay_read_reg[2].CLK
clk => delay_read_reg[3].CLK
clk => delay_read_reg[4].CLK
clk => delay_read_reg[5].CLK
clk => delay_read_reg[6].CLK
clk => delay_read_reg[7].CLK
clk => delay_read_reg[8].CLK
clk => delay_read_reg[9].CLK
clk => bits_read_reg[0].CLK
clk => bits_read_reg[1].CLK
clk => bits_read_reg[2].CLK
clk => bits_read_reg[3].CLK
clk => data_read_reg[0].CLK
clk => data_read_reg[1].CLK
clk => data_read_reg[2].CLK
clk => data_read_reg[3].CLK
clk => data_read_reg[4].CLK
clk => data_read_reg[5].CLK
clk => data_read_reg[6].CLK
clk => data_read_reg[7].CLK
clk => read_value_reg[0].CLK
clk => read_value_reg[1].CLK
clk => read_value_reg[2].CLK
clk => read_value_reg[3].CLK
clk => read_value_reg[4].CLK
clk => read_value_reg[5].CLK
clk => read_value_reg[6].CLK
clk => read_value_reg[7].CLK
clk => delay_write_reg[0].CLK
clk => delay_write_reg[1].CLK
clk => delay_write_reg[2].CLK
clk => delay_write_reg[3].CLK
clk => delay_write_reg[4].CLK
clk => delay_write_reg[5].CLK
clk => delay_write_reg[6].CLK
clk => delay_write_reg[7].CLK
clk => delay_write_reg[8].CLK
clk => delay_write_reg[9].CLK
clk => bits_write_reg[0].CLK
clk => bits_write_reg[1].CLK
clk => bits_write_reg[2].CLK
clk => bits_write_reg[3].CLK
clk => data_write_reg[0].CLK
clk => data_write_reg[1].CLK
clk => data_write_reg[2].CLK
clk => data_write_reg[3].CLK
clk => data_write_reg[4].CLK
clk => data_write_reg[5].CLK
clk => data_write_reg[6].CLK
clk => data_write_reg[7].CLK
clk => data_write_reg[8].CLK
reset => data_save_reg[0].ACLR
reset => data_save_reg[1].ACLR
reset => data_save_reg[2].ACLR
reset => data_save_reg[3].ACLR
reset => data_save_reg[4].ACLR
reset => data_save_reg[5].ACLR
reset => data_save_reg[6].ACLR
reset => data_save_reg[7].ACLR
reset => data_save_reg[8].ACLR
reset => data_save_reg[9].ACLR
reset => data_save_reg[10].ACLR
reset => data_save_reg[11].ACLR
reset => data_save_reg[12].ACLR
reset => data_save_reg[13].ACLR
reset => data_save_reg[14].ACLR
reset => data_save_reg[15].ACLR
reset => data_save_reg[16].ACLR
reset => data_save_reg[17].ACLR
reset => delay_read_reg[0].ACLR
reset => delay_read_reg[1].ACLR
reset => delay_read_reg[2].ACLR
reset => delay_read_reg[3].ACLR
reset => delay_read_reg[4].ACLR
reset => delay_read_reg[5].ACLR
reset => delay_read_reg[6].ACLR
reset => delay_read_reg[7].ACLR
reset => delay_read_reg[8].ACLR
reset => delay_read_reg[9].ACLR
reset => bits_read_reg[0].ACLR
reset => bits_read_reg[1].ACLR
reset => bits_read_reg[2].ACLR
reset => bits_read_reg[3].ACLR
reset => data_read_reg[0].ACLR
reset => data_read_reg[1].ACLR
reset => data_read_reg[2].ACLR
reset => data_read_reg[3].ACLR
reset => data_read_reg[4].ACLR
reset => data_read_reg[5].ACLR
reset => data_read_reg[6].ACLR
reset => data_read_reg[7].ACLR
reset => read_value_reg[0].PRESET
reset => read_value_reg[1].PRESET
reset => read_value_reg[2].PRESET
reset => read_value_reg[3].PRESET
reset => read_value_reg[4].PRESET
reset => read_value_reg[5].PRESET
reset => read_value_reg[6].PRESET
reset => read_value_reg[7].PRESET
reset => delay_write_reg[0].ACLR
reset => delay_write_reg[1].ACLR
reset => delay_write_reg[2].ACLR
reset => delay_write_reg[3].ACLR
reset => delay_write_reg[4].ACLR
reset => delay_write_reg[5].ACLR
reset => delay_write_reg[6].ACLR
reset => delay_write_reg[7].ACLR
reset => delay_write_reg[8].ACLR
reset => delay_write_reg[9].ACLR
reset => bits_write_reg[0].ACLR
reset => bits_write_reg[1].ACLR
reset => bits_write_reg[2].ACLR
reset => bits_write_reg[3].ACLR
reset => data_write_reg[0].PRESET
reset => data_write_reg[1].ACLR
reset => data_write_reg[2].ACLR
reset => data_write_reg[3].ACLR
reset => data_write_reg[4].ACLR
reset => data_write_reg[5].ACLR
reset => data_write_reg[6].ACLR
reset => data_write_reg[7].ACLR
reset => data_write_reg[8].ACLR
enable_read => uart_proc.IN1
enable_read => data_save_reg.OUTPUTSELECT
enable_read => data_save_reg.OUTPUTSELECT
enable_read => data_save_reg.OUTPUTSELECT
enable_read => data_save_reg.OUTPUTSELECT
enable_read => data_save_reg.OUTPUTSELECT
enable_read => data_save_reg.OUTPUTSELECT
enable_read => data_save_reg.OUTPUTSELECT
enable_read => data_save_reg.OUTPUTSELECT
enable_read => data_save_reg.OUTPUTSELECT
enable_read => data_save_reg.OUTPUTSELECT
enable_write => delay_write_reg.OUTPUTSELECT
enable_write => delay_write_reg.OUTPUTSELECT
enable_write => delay_write_reg.OUTPUTSELECT
enable_write => delay_write_reg.OUTPUTSELECT
enable_write => delay_write_reg.OUTPUTSELECT
enable_write => delay_write_reg.OUTPUTSELECT
enable_write => delay_write_reg.OUTPUTSELECT
enable_write => delay_write_reg.OUTPUTSELECT
enable_write => delay_write_reg.OUTPUTSELECT
enable_write => delay_write_reg.OUTPUTSELECT
enable_write => bits_write_reg.OUTPUTSELECT
enable_write => bits_write_reg.OUTPUTSELECT
enable_write => bits_write_reg.OUTPUTSELECT
enable_write => bits_write_reg.OUTPUTSELECT
enable_write => data_write_reg.OUTPUTSELECT
enable_write => data_write_reg.OUTPUTSELECT
enable_write => data_write_reg.OUTPUTSELECT
enable_write => data_write_reg.OUTPUTSELECT
enable_write => data_write_reg.OUTPUTSELECT
enable_write => data_write_reg.OUTPUTSELECT
enable_write => data_write_reg.OUTPUTSELECT
enable_write => data_write_reg.OUTPUTSELECT
enable_write => data_write_reg.OUTPUTSELECT
data_in[0] => data_write_reg.DATAB
data_in[1] => data_write_reg.DATAB
data_in[2] => data_write_reg.DATAB
data_in[3] => data_write_reg.DATAB
data_in[4] => data_write_reg.DATAB
data_in[5] => data_write_reg.DATAB
data_in[6] => data_write_reg.DATAB
data_in[7] => data_write_reg.DATAB
data_out[0] <= data_save_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_save_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_save_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_save_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_save_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_save_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_save_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_save_reg[7].DB_MAX_OUTPUT_PORT_TYPE
uart_read => read_value_reg.OUTPUTSELECT
uart_read => read_value_reg.OUTPUTSELECT
uart_read => read_value_reg.OUTPUTSELECT
uart_read => read_value_reg.OUTPUTSELECT
uart_read => read_value_reg.OUTPUTSELECT
uart_read => read_value_reg.OUTPUTSELECT
uart_read => read_value_reg.OUTPUTSELECT
uart_read => read_value_reg.OUTPUTSELECT
uart_write <= data_write_reg[0].DB_MAX_OUTPUT_PORT_TYPE
busy_write <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
data_avail <= data_save_reg[8].DB_MAX_OUTPUT_PORT_TYPE


