SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode yes
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily artix7
SET_PREFERENCE device xc7a200t
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package fbg484
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory c:/Users/Administrator/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-1972-PC-1000-times/coregen/design_1_mig_7series_0_0/_tmp/
SET_PREFERENCE subworkingdirectory c:/Users/Administrator/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-1972-PC-1000-times/coregen/design_1_mig_7series_0_0/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name design_1_mig_7series_0_0
SET_PARAMETER data_dir_path d:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/data/ip/xilinx/mig_7series_v4_2
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 4.2
SET_CORE_VLNV xilinx.com:ip:mig_7series:4.2
SET_CORE_PATH d:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/data/ip/xilinx/mig_7series_v4_2
SET_CORE_DATASHEET d:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/data/ip/xilinx/mig_7series_v4_2/data/docs/ds176_7series_MIS.pdf
