{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1540833369057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540833369058 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 29 14:16:08 2018 " "Processing started: Mon Oct 29 14:16:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540833369058 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1540833369058 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mainCaminhoDados2 -c arquivoOndas " "Command: quartus_map --read_settings_files=on --write_settings_files=off mainCaminhoDados2 -c arquivoOndas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1540833369058 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1540833369590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma4.v 1 1 " "Found 1 design units, including 1 entities, in source file soma4.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOMA4 " "Found entity 1: SOMA4" {  } { { "SOMA4.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/SOMA4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540833369659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540833369659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540833369664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540833369664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1_2 " "Found entity 1: MUX2_1_2" {  } { { "MUX2_1_2.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/MUX2_1_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540833369674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540833369674 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "saida SAIDA MultiplexEscreveBancoReg.v(6) " "Verilog HDL Declaration information at MultiplexEscreveBancoReg.v(6): object \"saida\" differs only in case from object \"SAIDA\" in the same scope" {  } { { "MultiplexEscreveBancoReg.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/MultiplexEscreveBancoReg.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1540833369685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexescrevebancoreg.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexescrevebancoreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultiplexEscreveBancoReg " "Found entity 1: MultiplexEscreveBancoReg" {  } { { "MultiplexEscreveBancoReg.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/MultiplexEscreveBancoReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540833369685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540833369685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meminstrucao.v 2 2 " "Found 2 design units, including 2 entities, in source file meminstrucao.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemInstrucao " "Found entity 1: MemInstrucao" {  } { { "MemInstrucao.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/MemInstrucao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540833369694 ""} { "Info" "ISGN_ENTITY_NAME" "2 PORTAAND " "Found entity 2: PORTAAND" {  } { { "MemInstrucao.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/MemInstrucao.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540833369694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540833369694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memdados.v 1 1 " "Found 1 design units, including 1 entities, in source file memdados.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEMDADOS " "Found entity 1: MEMDADOS" {  } { { "MEMDADOS.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/MEMDADOS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540833369698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540833369698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maincaminhodados2.v 3 3 " "Found 3 design units, including 3 entities, in source file maincaminhodados2.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisorFrequencia " "Found entity 1: divisorFrequencia" {  } { { "mainCaminhoDados2.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/mainCaminhoDados2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540833369712 ""} { "Info" "ISGN_ENTITY_NAME" "2 decodificador " "Found entity 2: decodificador" {  } { { "mainCaminhoDados2.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/mainCaminhoDados2.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540833369712 ""} { "Info" "ISGN_ENTITY_NAME" "3 arquivoOndas " "Found entity 3: arquivoOndas" {  } { { "mainCaminhoDados2.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/mainCaminhoDados2.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540833369712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540833369712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extsinal.v 1 1 " "Found 1 design units, including 1 entities, in source file extsinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 ExtSinal " "Found entity 1: ExtSinal" {  } { { "ExtSinal.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/ExtSinal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540833369720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540833369720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "desvio2esq.v 1 1 " "Found 1 design units, including 1 entities, in source file desvio2esq.v" { { "Info" "ISGN_ENTITY_NAME" "1 DESVIO2ESQ " "Found entity 1: DESVIO2ESQ" {  } { { "DESVIO2ESQ.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/DESVIO2ESQ.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540833369732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540833369732 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CONTROL.v(25) " "Verilog HDL information at CONTROL.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "CONTROL.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/CONTROL.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1540833369740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "CONTROL.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/CONTROL.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540833369740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540833369740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregs.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoregs.v" { { "Info" "ISGN_ENTITY_NAME" "1 BANCOREGS " "Found entity 1: BANCOREGS" {  } { { "BANCOREGS.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/BANCOREGS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540833369749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540833369749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUCONTROL " "Found entity 1: ALUCONTROL" {  } { { "ALUCONTROL.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/ALUCONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540833369757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540833369757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540833369764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540833369764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "ADD.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/ADD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540833369775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540833369775 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk mainCaminhoDados2.v(44) " "Verilog HDL Implicit Net warning at mainCaminhoDados2.v(44): created implicit net for \"clk\"" {  } { { "mainCaminhoDados2.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/mainCaminhoDados2.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540833369775 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "arquivoOndas " "Elaborating entity \"arquivoOndas\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1540833369922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorFrequencia divisorFrequencia:divisorFrequencia " "Elaborating entity \"divisorFrequencia\" for hierarchy \"divisorFrequencia:divisorFrequencia\"" {  } { { "mainCaminhoDados2.v" "divisorFrequencia" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/mainCaminhoDados2.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540833369955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:ProgramaContador " "Elaborating entity \"PC\" for hierarchy \"PC:ProgramaContador\"" {  } { { "mainCaminhoDados2.v" "ProgramaContador" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/mainCaminhoDados2.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540833369964 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 PC.v(14) " "Verilog HDL assignment warning at PC.v(14): truncated value with size 33 to match size of target (32)" {  } { { "PC.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/PC.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540833369975 "|arquivoOndas|PC:ProgramaContador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOMA4 SOMA4:soma4 " "Elaborating entity \"SOMA4\" for hierarchy \"SOMA4:soma4\"" {  } { { "mainCaminhoDados2.v" "soma4" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/mainCaminhoDados2.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540833369979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemInstrucao MemInstrucao:memoriaInstrucoes " "Elaborating entity \"MemInstrucao\" for hierarchy \"MemInstrucao:memoriaInstrucoes\"" {  } { { "mainCaminhoDados2.v" "memoriaInstrucoes" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/mainCaminhoDados2.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540833369996 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instruct_Mem.data_a 0 MemInstrucao.v(6) " "Net \"Instruct_Mem.data_a\" at MemInstrucao.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "MemInstrucao.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/MemInstrucao.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1540833370008 "|arquivoOndas|MemInstrucao:memoriaInstrucoes"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instruct_Mem.waddr_a 0 MemInstrucao.v(6) " "Net \"Instruct_Mem.waddr_a\" at MemInstrucao.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "MemInstrucao.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/MemInstrucao.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1540833370008 "|arquivoOndas|MemInstrucao:memoriaInstrucoes"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instruct_Mem.we_a 0 MemInstrucao.v(6) " "Net \"Instruct_Mem.we_a\" at MemInstrucao.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "MemInstrucao.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/MemInstrucao.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1540833370008 "|arquivoOndas|MemInstrucao:memoriaInstrucoes"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL CONTROL:controle " "Elaborating entity \"CONTROL\" for hierarchy \"CONTROL:controle\"" {  } { { "mainCaminhoDados2.v" "controle" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/mainCaminhoDados2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540833370013 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CONTROL.v(29) " "Verilog HDL Case Statement warning at CONTROL.v(29): incomplete case statement has no default case item" {  } { { "CONTROL.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/CONTROL.v" 29 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1540833370030 "|arquivoOndas|CONTROL:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_regDst CONTROL.v(25) " "Verilog HDL Always Construct warning at CONTROL.v(25): inferring latch(es) for variable \"_regDst\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/CONTROL.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1540833370030 "|arquivoOndas|CONTROL:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_OrigAlu CONTROL.v(25) " "Verilog HDL Always Construct warning at CONTROL.v(25): inferring latch(es) for variable \"_OrigAlu\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/CONTROL.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1540833370030 "|arquivoOndas|CONTROL:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_memParaReg CONTROL.v(25) " "Verilog HDL Always Construct warning at CONTROL.v(25): inferring latch(es) for variable \"_memParaReg\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/CONTROL.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1540833370030 "|arquivoOndas|CONTROL:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_EscreveReg CONTROL.v(25) " "Verilog HDL Always Construct warning at CONTROL.v(25): inferring latch(es) for variable \"_EscreveReg\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/CONTROL.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1540833370031 "|arquivoOndas|CONTROL:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_LeMem CONTROL.v(25) " "Verilog HDL Always Construct warning at CONTROL.v(25): inferring latch(es) for variable \"_LeMem\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/CONTROL.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1540833370031 "|arquivoOndas|CONTROL:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_EscreveMem CONTROL.v(25) " "Verilog HDL Always Construct warning at CONTROL.v(25): inferring latch(es) for variable \"_EscreveMem\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/CONTROL.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1540833370031 "|arquivoOndas|CONTROL:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_branch CONTROL.v(25) " "Verilog HDL Always Construct warning at CONTROL.v(25): inferring latch(es) for variable \"_branch\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/CONTROL.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1540833370031 "|arquivoOndas|CONTROL:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_aluOp CONTROL.v(25) " "Verilog HDL Always Construct warning at CONTROL.v(25): inferring latch(es) for variable \"_aluOp\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/CONTROL.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1540833370031 "|arquivoOndas|CONTROL:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_aluOp\[0\] CONTROL.v(25) " "Inferred latch for \"_aluOp\[0\]\" at CONTROL.v(25)" {  } { { "CONTROL.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/CONTROL.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540833370031 "|arquivoOndas|CONTROL:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_aluOp\[1\] CONTROL.v(25) " "Inferred latch for \"_aluOp\[1\]\" at CONTROL.v(25)" {  } { { "CONTROL.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/CONTROL.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540833370031 "|arquivoOndas|CONTROL:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_branch CONTROL.v(25) " "Inferred latch for \"_branch\" at CONTROL.v(25)" {  } { { "CONTROL.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/CONTROL.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540833370032 "|arquivoOndas|CONTROL:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_EscreveMem CONTROL.v(25) " "Inferred latch for \"_EscreveMem\" at CONTROL.v(25)" {  } { { "CONTROL.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/CONTROL.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540833370032 "|arquivoOndas|CONTROL:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_LeMem CONTROL.v(25) " "Inferred latch for \"_LeMem\" at CONTROL.v(25)" {  } { { "CONTROL.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/CONTROL.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540833370032 "|arquivoOndas|CONTROL:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_EscreveReg CONTROL.v(25) " "Inferred latch for \"_EscreveReg\" at CONTROL.v(25)" {  } { { "CONTROL.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/CONTROL.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540833370032 "|arquivoOndas|CONTROL:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_memParaReg CONTROL.v(25) " "Inferred latch for \"_memParaReg\" at CONTROL.v(25)" {  } { { "CONTROL.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/CONTROL.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540833370032 "|arquivoOndas|CONTROL:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_OrigAlu CONTROL.v(25) " "Inferred latch for \"_OrigAlu\" at CONTROL.v(25)" {  } { { "CONTROL.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/CONTROL.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540833370033 "|arquivoOndas|CONTROL:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_regDst CONTROL.v(25) " "Inferred latch for \"_regDst\" at CONTROL.v(25)" {  } { { "CONTROL.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/CONTROL.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540833370033 "|arquivoOndas|CONTROL:controle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiplexEscreveBancoReg MultiplexEscreveBancoReg:muxEscreveBancoReg " "Elaborating entity \"MultiplexEscreveBancoReg\" for hierarchy \"MultiplexEscreveBancoReg:muxEscreveBancoReg\"" {  } { { "mainCaminhoDados2.v" "muxEscreveBancoReg" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/mainCaminhoDados2.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540833370035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUCONTROL ALUCONTROL:aluControle " "Elaborating entity \"ALUCONTROL\" for hierarchy \"ALUCONTROL:aluControle\"" {  } { { "mainCaminhoDados2.v" "aluControle" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/mainCaminhoDados2.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540833370055 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_ControleALU ALUCONTROL.v(9) " "Verilog HDL Always Construct warning at ALUCONTROL.v(9): inferring latch(es) for variable \"_ControleALU\", which holds its previous value in one or more paths through the always construct" {  } { { "ALUCONTROL.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/ALUCONTROL.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1540833370075 "|arquivoOndas|ALUCONTROL:aluControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_ControleALU\[0\] ALUCONTROL.v(9) " "Inferred latch for \"_ControleALU\[0\]\" at ALUCONTROL.v(9)" {  } { { "ALUCONTROL.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/ALUCONTROL.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540833370075 "|arquivoOndas|ALUCONTROL:aluControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_ControleALU\[1\] ALUCONTROL.v(9) " "Inferred latch for \"_ControleALU\[1\]\" at ALUCONTROL.v(9)" {  } { { "ALUCONTROL.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/ALUCONTROL.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540833370076 "|arquivoOndas|ALUCONTROL:aluControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_ControleALU\[2\] ALUCONTROL.v(9) " "Inferred latch for \"_ControleALU\[2\]\" at ALUCONTROL.v(9)" {  } { { "ALUCONTROL.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/ALUCONTROL.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540833370076 "|arquivoOndas|ALUCONTROL:aluControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_ControleALU\[3\] ALUCONTROL.v(9) " "Inferred latch for \"_ControleALU\[3\]\" at ALUCONTROL.v(9)" {  } { { "ALUCONTROL.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/ALUCONTROL.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540833370077 "|arquivoOndas|ALUCONTROL:aluControle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BANCOREGS BANCOREGS:bancoDeRegistradores " "Elaborating entity \"BANCOREGS\" for hierarchy \"BANCOREGS:bancoDeRegistradores\"" {  } { { "mainCaminhoDados2.v" "bancoDeRegistradores" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/mainCaminhoDados2.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540833370081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtSinal ExtSinal:extensorSinal " "Elaborating entity \"ExtSinal\" for hierarchy \"ExtSinal:extensorSinal\"" {  } { { "mainCaminhoDados2.v" "extensorSinal" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/mainCaminhoDados2.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540833370218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1_2 MUX2_1_2:MultiplexSaidaBancoReg " "Elaborating entity \"MUX2_1_2\" for hierarchy \"MUX2_1_2:MultiplexSaidaBancoReg\"" {  } { { "mainCaminhoDados2.v" "MultiplexSaidaBancoReg" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/mainCaminhoDados2.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540833370232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "mainCaminhoDados2.v" "alu" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/mainCaminhoDados2.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540833370261 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(15) " "Verilog HDL Always Construct warning at ALU.v(15): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/ALU.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1540833370288 "|arquivoOndas|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU.v(15) " "Verilog HDL Always Construct warning at ALU.v(15): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/ALU.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1540833370288 "|arquivoOndas|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(16) " "Verilog HDL Always Construct warning at ALU.v(16): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/ALU.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1540833370289 "|arquivoOndas|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU.v(16) " "Verilog HDL Always Construct warning at ALU.v(16): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/ALU.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1540833370289 "|arquivoOndas|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(17) " "Verilog HDL Always Construct warning at ALU.v(17): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/ALU.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1540833370289 "|arquivoOndas|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU.v(17) " "Verilog HDL Always Construct warning at ALU.v(17): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/ALU.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1540833370289 "|arquivoOndas|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(18) " "Verilog HDL Always Construct warning at ALU.v(18): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/ALU.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1540833370290 "|arquivoOndas|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU.v(18) " "Verilog HDL Always Construct warning at ALU.v(18): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/ALU.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1540833370290 "|arquivoOndas|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(19) " "Verilog HDL Always Construct warning at ALU.v(19): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/ALU.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1540833370290 "|arquivoOndas|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU.v(19) " "Verilog HDL Always Construct warning at ALU.v(19): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/ALU.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1540833370290 "|arquivoOndas|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(20) " "Verilog HDL Always Construct warning at ALU.v(20): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/ALU.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1540833370290 "|arquivoOndas|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU.v(20) " "Verilog HDL Always Construct warning at ALU.v(20): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/ALU.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1540833370290 "|arquivoOndas|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMDADOS MEMDADOS:memoriaDeDados " "Elaborating entity \"MEMDADOS\" for hierarchy \"MEMDADOS:memoriaDeDados\"" {  } { { "mainCaminhoDados2.v" "memoriaDeDados" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/mainCaminhoDados2.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540833370296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DESVIO2ESQ DESVIO2ESQ:desvio2esquerda " "Elaborating entity \"DESVIO2ESQ\" for hierarchy \"DESVIO2ESQ:desvio2esquerda\"" {  } { { "mainCaminhoDados2.v" "desvio2esquerda" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/mainCaminhoDados2.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540833370322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ADD:add " "Elaborating entity \"ADD\" for hierarchy \"ADD:add\"" {  } { { "mainCaminhoDados2.v" "add" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/mainCaminhoDados2.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540833370354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PORTAAND PORTAAND:branchAnd " "Elaborating entity \"PORTAAND\" for hierarchy \"PORTAAND:branchAnd\"" {  } { { "mainCaminhoDados2.v" "branchAnd" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/mainCaminhoDados2.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540833370388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador decodificador:decodificador2 " "Elaborating entity \"decodificador\" for hierarchy \"decodificador:decodificador2\"" {  } { { "mainCaminhoDados2.v" "decodificador2" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/mainCaminhoDados2.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540833370405 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "BANCOREGS:bancoDeRegistradores\|registers " "RAM logic \"BANCOREGS:bancoDeRegistradores\|registers\" is uninferred due to asynchronous read logic" {  } { { "BANCOREGS.v" "registers" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/BANCOREGS.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1540833371192 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "MEMDADOS:memoriaDeDados\|dataMem " "RAM logic \"MEMDADOS:memoriaDeDados\|dataMem\" is uninferred due to asynchronous read logic" {  } { { "MEMDADOS.v" "dataMem" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/MEMDADOS.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1540833371192 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1540833371192 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/db/mainCaminhoDados2.ram0_MemInstrucao_d4bfe24f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/db/mainCaminhoDados2.ram0_MemInstrucao_d4bfe24f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1540833371210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALUCONTROL:aluControle\|_ControleALU\[1\] " "LATCH primitive \"ALUCONTROL:aluControle\|_ControleALU\[1\]\" is permanently disabled" {  } { { "ALUCONTROL.v" "" { Text "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/ALUCONTROL.v" 9 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1540833371230 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1540833371643 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1540833371852 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1540833372092 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/output_files/arquivoOndas.map.smsg " "Generated suppressed messages file D:/UFV/UFV - 9 Semestre/OC I/TP02-OC1-MIPS-PT2/ViniciusFurlan1785AntonioAlmeida2632-OC1-PT2/CaminhoDados-parte2/output_files/arquivoOndas.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1540833372315 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1540833372570 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540833372570 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1540833372683 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1540833372683 ""} { "Info" "ICUT_CUT_TM_LCELLS" "98 " "Implemented 98 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1540833372683 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1540833372683 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4614 " "Peak virtual memory: 4614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540833372738 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 29 14:16:12 2018 " "Processing ended: Mon Oct 29 14:16:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540833372738 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540833372738 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540833372738 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540833372738 ""}
