Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:50:29 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Design       : mcml
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.096ns  (arrival time - required time)
  Source:                 r_const__103_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            r_const__99_reg[7]_srl4___r_const__99_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.080ns (45.977%)  route 0.094ns (54.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Net Delay (Source):      1.211ns (routing 0.452ns, distribution 0.759ns)
  Clock Net Delay (Destination): 1.414ns (routing 0.511ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X60Y65         net (fo=17250, routed)       1.211     1.771    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_FDRE_C_Q)         0.080     1.851    r_const__103_reg[7]/Q
    SLICE_X61Y65         net (fo=2, unset)            0.094     1.945    n_0_r_const__103_reg[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X61Y65         net (fo=17250, routed)       1.414     2.143    clk_IBUF_BUFG
                         clock pessimism             -0.295     1.848    
    SLICE_X61Y65         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.193     2.041    r_const__99_reg[7]_srl4___r_const__99_reg_r
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.092ns  (arrival time - required time)
  Source:                 r_const__103_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            r_const__99_reg[23]_srl4___r_const__99_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.080ns (37.037%)  route 0.136ns (62.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.241ns (routing 0.452ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.511ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X60Y58         net (fo=17250, routed)       1.241     1.801    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.080     1.881    r_const__103_reg[23]/Q
    SLICE_X61Y60         net (fo=2, unset)            0.136     2.017    n_0_r_const__103_reg[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X61Y60         net (fo=17250, routed)       1.415     2.144    clk_IBUF_BUFG
                         clock pessimism             -0.228     1.916    
    SLICE_X61Y60         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.193     2.109    r_const__99_reg[23]_srl4___r_const__99_reg_r
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                 -0.092    

Slack (VIOLATED) :        -0.067ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/scattererReflector/divide1_16/div_temp/denom12_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/dropSpin/scattererReflector/divide1_16/div_temp/denom13_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.080ns (45.714%)  route 0.095ns (54.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.329ns (routing 0.452ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.511ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X93Y60         net (fo=17250, routed)       1.329     1.889    u_calc/dropSpin/scattererReflector/divide1_16/div_temp/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y60         FDRE (Prop_FDRE_C_Q)         0.080     1.969    u_calc/dropSpin/scattererReflector/divide1_16/div_temp/denom12_reg[30]/Q
    SLICE_X93Y58         net (fo=13, unset)           0.095     2.064    u_calc/dropSpin/scattererReflector/divide1_16/div_temp/denom12[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X93Y58         net (fo=17250, routed)       1.552     2.281    u_calc/dropSpin/scattererReflector/divide1_16/div_temp/clk_IBUF_BUFG
                         clock pessimism             -0.228     2.053    
    SLICE_X93Y58         FDRE (Hold_FDRE_C_D)         0.078     2.131    u_calc/dropSpin/scattererReflector/divide1_16/div_temp/denom13_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (VIOLATED) :        -0.067ns  (arrival time - required time)
  Source:                 r_const__103_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            r_const__99_reg[22]_srl4___r_const__99_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.080ns (38.647%)  route 0.127ns (61.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.241ns (routing 0.452ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.511ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X60Y58         net (fo=17250, routed)       1.241     1.801    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.080     1.881    r_const__103_reg[22]/Q
    SLICE_X61Y60         net (fo=2, unset)            0.127     2.008    n_0_r_const__103_reg[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X61Y60         net (fo=17250, routed)       1.415     2.144    clk_IBUF_BUFG
                         clock pessimism             -0.228     1.916    
    SLICE_X61Y60         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     2.075    r_const__99_reg[22]_srl4___r_const__99_reg_r
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (VIOLATED) :        -0.065ns  (arrival time - required time)
  Source:                 r_const__93_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            r_const__87_reg[22]_srl6___r_const__97_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.080ns (39.024%)  route 0.125ns (60.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.252ns (routing 0.452ns, distribution 0.800ns)
  Clock Net Delay (Destination): 1.422ns (routing 0.511ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X63Y59         net (fo=17250, routed)       1.252     1.812    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_FDRE_C_Q)         0.080     1.892    r_const__93_reg[22]/Q
    SLICE_X64Y60         net (fo=2, unset)            0.125     2.017    r_const__93[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X64Y60         net (fo=17250, routed)       1.422     2.151    clk_IBUF_BUFG
                         clock pessimism             -0.228     1.923    
    SLICE_X64Y60         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     2.082    r_const__87_reg[22]_srl6___r_const__97_reg_r
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (VIOLATED) :        -0.061ns  (arrival time - required time)
  Source:                 r_const__69_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            r_const__63_reg[13]_srl6___r_const__97_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.081ns (38.571%)  route 0.129ns (61.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.251ns (routing 0.452ns, distribution 0.799ns)
  Clock Net Delay (Destination): 1.422ns (routing 0.511ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X65Y59         net (fo=17250, routed)       1.251     1.811    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_FDRE_C_Q)         0.081     1.892    r_const__69_reg[13]/Q
    SLICE_X64Y61         net (fo=3, unset)            0.129     2.021    r_const__69[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X64Y61         net (fo=17250, routed)       1.422     2.151    clk_IBUF_BUFG
                         clock pessimism             -0.228     1.923    
    SLICE_X64Y61         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     2.082    r_const__63_reg[13]_srl6___r_const__97_reg_r
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                 -0.061    

Slack (VIOLATED) :        -0.055ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/absorb/photon4/o_x_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/dropSpin/absorb/photon15/o_x_reg[24]_srl11___u_calc_boundaryChecker_r_sleftz__41_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.080ns (41.237%)  route 0.114ns (58.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Net Delay (Source):      1.032ns (routing 0.452ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.511ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X35Y73         net (fo=17250, routed)       1.032     1.592    u_calc/dropSpin/absorb/photon4/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_FDRE_C_Q)         0.080     1.672    u_calc/dropSpin/absorb/photon4/o_x_reg[24]/Q
    SLICE_X36Y73         net (fo=2, unset)            0.114     1.786    u_calc/dropSpin/absorb/photon15/Q[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X36Y73         net (fo=17250, routed)       1.223     1.952    u_calc/dropSpin/absorb/photon15/clk_IBUF_BUFG
                         clock pessimism             -0.270     1.681    
    SLICE_X36Y73         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.840    u_calc/dropSpin/absorb/photon15/o_x_reg[24]_srl11___u_calc_boundaryChecker_r_sleftz__41_reg_r
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                 -0.055    

Slack (VIOLATED) :        -0.053ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/absorb/photon4/o_x_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/dropSpin/absorb/photon15/o_x_reg[15]_srl11___u_calc_boundaryChecker_r_sleftz__41_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.081ns (45.763%)  route 0.096ns (54.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Net Delay (Source):      1.047ns (routing 0.452ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.511ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X36Y65         net (fo=17250, routed)       1.047     1.607    u_calc/dropSpin/absorb/photon4/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_FDRE_C_Q)         0.081     1.688    u_calc/dropSpin/absorb/photon4/o_x_reg[15]/Q
    SLICE_X36Y67         net (fo=2, unset)            0.096     1.784    u_calc/dropSpin/absorb/photon15/Q[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X36Y67         net (fo=17250, routed)       1.218     1.947    u_calc/dropSpin/absorb/photon15/clk_IBUF_BUFG
                         clock pessimism             -0.303     1.644    
    SLICE_X36Y67         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.193     1.837    u_calc/dropSpin/absorb/photon15/o_x_reg[15]_srl11___u_calc_boundaryChecker_r_sleftz__41_reg_r
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                 -0.053    

Slack (VIOLATED) :        -0.051ns  (arrival time - required time)
  Source:                 r_const__93_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            r_const__87_reg[4]_srl6___r_const__97_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.080ns (41.667%)  route 0.112ns (58.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Net Delay (Source):      1.227ns (routing 0.452ns, distribution 0.775ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.511ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X66Y69         net (fo=17250, routed)       1.227     1.787    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y69         FDRE (Prop_FDRE_C_Q)         0.080     1.867    r_const__93_reg[4]/Q
    SLICE_X64Y69         net (fo=2, unset)            0.112     1.979    r_const__93[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X64Y69         net (fo=17250, routed)       1.436     2.165    clk_IBUF_BUFG
                         clock pessimism             -0.294     1.870    
    SLICE_X64Y69         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     2.029    r_const__87_reg[4]_srl6___r_const__97_reg_r
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.047ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/absorb/photon4/o_x_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/dropSpin/absorb/photon15/o_x_reg[28]_srl11___u_calc_boundaryChecker_r_sleftz__41_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.080ns (39.604%)  route 0.122ns (60.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Net Delay (Source):      1.032ns (routing 0.452ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.511ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X35Y73         net (fo=17250, routed)       1.032     1.592    u_calc/dropSpin/absorb/photon4/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_FDRE_C_Q)         0.080     1.672    u_calc/dropSpin/absorb/photon4/o_x_reg[28]/Q
    SLICE_X36Y73         net (fo=2, unset)            0.122     1.794    u_calc/dropSpin/absorb/photon15/Q[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X36Y73         net (fo=17250, routed)       1.223     1.952    u_calc/dropSpin/absorb/photon15/clk_IBUF_BUFG
                         clock pessimism             -0.270     1.681    
    SLICE_X36Y73         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.840    u_calc/dropSpin/absorb/photon15/o_x_reg[28]_srl11___u_calc_boundaryChecker_r_sleftz__41_reg_r
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                 -0.047    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 r_const__88_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            r_const__87_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.081ns (45.763%)  route 0.096ns (54.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.222ns (routing 0.452ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.426ns (routing 0.511ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X61Y61         net (fo=17250, routed)       1.222     1.782    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_FDRE_C_Q)         0.081     1.863    r_const__88_reg[31]/Q
    SLICE_X61Y59         net (fo=2, unset)            0.096     1.959    r_const__88[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X61Y59         net (fo=17250, routed)       1.426     2.155    clk_IBUF_BUFG
                         clock pessimism             -0.228     1.927    
    SLICE_X61Y59         FDRE (Hold_FDRE_C_D)         0.076     2.003    r_const__87_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.042ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/absorb/photon4/o_x_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/dropSpin/absorb/photon15/o_x_reg[21]_srl11___u_calc_boundaryChecker_r_sleftz__41_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.080ns (38.647%)  route 0.127ns (61.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Net Delay (Source):      1.032ns (routing 0.452ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.511ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X35Y73         net (fo=17250, routed)       1.032     1.592    u_calc/dropSpin/absorb/photon4/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_FDRE_C_Q)         0.080     1.672    u_calc/dropSpin/absorb/photon4/o_x_reg[21]/Q
    SLICE_X36Y73         net (fo=2, unset)            0.127     1.799    u_calc/dropSpin/absorb/photon15/Q[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X36Y73         net (fo=17250, routed)       1.223     1.952    u_calc/dropSpin/absorb/photon15/clk_IBUF_BUFG
                         clock pessimism             -0.270     1.681    
    SLICE_X36Y73         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.840    u_calc/dropSpin/absorb/photon15/o_x_reg[21]_srl11___u_calc_boundaryChecker_r_sleftz__41_reg_r
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                 -0.042    

Slack (VIOLATED) :        -0.038ns  (arrival time - required time)
  Source:                 r_const__69_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            r_const__63_reg[22]_srl6___r_const__97_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.081ns (48.503%)  route 0.086ns (51.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Net Delay (Source):      1.232ns (routing 0.452ns, distribution 0.780ns)
  Clock Net Delay (Destination): 1.435ns (routing 0.511ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X64Y71         net (fo=17250, routed)       1.232     1.792    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         FDRE (Prop_FDRE_C_Q)         0.081     1.873    r_const__69_reg[22]/Q
    SLICE_X64Y70         net (fo=3, unset)            0.086     1.959    r_const__69[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X64Y70         net (fo=17250, routed)       1.435     2.164    clk_IBUF_BUFG
                         clock pessimism             -0.326     1.838    
    SLICE_X64Y70         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.997    r_const__63_reg[22]_srl6___r_const__97_reg_r
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                 -0.038    

Slack (VIOLATED) :        -0.035ns  (arrival time - required time)
  Source:                 r_const__93_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            r_const__87_reg[9]_srl6___r_const__97_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.080ns (47.059%)  route 0.090ns (52.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Net Delay (Source):      1.233ns (routing 0.452ns, distribution 0.781ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.511ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X64Y68         net (fo=17250, routed)       1.233     1.793    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_FDRE_C_Q)         0.080     1.873    r_const__93_reg[9]/Q
    SLICE_X64Y69         net (fo=2, unset)            0.090     1.963    r_const__93[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X64Y69         net (fo=17250, routed)       1.436     2.165    clk_IBUF_BUFG
                         clock pessimism             -0.326     1.839    
    SLICE_X64Y69         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.998    r_const__87_reg[9]_srl6___r_const__97_reg_r
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                 -0.035    

Slack (VIOLATED) :        -0.033ns  (arrival time - required time)
  Source:                 r_const__69_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            r_const__63_reg[30]_srl6___r_const__97_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.080ns (46.512%)  route 0.092ns (53.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Net Delay (Source):      1.232ns (routing 0.452ns, distribution 0.780ns)
  Clock Net Delay (Destination): 1.435ns (routing 0.511ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X64Y71         net (fo=17250, routed)       1.232     1.792    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         FDRE (Prop_FDRE_C_Q)         0.080     1.872    r_const__69_reg[30]/Q
    SLICE_X64Y70         net (fo=3, unset)            0.092     1.964    r_const__69[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X64Y70         net (fo=17250, routed)       1.435     2.164    clk_IBUF_BUFG
                         clock pessimism             -0.326     1.838    
    SLICE_X64Y70         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.997    r_const__63_reg[30]_srl6___r_const__97_reg_r
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                 -0.033    

Slack (VIOLATED) :        -0.033ns  (arrival time - required time)
  Source:                 r_const__69_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            r_const__63_reg[2]_srl6___r_const__97_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.081ns (42.632%)  route 0.109ns (57.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Net Delay (Source):      1.233ns (routing 0.452ns, distribution 0.781ns)
  Clock Net Delay (Destination): 1.422ns (routing 0.511ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X62Y61         net (fo=17250, routed)       1.233     1.793    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_FDRE_C_Q)         0.081     1.874    r_const__69_reg[2]/Q
    SLICE_X64Y61         net (fo=3, unset)            0.109     1.983    r_const__69[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X64Y61         net (fo=17250, routed)       1.422     2.151    clk_IBUF_BUFG
                         clock pessimism             -0.294     1.856    
    SLICE_X64Y61         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     2.015    r_const__63_reg[2]_srl6___r_const__97_reg_r
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                 -0.033    

Slack (VIOLATED) :        -0.033ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon2/o_y_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/dropSpin/photon34/o_y_reg[26]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.080ns (46.512%)  route 0.092ns (53.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Net Delay (Source):      1.271ns (routing 0.452ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.461ns (routing 0.511ns, distribution 0.950ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X77Y95         net (fo=17250, routed)       1.271     1.831    u_calc/dropSpin/photon2/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y95         FDRE (Prop_FDRE_C_Q)         0.080     1.911    u_calc/dropSpin/photon2/o_y_reg[26]/Q
    SLICE_X78Y95         net (fo=5, unset)            0.092     2.003    u_calc/dropSpin/photon34/O70[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X78Y95         net (fo=17250, routed)       1.461     2.190    u_calc/dropSpin/photon34/clk_IBUF_BUFG
                         clock pessimism             -0.313     1.876    
    SLICE_X78Y95         SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.159     2.035    u_calc/dropSpin/photon34/o_y_reg[26]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                 -0.033    

Slack (VIOLATED) :        -0.031ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon3/o_ux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/dropSpin/photon31/o_ux_reg[1]_srl28___u_calc_boundaryChecker_r_sleftz__58_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.081ns (33.197%)  route 0.163ns (66.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Net Delay (Source):      1.230ns (routing 0.452ns, distribution 0.778ns)
  Clock Net Delay (Destination): 1.471ns (routing 0.511ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X75Y81         net (fo=17250, routed)       1.230     1.790    u_calc/dropSpin/photon3/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y81         FDRE (Prop_FDRE_C_Q)         0.081     1.871    u_calc/dropSpin/photon3/o_ux_reg[1]/Q
    SLICE_X78Y81         net (fo=3, unset)            0.163     2.034    u_calc/dropSpin/photon31/ux__3[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X78Y81         net (fo=17250, routed)       1.471     2.200    u_calc/dropSpin/photon31/clk_IBUF_BUFG
                         clock pessimism             -0.294     1.906    
    SLICE_X78Y81         SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.159     2.065    u_calc/dropSpin/photon31/o_ux_reg[1]_srl28___u_calc_boundaryChecker_r_sleftz__58_reg_r
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                 -0.031    

Slack (VIOLATED) :        -0.031ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/absorb/photon14/o_y_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/dropSpin/photon33/o_hit_reg_srl19___u_calc_boundaryChecker_r_sleftz__49_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.081ns (46.552%)  route 0.093ns (53.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Net Delay (Source):      1.223ns (routing 0.452ns, distribution 0.771ns)
  Clock Net Delay (Destination): 1.427ns (routing 0.511ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X62Y81         net (fo=17250, routed)       1.223     1.783    u_calc/dropSpin/absorb/photon14/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_FDRE_C_Q)         0.081     1.864    u_calc/dropSpin/absorb/photon14/o_y_reg/Q
    SLICE_X62Y79         net (fo=17, unset)           0.093     1.957    u_calc/dropSpin/photon33/o_y
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X62Y79         net (fo=17250, routed)       1.427     2.156    u_calc/dropSpin/photon33/clk_IBUF_BUFG
                         clock pessimism             -0.327     1.828    
    SLICE_X62Y79         SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.159     1.987    u_calc/dropSpin/photon33/o_hit_reg_srl19___u_calc_boundaryChecker_r_sleftz__49_reg_r
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                 -0.031    

Slack (VIOLATED) :        -0.028ns  (arrival time - required time)
  Source:                 u_calc/boundaryChecker/r_uz__29_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/boundaryChecker/r_uz__57_reg[3]_srl28___u_calc_boundaryChecker_r_sleftz__58_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.080ns (38.835%)  route 0.126ns (61.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Net Delay (Source):      1.166ns (routing 0.452ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.368ns (routing 0.511ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X49Y83         net (fo=17250, routed)       1.166     1.726    u_calc/boundaryChecker/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDRE (Prop_FDRE_C_Q)         0.080     1.806    u_calc/boundaryChecker/r_uz__29_reg[3]/Q
    SLICE_X50Y82         net (fo=2, unset)            0.126     1.932    u_calc/boundaryChecker/r_uz__29[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X50Y82         net (fo=17250, routed)       1.368     2.097    u_calc/boundaryChecker/clk_IBUF_BUFG
                         clock pessimism             -0.296     1.801    
    SLICE_X50Y82         SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.159     1.960    u_calc/boundaryChecker/r_uz__57_reg[3]_srl28___u_calc_boundaryChecker_r_sleftz__58_reg_r
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.026ns  (arrival time - required time)
  Source:                 r_const__69_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            r_const__63_reg[15]_srl6___r_const__97_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.081ns (30.566%)  route 0.184ns (69.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.265ns (routing 0.452ns, distribution 0.813ns)
  Clock Net Delay (Destination): 1.422ns (routing 0.511ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X68Y59         net (fo=17250, routed)       1.265     1.825    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y59         FDRE (Prop_FDRE_C_Q)         0.081     1.906    r_const__69_reg[15]/Q
    SLICE_X64Y61         net (fo=3, unset)            0.184     2.090    r_const__69[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X64Y61         net (fo=17250, routed)       1.422     2.151    clk_IBUF_BUFG
                         clock pessimism             -0.228     1.923    
    SLICE_X64Y61         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.193     2.116    r_const__63_reg[15]_srl6___r_const__97_reg_r
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (VIOLATED) :        -0.025ns  (arrival time - required time)
  Source:                 u_calc/mover/z_mover_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/boundaryChecker/r_z__28_reg[3]_srl29___u_calc_boundaryChecker_r_sleftz__59_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.080ns (38.462%)  route 0.128ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Net Delay (Source):      1.185ns (routing 0.452ns, distribution 0.733ns)
  Clock Net Delay (Destination): 1.377ns (routing 0.511ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X51Y80         net (fo=17250, routed)       1.185     1.745    u_calc/mover/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_FDRE_C_Q)         0.080     1.825    u_calc/mover/z_mover_reg[3]/Q
    SLICE_X50Y81         net (fo=3, unset)            0.128     1.953    u_calc/boundaryChecker/I30[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X50Y81         net (fo=17250, routed)       1.377     2.106    u_calc/boundaryChecker/clk_IBUF_BUFG
                         clock pessimism             -0.321     1.785    
    SLICE_X50Y81         SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.193     1.978    u_calc/boundaryChecker/r_z__28_reg[3]_srl29___u_calc_boundaryChecker_r_sleftz__59_reg_r
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.023ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon2/o_y_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/dropSpin/photon34/o_y_reg[18]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.080ns (46.243%)  route 0.093ns (53.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Net Delay (Source):      1.270ns (routing 0.452ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.468ns (routing 0.511ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X76Y91         net (fo=17250, routed)       1.270     1.830    u_calc/dropSpin/photon2/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y91         FDRE (Prop_FDRE_C_Q)         0.080     1.910    u_calc/dropSpin/photon2/o_y_reg[18]/Q
    SLICE_X76Y93         net (fo=5, unset)            0.093     2.003    u_calc/dropSpin/photon34/O70[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X76Y93         net (fo=17250, routed)       1.468     2.197    u_calc/dropSpin/photon34/clk_IBUF_BUFG
                         clock pessimism             -0.330     1.867    
    SLICE_X76Y93         SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.159     2.026    u_calc/dropSpin/photon34/o_y_reg[18]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                 -0.023    

Slack (VIOLATED) :        -0.022ns  (arrival time - required time)
  Source:                 u_calc/boundaryChecker/r_ux__59_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/dropSpin/photon1/o_ux_reg[24]_srl2___u_calc_boundaryChecker_r_sleftz__32_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.081ns (46.286%)  route 0.094ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Net Delay (Source):      1.214ns (routing 0.452ns, distribution 0.762ns)
  Clock Net Delay (Destination): 1.412ns (routing 0.511ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X71Y89         net (fo=17250, routed)       1.214     1.774    u_calc/boundaryChecker/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_FDRE_C_Q)         0.081     1.855    u_calc/boundaryChecker/r_ux__59_reg[24]/Q
    SLICE_X71Y87         net (fo=3, unset)            0.094     1.949    u_calc/dropSpin/photon1/ux_boundaryChecker[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X71Y87         net (fo=17250, routed)       1.412     2.141    u_calc/dropSpin/photon1/clk_IBUF_BUFG
                         clock pessimism             -0.329     1.812    
    SLICE_X71Y87         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.971    u_calc/dropSpin/photon1/o_ux_reg[24]_srl2___u_calc_boundaryChecker_r_sleftz__32_reg_r
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (VIOLATED) :        -0.021ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg33/o_cost_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg34/o_cost_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.081ns (48.503%)  route 0.086ns (51.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.241ns (routing 0.452ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.511ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X60Y59         net (fo=17250, routed)       1.241     1.801    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg33/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_FDRE_C_Q)         0.081     1.882    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg33/o_cost_reg[19]/Q
    SLICE_X60Y61         net (fo=1, unset)            0.086     1.968    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg34/I37[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X60Y61         net (fo=17250, routed)       1.411     2.140    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg34/clk_IBUF_BUFG
                         clock pessimism             -0.228     1.912    
    SLICE_X60Y61         FDRE (Hold_FDRE_C_D)         0.077     1.989    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg34/o_cost_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                 -0.021    

Slack (VIOLATED) :        -0.018ns  (arrival time - required time)
  Source:                 u_calc/boundaryChecker/r_uz__29_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/boundaryChecker/r_uz__57_reg[27]_srl28___u_calc_boundaryChecker_r_sleftz__58_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.081ns (37.500%)  route 0.135ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Net Delay (Source):      1.166ns (routing 0.452ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.368ns (routing 0.511ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X49Y83         net (fo=17250, routed)       1.166     1.726    u_calc/boundaryChecker/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDRE (Prop_FDRE_C_Q)         0.081     1.807    u_calc/boundaryChecker/r_uz__29_reg[27]/Q
    SLICE_X50Y82         net (fo=2, unset)            0.135     1.942    u_calc/boundaryChecker/r_uz__29[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X50Y82         net (fo=17250, routed)       1.368     2.097    u_calc/boundaryChecker/clk_IBUF_BUFG
                         clock pessimism             -0.296     1.801    
    SLICE_X50Y82         SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.159     1.960    u_calc/boundaryChecker/r_uz__57_reg[27]_srl28___u_calc_boundaryChecker_r_sleftz__58_reg_r
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                 -0.018    

Slack (VIOLATED) :        -0.017ns  (arrival time - required time)
  Source:                 u_calc/boundaryChecker/r_ux__59_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/dropSpin/photon1/o_ux_reg[28]_srl2___u_calc_boundaryChecker_r_sleftz__32_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.080ns (38.835%)  route 0.126ns (61.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Net Delay (Source):      1.222ns (routing 0.452ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.412ns (routing 0.511ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X70Y88         net (fo=17250, routed)       1.222     1.782    u_calc/boundaryChecker/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y88         FDRE (Prop_FDRE_C_Q)         0.080     1.862    u_calc/boundaryChecker/r_ux__59_reg[28]/Q
    SLICE_X71Y87         net (fo=3, unset)            0.126     1.988    u_calc/dropSpin/photon1/ux_boundaryChecker[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X71Y87         net (fo=17250, routed)       1.412     2.141    u_calc/dropSpin/photon1/clk_IBUF_BUFG
                         clock pessimism             -0.295     1.846    
    SLICE_X71Y87         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     2.005    u_calc/dropSpin/photon1/o_ux_reg[28]_srl2___u_calc_boundaryChecker_r_sleftz__32_reg_r
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                 -0.017    

Slack (VIOLATED) :        -0.017ns  (arrival time - required time)
  Source:                 u_calc/boundaryChecker/r_uy__59_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/dropSpin/photon30/o_uy_reg[9]_srl31___u_calc_dropSpin_photon1_o_sleftz_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.081ns (38.028%)  route 0.132ns (61.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Net Delay (Source):      1.279ns (routing 0.452ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.481ns (routing 0.511ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X79Y79         net (fo=17250, routed)       1.279     1.839    u_calc/boundaryChecker/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDRE (Prop_FDRE_C_Q)         0.081     1.920    u_calc/boundaryChecker/r_uy__59_reg[9]/Q
    SLICE_X79Y77         net (fo=3, unset)            0.132     2.052    u_calc/dropSpin/photon30/uy_boundaryChecker[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X79Y77         net (fo=17250, routed)       1.481     2.210    u_calc/dropSpin/photon30/clk_IBUF_BUFG
                         clock pessimism             -0.334     1.876    
    SLICE_X79Y77         SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.193     2.069    u_calc/dropSpin/photon30/o_uy_reg[9]_srl31___u_calc_dropSpin_photon1_o_sleftz_reg_r
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                 -0.017    

Slack (VIOLATED) :        -0.017ns  (arrival time - required time)
  Source:                 r_const__86_reg[26]_r_const__96_reg_r/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            r_const__85_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.103ns (47.032%)  route 0.116ns (52.968%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.177ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.232ns (routing 0.452ns, distribution 0.780ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.511ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X64Y60         net (fo=17250, routed)       1.232     1.792    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_FDRE_C_Q)         0.080     1.872    r_const__86_reg[26]_r_const__96_reg_r/Q
    SLICE_X63Y59         net (fo=1, unset)            0.116     1.988    n_0_r_const__86_reg[26]_r_const__96_reg_r
    SLICE_X63Y59         LUT2 (Prop_LUT2_I0_O)        0.023     2.011    r_const__86_reg_gate__2/O
    SLICE_X63Y59         net (fo=1, routed)           0.000     2.011    n_0_r_const__86_reg_gate__2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X63Y59         net (fo=17250, routed)       1.448     2.177    clk_IBUF_BUFG
                         clock pessimism             -0.228     1.949    
    SLICE_X63Y59         FDRE (Hold_FDRE_C_D)         0.079     2.028    r_const__85_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                 -0.017    

Slack (VIOLATED) :        -0.017ns  (arrival time - required time)
  Source:                 r_const__100_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            r_const__99_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.080ns (39.409%)  route 0.123ns (60.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.220ns (routing 0.452ns, distribution 0.768ns)
  Clock Net Delay (Destination): 1.426ns (routing 0.511ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X60Y61         net (fo=17250, routed)       1.220     1.780    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_FDRE_C_Q)         0.080     1.860    r_const__100_reg[31]/Q
    SLICE_X61Y59         net (fo=2, unset)            0.123     1.983    r_const__100[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X61Y59         net (fo=17250, routed)       1.426     2.155    clk_IBUF_BUFG
                         clock pessimism             -0.228     1.927    
    SLICE_X61Y59         FDRE (Hold_FDRE_C_D)         0.073     2.000    r_const__99_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                 -0.017    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s1_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.081ns (18.837%)  route 0.349ns (81.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.242ns (routing 0.452ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.511ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X60Y58         net (fo=17250, routed)       1.242     1.802    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.081     1.883    reset_calculator_reg/Q
    SLICE_X59Y81         net (fo=4550, unset)         0.349     2.232    u_calc/rand_u5/reset_calculator
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X59Y81         net (fo=17250, routed)       1.394     2.123    u_calc/rand_u5/clk_IBUF_BUFG
                         clock pessimism             -0.228     1.895    
    SLICE_X59Y81         FDCE (Remov_FDCE_C_CLR)     -0.036     1.859    u_calc/rand_u5/r_s1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s1_reg[28]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.081ns (18.837%)  route 0.349ns (81.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.242ns (routing 0.452ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.511ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X60Y58         net (fo=17250, routed)       1.242     1.802    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.081     1.883    reset_calculator_reg/Q
    SLICE_X59Y81         net (fo=4550, unset)         0.349     2.232    u_calc/rand_u5/reset_calculator
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X59Y81         net (fo=17250, routed)       1.394     2.123    u_calc/rand_u5/clk_IBUF_BUFG
                         clock pessimism             -0.228     1.895    
    SLICE_X59Y81         FDCE (Remov_FDCE_C_CLR)     -0.036     1.859    u_calc/rand_u5/r_s1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s2_reg[14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.081ns (18.837%)  route 0.349ns (81.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.242ns (routing 0.452ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.511ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X60Y58         net (fo=17250, routed)       1.242     1.802    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.081     1.883    reset_calculator_reg/Q
    SLICE_X59Y81         net (fo=4550, unset)         0.349     2.232    u_calc/rand_u5/reset_calculator
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X59Y81         net (fo=17250, routed)       1.394     2.123    u_calc/rand_u5/clk_IBUF_BUFG
                         clock pessimism             -0.228     1.895    
    SLICE_X59Y81         FDCE (Remov_FDCE_C_CLR)     -0.036     1.859    u_calc/rand_u5/r_s2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s3_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.081ns (18.837%)  route 0.349ns (81.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.242ns (routing 0.452ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.511ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X60Y58         net (fo=17250, routed)       1.242     1.802    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.081     1.883    reset_calculator_reg/Q
    SLICE_X59Y81         net (fo=4550, unset)         0.349     2.232    u_calc/rand_u5/reset_calculator
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X59Y81         net (fo=17250, routed)       1.394     2.123    u_calc/rand_u5/clk_IBUF_BUFG
                         clock pessimism             -0.228     1.895    
    SLICE_X59Y81         FDCE (Remov_FDCE_C_CLR)     -0.036     1.859    u_calc/rand_u5/r_s3_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s1_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.081ns (19.708%)  route 0.330ns (80.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.242ns (routing 0.452ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.511ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X60Y58         net (fo=17250, routed)       1.242     1.802    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.081     1.883    reset_calculator_reg/Q
    SLICE_X57Y80         net (fo=4550, unset)         0.330     2.213    u_calc/rand_u5/reset_calculator
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X57Y80         net (fo=17250, routed)       1.375     2.104    u_calc/rand_u5/clk_IBUF_BUFG
                         clock pessimism             -0.228     1.876    
    SLICE_X57Y80         FDCE (Remov_FDCE_C_CLR)     -0.036     1.840    u_calc/rand_u5/r_s1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s1_reg[31]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.081ns (19.708%)  route 0.330ns (80.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.242ns (routing 0.452ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.511ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X60Y58         net (fo=17250, routed)       1.242     1.802    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.081     1.883    reset_calculator_reg/Q
    SLICE_X57Y80         net (fo=4550, unset)         0.330     2.213    u_calc/rand_u5/reset_calculator
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X57Y80         net (fo=17250, routed)       1.375     2.104    u_calc/rand_u5/clk_IBUF_BUFG
                         clock pessimism             -0.228     1.876    
    SLICE_X57Y80         FDCE (Remov_FDCE_C_CLR)     -0.036     1.840    u_calc/rand_u5/r_s1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s1_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.081ns (18.793%)  route 0.350ns (81.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.242ns (routing 0.452ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.511ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X60Y58         net (fo=17250, routed)       1.242     1.802    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.081     1.883    reset_calculator_reg/Q
    SLICE_X58Y81         net (fo=4550, unset)         0.350     2.233    u_calc/rand_u5/reset_calculator
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X58Y81         net (fo=17250, routed)       1.395     2.124    u_calc/rand_u5/clk_IBUF_BUFG
                         clock pessimism             -0.228     1.896    
    SLICE_X58Y81         FDCE (Remov_FDCE_C_CLR)     -0.036     1.860    u_calc/rand_u5/r_s1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s1_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.081ns (19.708%)  route 0.330ns (80.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.242ns (routing 0.452ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.511ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X60Y58         net (fo=17250, routed)       1.242     1.802    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.081     1.883    reset_calculator_reg/Q
    SLICE_X57Y80         net (fo=4550, unset)         0.330     2.213    u_calc/rand_u5/reset_calculator
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X57Y80         net (fo=17250, routed)       1.375     2.104    u_calc/rand_u5/clk_IBUF_BUFG
                         clock pessimism             -0.228     1.876    
    SLICE_X57Y80         FDCE (Remov_FDCE_C_CLR)     -0.036     1.840    u_calc/rand_u5/r_s1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s2_reg[20]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.081ns (19.708%)  route 0.330ns (80.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.242ns (routing 0.452ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.511ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X60Y58         net (fo=17250, routed)       1.242     1.802    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.081     1.883    reset_calculator_reg/Q
    SLICE_X57Y80         net (fo=4550, unset)         0.330     2.213    u_calc/rand_u5/reset_calculator
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X57Y80         net (fo=17250, routed)       1.375     2.104    u_calc/rand_u5/clk_IBUF_BUFG
                         clock pessimism             -0.228     1.876    
    SLICE_X57Y80         FDCE (Remov_FDCE_C_CLR)     -0.036     1.840    u_calc/rand_u5/r_s2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s2_reg[29]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.081ns (19.708%)  route 0.330ns (80.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.242ns (routing 0.452ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.511ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X60Y58         net (fo=17250, routed)       1.242     1.802    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.081     1.883    reset_calculator_reg/Q
    SLICE_X57Y80         net (fo=4550, unset)         0.330     2.213    u_calc/rand_u5/reset_calculator
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X57Y80         net (fo=17250, routed)       1.375     2.104    u_calc/rand_u5/clk_IBUF_BUFG
                         clock pessimism             -0.228     1.876    
    SLICE_X57Y80         FDCE (Remov_FDCE_C_CLR)     -0.036     1.840    u_calc/rand_u5/r_s2_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s3_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.081ns (19.708%)  route 0.330ns (80.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.242ns (routing 0.452ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.511ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X60Y58         net (fo=17250, routed)       1.242     1.802    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.081     1.883    reset_calculator_reg/Q
    SLICE_X57Y80         net (fo=4550, unset)         0.330     2.213    u_calc/rand_u5/reset_calculator
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X57Y80         net (fo=17250, routed)       1.375     2.104    u_calc/rand_u5/clk_IBUF_BUFG
                         clock pessimism             -0.228     1.876    
    SLICE_X57Y80         FDCE (Remov_FDCE_C_CLR)     -0.036     1.840    u_calc/rand_u5/r_s3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s3_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.081ns (19.708%)  route 0.330ns (80.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.242ns (routing 0.452ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.511ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X60Y58         net (fo=17250, routed)       1.242     1.802    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.081     1.883    reset_calculator_reg/Q
    SLICE_X57Y80         net (fo=4550, unset)         0.330     2.213    u_calc/rand_u5/reset_calculator
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X57Y80         net (fo=17250, routed)       1.375     2.104    u_calc/rand_u5/clk_IBUF_BUFG
                         clock pessimism             -0.228     1.876    
    SLICE_X57Y80         FDCE (Remov_FDCE_C_CLR)     -0.036     1.840    u_calc/rand_u5/r_s3_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s3_reg[16]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.081ns (18.793%)  route 0.350ns (81.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.242ns (routing 0.452ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.511ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X60Y58         net (fo=17250, routed)       1.242     1.802    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.081     1.883    reset_calculator_reg/Q
    SLICE_X58Y81         net (fo=4550, unset)         0.350     2.233    u_calc/rand_u5/reset_calculator
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X58Y81         net (fo=17250, routed)       1.395     2.124    u_calc/rand_u5/clk_IBUF_BUFG
                         clock pessimism             -0.228     1.896    
    SLICE_X58Y81         FDCE (Remov_FDCE_C_CLR)     -0.036     1.860    u_calc/rand_u5/r_s3_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s3_reg[22]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.081ns (19.708%)  route 0.330ns (80.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.242ns (routing 0.452ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.511ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X60Y58         net (fo=17250, routed)       1.242     1.802    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.081     1.883    reset_calculator_reg/Q
    SLICE_X57Y80         net (fo=4550, unset)         0.330     2.213    u_calc/rand_u5/reset_calculator
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X57Y80         net (fo=17250, routed)       1.375     2.104    u_calc/rand_u5/clk_IBUF_BUFG
                         clock pessimism             -0.228     1.876    
    SLICE_X57Y80         FDCE (Remov_FDCE_C_CLR)     -0.036     1.840    u_calc/rand_u5/r_s3_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s3_reg[23]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.081ns (18.793%)  route 0.350ns (81.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.242ns (routing 0.452ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.511ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X60Y58         net (fo=17250, routed)       1.242     1.802    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.081     1.883    reset_calculator_reg/Q
    SLICE_X58Y81         net (fo=4550, unset)         0.350     2.233    u_calc/rand_u5/reset_calculator
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X58Y81         net (fo=17250, routed)       1.395     2.124    u_calc/rand_u5/clk_IBUF_BUFG
                         clock pessimism             -0.228     1.896    
    SLICE_X58Y81         FDCE (Remov_FDCE_C_CLR)     -0.036     1.860    u_calc/rand_u5/r_s3_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s1_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.081ns (18.664%)  route 0.353ns (81.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.242ns (routing 0.452ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.511ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X60Y58         net (fo=17250, routed)       1.242     1.802    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.081     1.883    reset_calculator_reg/Q
    SLICE_X58Y81         net (fo=4550, unset)         0.353     2.236    u_calc/rand_u5/reset_calculator
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X58Y81         net (fo=17250, routed)       1.396     2.125    u_calc/rand_u5/clk_IBUF_BUFG
                         clock pessimism             -0.228     1.897    
    SLICE_X58Y81         FDCE (Remov_FDCE_C_CLR)     -0.036     1.861    u_calc/rand_u5/r_s1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s1_reg[17]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.081ns (18.664%)  route 0.353ns (81.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.242ns (routing 0.452ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.511ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X60Y58         net (fo=17250, routed)       1.242     1.802    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.081     1.883    reset_calculator_reg/Q
    SLICE_X58Y81         net (fo=4550, unset)         0.353     2.236    u_calc/rand_u5/reset_calculator
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X58Y81         net (fo=17250, routed)       1.396     2.125    u_calc/rand_u5/clk_IBUF_BUFG
                         clock pessimism             -0.228     1.897    
    SLICE_X58Y81         FDCE (Remov_FDCE_C_CLR)     -0.036     1.861    u_calc/rand_u5/r_s1_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s1_reg[29]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.081ns (18.664%)  route 0.353ns (81.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.242ns (routing 0.452ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.511ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X60Y58         net (fo=17250, routed)       1.242     1.802    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.081     1.883    reset_calculator_reg/Q
    SLICE_X58Y81         net (fo=4550, unset)         0.353     2.236    u_calc/rand_u5/reset_calculator
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X58Y81         net (fo=17250, routed)       1.396     2.125    u_calc/rand_u5/clk_IBUF_BUFG
                         clock pessimism             -0.228     1.897    
    SLICE_X58Y81         FDCE (Remov_FDCE_C_CLR)     -0.036     1.861    u_calc/rand_u5/r_s1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s2_reg[15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.081ns (18.664%)  route 0.353ns (81.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.242ns (routing 0.452ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.511ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X60Y58         net (fo=17250, routed)       1.242     1.802    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.081     1.883    reset_calculator_reg/Q
    SLICE_X58Y81         net (fo=4550, unset)         0.353     2.236    u_calc/rand_u5/reset_calculator
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X58Y81         net (fo=17250, routed)       1.396     2.125    u_calc/rand_u5/clk_IBUF_BUFG
                         clock pessimism             -0.228     1.897    
    SLICE_X58Y81         FDCE (Remov_FDCE_C_CLR)     -0.036     1.861    u_calc/rand_u5/r_s2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s3_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.081ns (18.664%)  route 0.353ns (81.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.242ns (routing 0.452ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.511ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X60Y58         net (fo=17250, routed)       1.242     1.802    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.081     1.883    reset_calculator_reg/Q
    SLICE_X58Y81         net (fo=4550, unset)         0.353     2.236    u_calc/rand_u5/reset_calculator
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X58Y81         net (fo=17250, routed)       1.396     2.125    u_calc/rand_u5/clk_IBUF_BUFG
                         clock pessimism             -0.228     1.897    
    SLICE_X58Y81         FDCE (Remov_FDCE_C_CLR)     -0.036     1.861    u_calc/rand_u5/r_s3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u2/r_s1_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.081ns (18.493%)  route 0.357ns (81.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.242ns (routing 0.452ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.511ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X60Y58         net (fo=17250, routed)       1.242     1.802    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.081     1.883    reset_calculator_reg/Q
    SLICE_X59Y94         net (fo=4550, unset)         0.357     2.240    u_calc/rand_u2/reset_calculator
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X59Y94         net (fo=17250, routed)       1.390     2.119    u_calc/rand_u2/clk_IBUF_BUFG
                         clock pessimism             -0.228     1.891    
    SLICE_X59Y94         FDCE (Remov_FDCE_C_CLR)     -0.036     1.855    u_calc/rand_u2/r_s1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u2/r_s3_reg[14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.081ns (18.493%)  route 0.357ns (81.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.242ns (routing 0.452ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.511ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X60Y58         net (fo=17250, routed)       1.242     1.802    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.081     1.883    reset_calculator_reg/Q
    SLICE_X59Y94         net (fo=4550, unset)         0.357     2.240    u_calc/rand_u2/reset_calculator
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X59Y94         net (fo=17250, routed)       1.390     2.119    u_calc/rand_u2/clk_IBUF_BUFG
                         clock pessimism             -0.228     1.891    
    SLICE_X59Y94         FDCE (Remov_FDCE_C_CLR)     -0.036     1.855    u_calc/rand_u2/r_s3_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u2/r_s3_reg[22]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.081ns (18.493%)  route 0.357ns (81.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.242ns (routing 0.452ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.511ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X60Y58         net (fo=17250, routed)       1.242     1.802    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.081     1.883    reset_calculator_reg/Q
    SLICE_X59Y94         net (fo=4550, unset)         0.357     2.240    u_calc/rand_u2/reset_calculator
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X59Y94         net (fo=17250, routed)       1.390     2.119    u_calc/rand_u2/clk_IBUF_BUFG
                         clock pessimism             -0.228     1.891    
    SLICE_X59Y94         FDCE (Remov_FDCE_C_CLR)     -0.036     1.855    u_calc/rand_u2/r_s3_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u2/r_s2_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.081ns (18.409%)  route 0.359ns (81.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.242ns (routing 0.452ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.511ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X60Y58         net (fo=17250, routed)       1.242     1.802    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.081     1.883    reset_calculator_reg/Q
    SLICE_X58Y94         net (fo=4550, unset)         0.359     2.242    u_calc/rand_u2/reset_calculator
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X58Y94         net (fo=17250, routed)       1.391     2.120    u_calc/rand_u2/clk_IBUF_BUFG
                         clock pessimism             -0.228     1.892    
    SLICE_X58Y94         FDCE (Remov_FDCE_C_CLR)     -0.036     1.856    u_calc/rand_u2/r_s2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u2/r_s2_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.081ns (18.409%)  route 0.359ns (81.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.242ns (routing 0.452ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.511ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X60Y58         net (fo=17250, routed)       1.242     1.802    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.081     1.883    reset_calculator_reg/Q
    SLICE_X58Y94         net (fo=4550, unset)         0.359     2.242    u_calc/rand_u2/reset_calculator
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X58Y94         net (fo=17250, routed)       1.391     2.120    u_calc/rand_u2/clk_IBUF_BUFG
                         clock pessimism             -0.228     1.892    
    SLICE_X58Y94         FDCE (Remov_FDCE_C_CLR)     -0.036     1.856    u_calc/rand_u2/r_s2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u2/r_s3_reg[17]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.081ns (18.409%)  route 0.359ns (81.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.242ns (routing 0.452ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.511ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X60Y58         net (fo=17250, routed)       1.242     1.802    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.081     1.883    reset_calculator_reg/Q
    SLICE_X58Y94         net (fo=4550, unset)         0.359     2.242    u_calc/rand_u2/reset_calculator
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X58Y94         net (fo=17250, routed)       1.391     2.120    u_calc/rand_u2/clk_IBUF_BUFG
                         clock pessimism             -0.228     1.892    
    SLICE_X58Y94         FDCE (Remov_FDCE_C_CLR)     -0.036     1.856    u_calc/rand_u2/r_s3_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u2/r_s3_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.081ns (18.409%)  route 0.359ns (81.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.242ns (routing 0.452ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.511ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X60Y58         net (fo=17250, routed)       1.242     1.802    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.081     1.883    reset_calculator_reg/Q
    SLICE_X58Y94         net (fo=4550, unset)         0.359     2.242    u_calc/rand_u2/reset_calculator
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X58Y94         net (fo=17250, routed)       1.391     2.120    u_calc/rand_u2/clk_IBUF_BUFG
                         clock pessimism             -0.228     1.892    
    SLICE_X58Y94         FDCE (Remov_FDCE_C_CLR)     -0.036     1.856    u_calc/rand_u2/r_s3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s2_reg[26]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.081ns (18.837%)  route 0.349ns (81.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.242ns (routing 0.452ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.381ns (routing 0.511ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X60Y58         net (fo=17250, routed)       1.242     1.802    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.081     1.883    reset_calculator_reg/Q
    SLICE_X58Y80         net (fo=4550, unset)         0.349     2.232    u_calc/rand_u5/reset_calculator
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X58Y80         net (fo=17250, routed)       1.381     2.110    u_calc/rand_u5/clk_IBUF_BUFG
                         clock pessimism             -0.228     1.882    
    SLICE_X58Y80         FDCE (Remov_FDCE_C_CLR)     -0.036     1.846    u_calc/rand_u5/r_s2_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s3_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.081ns (18.837%)  route 0.349ns (81.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.242ns (routing 0.452ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.381ns (routing 0.511ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X60Y58         net (fo=17250, routed)       1.242     1.802    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.081     1.883    reset_calculator_reg/Q
    SLICE_X58Y80         net (fo=4550, unset)         0.349     2.232    u_calc/rand_u5/reset_calculator
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X58Y80         net (fo=17250, routed)       1.381     2.110    u_calc/rand_u5/clk_IBUF_BUFG
                         clock pessimism             -0.228     1.882    
    SLICE_X58Y80         FDCE (Remov_FDCE_C_CLR)     -0.036     1.846    u_calc/rand_u5/r_s3_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u2/r_s1_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.081ns (18.284%)  route 0.362ns (81.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.242ns (routing 0.452ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.511ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X60Y58         net (fo=17250, routed)       1.242     1.802    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.081     1.883    reset_calculator_reg/Q
    SLICE_X58Y94         net (fo=4550, unset)         0.362     2.245    u_calc/rand_u2/reset_calculator
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X58Y94         net (fo=17250, routed)       1.392     2.121    u_calc/rand_u2/clk_IBUF_BUFG
                         clock pessimism             -0.228     1.893    
    SLICE_X58Y94         FDCE (Remov_FDCE_C_CLR)     -0.036     1.857    u_calc/rand_u2/r_s1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.388    




