# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Trojan.srcs/sources_1/imports/Lab1_Provided_Code/sseg_des.vhd" \

# Do not sort compile order
nosort
