Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Dec 02 14:41:27 2016
| Host         : DESKTOP-G26N4G8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file gpsImode_wrapper_timing_summary_routed.rpt -rpx gpsImode_wrapper_timing_summary_routed.rpx
| Design       : gpsImode_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 43 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.979        0.000                      0                 5490        0.056        0.000                      0                 5490        4.020        0.000                       0                  2244  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.979        0.000                      0                 5350        0.056        0.000                      0                 5350        4.020        0.000                       0                  2244  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.106        0.000                      0                  140        1.970        0.000                      0                  140  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.979ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg14_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.209ns  (logic 0.580ns (8.045%)  route 6.629ns (91.955%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.686     2.980    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=161, routed)         2.788     6.224    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X39Y95         LUT1 (Prop_lut1_I0_O)        0.124     6.348 r  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=795, routed)         3.842    10.189    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X62Y92         FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg14_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.539    12.718    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y92         FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                         clock pessimism              0.129    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X62Y92         FDRE (Setup_fdre_C_R)       -0.524    12.169    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg14_reg[0]
  -------------------------------------------------------------------
                         required time                         12.169    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg9_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.381ns  (logic 0.580ns (7.858%)  route 6.801ns (92.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.686     2.980    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=161, routed)         2.788     6.224    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X39Y95         LUT1 (Prop_lut1_I0_O)        0.124     6.348 r  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=795, routed)         4.014    10.361    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X62Y101        FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg9_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.715    12.894    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y101        FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg9_reg[22]/C
                         clock pessimism              0.129    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X62Y101        FDRE (Setup_fdre_C_R)       -0.524    12.345    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg9_reg[22]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             2.040ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.141ns  (logic 0.580ns (8.122%)  route 6.561ns (91.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.686     2.980    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=161, routed)         2.788     6.224    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X39Y95         LUT1 (Prop_lut1_I0_O)        0.124     6.348 r  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=795, routed)         3.773    10.121    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X54Y85         FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.531    12.710    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y85         FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.129    12.839    
                         clock uncertainty           -0.154    12.685    
    SLICE_X54Y85         FDRE (Setup_fdre_C_R)       -0.524    12.161    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.161    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                  2.040    

Slack (MET) :             2.040ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.141ns  (logic 0.580ns (8.122%)  route 6.561ns (91.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.686     2.980    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=161, routed)         2.788     6.224    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X39Y95         LUT1 (Prop_lut1_I0_O)        0.124     6.348 r  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=795, routed)         3.773    10.121    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X54Y85         FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.531    12.710    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y85         FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.129    12.839    
                         clock uncertainty           -0.154    12.685    
    SLICE_X54Y85         FDRE (Setup_fdre_C_R)       -0.524    12.161    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.161    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                  2.040    

Slack (MET) :             2.040ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.141ns  (logic 0.580ns (8.122%)  route 6.561ns (91.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.686     2.980    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=161, routed)         2.788     6.224    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X39Y95         LUT1 (Prop_lut1_I0_O)        0.124     6.348 r  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=795, routed)         3.773    10.121    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X54Y85         FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.531    12.710    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y85         FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.129    12.839    
                         clock uncertainty           -0.154    12.685    
    SLICE_X54Y85         FDRE (Setup_fdre_C_R)       -0.524    12.161    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.161    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                  2.040    

Slack (MET) :             2.074ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg7_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.209ns  (logic 0.580ns (8.045%)  route 6.629ns (91.955%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.686     2.980    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=161, routed)         2.788     6.224    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X39Y95         LUT1 (Prop_lut1_I0_O)        0.124     6.348 r  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=795, routed)         3.842    10.189    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X63Y92         FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg7_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.539    12.718    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y92         FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg7_reg[0]/C
                         clock pessimism              0.129    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X63Y92         FDRE (Setup_fdre_C_R)       -0.429    12.264    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg7_reg[0]
  -------------------------------------------------------------------
                         required time                         12.264    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  2.074    

Slack (MET) :             2.079ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg0_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.381ns  (logic 0.580ns (7.858%)  route 6.801ns (92.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.686     2.980    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=161, routed)         2.788     6.224    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X39Y95         LUT1 (Prop_lut1_I0_O)        0.124     6.348 r  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=795, routed)         4.014    10.361    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X63Y101        FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg0_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.715    12.894    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y101        FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                         clock pessimism              0.129    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X63Y101        FDRE (Setup_fdre_C_R)       -0.429    12.440    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg0_reg[16]
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                  2.079    

Slack (MET) :             2.079ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg0_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.381ns  (logic 0.580ns (7.858%)  route 6.801ns (92.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.686     2.980    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=161, routed)         2.788     6.224    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X39Y95         LUT1 (Prop_lut1_I0_O)        0.124     6.348 r  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=795, routed)         4.014    10.361    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X63Y101        FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg0_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.715    12.894    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y101        FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg0_reg[17]/C
                         clock pessimism              0.129    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X63Y101        FDRE (Setup_fdre_C_R)       -0.429    12.440    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg0_reg[17]
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                  2.079    

Slack (MET) :             2.079ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg0_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.381ns  (logic 0.580ns (7.858%)  route 6.801ns (92.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.686     2.980    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=161, routed)         2.788     6.224    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X39Y95         LUT1 (Prop_lut1_I0_O)        0.124     6.348 r  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=795, routed)         4.014    10.361    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X63Y101        FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg0_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.715    12.894    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y101        FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
                         clock pessimism              0.129    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X63Y101        FDRE (Setup_fdre_C_R)       -0.429    12.440    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg0_reg[18]
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                  2.079    

Slack (MET) :             2.079ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg0_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.381ns  (logic 0.580ns (7.858%)  route 6.801ns (92.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.686     2.980    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=161, routed)         2.788     6.224    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X39Y95         LUT1 (Prop_lut1_I0_O)        0.124     6.348 r  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=795, routed)         4.014    10.361    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X63Y101        FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg0_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.715    12.894    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y101        FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
                         clock pessimism              0.129    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X63Y101        FDRE (Setup_fdre_C_R)       -0.429    12.440    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg0_reg[19]
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                  2.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.577     0.913    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y97         FDRE                                         r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.113     1.167    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X30Y96         SRLC32E                                      r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.844     1.210    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.392ns (75.549%)  route 0.127ns (24.451%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.578     0.914    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y99         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDCE (Prop_fdce_C_Q)         0.141     1.055 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[12]/Q
                         net (fo=3, routed)           0.126     1.181    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[12]
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.378 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.378    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[12]_i_1_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.432 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.432    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[16]_i_1_n_7
    SLICE_X59Y100        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.934     1.300    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y100        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[16]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X59Y100        FDCE (Hold_fdce_C_D)         0.105     1.370    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg4_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.258%)  route 0.329ns (66.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.578     0.914    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y97         FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg4_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE (Prop_fdre_C_Q)         0.164     1.078 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg4_reg[15]/Q
                         net (fo=1, routed)           0.329     1.407    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg4_reg_n_0_[15]
    SLICE_X65Y106        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.934     1.300    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y106        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[15]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X65Y106        FDCE (Hold_fdce_C_D)         0.070     1.335    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.355ns (67.138%)  route 0.174ns (32.862%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.578     0.914    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y99         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDCE (Prop_fdce_C_Q)         0.141     1.055 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[15]/Q
                         net (fo=3, routed)           0.173     1.228    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/TstartEdgeGet/time_counter_reg[15]
    SLICE_X56Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.273 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/TstartEdgeGet/time_counter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.273    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/TstartEdgeGet/time_counter[12]_i_2_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.388 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/TstartEdgeGet/time_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.388    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/TstartEdgeGet/time_counter_reg[12]_i_1_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.442 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/TstartEdgeGet/time_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.442    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/TstartEdgeGet_n_22
    SLICE_X56Y100        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.934     1.300    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y100        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[16]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X56Y100        FDCE (Hold_fdce_C_D)         0.105     1.370    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.403ns (76.056%)  route 0.127ns (23.944%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.578     0.914    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y99         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDCE (Prop_fdce_C_Q)         0.141     1.055 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[12]/Q
                         net (fo=3, routed)           0.126     1.181    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[12]
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.378 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.378    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[12]_i_1_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.443 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.443    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[16]_i_1_n_5
    SLICE_X59Y100        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.934     1.300    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y100        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[18]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X59Y100        FDCE (Hold_fdce_C_D)         0.105     1.370    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 gpsImode_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.271%)  route 0.134ns (48.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.550     0.886    gpsImode_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X33Y80         FDRE                                         r  gpsImode_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  gpsImode_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/Q
                         net (fo=3, routed)           0.134     1.161    gpsImode_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    SLICE_X32Y81         SRL16E                                       r  gpsImode_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.816     1.182    gpsImode_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X32Y81         SRL16E                                       r  gpsImode_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.281     0.901    
    SLICE_X32Y81         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.084    gpsImode_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.366ns (67.808%)  route 0.174ns (32.192%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.578     0.914    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y99         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDCE (Prop_fdce_C_Q)         0.141     1.055 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[15]/Q
                         net (fo=3, routed)           0.173     1.228    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/TstartEdgeGet/time_counter_reg[15]
    SLICE_X56Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.273 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/TstartEdgeGet/time_counter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.273    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/TstartEdgeGet/time_counter[12]_i_2_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.388 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/TstartEdgeGet/time_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.388    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/TstartEdgeGet/time_counter_reg[12]_i_1_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.453 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/TstartEdgeGet/time_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.453    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/TstartEdgeGet_n_20
    SLICE_X56Y100        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.934     1.300    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y100        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[18]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X56Y100        FDCE (Hold_fdce_C_D)         0.105     1.370    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg24_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.254ns (48.228%)  route 0.273ns (51.772%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.557     0.893    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y98         FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg24_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg24_reg[19]/Q
                         net (fo=1, routed)           0.050     1.107    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg24[19]
    SLICE_X47Y98         LUT5 (Prop_lut5_I0_O)        0.045     1.152 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata[19]_i_3/O
                         net (fo=1, routed)           0.223     1.374    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata[19]_i_3_n_0
    SLICE_X47Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.419 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     1.419    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X47Y100        FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.911     1.277    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y100        FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.091     1.333    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.914%)  route 0.179ns (49.086%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.659     0.995    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.179     1.315    gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[22]
    SLICE_X27Y96         LUT4 (Prop_lut4_I0_O)        0.045     1.360 r  gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[23]_i_1/O
                         net (fo=1, routed)           0.000     1.360    gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[23]
    SLICE_X27Y96         FDRE                                         r  gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.843     1.209    gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X27Y96         FDRE                                         r  gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/C
                         clock pessimism             -0.035     1.174    
    SLICE_X27Y96         FDRE (Hold_fdre_C_D)         0.092     1.266    gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.428ns (77.135%)  route 0.127ns (22.865%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.578     0.914    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y99         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDCE (Prop_fdce_C_Q)         0.141     1.055 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[12]/Q
                         net (fo=3, routed)           0.126     1.181    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[12]
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.378 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.378    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[12]_i_1_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.468 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.468    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[16]_i_1_n_6
    SLICE_X59Y100        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.934     1.300    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y100        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[17]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X59Y100        FDCE (Hold_fdce_C_D)         0.105     1.370    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y84    gpsImode_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X29Y84    gpsImode_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X29Y84    gpsImode_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X29Y84    gpsImode_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X59Y98    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X59Y98    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X59Y99    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X59Y99    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X59Y99    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[14]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y106   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y106   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y106   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y106   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y106   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y105   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y105   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y81    gpsImode_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y81    gpsImode_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y81    gpsImode_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y102   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y102   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y100   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y100   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y100   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y100   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y102   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y102   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y101   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y101   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.970ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.378ns  (logic 0.580ns (7.861%)  route 6.798ns (92.139%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.686     2.980    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=161, routed)         2.788     6.224    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X39Y95         LUT1 (Prop_lut1_I0_O)        0.124     6.348 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=795, routed)         4.011    10.358    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X64Y106        FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.715    12.894    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y106        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[21]/C
                         clock pessimism              0.129    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X64Y106        FDCE (Recov_fdce_C_CLR)     -0.405    12.464    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[21]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.378ns  (logic 0.580ns (7.861%)  route 6.798ns (92.139%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.686     2.980    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=161, routed)         2.788     6.224    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X39Y95         LUT1 (Prop_lut1_I0_O)        0.124     6.348 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=795, routed)         4.011    10.358    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X64Y106        FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.715    12.894    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y106        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[23]/C
                         clock pessimism              0.129    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X64Y106        FDCE (Recov_fdce_C_CLR)     -0.405    12.464    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[23]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.378ns  (logic 0.580ns (7.861%)  route 6.798ns (92.139%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.686     2.980    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=161, routed)         2.788     6.224    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X39Y95         LUT1 (Prop_lut1_I0_O)        0.124     6.348 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=795, routed)         4.011    10.358    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X64Y106        FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.715    12.894    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y106        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[4]/C
                         clock pessimism              0.129    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X64Y106        FDCE (Recov_fdce_C_CLR)     -0.405    12.464    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[4]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.378ns  (logic 0.580ns (7.861%)  route 6.798ns (92.139%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.686     2.980    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=161, routed)         2.788     6.224    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X39Y95         LUT1 (Prop_lut1_I0_O)        0.124     6.348 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=795, routed)         4.011    10.358    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X64Y106        FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.715    12.894    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y106        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[6]/C
                         clock pessimism              0.129    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X64Y106        FDCE (Recov_fdce_C_CLR)     -0.405    12.464    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[6]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.110ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 0.580ns (7.866%)  route 6.794ns (92.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.686     2.980    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=161, routed)         2.788     6.224    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X39Y95         LUT1 (Prop_lut1_I0_O)        0.124     6.348 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=795, routed)         4.006    10.354    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X65Y106        FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.715    12.894    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y106        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[15]/C
                         clock pessimism              0.129    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X65Y106        FDCE (Recov_fdce_C_CLR)     -0.405    12.464    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[15]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                         -10.354    
  -------------------------------------------------------------------
                         slack                                  2.110    

Slack (MET) :             2.110ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 0.580ns (7.866%)  route 6.794ns (92.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.686     2.980    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=161, routed)         2.788     6.224    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X39Y95         LUT1 (Prop_lut1_I0_O)        0.124     6.348 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=795, routed)         4.006    10.354    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X65Y106        FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.715    12.894    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y106        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[16]/C
                         clock pessimism              0.129    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X65Y106        FDCE (Recov_fdce_C_CLR)     -0.405    12.464    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[16]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                         -10.354    
  -------------------------------------------------------------------
                         slack                                  2.110    

Slack (MET) :             2.110ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 0.580ns (7.866%)  route 6.794ns (92.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.686     2.980    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=161, routed)         2.788     6.224    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X39Y95         LUT1 (Prop_lut1_I0_O)        0.124     6.348 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=795, routed)         4.006    10.354    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X65Y106        FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.715    12.894    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y106        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[18]/C
                         clock pessimism              0.129    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X65Y106        FDCE (Recov_fdce_C_CLR)     -0.405    12.464    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[18]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                         -10.354    
  -------------------------------------------------------------------
                         slack                                  2.110    

Slack (MET) :             2.110ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 0.580ns (7.866%)  route 6.794ns (92.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.686     2.980    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=161, routed)         2.788     6.224    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X39Y95         LUT1 (Prop_lut1_I0_O)        0.124     6.348 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=795, routed)         4.006    10.354    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X65Y106        FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.715    12.894    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y106        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[19]/C
                         clock pessimism              0.129    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X65Y106        FDCE (Recov_fdce_C_CLR)     -0.405    12.464    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[19]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                         -10.354    
  -------------------------------------------------------------------
                         slack                                  2.110    

Slack (MET) :             2.300ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/TstopEdgeGet7/temp1_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 0.580ns (8.285%)  route 6.421ns (91.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.686     2.980    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=161, routed)         2.788     6.224    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X39Y95         LUT1 (Prop_lut1_I0_O)        0.124     6.348 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=795, routed)         3.633     9.981    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/TstopEdgeGet7/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X55Y87         FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/TstopEdgeGet7/temp1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.532    12.711    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/TstopEdgeGet7/s00_axi_aclk
    SLICE_X55Y87         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/TstopEdgeGet7/temp1_reg/C
                         clock pessimism              0.129    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X55Y87         FDCE (Recov_fdce_C_CLR)     -0.405    12.281    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/TstopEdgeGet7/temp1_reg
  -------------------------------------------------------------------
                         required time                         12.281    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  2.300    

Slack (MET) :             2.300ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/TstopEdgeGet7/temp2_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 0.580ns (8.285%)  route 6.421ns (91.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.686     2.980    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=161, routed)         2.788     6.224    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X39Y95         LUT1 (Prop_lut1_I0_O)        0.124     6.348 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=795, routed)         3.633     9.981    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/TstopEdgeGet7/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X55Y87         FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/TstopEdgeGet7/temp2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        1.532    12.711    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/TstopEdgeGet7/s00_axi_aclk
    SLICE_X55Y87         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/TstopEdgeGet7/temp2_reg/C
                         clock pessimism              0.129    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X55Y87         FDCE (Recov_fdce_C_CLR)     -0.405    12.281    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/TstopEdgeGet7/temp2_reg
  -------------------------------------------------------------------
                         required time                         12.281    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  2.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.970ns  (arrival time - required time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_AluTrigger_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.186ns (8.639%)  route 1.967ns (91.361%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.567     0.903    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=161, routed)         1.367     2.410    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X39Y95         LUT1 (Prop_lut1_I0_O)        0.045     2.455 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=795, routed)         0.600     3.056    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X65Y90         FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_AluTrigger_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.847     1.213    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y90         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_AluTrigger_reg/C
                         clock pessimism             -0.035     1.178    
    SLICE_X65Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.086    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_AluTrigger_reg
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           3.056    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             1.970ns  (arrival time - required time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_StartDis_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.186ns (8.639%)  route 1.967ns (91.361%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.567     0.903    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=161, routed)         1.367     2.410    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X39Y95         LUT1 (Prop_lut1_I0_O)        0.045     2.455 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=795, routed)         0.600     3.056    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X65Y90         FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_StartDis_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.847     1.213    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y90         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_StartDis_reg/C
                         clock pessimism             -0.035     1.178    
    SLICE_X65Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.086    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_StartDis_reg
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           3.056    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             1.974ns  (arrival time - required time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_addr_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.186ns (8.621%)  route 1.971ns (91.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.567     0.903    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=161, routed)         1.367     2.410    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X39Y95         LUT1 (Prop_lut1_I0_O)        0.045     2.455 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=795, routed)         0.605     3.060    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X64Y90         FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.847     1.213    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y90         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_addr_reg[0]/C
                         clock pessimism             -0.035     1.178    
    SLICE_X64Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.086    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  1.974    

Slack (MET) :             1.974ns  (arrival time - required time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.186ns (8.621%)  route 1.971ns (91.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.567     0.903    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=161, routed)         1.367     2.410    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X39Y95         LUT1 (Prop_lut1_I0_O)        0.045     2.455 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=795, routed)         0.605     3.060    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X64Y90         FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.847     1.213    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y90         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[0]/C
                         clock pessimism             -0.035     1.178    
    SLICE_X64Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.086    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  1.974    

Slack (MET) :             1.974ns  (arrival time - required time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.186ns (8.621%)  route 1.971ns (91.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.567     0.903    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=161, routed)         1.367     2.410    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X39Y95         LUT1 (Prop_lut1_I0_O)        0.045     2.455 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=795, routed)         0.605     3.060    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X64Y90         FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.847     1.213    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y90         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[7]/C
                         clock pessimism             -0.035     1.178    
    SLICE_X64Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.086    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  1.974    

Slack (MET) :             1.977ns  (arrival time - required time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_csn_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.186ns (8.621%)  route 1.971ns (91.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.567     0.903    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=161, routed)         1.367     2.410    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X39Y95         LUT1 (Prop_lut1_I0_O)        0.045     2.455 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=795, routed)         0.605     3.060    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X64Y90         FDPE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_csn_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.847     1.213    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y90         FDPE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_csn_reg/C
                         clock pessimism             -0.035     1.178    
    SLICE_X64Y90         FDPE (Remov_fdpe_C_PRE)     -0.095     1.083    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_csn_reg
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             2.038ns  (arrival time - required time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_StopDis2_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.186ns (8.285%)  route 2.059ns (91.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.567     0.903    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=161, routed)         1.367     2.410    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X39Y95         LUT1 (Prop_lut1_I0_O)        0.045     2.455 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=795, routed)         0.692     3.148    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X62Y88         FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_StopDis2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.846     1.212    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y88         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_StopDis2_reg/C
                         clock pessimism             -0.035     1.177    
    SLICE_X62Y88         FDCE (Remov_fdce_C_CLR)     -0.067     1.110    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_StopDis2_reg
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           3.148    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             2.038ns  (arrival time - required time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_addr_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.186ns (8.285%)  route 2.059ns (91.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.567     0.903    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=161, routed)         1.367     2.410    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X39Y95         LUT1 (Prop_lut1_I0_O)        0.045     2.455 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=795, routed)         0.692     3.148    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X62Y88         FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.846     1.212    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y88         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_addr_reg[1]/C
                         clock pessimism             -0.035     1.177    
    SLICE_X62Y88         FDCE (Remov_fdce_C_CLR)     -0.067     1.110    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           3.148    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             2.038ns  (arrival time - required time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_addr_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.186ns (8.285%)  route 2.059ns (91.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.567     0.903    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=161, routed)         1.367     2.410    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X39Y95         LUT1 (Prop_lut1_I0_O)        0.045     2.455 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=795, routed)         0.692     3.148    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X62Y88         FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.846     1.212    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y88         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_addr_reg[2]/C
                         clock pessimism             -0.035     1.177    
    SLICE_X62Y88         FDCE (Remov_fdce_C_CLR)     -0.067     1.110    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           3.148    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             2.038ns  (arrival time - required time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_addr_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.186ns (8.285%)  route 2.059ns (91.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.567     0.903    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=161, routed)         1.367     2.410    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X39Y95         LUT1 (Prop_lut1_I0_O)        0.045     2.455 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=795, routed)         0.692     3.148    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X62Y88         FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2244, routed)        0.846     1.212    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y88         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_addr_reg[3]/C
                         clock pessimism             -0.035     1.177    
    SLICE_X62Y88         FDCE (Remov_fdce_C_CLR)     -0.067     1.110    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           3.148    
  -------------------------------------------------------------------
                         slack                                  2.038    





