
gyro_CRM_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005a34  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000338  08005c08  08005c08  00015c08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f40  08005f40  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08005f40  08005f40  00015f40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005f48  08005f48  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f48  08005f48  00015f48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005f4c  08005f4c  00015f4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08005f50  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c8  200001dc  0800612c  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002a4  0800612c  000202a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009b2a  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000192c  00000000  00000000  00029d36  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000910  00000000  00000000  0002b668  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000838  00000000  00000000  0002bf78  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00021f88  00000000  00000000  0002c7b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000079da  00000000  00000000  0004e738  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c9d30  00000000  00000000  00056112  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0011fe42  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003298  00000000  00000000  0011fec0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005bec 	.word	0x08005bec

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	08005bec 	.word	0x08005bec

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f8c:	4b0e      	ldr	r3, [pc, #56]	; (8000fc8 <HAL_Init+0x40>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	4a0d      	ldr	r2, [pc, #52]	; (8000fc8 <HAL_Init+0x40>)
 8000f92:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f96:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f98:	4b0b      	ldr	r3, [pc, #44]	; (8000fc8 <HAL_Init+0x40>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	4a0a      	ldr	r2, [pc, #40]	; (8000fc8 <HAL_Init+0x40>)
 8000f9e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000fa2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fa4:	4b08      	ldr	r3, [pc, #32]	; (8000fc8 <HAL_Init+0x40>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4a07      	ldr	r2, [pc, #28]	; (8000fc8 <HAL_Init+0x40>)
 8000faa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fb0:	2003      	movs	r0, #3
 8000fb2:	f000 f92f 	bl	8001214 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fb6:	2000      	movs	r0, #0
 8000fb8:	f000 f808 	bl	8000fcc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fbc:	f002 f87a 	bl	80030b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fc0:	2300      	movs	r3, #0
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	40023c00 	.word	0x40023c00

08000fcc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fd4:	4b12      	ldr	r3, [pc, #72]	; (8001020 <HAL_InitTick+0x54>)
 8000fd6:	681a      	ldr	r2, [r3, #0]
 8000fd8:	4b12      	ldr	r3, [pc, #72]	; (8001024 <HAL_InitTick+0x58>)
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	4619      	mov	r1, r3
 8000fde:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fe2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fe6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fea:	4618      	mov	r0, r3
 8000fec:	f000 f939 	bl	8001262 <HAL_SYSTICK_Config>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d001      	beq.n	8000ffa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	e00e      	b.n	8001018 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	2b0f      	cmp	r3, #15
 8000ffe:	d80a      	bhi.n	8001016 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001000:	2200      	movs	r2, #0
 8001002:	6879      	ldr	r1, [r7, #4]
 8001004:	f04f 30ff 	mov.w	r0, #4294967295
 8001008:	f000 f90f 	bl	800122a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800100c:	4a06      	ldr	r2, [pc, #24]	; (8001028 <HAL_InitTick+0x5c>)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001012:	2300      	movs	r3, #0
 8001014:	e000      	b.n	8001018 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001016:	2301      	movs	r3, #1
}
 8001018:	4618      	mov	r0, r3
 800101a:	3708      	adds	r7, #8
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}
 8001020:	20000008 	.word	0x20000008
 8001024:	20000004 	.word	0x20000004
 8001028:	20000000 	.word	0x20000000

0800102c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001030:	4b06      	ldr	r3, [pc, #24]	; (800104c <HAL_IncTick+0x20>)
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	461a      	mov	r2, r3
 8001036:	4b06      	ldr	r3, [pc, #24]	; (8001050 <HAL_IncTick+0x24>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	4413      	add	r3, r2
 800103c:	4a04      	ldr	r2, [pc, #16]	; (8001050 <HAL_IncTick+0x24>)
 800103e:	6013      	str	r3, [r2, #0]
}
 8001040:	bf00      	nop
 8001042:	46bd      	mov	sp, r7
 8001044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop
 800104c:	20000004 	.word	0x20000004
 8001050:	20000204 	.word	0x20000204

08001054 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001054:	b480      	push	{r7}
 8001056:	af00      	add	r7, sp, #0
  return uwTick;
 8001058:	4b03      	ldr	r3, [pc, #12]	; (8001068 <HAL_GetTick+0x14>)
 800105a:	681b      	ldr	r3, [r3, #0]
}
 800105c:	4618      	mov	r0, r3
 800105e:	46bd      	mov	sp, r7
 8001060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop
 8001068:	20000204 	.word	0x20000204

0800106c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b084      	sub	sp, #16
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001074:	f7ff ffee 	bl	8001054 <HAL_GetTick>
 8001078:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001084:	d005      	beq.n	8001092 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001086:	4b09      	ldr	r3, [pc, #36]	; (80010ac <HAL_Delay+0x40>)
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	461a      	mov	r2, r3
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	4413      	add	r3, r2
 8001090:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001092:	bf00      	nop
 8001094:	f7ff ffde 	bl	8001054 <HAL_GetTick>
 8001098:	4602      	mov	r2, r0
 800109a:	68bb      	ldr	r3, [r7, #8]
 800109c:	1ad3      	subs	r3, r2, r3
 800109e:	68fa      	ldr	r2, [r7, #12]
 80010a0:	429a      	cmp	r2, r3
 80010a2:	d8f7      	bhi.n	8001094 <HAL_Delay+0x28>
  {
  }
}
 80010a4:	bf00      	nop
 80010a6:	3710      	adds	r7, #16
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	20000004 	.word	0x20000004

080010b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b085      	sub	sp, #20
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	f003 0307 	and.w	r3, r3, #7
 80010be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010c0:	4b0c      	ldr	r3, [pc, #48]	; (80010f4 <__NVIC_SetPriorityGrouping+0x44>)
 80010c2:	68db      	ldr	r3, [r3, #12]
 80010c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010c6:	68ba      	ldr	r2, [r7, #8]
 80010c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80010cc:	4013      	ands	r3, r2
 80010ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010d4:	68bb      	ldr	r3, [r7, #8]
 80010d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80010dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010e2:	4a04      	ldr	r2, [pc, #16]	; (80010f4 <__NVIC_SetPriorityGrouping+0x44>)
 80010e4:	68bb      	ldr	r3, [r7, #8]
 80010e6:	60d3      	str	r3, [r2, #12]
}
 80010e8:	bf00      	nop
 80010ea:	3714      	adds	r7, #20
 80010ec:	46bd      	mov	sp, r7
 80010ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f2:	4770      	bx	lr
 80010f4:	e000ed00 	.word	0xe000ed00

080010f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010fc:	4b04      	ldr	r3, [pc, #16]	; (8001110 <__NVIC_GetPriorityGrouping+0x18>)
 80010fe:	68db      	ldr	r3, [r3, #12]
 8001100:	0a1b      	lsrs	r3, r3, #8
 8001102:	f003 0307 	and.w	r3, r3, #7
}
 8001106:	4618      	mov	r0, r3
 8001108:	46bd      	mov	sp, r7
 800110a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110e:	4770      	bx	lr
 8001110:	e000ed00 	.word	0xe000ed00

08001114 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001114:	b480      	push	{r7}
 8001116:	b083      	sub	sp, #12
 8001118:	af00      	add	r7, sp, #0
 800111a:	4603      	mov	r3, r0
 800111c:	6039      	str	r1, [r7, #0]
 800111e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001120:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001124:	2b00      	cmp	r3, #0
 8001126:	db0a      	blt.n	800113e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	b2da      	uxtb	r2, r3
 800112c:	490c      	ldr	r1, [pc, #48]	; (8001160 <__NVIC_SetPriority+0x4c>)
 800112e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001132:	0112      	lsls	r2, r2, #4
 8001134:	b2d2      	uxtb	r2, r2
 8001136:	440b      	add	r3, r1
 8001138:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800113c:	e00a      	b.n	8001154 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	b2da      	uxtb	r2, r3
 8001142:	4908      	ldr	r1, [pc, #32]	; (8001164 <__NVIC_SetPriority+0x50>)
 8001144:	79fb      	ldrb	r3, [r7, #7]
 8001146:	f003 030f 	and.w	r3, r3, #15
 800114a:	3b04      	subs	r3, #4
 800114c:	0112      	lsls	r2, r2, #4
 800114e:	b2d2      	uxtb	r2, r2
 8001150:	440b      	add	r3, r1
 8001152:	761a      	strb	r2, [r3, #24]
}
 8001154:	bf00      	nop
 8001156:	370c      	adds	r7, #12
 8001158:	46bd      	mov	sp, r7
 800115a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115e:	4770      	bx	lr
 8001160:	e000e100 	.word	0xe000e100
 8001164:	e000ed00 	.word	0xe000ed00

08001168 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001168:	b480      	push	{r7}
 800116a:	b089      	sub	sp, #36	; 0x24
 800116c:	af00      	add	r7, sp, #0
 800116e:	60f8      	str	r0, [r7, #12]
 8001170:	60b9      	str	r1, [r7, #8]
 8001172:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	f003 0307 	and.w	r3, r3, #7
 800117a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800117c:	69fb      	ldr	r3, [r7, #28]
 800117e:	f1c3 0307 	rsb	r3, r3, #7
 8001182:	2b04      	cmp	r3, #4
 8001184:	bf28      	it	cs
 8001186:	2304      	movcs	r3, #4
 8001188:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800118a:	69fb      	ldr	r3, [r7, #28]
 800118c:	3304      	adds	r3, #4
 800118e:	2b06      	cmp	r3, #6
 8001190:	d902      	bls.n	8001198 <NVIC_EncodePriority+0x30>
 8001192:	69fb      	ldr	r3, [r7, #28]
 8001194:	3b03      	subs	r3, #3
 8001196:	e000      	b.n	800119a <NVIC_EncodePriority+0x32>
 8001198:	2300      	movs	r3, #0
 800119a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800119c:	f04f 32ff 	mov.w	r2, #4294967295
 80011a0:	69bb      	ldr	r3, [r7, #24]
 80011a2:	fa02 f303 	lsl.w	r3, r2, r3
 80011a6:	43da      	mvns	r2, r3
 80011a8:	68bb      	ldr	r3, [r7, #8]
 80011aa:	401a      	ands	r2, r3
 80011ac:	697b      	ldr	r3, [r7, #20]
 80011ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011b0:	f04f 31ff 	mov.w	r1, #4294967295
 80011b4:	697b      	ldr	r3, [r7, #20]
 80011b6:	fa01 f303 	lsl.w	r3, r1, r3
 80011ba:	43d9      	mvns	r1, r3
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011c0:	4313      	orrs	r3, r2
         );
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	3724      	adds	r7, #36	; 0x24
 80011c6:	46bd      	mov	sp, r7
 80011c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011cc:	4770      	bx	lr
	...

080011d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	3b01      	subs	r3, #1
 80011dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011e0:	d301      	bcc.n	80011e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011e2:	2301      	movs	r3, #1
 80011e4:	e00f      	b.n	8001206 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011e6:	4a0a      	ldr	r2, [pc, #40]	; (8001210 <SysTick_Config+0x40>)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	3b01      	subs	r3, #1
 80011ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011ee:	210f      	movs	r1, #15
 80011f0:	f04f 30ff 	mov.w	r0, #4294967295
 80011f4:	f7ff ff8e 	bl	8001114 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011f8:	4b05      	ldr	r3, [pc, #20]	; (8001210 <SysTick_Config+0x40>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011fe:	4b04      	ldr	r3, [pc, #16]	; (8001210 <SysTick_Config+0x40>)
 8001200:	2207      	movs	r2, #7
 8001202:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001204:	2300      	movs	r3, #0
}
 8001206:	4618      	mov	r0, r3
 8001208:	3708      	adds	r7, #8
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	e000e010 	.word	0xe000e010

08001214 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b082      	sub	sp, #8
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800121c:	6878      	ldr	r0, [r7, #4]
 800121e:	f7ff ff47 	bl	80010b0 <__NVIC_SetPriorityGrouping>
}
 8001222:	bf00      	nop
 8001224:	3708      	adds	r7, #8
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}

0800122a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800122a:	b580      	push	{r7, lr}
 800122c:	b086      	sub	sp, #24
 800122e:	af00      	add	r7, sp, #0
 8001230:	4603      	mov	r3, r0
 8001232:	60b9      	str	r1, [r7, #8]
 8001234:	607a      	str	r2, [r7, #4]
 8001236:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001238:	2300      	movs	r3, #0
 800123a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800123c:	f7ff ff5c 	bl	80010f8 <__NVIC_GetPriorityGrouping>
 8001240:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001242:	687a      	ldr	r2, [r7, #4]
 8001244:	68b9      	ldr	r1, [r7, #8]
 8001246:	6978      	ldr	r0, [r7, #20]
 8001248:	f7ff ff8e 	bl	8001168 <NVIC_EncodePriority>
 800124c:	4602      	mov	r2, r0
 800124e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001252:	4611      	mov	r1, r2
 8001254:	4618      	mov	r0, r3
 8001256:	f7ff ff5d 	bl	8001114 <__NVIC_SetPriority>
}
 800125a:	bf00      	nop
 800125c:	3718      	adds	r7, #24
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}

08001262 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001262:	b580      	push	{r7, lr}
 8001264:	b082      	sub	sp, #8
 8001266:	af00      	add	r7, sp, #0
 8001268:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800126a:	6878      	ldr	r0, [r7, #4]
 800126c:	f7ff ffb0 	bl	80011d0 <SysTick_Config>
 8001270:	4603      	mov	r3, r0
}
 8001272:	4618      	mov	r0, r3
 8001274:	3708      	adds	r7, #8
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
	...

0800127c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800127c:	b480      	push	{r7}
 800127e:	b089      	sub	sp, #36	; 0x24
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
 8001284:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001286:	2300      	movs	r3, #0
 8001288:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800128a:	2300      	movs	r3, #0
 800128c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800128e:	2300      	movs	r3, #0
 8001290:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001292:	2300      	movs	r3, #0
 8001294:	61fb      	str	r3, [r7, #28]
 8001296:	e165      	b.n	8001564 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001298:	2201      	movs	r2, #1
 800129a:	69fb      	ldr	r3, [r7, #28]
 800129c:	fa02 f303 	lsl.w	r3, r2, r3
 80012a0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	697a      	ldr	r2, [r7, #20]
 80012a8:	4013      	ands	r3, r2
 80012aa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80012ac:	693a      	ldr	r2, [r7, #16]
 80012ae:	697b      	ldr	r3, [r7, #20]
 80012b0:	429a      	cmp	r2, r3
 80012b2:	f040 8154 	bne.w	800155e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	2b02      	cmp	r3, #2
 80012bc:	d003      	beq.n	80012c6 <HAL_GPIO_Init+0x4a>
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	2b12      	cmp	r3, #18
 80012c4:	d123      	bne.n	800130e <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80012c6:	69fb      	ldr	r3, [r7, #28]
 80012c8:	08da      	lsrs	r2, r3, #3
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	3208      	adds	r2, #8
 80012ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80012d4:	69fb      	ldr	r3, [r7, #28]
 80012d6:	f003 0307 	and.w	r3, r3, #7
 80012da:	009b      	lsls	r3, r3, #2
 80012dc:	220f      	movs	r2, #15
 80012de:	fa02 f303 	lsl.w	r3, r2, r3
 80012e2:	43db      	mvns	r3, r3
 80012e4:	69ba      	ldr	r2, [r7, #24]
 80012e6:	4013      	ands	r3, r2
 80012e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	691a      	ldr	r2, [r3, #16]
 80012ee:	69fb      	ldr	r3, [r7, #28]
 80012f0:	f003 0307 	and.w	r3, r3, #7
 80012f4:	009b      	lsls	r3, r3, #2
 80012f6:	fa02 f303 	lsl.w	r3, r2, r3
 80012fa:	69ba      	ldr	r2, [r7, #24]
 80012fc:	4313      	orrs	r3, r2
 80012fe:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001300:	69fb      	ldr	r3, [r7, #28]
 8001302:	08da      	lsrs	r2, r3, #3
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	3208      	adds	r2, #8
 8001308:	69b9      	ldr	r1, [r7, #24]
 800130a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001314:	69fb      	ldr	r3, [r7, #28]
 8001316:	005b      	lsls	r3, r3, #1
 8001318:	2203      	movs	r2, #3
 800131a:	fa02 f303 	lsl.w	r3, r2, r3
 800131e:	43db      	mvns	r3, r3
 8001320:	69ba      	ldr	r2, [r7, #24]
 8001322:	4013      	ands	r3, r2
 8001324:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	f003 0203 	and.w	r2, r3, #3
 800132e:	69fb      	ldr	r3, [r7, #28]
 8001330:	005b      	lsls	r3, r3, #1
 8001332:	fa02 f303 	lsl.w	r3, r2, r3
 8001336:	69ba      	ldr	r2, [r7, #24]
 8001338:	4313      	orrs	r3, r2
 800133a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	69ba      	ldr	r2, [r7, #24]
 8001340:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	685b      	ldr	r3, [r3, #4]
 8001346:	2b01      	cmp	r3, #1
 8001348:	d00b      	beq.n	8001362 <HAL_GPIO_Init+0xe6>
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	2b02      	cmp	r3, #2
 8001350:	d007      	beq.n	8001362 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001356:	2b11      	cmp	r3, #17
 8001358:	d003      	beq.n	8001362 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	2b12      	cmp	r3, #18
 8001360:	d130      	bne.n	80013c4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	689b      	ldr	r3, [r3, #8]
 8001366:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001368:	69fb      	ldr	r3, [r7, #28]
 800136a:	005b      	lsls	r3, r3, #1
 800136c:	2203      	movs	r2, #3
 800136e:	fa02 f303 	lsl.w	r3, r2, r3
 8001372:	43db      	mvns	r3, r3
 8001374:	69ba      	ldr	r2, [r7, #24]
 8001376:	4013      	ands	r3, r2
 8001378:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	68da      	ldr	r2, [r3, #12]
 800137e:	69fb      	ldr	r3, [r7, #28]
 8001380:	005b      	lsls	r3, r3, #1
 8001382:	fa02 f303 	lsl.w	r3, r2, r3
 8001386:	69ba      	ldr	r2, [r7, #24]
 8001388:	4313      	orrs	r3, r2
 800138a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	69ba      	ldr	r2, [r7, #24]
 8001390:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001398:	2201      	movs	r2, #1
 800139a:	69fb      	ldr	r3, [r7, #28]
 800139c:	fa02 f303 	lsl.w	r3, r2, r3
 80013a0:	43db      	mvns	r3, r3
 80013a2:	69ba      	ldr	r2, [r7, #24]
 80013a4:	4013      	ands	r3, r2
 80013a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	091b      	lsrs	r3, r3, #4
 80013ae:	f003 0201 	and.w	r2, r3, #1
 80013b2:	69fb      	ldr	r3, [r7, #28]
 80013b4:	fa02 f303 	lsl.w	r3, r2, r3
 80013b8:	69ba      	ldr	r2, [r7, #24]
 80013ba:	4313      	orrs	r3, r2
 80013bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	69ba      	ldr	r2, [r7, #24]
 80013c2:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	68db      	ldr	r3, [r3, #12]
 80013c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80013ca:	69fb      	ldr	r3, [r7, #28]
 80013cc:	005b      	lsls	r3, r3, #1
 80013ce:	2203      	movs	r2, #3
 80013d0:	fa02 f303 	lsl.w	r3, r2, r3
 80013d4:	43db      	mvns	r3, r3
 80013d6:	69ba      	ldr	r2, [r7, #24]
 80013d8:	4013      	ands	r3, r2
 80013da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	689a      	ldr	r2, [r3, #8]
 80013e0:	69fb      	ldr	r3, [r7, #28]
 80013e2:	005b      	lsls	r3, r3, #1
 80013e4:	fa02 f303 	lsl.w	r3, r2, r3
 80013e8:	69ba      	ldr	r2, [r7, #24]
 80013ea:	4313      	orrs	r3, r2
 80013ec:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	69ba      	ldr	r2, [r7, #24]
 80013f2:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	f000 80ae 	beq.w	800155e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001402:	2300      	movs	r3, #0
 8001404:	60fb      	str	r3, [r7, #12]
 8001406:	4b5c      	ldr	r3, [pc, #368]	; (8001578 <HAL_GPIO_Init+0x2fc>)
 8001408:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800140a:	4a5b      	ldr	r2, [pc, #364]	; (8001578 <HAL_GPIO_Init+0x2fc>)
 800140c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001410:	6453      	str	r3, [r2, #68]	; 0x44
 8001412:	4b59      	ldr	r3, [pc, #356]	; (8001578 <HAL_GPIO_Init+0x2fc>)
 8001414:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001416:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800141a:	60fb      	str	r3, [r7, #12]
 800141c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800141e:	4a57      	ldr	r2, [pc, #348]	; (800157c <HAL_GPIO_Init+0x300>)
 8001420:	69fb      	ldr	r3, [r7, #28]
 8001422:	089b      	lsrs	r3, r3, #2
 8001424:	3302      	adds	r3, #2
 8001426:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800142a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800142c:	69fb      	ldr	r3, [r7, #28]
 800142e:	f003 0303 	and.w	r3, r3, #3
 8001432:	009b      	lsls	r3, r3, #2
 8001434:	220f      	movs	r2, #15
 8001436:	fa02 f303 	lsl.w	r3, r2, r3
 800143a:	43db      	mvns	r3, r3
 800143c:	69ba      	ldr	r2, [r7, #24]
 800143e:	4013      	ands	r3, r2
 8001440:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	4a4e      	ldr	r2, [pc, #312]	; (8001580 <HAL_GPIO_Init+0x304>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d025      	beq.n	8001496 <HAL_GPIO_Init+0x21a>
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	4a4d      	ldr	r2, [pc, #308]	; (8001584 <HAL_GPIO_Init+0x308>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d01f      	beq.n	8001492 <HAL_GPIO_Init+0x216>
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	4a4c      	ldr	r2, [pc, #304]	; (8001588 <HAL_GPIO_Init+0x30c>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d019      	beq.n	800148e <HAL_GPIO_Init+0x212>
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	4a4b      	ldr	r2, [pc, #300]	; (800158c <HAL_GPIO_Init+0x310>)
 800145e:	4293      	cmp	r3, r2
 8001460:	d013      	beq.n	800148a <HAL_GPIO_Init+0x20e>
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	4a4a      	ldr	r2, [pc, #296]	; (8001590 <HAL_GPIO_Init+0x314>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d00d      	beq.n	8001486 <HAL_GPIO_Init+0x20a>
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	4a49      	ldr	r2, [pc, #292]	; (8001594 <HAL_GPIO_Init+0x318>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d007      	beq.n	8001482 <HAL_GPIO_Init+0x206>
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	4a48      	ldr	r2, [pc, #288]	; (8001598 <HAL_GPIO_Init+0x31c>)
 8001476:	4293      	cmp	r3, r2
 8001478:	d101      	bne.n	800147e <HAL_GPIO_Init+0x202>
 800147a:	2306      	movs	r3, #6
 800147c:	e00c      	b.n	8001498 <HAL_GPIO_Init+0x21c>
 800147e:	2307      	movs	r3, #7
 8001480:	e00a      	b.n	8001498 <HAL_GPIO_Init+0x21c>
 8001482:	2305      	movs	r3, #5
 8001484:	e008      	b.n	8001498 <HAL_GPIO_Init+0x21c>
 8001486:	2304      	movs	r3, #4
 8001488:	e006      	b.n	8001498 <HAL_GPIO_Init+0x21c>
 800148a:	2303      	movs	r3, #3
 800148c:	e004      	b.n	8001498 <HAL_GPIO_Init+0x21c>
 800148e:	2302      	movs	r3, #2
 8001490:	e002      	b.n	8001498 <HAL_GPIO_Init+0x21c>
 8001492:	2301      	movs	r3, #1
 8001494:	e000      	b.n	8001498 <HAL_GPIO_Init+0x21c>
 8001496:	2300      	movs	r3, #0
 8001498:	69fa      	ldr	r2, [r7, #28]
 800149a:	f002 0203 	and.w	r2, r2, #3
 800149e:	0092      	lsls	r2, r2, #2
 80014a0:	4093      	lsls	r3, r2
 80014a2:	69ba      	ldr	r2, [r7, #24]
 80014a4:	4313      	orrs	r3, r2
 80014a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80014a8:	4934      	ldr	r1, [pc, #208]	; (800157c <HAL_GPIO_Init+0x300>)
 80014aa:	69fb      	ldr	r3, [r7, #28]
 80014ac:	089b      	lsrs	r3, r3, #2
 80014ae:	3302      	adds	r3, #2
 80014b0:	69ba      	ldr	r2, [r7, #24]
 80014b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014b6:	4b39      	ldr	r3, [pc, #228]	; (800159c <HAL_GPIO_Init+0x320>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014bc:	693b      	ldr	r3, [r7, #16]
 80014be:	43db      	mvns	r3, r3
 80014c0:	69ba      	ldr	r2, [r7, #24]
 80014c2:	4013      	ands	r3, r2
 80014c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d003      	beq.n	80014da <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80014d2:	69ba      	ldr	r2, [r7, #24]
 80014d4:	693b      	ldr	r3, [r7, #16]
 80014d6:	4313      	orrs	r3, r2
 80014d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80014da:	4a30      	ldr	r2, [pc, #192]	; (800159c <HAL_GPIO_Init+0x320>)
 80014dc:	69bb      	ldr	r3, [r7, #24]
 80014de:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80014e0:	4b2e      	ldr	r3, [pc, #184]	; (800159c <HAL_GPIO_Init+0x320>)
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014e6:	693b      	ldr	r3, [r7, #16]
 80014e8:	43db      	mvns	r3, r3
 80014ea:	69ba      	ldr	r2, [r7, #24]
 80014ec:	4013      	ands	r3, r2
 80014ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d003      	beq.n	8001504 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80014fc:	69ba      	ldr	r2, [r7, #24]
 80014fe:	693b      	ldr	r3, [r7, #16]
 8001500:	4313      	orrs	r3, r2
 8001502:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001504:	4a25      	ldr	r2, [pc, #148]	; (800159c <HAL_GPIO_Init+0x320>)
 8001506:	69bb      	ldr	r3, [r7, #24]
 8001508:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800150a:	4b24      	ldr	r3, [pc, #144]	; (800159c <HAL_GPIO_Init+0x320>)
 800150c:	689b      	ldr	r3, [r3, #8]
 800150e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001510:	693b      	ldr	r3, [r7, #16]
 8001512:	43db      	mvns	r3, r3
 8001514:	69ba      	ldr	r2, [r7, #24]
 8001516:	4013      	ands	r3, r2
 8001518:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001522:	2b00      	cmp	r3, #0
 8001524:	d003      	beq.n	800152e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001526:	69ba      	ldr	r2, [r7, #24]
 8001528:	693b      	ldr	r3, [r7, #16]
 800152a:	4313      	orrs	r3, r2
 800152c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800152e:	4a1b      	ldr	r2, [pc, #108]	; (800159c <HAL_GPIO_Init+0x320>)
 8001530:	69bb      	ldr	r3, [r7, #24]
 8001532:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001534:	4b19      	ldr	r3, [pc, #100]	; (800159c <HAL_GPIO_Init+0x320>)
 8001536:	68db      	ldr	r3, [r3, #12]
 8001538:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800153a:	693b      	ldr	r3, [r7, #16]
 800153c:	43db      	mvns	r3, r3
 800153e:	69ba      	ldr	r2, [r7, #24]
 8001540:	4013      	ands	r3, r2
 8001542:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800154c:	2b00      	cmp	r3, #0
 800154e:	d003      	beq.n	8001558 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001550:	69ba      	ldr	r2, [r7, #24]
 8001552:	693b      	ldr	r3, [r7, #16]
 8001554:	4313      	orrs	r3, r2
 8001556:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001558:	4a10      	ldr	r2, [pc, #64]	; (800159c <HAL_GPIO_Init+0x320>)
 800155a:	69bb      	ldr	r3, [r7, #24]
 800155c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800155e:	69fb      	ldr	r3, [r7, #28]
 8001560:	3301      	adds	r3, #1
 8001562:	61fb      	str	r3, [r7, #28]
 8001564:	69fb      	ldr	r3, [r7, #28]
 8001566:	2b0f      	cmp	r3, #15
 8001568:	f67f ae96 	bls.w	8001298 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800156c:	bf00      	nop
 800156e:	3724      	adds	r7, #36	; 0x24
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr
 8001578:	40023800 	.word	0x40023800
 800157c:	40013800 	.word	0x40013800
 8001580:	40020000 	.word	0x40020000
 8001584:	40020400 	.word	0x40020400
 8001588:	40020800 	.word	0x40020800
 800158c:	40020c00 	.word	0x40020c00
 8001590:	40021000 	.word	0x40021000
 8001594:	40021400 	.word	0x40021400
 8001598:	40021800 	.word	0x40021800
 800159c:	40013c00 	.word	0x40013c00

080015a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b083      	sub	sp, #12
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
 80015a8:	460b      	mov	r3, r1
 80015aa:	807b      	strh	r3, [r7, #2]
 80015ac:	4613      	mov	r3, r2
 80015ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80015b0:	787b      	ldrb	r3, [r7, #1]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d003      	beq.n	80015be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015b6:	887a      	ldrh	r2, [r7, #2]
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80015bc:	e003      	b.n	80015c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80015be:	887b      	ldrh	r3, [r7, #2]
 80015c0:	041a      	lsls	r2, r3, #16
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	619a      	str	r2, [r3, #24]
}
 80015c6:	bf00      	nop
 80015c8:	370c      	adds	r7, #12
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr
	...

080015d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b084      	sub	sp, #16
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
 80015dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d101      	bne.n	80015e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80015e4:	2301      	movs	r3, #1
 80015e6:	e0ca      	b.n	800177e <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80015e8:	4b67      	ldr	r3, [pc, #412]	; (8001788 <HAL_RCC_ClockConfig+0x1b4>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f003 030f 	and.w	r3, r3, #15
 80015f0:	683a      	ldr	r2, [r7, #0]
 80015f2:	429a      	cmp	r2, r3
 80015f4:	d90c      	bls.n	8001610 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015f6:	4b64      	ldr	r3, [pc, #400]	; (8001788 <HAL_RCC_ClockConfig+0x1b4>)
 80015f8:	683a      	ldr	r2, [r7, #0]
 80015fa:	b2d2      	uxtb	r2, r2
 80015fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015fe:	4b62      	ldr	r3, [pc, #392]	; (8001788 <HAL_RCC_ClockConfig+0x1b4>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f003 030f 	and.w	r3, r3, #15
 8001606:	683a      	ldr	r2, [r7, #0]
 8001608:	429a      	cmp	r2, r3
 800160a:	d001      	beq.n	8001610 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800160c:	2301      	movs	r3, #1
 800160e:	e0b6      	b.n	800177e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f003 0302 	and.w	r3, r3, #2
 8001618:	2b00      	cmp	r3, #0
 800161a:	d020      	beq.n	800165e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f003 0304 	and.w	r3, r3, #4
 8001624:	2b00      	cmp	r3, #0
 8001626:	d005      	beq.n	8001634 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001628:	4b58      	ldr	r3, [pc, #352]	; (800178c <HAL_RCC_ClockConfig+0x1b8>)
 800162a:	689b      	ldr	r3, [r3, #8]
 800162c:	4a57      	ldr	r2, [pc, #348]	; (800178c <HAL_RCC_ClockConfig+0x1b8>)
 800162e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001632:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f003 0308 	and.w	r3, r3, #8
 800163c:	2b00      	cmp	r3, #0
 800163e:	d005      	beq.n	800164c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001640:	4b52      	ldr	r3, [pc, #328]	; (800178c <HAL_RCC_ClockConfig+0x1b8>)
 8001642:	689b      	ldr	r3, [r3, #8]
 8001644:	4a51      	ldr	r2, [pc, #324]	; (800178c <HAL_RCC_ClockConfig+0x1b8>)
 8001646:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800164a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800164c:	4b4f      	ldr	r3, [pc, #316]	; (800178c <HAL_RCC_ClockConfig+0x1b8>)
 800164e:	689b      	ldr	r3, [r3, #8]
 8001650:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	689b      	ldr	r3, [r3, #8]
 8001658:	494c      	ldr	r1, [pc, #304]	; (800178c <HAL_RCC_ClockConfig+0x1b8>)
 800165a:	4313      	orrs	r3, r2
 800165c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f003 0301 	and.w	r3, r3, #1
 8001666:	2b00      	cmp	r3, #0
 8001668:	d044      	beq.n	80016f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	2b01      	cmp	r3, #1
 8001670:	d107      	bne.n	8001682 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001672:	4b46      	ldr	r3, [pc, #280]	; (800178c <HAL_RCC_ClockConfig+0x1b8>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800167a:	2b00      	cmp	r3, #0
 800167c:	d119      	bne.n	80016b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800167e:	2301      	movs	r3, #1
 8001680:	e07d      	b.n	800177e <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	2b02      	cmp	r3, #2
 8001688:	d003      	beq.n	8001692 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800168e:	2b03      	cmp	r3, #3
 8001690:	d107      	bne.n	80016a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001692:	4b3e      	ldr	r3, [pc, #248]	; (800178c <HAL_RCC_ClockConfig+0x1b8>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800169a:	2b00      	cmp	r3, #0
 800169c:	d109      	bne.n	80016b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800169e:	2301      	movs	r3, #1
 80016a0:	e06d      	b.n	800177e <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016a2:	4b3a      	ldr	r3, [pc, #232]	; (800178c <HAL_RCC_ClockConfig+0x1b8>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f003 0302 	and.w	r3, r3, #2
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d101      	bne.n	80016b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016ae:	2301      	movs	r3, #1
 80016b0:	e065      	b.n	800177e <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80016b2:	4b36      	ldr	r3, [pc, #216]	; (800178c <HAL_RCC_ClockConfig+0x1b8>)
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	f023 0203 	bic.w	r2, r3, #3
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	4933      	ldr	r1, [pc, #204]	; (800178c <HAL_RCC_ClockConfig+0x1b8>)
 80016c0:	4313      	orrs	r3, r2
 80016c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80016c4:	f7ff fcc6 	bl	8001054 <HAL_GetTick>
 80016c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016ca:	e00a      	b.n	80016e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016cc:	f7ff fcc2 	bl	8001054 <HAL_GetTick>
 80016d0:	4602      	mov	r2, r0
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	1ad3      	subs	r3, r2, r3
 80016d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80016da:	4293      	cmp	r3, r2
 80016dc:	d901      	bls.n	80016e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80016de:	2303      	movs	r3, #3
 80016e0:	e04d      	b.n	800177e <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016e2:	4b2a      	ldr	r3, [pc, #168]	; (800178c <HAL_RCC_ClockConfig+0x1b8>)
 80016e4:	689b      	ldr	r3, [r3, #8]
 80016e6:	f003 020c 	and.w	r2, r3, #12
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	429a      	cmp	r2, r3
 80016f2:	d1eb      	bne.n	80016cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80016f4:	4b24      	ldr	r3, [pc, #144]	; (8001788 <HAL_RCC_ClockConfig+0x1b4>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f003 030f 	and.w	r3, r3, #15
 80016fc:	683a      	ldr	r2, [r7, #0]
 80016fe:	429a      	cmp	r2, r3
 8001700:	d20c      	bcs.n	800171c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001702:	4b21      	ldr	r3, [pc, #132]	; (8001788 <HAL_RCC_ClockConfig+0x1b4>)
 8001704:	683a      	ldr	r2, [r7, #0]
 8001706:	b2d2      	uxtb	r2, r2
 8001708:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800170a:	4b1f      	ldr	r3, [pc, #124]	; (8001788 <HAL_RCC_ClockConfig+0x1b4>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f003 030f 	and.w	r3, r3, #15
 8001712:	683a      	ldr	r2, [r7, #0]
 8001714:	429a      	cmp	r2, r3
 8001716:	d001      	beq.n	800171c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001718:	2301      	movs	r3, #1
 800171a:	e030      	b.n	800177e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f003 0304 	and.w	r3, r3, #4
 8001724:	2b00      	cmp	r3, #0
 8001726:	d008      	beq.n	800173a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001728:	4b18      	ldr	r3, [pc, #96]	; (800178c <HAL_RCC_ClockConfig+0x1b8>)
 800172a:	689b      	ldr	r3, [r3, #8]
 800172c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	68db      	ldr	r3, [r3, #12]
 8001734:	4915      	ldr	r1, [pc, #84]	; (800178c <HAL_RCC_ClockConfig+0x1b8>)
 8001736:	4313      	orrs	r3, r2
 8001738:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f003 0308 	and.w	r3, r3, #8
 8001742:	2b00      	cmp	r3, #0
 8001744:	d009      	beq.n	800175a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001746:	4b11      	ldr	r3, [pc, #68]	; (800178c <HAL_RCC_ClockConfig+0x1b8>)
 8001748:	689b      	ldr	r3, [r3, #8]
 800174a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	691b      	ldr	r3, [r3, #16]
 8001752:	00db      	lsls	r3, r3, #3
 8001754:	490d      	ldr	r1, [pc, #52]	; (800178c <HAL_RCC_ClockConfig+0x1b8>)
 8001756:	4313      	orrs	r3, r2
 8001758:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800175a:	f000 f851 	bl	8001800 <HAL_RCC_GetSysClockFreq>
 800175e:	4601      	mov	r1, r0
 8001760:	4b0a      	ldr	r3, [pc, #40]	; (800178c <HAL_RCC_ClockConfig+0x1b8>)
 8001762:	689b      	ldr	r3, [r3, #8]
 8001764:	091b      	lsrs	r3, r3, #4
 8001766:	f003 030f 	and.w	r3, r3, #15
 800176a:	4a09      	ldr	r2, [pc, #36]	; (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 800176c:	5cd3      	ldrb	r3, [r2, r3]
 800176e:	fa21 f303 	lsr.w	r3, r1, r3
 8001772:	4a08      	ldr	r2, [pc, #32]	; (8001794 <HAL_RCC_ClockConfig+0x1c0>)
 8001774:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8001776:	2000      	movs	r0, #0
 8001778:	f7ff fc28 	bl	8000fcc <HAL_InitTick>

  return HAL_OK;
 800177c:	2300      	movs	r3, #0
}
 800177e:	4618      	mov	r0, r3
 8001780:	3710      	adds	r7, #16
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	40023c00 	.word	0x40023c00
 800178c:	40023800 	.word	0x40023800
 8001790:	08005c68 	.word	0x08005c68
 8001794:	20000008 	.word	0x20000008

08001798 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800179c:	4b03      	ldr	r3, [pc, #12]	; (80017ac <HAL_RCC_GetHCLKFreq+0x14>)
 800179e:	681b      	ldr	r3, [r3, #0]
}
 80017a0:	4618      	mov	r0, r3
 80017a2:	46bd      	mov	sp, r7
 80017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a8:	4770      	bx	lr
 80017aa:	bf00      	nop
 80017ac:	20000008 	.word	0x20000008

080017b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80017b4:	f7ff fff0 	bl	8001798 <HAL_RCC_GetHCLKFreq>
 80017b8:	4601      	mov	r1, r0
 80017ba:	4b05      	ldr	r3, [pc, #20]	; (80017d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80017bc:	689b      	ldr	r3, [r3, #8]
 80017be:	0a9b      	lsrs	r3, r3, #10
 80017c0:	f003 0307 	and.w	r3, r3, #7
 80017c4:	4a03      	ldr	r2, [pc, #12]	; (80017d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80017c6:	5cd3      	ldrb	r3, [r2, r3]
 80017c8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	40023800 	.word	0x40023800
 80017d4:	08005c78 	.word	0x08005c78

080017d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80017dc:	f7ff ffdc 	bl	8001798 <HAL_RCC_GetHCLKFreq>
 80017e0:	4601      	mov	r1, r0
 80017e2:	4b05      	ldr	r3, [pc, #20]	; (80017f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80017e4:	689b      	ldr	r3, [r3, #8]
 80017e6:	0b5b      	lsrs	r3, r3, #13
 80017e8:	f003 0307 	and.w	r3, r3, #7
 80017ec:	4a03      	ldr	r2, [pc, #12]	; (80017fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80017ee:	5cd3      	ldrb	r3, [r2, r3]
 80017f0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	40023800 	.word	0x40023800
 80017fc:	08005c78 	.word	0x08005c78

08001800 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001800:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001802:	b087      	sub	sp, #28
 8001804:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001806:	2300      	movs	r3, #0
 8001808:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 800180a:	2300      	movs	r3, #0
 800180c:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 800180e:	2300      	movs	r3, #0
 8001810:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 8001812:	2300      	movs	r3, #0
 8001814:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001816:	2300      	movs	r3, #0
 8001818:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800181a:	4bc6      	ldr	r3, [pc, #792]	; (8001b34 <HAL_RCC_GetSysClockFreq+0x334>)
 800181c:	689b      	ldr	r3, [r3, #8]
 800181e:	f003 030c 	and.w	r3, r3, #12
 8001822:	2b0c      	cmp	r3, #12
 8001824:	f200 817e 	bhi.w	8001b24 <HAL_RCC_GetSysClockFreq+0x324>
 8001828:	a201      	add	r2, pc, #4	; (adr r2, 8001830 <HAL_RCC_GetSysClockFreq+0x30>)
 800182a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800182e:	bf00      	nop
 8001830:	08001865 	.word	0x08001865
 8001834:	08001b25 	.word	0x08001b25
 8001838:	08001b25 	.word	0x08001b25
 800183c:	08001b25 	.word	0x08001b25
 8001840:	0800186b 	.word	0x0800186b
 8001844:	08001b25 	.word	0x08001b25
 8001848:	08001b25 	.word	0x08001b25
 800184c:	08001b25 	.word	0x08001b25
 8001850:	08001871 	.word	0x08001871
 8001854:	08001b25 	.word	0x08001b25
 8001858:	08001b25 	.word	0x08001b25
 800185c:	08001b25 	.word	0x08001b25
 8001860:	080019cd 	.word	0x080019cd
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001864:	4bb4      	ldr	r3, [pc, #720]	; (8001b38 <HAL_RCC_GetSysClockFreq+0x338>)
 8001866:	613b      	str	r3, [r7, #16]
       break;
 8001868:	e15f      	b.n	8001b2a <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800186a:	4bb4      	ldr	r3, [pc, #720]	; (8001b3c <HAL_RCC_GetSysClockFreq+0x33c>)
 800186c:	613b      	str	r3, [r7, #16]
      break;
 800186e:	e15c      	b.n	8001b2a <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001870:	4bb0      	ldr	r3, [pc, #704]	; (8001b34 <HAL_RCC_GetSysClockFreq+0x334>)
 8001872:	685b      	ldr	r3, [r3, #4]
 8001874:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001878:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800187a:	4bae      	ldr	r3, [pc, #696]	; (8001b34 <HAL_RCC_GetSysClockFreq+0x334>)
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001882:	2b00      	cmp	r3, #0
 8001884:	d04a      	beq.n	800191c <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001886:	4bab      	ldr	r3, [pc, #684]	; (8001b34 <HAL_RCC_GetSysClockFreq+0x334>)
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	099b      	lsrs	r3, r3, #6
 800188c:	f04f 0400 	mov.w	r4, #0
 8001890:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001894:	f04f 0200 	mov.w	r2, #0
 8001898:	ea03 0501 	and.w	r5, r3, r1
 800189c:	ea04 0602 	and.w	r6, r4, r2
 80018a0:	4629      	mov	r1, r5
 80018a2:	4632      	mov	r2, r6
 80018a4:	f04f 0300 	mov.w	r3, #0
 80018a8:	f04f 0400 	mov.w	r4, #0
 80018ac:	0154      	lsls	r4, r2, #5
 80018ae:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80018b2:	014b      	lsls	r3, r1, #5
 80018b4:	4619      	mov	r1, r3
 80018b6:	4622      	mov	r2, r4
 80018b8:	1b49      	subs	r1, r1, r5
 80018ba:	eb62 0206 	sbc.w	r2, r2, r6
 80018be:	f04f 0300 	mov.w	r3, #0
 80018c2:	f04f 0400 	mov.w	r4, #0
 80018c6:	0194      	lsls	r4, r2, #6
 80018c8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80018cc:	018b      	lsls	r3, r1, #6
 80018ce:	1a5b      	subs	r3, r3, r1
 80018d0:	eb64 0402 	sbc.w	r4, r4, r2
 80018d4:	f04f 0100 	mov.w	r1, #0
 80018d8:	f04f 0200 	mov.w	r2, #0
 80018dc:	00e2      	lsls	r2, r4, #3
 80018de:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80018e2:	00d9      	lsls	r1, r3, #3
 80018e4:	460b      	mov	r3, r1
 80018e6:	4614      	mov	r4, r2
 80018e8:	195b      	adds	r3, r3, r5
 80018ea:	eb44 0406 	adc.w	r4, r4, r6
 80018ee:	f04f 0100 	mov.w	r1, #0
 80018f2:	f04f 0200 	mov.w	r2, #0
 80018f6:	0262      	lsls	r2, r4, #9
 80018f8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80018fc:	0259      	lsls	r1, r3, #9
 80018fe:	460b      	mov	r3, r1
 8001900:	4614      	mov	r4, r2
 8001902:	4618      	mov	r0, r3
 8001904:	4621      	mov	r1, r4
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	f04f 0400 	mov.w	r4, #0
 800190c:	461a      	mov	r2, r3
 800190e:	4623      	mov	r3, r4
 8001910:	f7ff f9ba 	bl	8000c88 <__aeabi_uldivmod>
 8001914:	4603      	mov	r3, r0
 8001916:	460c      	mov	r4, r1
 8001918:	617b      	str	r3, [r7, #20]
 800191a:	e049      	b.n	80019b0 <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800191c:	4b85      	ldr	r3, [pc, #532]	; (8001b34 <HAL_RCC_GetSysClockFreq+0x334>)
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	099b      	lsrs	r3, r3, #6
 8001922:	f04f 0400 	mov.w	r4, #0
 8001926:	f240 11ff 	movw	r1, #511	; 0x1ff
 800192a:	f04f 0200 	mov.w	r2, #0
 800192e:	ea03 0501 	and.w	r5, r3, r1
 8001932:	ea04 0602 	and.w	r6, r4, r2
 8001936:	4629      	mov	r1, r5
 8001938:	4632      	mov	r2, r6
 800193a:	f04f 0300 	mov.w	r3, #0
 800193e:	f04f 0400 	mov.w	r4, #0
 8001942:	0154      	lsls	r4, r2, #5
 8001944:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001948:	014b      	lsls	r3, r1, #5
 800194a:	4619      	mov	r1, r3
 800194c:	4622      	mov	r2, r4
 800194e:	1b49      	subs	r1, r1, r5
 8001950:	eb62 0206 	sbc.w	r2, r2, r6
 8001954:	f04f 0300 	mov.w	r3, #0
 8001958:	f04f 0400 	mov.w	r4, #0
 800195c:	0194      	lsls	r4, r2, #6
 800195e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001962:	018b      	lsls	r3, r1, #6
 8001964:	1a5b      	subs	r3, r3, r1
 8001966:	eb64 0402 	sbc.w	r4, r4, r2
 800196a:	f04f 0100 	mov.w	r1, #0
 800196e:	f04f 0200 	mov.w	r2, #0
 8001972:	00e2      	lsls	r2, r4, #3
 8001974:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001978:	00d9      	lsls	r1, r3, #3
 800197a:	460b      	mov	r3, r1
 800197c:	4614      	mov	r4, r2
 800197e:	195b      	adds	r3, r3, r5
 8001980:	eb44 0406 	adc.w	r4, r4, r6
 8001984:	f04f 0100 	mov.w	r1, #0
 8001988:	f04f 0200 	mov.w	r2, #0
 800198c:	02a2      	lsls	r2, r4, #10
 800198e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001992:	0299      	lsls	r1, r3, #10
 8001994:	460b      	mov	r3, r1
 8001996:	4614      	mov	r4, r2
 8001998:	4618      	mov	r0, r3
 800199a:	4621      	mov	r1, r4
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	f04f 0400 	mov.w	r4, #0
 80019a2:	461a      	mov	r2, r3
 80019a4:	4623      	mov	r3, r4
 80019a6:	f7ff f96f 	bl	8000c88 <__aeabi_uldivmod>
 80019aa:	4603      	mov	r3, r0
 80019ac:	460c      	mov	r4, r1
 80019ae:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80019b0:	4b60      	ldr	r3, [pc, #384]	; (8001b34 <HAL_RCC_GetSysClockFreq+0x334>)
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	0c1b      	lsrs	r3, r3, #16
 80019b6:	f003 0303 	and.w	r3, r3, #3
 80019ba:	3301      	adds	r3, #1
 80019bc:	005b      	lsls	r3, r3, #1
 80019be:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 80019c0:	697a      	ldr	r2, [r7, #20]
 80019c2:	68bb      	ldr	r3, [r7, #8]
 80019c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80019c8:	613b      	str	r3, [r7, #16]
      break;
 80019ca:	e0ae      	b.n	8001b2a <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80019cc:	4b59      	ldr	r3, [pc, #356]	; (8001b34 <HAL_RCC_GetSysClockFreq+0x334>)
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80019d4:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80019d6:	4b57      	ldr	r3, [pc, #348]	; (8001b34 <HAL_RCC_GetSysClockFreq+0x334>)
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d04a      	beq.n	8001a78 <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019e2:	4b54      	ldr	r3, [pc, #336]	; (8001b34 <HAL_RCC_GetSysClockFreq+0x334>)
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	099b      	lsrs	r3, r3, #6
 80019e8:	f04f 0400 	mov.w	r4, #0
 80019ec:	f240 11ff 	movw	r1, #511	; 0x1ff
 80019f0:	f04f 0200 	mov.w	r2, #0
 80019f4:	ea03 0501 	and.w	r5, r3, r1
 80019f8:	ea04 0602 	and.w	r6, r4, r2
 80019fc:	4629      	mov	r1, r5
 80019fe:	4632      	mov	r2, r6
 8001a00:	f04f 0300 	mov.w	r3, #0
 8001a04:	f04f 0400 	mov.w	r4, #0
 8001a08:	0154      	lsls	r4, r2, #5
 8001a0a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001a0e:	014b      	lsls	r3, r1, #5
 8001a10:	4619      	mov	r1, r3
 8001a12:	4622      	mov	r2, r4
 8001a14:	1b49      	subs	r1, r1, r5
 8001a16:	eb62 0206 	sbc.w	r2, r2, r6
 8001a1a:	f04f 0300 	mov.w	r3, #0
 8001a1e:	f04f 0400 	mov.w	r4, #0
 8001a22:	0194      	lsls	r4, r2, #6
 8001a24:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001a28:	018b      	lsls	r3, r1, #6
 8001a2a:	1a5b      	subs	r3, r3, r1
 8001a2c:	eb64 0402 	sbc.w	r4, r4, r2
 8001a30:	f04f 0100 	mov.w	r1, #0
 8001a34:	f04f 0200 	mov.w	r2, #0
 8001a38:	00e2      	lsls	r2, r4, #3
 8001a3a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001a3e:	00d9      	lsls	r1, r3, #3
 8001a40:	460b      	mov	r3, r1
 8001a42:	4614      	mov	r4, r2
 8001a44:	195b      	adds	r3, r3, r5
 8001a46:	eb44 0406 	adc.w	r4, r4, r6
 8001a4a:	f04f 0100 	mov.w	r1, #0
 8001a4e:	f04f 0200 	mov.w	r2, #0
 8001a52:	0262      	lsls	r2, r4, #9
 8001a54:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001a58:	0259      	lsls	r1, r3, #9
 8001a5a:	460b      	mov	r3, r1
 8001a5c:	4614      	mov	r4, r2
 8001a5e:	4618      	mov	r0, r3
 8001a60:	4621      	mov	r1, r4
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	f04f 0400 	mov.w	r4, #0
 8001a68:	461a      	mov	r2, r3
 8001a6a:	4623      	mov	r3, r4
 8001a6c:	f7ff f90c 	bl	8000c88 <__aeabi_uldivmod>
 8001a70:	4603      	mov	r3, r0
 8001a72:	460c      	mov	r4, r1
 8001a74:	617b      	str	r3, [r7, #20]
 8001a76:	e049      	b.n	8001b0c <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a78:	4b2e      	ldr	r3, [pc, #184]	; (8001b34 <HAL_RCC_GetSysClockFreq+0x334>)
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	099b      	lsrs	r3, r3, #6
 8001a7e:	f04f 0400 	mov.w	r4, #0
 8001a82:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001a86:	f04f 0200 	mov.w	r2, #0
 8001a8a:	ea03 0501 	and.w	r5, r3, r1
 8001a8e:	ea04 0602 	and.w	r6, r4, r2
 8001a92:	4629      	mov	r1, r5
 8001a94:	4632      	mov	r2, r6
 8001a96:	f04f 0300 	mov.w	r3, #0
 8001a9a:	f04f 0400 	mov.w	r4, #0
 8001a9e:	0154      	lsls	r4, r2, #5
 8001aa0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001aa4:	014b      	lsls	r3, r1, #5
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	4622      	mov	r2, r4
 8001aaa:	1b49      	subs	r1, r1, r5
 8001aac:	eb62 0206 	sbc.w	r2, r2, r6
 8001ab0:	f04f 0300 	mov.w	r3, #0
 8001ab4:	f04f 0400 	mov.w	r4, #0
 8001ab8:	0194      	lsls	r4, r2, #6
 8001aba:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001abe:	018b      	lsls	r3, r1, #6
 8001ac0:	1a5b      	subs	r3, r3, r1
 8001ac2:	eb64 0402 	sbc.w	r4, r4, r2
 8001ac6:	f04f 0100 	mov.w	r1, #0
 8001aca:	f04f 0200 	mov.w	r2, #0
 8001ace:	00e2      	lsls	r2, r4, #3
 8001ad0:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001ad4:	00d9      	lsls	r1, r3, #3
 8001ad6:	460b      	mov	r3, r1
 8001ad8:	4614      	mov	r4, r2
 8001ada:	195b      	adds	r3, r3, r5
 8001adc:	eb44 0406 	adc.w	r4, r4, r6
 8001ae0:	f04f 0100 	mov.w	r1, #0
 8001ae4:	f04f 0200 	mov.w	r2, #0
 8001ae8:	02a2      	lsls	r2, r4, #10
 8001aea:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001aee:	0299      	lsls	r1, r3, #10
 8001af0:	460b      	mov	r3, r1
 8001af2:	4614      	mov	r4, r2
 8001af4:	4618      	mov	r0, r3
 8001af6:	4621      	mov	r1, r4
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	f04f 0400 	mov.w	r4, #0
 8001afe:	461a      	mov	r2, r3
 8001b00:	4623      	mov	r3, r4
 8001b02:	f7ff f8c1 	bl	8000c88 <__aeabi_uldivmod>
 8001b06:	4603      	mov	r3, r0
 8001b08:	460c      	mov	r4, r1
 8001b0a:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001b0c:	4b09      	ldr	r3, [pc, #36]	; (8001b34 <HAL_RCC_GetSysClockFreq+0x334>)
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	0f1b      	lsrs	r3, r3, #28
 8001b12:	f003 0307 	and.w	r3, r3, #7
 8001b16:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8001b18:	697a      	ldr	r2, [r7, #20]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b20:	613b      	str	r3, [r7, #16]
      break;
 8001b22:	e002      	b.n	8001b2a <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b24:	4b04      	ldr	r3, [pc, #16]	; (8001b38 <HAL_RCC_GetSysClockFreq+0x338>)
 8001b26:	613b      	str	r3, [r7, #16]
      break;
 8001b28:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b2a:	693b      	ldr	r3, [r7, #16]
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	371c      	adds	r7, #28
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b34:	40023800 	.word	0x40023800
 8001b38:	00f42400 	.word	0x00f42400
 8001b3c:	007a1200 	.word	0x007a1200

08001b40 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b086      	sub	sp, #24
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f003 0301 	and.w	r3, r3, #1
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	f000 8083 	beq.w	8001c60 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001b5a:	4b95      	ldr	r3, [pc, #596]	; (8001db0 <HAL_RCC_OscConfig+0x270>)
 8001b5c:	689b      	ldr	r3, [r3, #8]
 8001b5e:	f003 030c 	and.w	r3, r3, #12
 8001b62:	2b04      	cmp	r3, #4
 8001b64:	d019      	beq.n	8001b9a <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001b66:	4b92      	ldr	r3, [pc, #584]	; (8001db0 <HAL_RCC_OscConfig+0x270>)
 8001b68:	689b      	ldr	r3, [r3, #8]
 8001b6a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001b6e:	2b08      	cmp	r3, #8
 8001b70:	d106      	bne.n	8001b80 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001b72:	4b8f      	ldr	r3, [pc, #572]	; (8001db0 <HAL_RCC_OscConfig+0x270>)
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b7a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001b7e:	d00c      	beq.n	8001b9a <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b80:	4b8b      	ldr	r3, [pc, #556]	; (8001db0 <HAL_RCC_OscConfig+0x270>)
 8001b82:	689b      	ldr	r3, [r3, #8]
 8001b84:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001b88:	2b0c      	cmp	r3, #12
 8001b8a:	d112      	bne.n	8001bb2 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b8c:	4b88      	ldr	r3, [pc, #544]	; (8001db0 <HAL_RCC_OscConfig+0x270>)
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b94:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001b98:	d10b      	bne.n	8001bb2 <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b9a:	4b85      	ldr	r3, [pc, #532]	; (8001db0 <HAL_RCC_OscConfig+0x270>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d05b      	beq.n	8001c5e <HAL_RCC_OscConfig+0x11e>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d157      	bne.n	8001c5e <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e216      	b.n	8001fe0 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bba:	d106      	bne.n	8001bca <HAL_RCC_OscConfig+0x8a>
 8001bbc:	4b7c      	ldr	r3, [pc, #496]	; (8001db0 <HAL_RCC_OscConfig+0x270>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a7b      	ldr	r2, [pc, #492]	; (8001db0 <HAL_RCC_OscConfig+0x270>)
 8001bc2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bc6:	6013      	str	r3, [r2, #0]
 8001bc8:	e01d      	b.n	8001c06 <HAL_RCC_OscConfig+0xc6>
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001bd2:	d10c      	bne.n	8001bee <HAL_RCC_OscConfig+0xae>
 8001bd4:	4b76      	ldr	r3, [pc, #472]	; (8001db0 <HAL_RCC_OscConfig+0x270>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a75      	ldr	r2, [pc, #468]	; (8001db0 <HAL_RCC_OscConfig+0x270>)
 8001bda:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001bde:	6013      	str	r3, [r2, #0]
 8001be0:	4b73      	ldr	r3, [pc, #460]	; (8001db0 <HAL_RCC_OscConfig+0x270>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a72      	ldr	r2, [pc, #456]	; (8001db0 <HAL_RCC_OscConfig+0x270>)
 8001be6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bea:	6013      	str	r3, [r2, #0]
 8001bec:	e00b      	b.n	8001c06 <HAL_RCC_OscConfig+0xc6>
 8001bee:	4b70      	ldr	r3, [pc, #448]	; (8001db0 <HAL_RCC_OscConfig+0x270>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a6f      	ldr	r2, [pc, #444]	; (8001db0 <HAL_RCC_OscConfig+0x270>)
 8001bf4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bf8:	6013      	str	r3, [r2, #0]
 8001bfa:	4b6d      	ldr	r3, [pc, #436]	; (8001db0 <HAL_RCC_OscConfig+0x270>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4a6c      	ldr	r2, [pc, #432]	; (8001db0 <HAL_RCC_OscConfig+0x270>)
 8001c00:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c04:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d013      	beq.n	8001c36 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c0e:	f7ff fa21 	bl	8001054 <HAL_GetTick>
 8001c12:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c14:	e008      	b.n	8001c28 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c16:	f7ff fa1d 	bl	8001054 <HAL_GetTick>
 8001c1a:	4602      	mov	r2, r0
 8001c1c:	693b      	ldr	r3, [r7, #16]
 8001c1e:	1ad3      	subs	r3, r2, r3
 8001c20:	2b64      	cmp	r3, #100	; 0x64
 8001c22:	d901      	bls.n	8001c28 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001c24:	2303      	movs	r3, #3
 8001c26:	e1db      	b.n	8001fe0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c28:	4b61      	ldr	r3, [pc, #388]	; (8001db0 <HAL_RCC_OscConfig+0x270>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d0f0      	beq.n	8001c16 <HAL_RCC_OscConfig+0xd6>
 8001c34:	e014      	b.n	8001c60 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c36:	f7ff fa0d 	bl	8001054 <HAL_GetTick>
 8001c3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c3c:	e008      	b.n	8001c50 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c3e:	f7ff fa09 	bl	8001054 <HAL_GetTick>
 8001c42:	4602      	mov	r2, r0
 8001c44:	693b      	ldr	r3, [r7, #16]
 8001c46:	1ad3      	subs	r3, r2, r3
 8001c48:	2b64      	cmp	r3, #100	; 0x64
 8001c4a:	d901      	bls.n	8001c50 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8001c4c:	2303      	movs	r3, #3
 8001c4e:	e1c7      	b.n	8001fe0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c50:	4b57      	ldr	r3, [pc, #348]	; (8001db0 <HAL_RCC_OscConfig+0x270>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d1f0      	bne.n	8001c3e <HAL_RCC_OscConfig+0xfe>
 8001c5c:	e000      	b.n	8001c60 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c5e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f003 0302 	and.w	r3, r3, #2
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d06f      	beq.n	8001d4c <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001c6c:	4b50      	ldr	r3, [pc, #320]	; (8001db0 <HAL_RCC_OscConfig+0x270>)
 8001c6e:	689b      	ldr	r3, [r3, #8]
 8001c70:	f003 030c 	and.w	r3, r3, #12
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d017      	beq.n	8001ca8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001c78:	4b4d      	ldr	r3, [pc, #308]	; (8001db0 <HAL_RCC_OscConfig+0x270>)
 8001c7a:	689b      	ldr	r3, [r3, #8]
 8001c7c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001c80:	2b08      	cmp	r3, #8
 8001c82:	d105      	bne.n	8001c90 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001c84:	4b4a      	ldr	r3, [pc, #296]	; (8001db0 <HAL_RCC_OscConfig+0x270>)
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d00b      	beq.n	8001ca8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c90:	4b47      	ldr	r3, [pc, #284]	; (8001db0 <HAL_RCC_OscConfig+0x270>)
 8001c92:	689b      	ldr	r3, [r3, #8]
 8001c94:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001c98:	2b0c      	cmp	r3, #12
 8001c9a:	d11c      	bne.n	8001cd6 <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c9c:	4b44      	ldr	r3, [pc, #272]	; (8001db0 <HAL_RCC_OscConfig+0x270>)
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d116      	bne.n	8001cd6 <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ca8:	4b41      	ldr	r3, [pc, #260]	; (8001db0 <HAL_RCC_OscConfig+0x270>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f003 0302 	and.w	r3, r3, #2
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d005      	beq.n	8001cc0 <HAL_RCC_OscConfig+0x180>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	2b01      	cmp	r3, #1
 8001cba:	d001      	beq.n	8001cc0 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8001cbc:	2301      	movs	r3, #1
 8001cbe:	e18f      	b.n	8001fe0 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cc0:	4b3b      	ldr	r3, [pc, #236]	; (8001db0 <HAL_RCC_OscConfig+0x270>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	691b      	ldr	r3, [r3, #16]
 8001ccc:	00db      	lsls	r3, r3, #3
 8001cce:	4938      	ldr	r1, [pc, #224]	; (8001db0 <HAL_RCC_OscConfig+0x270>)
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cd4:	e03a      	b.n	8001d4c <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	68db      	ldr	r3, [r3, #12]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d020      	beq.n	8001d20 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cde:	4b35      	ldr	r3, [pc, #212]	; (8001db4 <HAL_RCC_OscConfig+0x274>)
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ce4:	f7ff f9b6 	bl	8001054 <HAL_GetTick>
 8001ce8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cea:	e008      	b.n	8001cfe <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001cec:	f7ff f9b2 	bl	8001054 <HAL_GetTick>
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	693b      	ldr	r3, [r7, #16]
 8001cf4:	1ad3      	subs	r3, r2, r3
 8001cf6:	2b02      	cmp	r3, #2
 8001cf8:	d901      	bls.n	8001cfe <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001cfa:	2303      	movs	r3, #3
 8001cfc:	e170      	b.n	8001fe0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cfe:	4b2c      	ldr	r3, [pc, #176]	; (8001db0 <HAL_RCC_OscConfig+0x270>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f003 0302 	and.w	r3, r3, #2
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d0f0      	beq.n	8001cec <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d0a:	4b29      	ldr	r3, [pc, #164]	; (8001db0 <HAL_RCC_OscConfig+0x270>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	691b      	ldr	r3, [r3, #16]
 8001d16:	00db      	lsls	r3, r3, #3
 8001d18:	4925      	ldr	r1, [pc, #148]	; (8001db0 <HAL_RCC_OscConfig+0x270>)
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	600b      	str	r3, [r1, #0]
 8001d1e:	e015      	b.n	8001d4c <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d20:	4b24      	ldr	r3, [pc, #144]	; (8001db4 <HAL_RCC_OscConfig+0x274>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d26:	f7ff f995 	bl	8001054 <HAL_GetTick>
 8001d2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d2c:	e008      	b.n	8001d40 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d2e:	f7ff f991 	bl	8001054 <HAL_GetTick>
 8001d32:	4602      	mov	r2, r0
 8001d34:	693b      	ldr	r3, [r7, #16]
 8001d36:	1ad3      	subs	r3, r2, r3
 8001d38:	2b02      	cmp	r3, #2
 8001d3a:	d901      	bls.n	8001d40 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8001d3c:	2303      	movs	r3, #3
 8001d3e:	e14f      	b.n	8001fe0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d40:	4b1b      	ldr	r3, [pc, #108]	; (8001db0 <HAL_RCC_OscConfig+0x270>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 0302 	and.w	r3, r3, #2
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d1f0      	bne.n	8001d2e <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f003 0308 	and.w	r3, r3, #8
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d037      	beq.n	8001dc8 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	695b      	ldr	r3, [r3, #20]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d016      	beq.n	8001d8e <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d60:	4b15      	ldr	r3, [pc, #84]	; (8001db8 <HAL_RCC_OscConfig+0x278>)
 8001d62:	2201      	movs	r2, #1
 8001d64:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d66:	f7ff f975 	bl	8001054 <HAL_GetTick>
 8001d6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d6c:	e008      	b.n	8001d80 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d6e:	f7ff f971 	bl	8001054 <HAL_GetTick>
 8001d72:	4602      	mov	r2, r0
 8001d74:	693b      	ldr	r3, [r7, #16]
 8001d76:	1ad3      	subs	r3, r2, r3
 8001d78:	2b02      	cmp	r3, #2
 8001d7a:	d901      	bls.n	8001d80 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001d7c:	2303      	movs	r3, #3
 8001d7e:	e12f      	b.n	8001fe0 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d80:	4b0b      	ldr	r3, [pc, #44]	; (8001db0 <HAL_RCC_OscConfig+0x270>)
 8001d82:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d84:	f003 0302 	and.w	r3, r3, #2
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d0f0      	beq.n	8001d6e <HAL_RCC_OscConfig+0x22e>
 8001d8c:	e01c      	b.n	8001dc8 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d8e:	4b0a      	ldr	r3, [pc, #40]	; (8001db8 <HAL_RCC_OscConfig+0x278>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d94:	f7ff f95e 	bl	8001054 <HAL_GetTick>
 8001d98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d9a:	e00f      	b.n	8001dbc <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d9c:	f7ff f95a 	bl	8001054 <HAL_GetTick>
 8001da0:	4602      	mov	r2, r0
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	1ad3      	subs	r3, r2, r3
 8001da6:	2b02      	cmp	r3, #2
 8001da8:	d908      	bls.n	8001dbc <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8001daa:	2303      	movs	r3, #3
 8001dac:	e118      	b.n	8001fe0 <HAL_RCC_OscConfig+0x4a0>
 8001dae:	bf00      	nop
 8001db0:	40023800 	.word	0x40023800
 8001db4:	42470000 	.word	0x42470000
 8001db8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dbc:	4b8a      	ldr	r3, [pc, #552]	; (8001fe8 <HAL_RCC_OscConfig+0x4a8>)
 8001dbe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001dc0:	f003 0302 	and.w	r3, r3, #2
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d1e9      	bne.n	8001d9c <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f003 0304 	and.w	r3, r3, #4
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	f000 8097 	beq.w	8001f04 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dda:	4b83      	ldr	r3, [pc, #524]	; (8001fe8 <HAL_RCC_OscConfig+0x4a8>)
 8001ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d10f      	bne.n	8001e06 <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001de6:	2300      	movs	r3, #0
 8001de8:	60fb      	str	r3, [r7, #12]
 8001dea:	4b7f      	ldr	r3, [pc, #508]	; (8001fe8 <HAL_RCC_OscConfig+0x4a8>)
 8001dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dee:	4a7e      	ldr	r2, [pc, #504]	; (8001fe8 <HAL_RCC_OscConfig+0x4a8>)
 8001df0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001df4:	6413      	str	r3, [r2, #64]	; 0x40
 8001df6:	4b7c      	ldr	r3, [pc, #496]	; (8001fe8 <HAL_RCC_OscConfig+0x4a8>)
 8001df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dfe:	60fb      	str	r3, [r7, #12]
 8001e00:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001e02:	2301      	movs	r3, #1
 8001e04:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e06:	4b79      	ldr	r3, [pc, #484]	; (8001fec <HAL_RCC_OscConfig+0x4ac>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d118      	bne.n	8001e44 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e12:	4b76      	ldr	r3, [pc, #472]	; (8001fec <HAL_RCC_OscConfig+0x4ac>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4a75      	ldr	r2, [pc, #468]	; (8001fec <HAL_RCC_OscConfig+0x4ac>)
 8001e18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e1e:	f7ff f919 	bl	8001054 <HAL_GetTick>
 8001e22:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e24:	e008      	b.n	8001e38 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e26:	f7ff f915 	bl	8001054 <HAL_GetTick>
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	1ad3      	subs	r3, r2, r3
 8001e30:	2b02      	cmp	r3, #2
 8001e32:	d901      	bls.n	8001e38 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001e34:	2303      	movs	r3, #3
 8001e36:	e0d3      	b.n	8001fe0 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e38:	4b6c      	ldr	r3, [pc, #432]	; (8001fec <HAL_RCC_OscConfig+0x4ac>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d0f0      	beq.n	8001e26 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	689b      	ldr	r3, [r3, #8]
 8001e48:	2b01      	cmp	r3, #1
 8001e4a:	d106      	bne.n	8001e5a <HAL_RCC_OscConfig+0x31a>
 8001e4c:	4b66      	ldr	r3, [pc, #408]	; (8001fe8 <HAL_RCC_OscConfig+0x4a8>)
 8001e4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e50:	4a65      	ldr	r2, [pc, #404]	; (8001fe8 <HAL_RCC_OscConfig+0x4a8>)
 8001e52:	f043 0301 	orr.w	r3, r3, #1
 8001e56:	6713      	str	r3, [r2, #112]	; 0x70
 8001e58:	e01c      	b.n	8001e94 <HAL_RCC_OscConfig+0x354>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	2b05      	cmp	r3, #5
 8001e60:	d10c      	bne.n	8001e7c <HAL_RCC_OscConfig+0x33c>
 8001e62:	4b61      	ldr	r3, [pc, #388]	; (8001fe8 <HAL_RCC_OscConfig+0x4a8>)
 8001e64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e66:	4a60      	ldr	r2, [pc, #384]	; (8001fe8 <HAL_RCC_OscConfig+0x4a8>)
 8001e68:	f043 0304 	orr.w	r3, r3, #4
 8001e6c:	6713      	str	r3, [r2, #112]	; 0x70
 8001e6e:	4b5e      	ldr	r3, [pc, #376]	; (8001fe8 <HAL_RCC_OscConfig+0x4a8>)
 8001e70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e72:	4a5d      	ldr	r2, [pc, #372]	; (8001fe8 <HAL_RCC_OscConfig+0x4a8>)
 8001e74:	f043 0301 	orr.w	r3, r3, #1
 8001e78:	6713      	str	r3, [r2, #112]	; 0x70
 8001e7a:	e00b      	b.n	8001e94 <HAL_RCC_OscConfig+0x354>
 8001e7c:	4b5a      	ldr	r3, [pc, #360]	; (8001fe8 <HAL_RCC_OscConfig+0x4a8>)
 8001e7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e80:	4a59      	ldr	r2, [pc, #356]	; (8001fe8 <HAL_RCC_OscConfig+0x4a8>)
 8001e82:	f023 0301 	bic.w	r3, r3, #1
 8001e86:	6713      	str	r3, [r2, #112]	; 0x70
 8001e88:	4b57      	ldr	r3, [pc, #348]	; (8001fe8 <HAL_RCC_OscConfig+0x4a8>)
 8001e8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e8c:	4a56      	ldr	r2, [pc, #344]	; (8001fe8 <HAL_RCC_OscConfig+0x4a8>)
 8001e8e:	f023 0304 	bic.w	r3, r3, #4
 8001e92:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	689b      	ldr	r3, [r3, #8]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d015      	beq.n	8001ec8 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e9c:	f7ff f8da 	bl	8001054 <HAL_GetTick>
 8001ea0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ea2:	e00a      	b.n	8001eba <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ea4:	f7ff f8d6 	bl	8001054 <HAL_GetTick>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	693b      	ldr	r3, [r7, #16]
 8001eac:	1ad3      	subs	r3, r2, r3
 8001eae:	f241 3288 	movw	r2, #5000	; 0x1388
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d901      	bls.n	8001eba <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8001eb6:	2303      	movs	r3, #3
 8001eb8:	e092      	b.n	8001fe0 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001eba:	4b4b      	ldr	r3, [pc, #300]	; (8001fe8 <HAL_RCC_OscConfig+0x4a8>)
 8001ebc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ebe:	f003 0302 	and.w	r3, r3, #2
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d0ee      	beq.n	8001ea4 <HAL_RCC_OscConfig+0x364>
 8001ec6:	e014      	b.n	8001ef2 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ec8:	f7ff f8c4 	bl	8001054 <HAL_GetTick>
 8001ecc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ece:	e00a      	b.n	8001ee6 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ed0:	f7ff f8c0 	bl	8001054 <HAL_GetTick>
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	1ad3      	subs	r3, r2, r3
 8001eda:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d901      	bls.n	8001ee6 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8001ee2:	2303      	movs	r3, #3
 8001ee4:	e07c      	b.n	8001fe0 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ee6:	4b40      	ldr	r3, [pc, #256]	; (8001fe8 <HAL_RCC_OscConfig+0x4a8>)
 8001ee8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001eea:	f003 0302 	and.w	r3, r3, #2
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d1ee      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001ef2:	7dfb      	ldrb	r3, [r7, #23]
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	d105      	bne.n	8001f04 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ef8:	4b3b      	ldr	r3, [pc, #236]	; (8001fe8 <HAL_RCC_OscConfig+0x4a8>)
 8001efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001efc:	4a3a      	ldr	r2, [pc, #232]	; (8001fe8 <HAL_RCC_OscConfig+0x4a8>)
 8001efe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f02:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	699b      	ldr	r3, [r3, #24]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d068      	beq.n	8001fde <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001f0c:	4b36      	ldr	r3, [pc, #216]	; (8001fe8 <HAL_RCC_OscConfig+0x4a8>)
 8001f0e:	689b      	ldr	r3, [r3, #8]
 8001f10:	f003 030c 	and.w	r3, r3, #12
 8001f14:	2b08      	cmp	r3, #8
 8001f16:	d060      	beq.n	8001fda <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	699b      	ldr	r3, [r3, #24]
 8001f1c:	2b02      	cmp	r3, #2
 8001f1e:	d145      	bne.n	8001fac <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f20:	4b33      	ldr	r3, [pc, #204]	; (8001ff0 <HAL_RCC_OscConfig+0x4b0>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f26:	f7ff f895 	bl	8001054 <HAL_GetTick>
 8001f2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f2c:	e008      	b.n	8001f40 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f2e:	f7ff f891 	bl	8001054 <HAL_GetTick>
 8001f32:	4602      	mov	r2, r0
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	1ad3      	subs	r3, r2, r3
 8001f38:	2b02      	cmp	r3, #2
 8001f3a:	d901      	bls.n	8001f40 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8001f3c:	2303      	movs	r3, #3
 8001f3e:	e04f      	b.n	8001fe0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f40:	4b29      	ldr	r3, [pc, #164]	; (8001fe8 <HAL_RCC_OscConfig+0x4a8>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d1f0      	bne.n	8001f2e <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	69da      	ldr	r2, [r3, #28]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6a1b      	ldr	r3, [r3, #32]
 8001f54:	431a      	orrs	r2, r3
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f5a:	019b      	lsls	r3, r3, #6
 8001f5c:	431a      	orrs	r2, r3
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f62:	085b      	lsrs	r3, r3, #1
 8001f64:	3b01      	subs	r3, #1
 8001f66:	041b      	lsls	r3, r3, #16
 8001f68:	431a      	orrs	r2, r3
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f6e:	061b      	lsls	r3, r3, #24
 8001f70:	431a      	orrs	r2, r3
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f76:	071b      	lsls	r3, r3, #28
 8001f78:	491b      	ldr	r1, [pc, #108]	; (8001fe8 <HAL_RCC_OscConfig+0x4a8>)
 8001f7a:	4313      	orrs	r3, r2
 8001f7c:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f7e:	4b1c      	ldr	r3, [pc, #112]	; (8001ff0 <HAL_RCC_OscConfig+0x4b0>)
 8001f80:	2201      	movs	r2, #1
 8001f82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f84:	f7ff f866 	bl	8001054 <HAL_GetTick>
 8001f88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f8a:	e008      	b.n	8001f9e <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f8c:	f7ff f862 	bl	8001054 <HAL_GetTick>
 8001f90:	4602      	mov	r2, r0
 8001f92:	693b      	ldr	r3, [r7, #16]
 8001f94:	1ad3      	subs	r3, r2, r3
 8001f96:	2b02      	cmp	r3, #2
 8001f98:	d901      	bls.n	8001f9e <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8001f9a:	2303      	movs	r3, #3
 8001f9c:	e020      	b.n	8001fe0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f9e:	4b12      	ldr	r3, [pc, #72]	; (8001fe8 <HAL_RCC_OscConfig+0x4a8>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d0f0      	beq.n	8001f8c <HAL_RCC_OscConfig+0x44c>
 8001faa:	e018      	b.n	8001fde <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fac:	4b10      	ldr	r3, [pc, #64]	; (8001ff0 <HAL_RCC_OscConfig+0x4b0>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fb2:	f7ff f84f 	bl	8001054 <HAL_GetTick>
 8001fb6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fb8:	e008      	b.n	8001fcc <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fba:	f7ff f84b 	bl	8001054 <HAL_GetTick>
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	1ad3      	subs	r3, r2, r3
 8001fc4:	2b02      	cmp	r3, #2
 8001fc6:	d901      	bls.n	8001fcc <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8001fc8:	2303      	movs	r3, #3
 8001fca:	e009      	b.n	8001fe0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fcc:	4b06      	ldr	r3, [pc, #24]	; (8001fe8 <HAL_RCC_OscConfig+0x4a8>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d1f0      	bne.n	8001fba <HAL_RCC_OscConfig+0x47a>
 8001fd8:	e001      	b.n	8001fde <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e000      	b.n	8001fe0 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 8001fde:	2300      	movs	r3, #0
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	3718      	adds	r7, #24
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	40023800 	.word	0x40023800
 8001fec:	40007000 	.word	0x40007000
 8001ff0:	42470060 	.word	0x42470060

08001ff4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d101      	bne.n	8002006 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002002:	2301      	movs	r3, #1
 8002004:	e056      	b.n	80020b4 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2200      	movs	r2, #0
 800200a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002012:	b2db      	uxtb	r3, r3
 8002014:	2b00      	cmp	r3, #0
 8002016:	d106      	bne.n	8002026 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2200      	movs	r2, #0
 800201c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002020:	6878      	ldr	r0, [r7, #4]
 8002022:	f001 f86f 	bl	8003104 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2202      	movs	r2, #2
 800202a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800203c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	685a      	ldr	r2, [r3, #4]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	689b      	ldr	r3, [r3, #8]
 8002046:	431a      	orrs	r2, r3
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	68db      	ldr	r3, [r3, #12]
 800204c:	431a      	orrs	r2, r3
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	691b      	ldr	r3, [r3, #16]
 8002052:	431a      	orrs	r2, r3
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	695b      	ldr	r3, [r3, #20]
 8002058:	431a      	orrs	r2, r3
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	699b      	ldr	r3, [r3, #24]
 800205e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002062:	431a      	orrs	r2, r3
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	69db      	ldr	r3, [r3, #28]
 8002068:	431a      	orrs	r2, r3
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6a1b      	ldr	r3, [r3, #32]
 800206e:	ea42 0103 	orr.w	r1, r2, r3
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	430a      	orrs	r2, r1
 800207c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	699b      	ldr	r3, [r3, #24]
 8002082:	0c1b      	lsrs	r3, r3, #16
 8002084:	f003 0104 	and.w	r1, r3, #4
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	430a      	orrs	r2, r1
 8002092:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	69da      	ldr	r2, [r3, #28]
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80020a2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2200      	movs	r2, #0
 80020a8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2201      	movs	r2, #1
 80020ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80020b2:	2300      	movs	r3, #0
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	3708      	adds	r7, #8
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}

080020bc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b08c      	sub	sp, #48	; 0x30
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	60f8      	str	r0, [r7, #12]
 80020c4:	60b9      	str	r1, [r7, #8]
 80020c6:	607a      	str	r2, [r7, #4]
 80020c8:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80020ca:	2301      	movs	r3, #1
 80020cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80020ce:	2300      	movs	r3, #0
 80020d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80020da:	2b01      	cmp	r3, #1
 80020dc:	d101      	bne.n	80020e2 <HAL_SPI_TransmitReceive+0x26>
 80020de:	2302      	movs	r3, #2
 80020e0:	e18a      	b.n	80023f8 <HAL_SPI_TransmitReceive+0x33c>
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	2201      	movs	r2, #1
 80020e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80020ea:	f7fe ffb3 	bl	8001054 <HAL_GetTick>
 80020ee:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80020f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002100:	887b      	ldrh	r3, [r7, #2]
 8002102:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002104:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002108:	2b01      	cmp	r3, #1
 800210a:	d00f      	beq.n	800212c <HAL_SPI_TransmitReceive+0x70>
 800210c:	69fb      	ldr	r3, [r7, #28]
 800210e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002112:	d107      	bne.n	8002124 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	689b      	ldr	r3, [r3, #8]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d103      	bne.n	8002124 <HAL_SPI_TransmitReceive+0x68>
 800211c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002120:	2b04      	cmp	r3, #4
 8002122:	d003      	beq.n	800212c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8002124:	2302      	movs	r3, #2
 8002126:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800212a:	e15b      	b.n	80023e4 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800212c:	68bb      	ldr	r3, [r7, #8]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d005      	beq.n	800213e <HAL_SPI_TransmitReceive+0x82>
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d002      	beq.n	800213e <HAL_SPI_TransmitReceive+0x82>
 8002138:	887b      	ldrh	r3, [r7, #2]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d103      	bne.n	8002146 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800213e:	2301      	movs	r3, #1
 8002140:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002144:	e14e      	b.n	80023e4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800214c:	b2db      	uxtb	r3, r3
 800214e:	2b04      	cmp	r3, #4
 8002150:	d003      	beq.n	800215a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	2205      	movs	r2, #5
 8002156:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	2200      	movs	r2, #0
 800215e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	687a      	ldr	r2, [r7, #4]
 8002164:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	887a      	ldrh	r2, [r7, #2]
 800216a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	887a      	ldrh	r2, [r7, #2]
 8002170:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	68ba      	ldr	r2, [r7, #8]
 8002176:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	887a      	ldrh	r2, [r7, #2]
 800217c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	887a      	ldrh	r2, [r7, #2]
 8002182:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	2200      	movs	r2, #0
 8002188:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	2200      	movs	r2, #0
 800218e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800219a:	2b40      	cmp	r3, #64	; 0x40
 800219c:	d007      	beq.n	80021ae <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80021ac:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	68db      	ldr	r3, [r3, #12]
 80021b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80021b6:	d178      	bne.n	80022aa <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d002      	beq.n	80021c6 <HAL_SPI_TransmitReceive+0x10a>
 80021c0:	8b7b      	ldrh	r3, [r7, #26]
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	d166      	bne.n	8002294 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ca:	881a      	ldrh	r2, [r3, #0]
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d6:	1c9a      	adds	r2, r3, #2
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80021e0:	b29b      	uxth	r3, r3
 80021e2:	3b01      	subs	r3, #1
 80021e4:	b29a      	uxth	r2, r3
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80021ea:	e053      	b.n	8002294 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	f003 0302 	and.w	r3, r3, #2
 80021f6:	2b02      	cmp	r3, #2
 80021f8:	d11b      	bne.n	8002232 <HAL_SPI_TransmitReceive+0x176>
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80021fe:	b29b      	uxth	r3, r3
 8002200:	2b00      	cmp	r3, #0
 8002202:	d016      	beq.n	8002232 <HAL_SPI_TransmitReceive+0x176>
 8002204:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002206:	2b01      	cmp	r3, #1
 8002208:	d113      	bne.n	8002232 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800220e:	881a      	ldrh	r2, [r3, #0]
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800221a:	1c9a      	adds	r2, r3, #2
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002224:	b29b      	uxth	r3, r3
 8002226:	3b01      	subs	r3, #1
 8002228:	b29a      	uxth	r2, r3
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800222e:	2300      	movs	r3, #0
 8002230:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	689b      	ldr	r3, [r3, #8]
 8002238:	f003 0301 	and.w	r3, r3, #1
 800223c:	2b01      	cmp	r3, #1
 800223e:	d119      	bne.n	8002274 <HAL_SPI_TransmitReceive+0x1b8>
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002244:	b29b      	uxth	r3, r3
 8002246:	2b00      	cmp	r3, #0
 8002248:	d014      	beq.n	8002274 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	68da      	ldr	r2, [r3, #12]
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002254:	b292      	uxth	r2, r2
 8002256:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800225c:	1c9a      	adds	r2, r3, #2
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002266:	b29b      	uxth	r3, r3
 8002268:	3b01      	subs	r3, #1
 800226a:	b29a      	uxth	r2, r3
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002270:	2301      	movs	r3, #1
 8002272:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002274:	f7fe feee 	bl	8001054 <HAL_GetTick>
 8002278:	4602      	mov	r2, r0
 800227a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800227c:	1ad3      	subs	r3, r2, r3
 800227e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002280:	429a      	cmp	r2, r3
 8002282:	d807      	bhi.n	8002294 <HAL_SPI_TransmitReceive+0x1d8>
 8002284:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002286:	f1b3 3fff 	cmp.w	r3, #4294967295
 800228a:	d003      	beq.n	8002294 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800228c:	2303      	movs	r3, #3
 800228e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002292:	e0a7      	b.n	80023e4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002298:	b29b      	uxth	r3, r3
 800229a:	2b00      	cmp	r3, #0
 800229c:	d1a6      	bne.n	80021ec <HAL_SPI_TransmitReceive+0x130>
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80022a2:	b29b      	uxth	r3, r3
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d1a1      	bne.n	80021ec <HAL_SPI_TransmitReceive+0x130>
 80022a8:	e07c      	b.n	80023a4 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d002      	beq.n	80022b8 <HAL_SPI_TransmitReceive+0x1fc>
 80022b2:	8b7b      	ldrh	r3, [r7, #26]
 80022b4:	2b01      	cmp	r3, #1
 80022b6:	d16b      	bne.n	8002390 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	330c      	adds	r3, #12
 80022c2:	7812      	ldrb	r2, [r2, #0]
 80022c4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ca:	1c5a      	adds	r2, r3, #1
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80022d4:	b29b      	uxth	r3, r3
 80022d6:	3b01      	subs	r3, #1
 80022d8:	b29a      	uxth	r2, r3
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80022de:	e057      	b.n	8002390 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	689b      	ldr	r3, [r3, #8]
 80022e6:	f003 0302 	and.w	r3, r3, #2
 80022ea:	2b02      	cmp	r3, #2
 80022ec:	d11c      	bne.n	8002328 <HAL_SPI_TransmitReceive+0x26c>
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80022f2:	b29b      	uxth	r3, r3
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d017      	beq.n	8002328 <HAL_SPI_TransmitReceive+0x26c>
 80022f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022fa:	2b01      	cmp	r3, #1
 80022fc:	d114      	bne.n	8002328 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	330c      	adds	r3, #12
 8002308:	7812      	ldrb	r2, [r2, #0]
 800230a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002310:	1c5a      	adds	r2, r3, #1
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800231a:	b29b      	uxth	r3, r3
 800231c:	3b01      	subs	r3, #1
 800231e:	b29a      	uxth	r2, r3
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002324:	2300      	movs	r3, #0
 8002326:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	f003 0301 	and.w	r3, r3, #1
 8002332:	2b01      	cmp	r3, #1
 8002334:	d119      	bne.n	800236a <HAL_SPI_TransmitReceive+0x2ae>
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800233a:	b29b      	uxth	r3, r3
 800233c:	2b00      	cmp	r3, #0
 800233e:	d014      	beq.n	800236a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	68da      	ldr	r2, [r3, #12]
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800234a:	b2d2      	uxtb	r2, r2
 800234c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002352:	1c5a      	adds	r2, r3, #1
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800235c:	b29b      	uxth	r3, r3
 800235e:	3b01      	subs	r3, #1
 8002360:	b29a      	uxth	r2, r3
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002366:	2301      	movs	r3, #1
 8002368:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800236a:	f7fe fe73 	bl	8001054 <HAL_GetTick>
 800236e:	4602      	mov	r2, r0
 8002370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002372:	1ad3      	subs	r3, r2, r3
 8002374:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002376:	429a      	cmp	r2, r3
 8002378:	d803      	bhi.n	8002382 <HAL_SPI_TransmitReceive+0x2c6>
 800237a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800237c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002380:	d102      	bne.n	8002388 <HAL_SPI_TransmitReceive+0x2cc>
 8002382:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002384:	2b00      	cmp	r3, #0
 8002386:	d103      	bne.n	8002390 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8002388:	2303      	movs	r3, #3
 800238a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800238e:	e029      	b.n	80023e4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002394:	b29b      	uxth	r3, r3
 8002396:	2b00      	cmp	r3, #0
 8002398:	d1a2      	bne.n	80022e0 <HAL_SPI_TransmitReceive+0x224>
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800239e:	b29b      	uxth	r3, r3
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d19d      	bne.n	80022e0 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80023a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023a6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80023a8:	68f8      	ldr	r0, [r7, #12]
 80023aa:	f000 f893 	bl	80024d4 <SPI_EndRxTxTransaction>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d006      	beq.n	80023c2 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80023b4:	2301      	movs	r3, #1
 80023b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	2220      	movs	r2, #32
 80023be:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80023c0:	e010      	b.n	80023e4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	689b      	ldr	r3, [r3, #8]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d10b      	bne.n	80023e2 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80023ca:	2300      	movs	r3, #0
 80023cc:	617b      	str	r3, [r7, #20]
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	617b      	str	r3, [r7, #20]
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	689b      	ldr	r3, [r3, #8]
 80023dc:	617b      	str	r3, [r7, #20]
 80023de:	697b      	ldr	r3, [r7, #20]
 80023e0:	e000      	b.n	80023e4 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80023e2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	2201      	movs	r2, #1
 80023e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	2200      	movs	r2, #0
 80023f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80023f4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	3730      	adds	r7, #48	; 0x30
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}

08002400 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b084      	sub	sp, #16
 8002404:	af00      	add	r7, sp, #0
 8002406:	60f8      	str	r0, [r7, #12]
 8002408:	60b9      	str	r1, [r7, #8]
 800240a:	603b      	str	r3, [r7, #0]
 800240c:	4613      	mov	r3, r2
 800240e:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002410:	e04c      	b.n	80024ac <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002418:	d048      	beq.n	80024ac <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800241a:	f7fe fe1b 	bl	8001054 <HAL_GetTick>
 800241e:	4602      	mov	r2, r0
 8002420:	69bb      	ldr	r3, [r7, #24]
 8002422:	1ad3      	subs	r3, r2, r3
 8002424:	683a      	ldr	r2, [r7, #0]
 8002426:	429a      	cmp	r2, r3
 8002428:	d902      	bls.n	8002430 <SPI_WaitFlagStateUntilTimeout+0x30>
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d13d      	bne.n	80024ac <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	685a      	ldr	r2, [r3, #4]
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800243e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002448:	d111      	bne.n	800246e <SPI_WaitFlagStateUntilTimeout+0x6e>
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	689b      	ldr	r3, [r3, #8]
 800244e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002452:	d004      	beq.n	800245e <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800245c:	d107      	bne.n	800246e <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	681a      	ldr	r2, [r3, #0]
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800246c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002472:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002476:	d10f      	bne.n	8002498 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	681a      	ldr	r2, [r3, #0]
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002486:	601a      	str	r2, [r3, #0]
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002496:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	2201      	movs	r2, #1
 800249c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	2200      	movs	r2, #0
 80024a4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80024a8:	2303      	movs	r3, #3
 80024aa:	e00f      	b.n	80024cc <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	689a      	ldr	r2, [r3, #8]
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	4013      	ands	r3, r2
 80024b6:	68ba      	ldr	r2, [r7, #8]
 80024b8:	429a      	cmp	r2, r3
 80024ba:	bf0c      	ite	eq
 80024bc:	2301      	moveq	r3, #1
 80024be:	2300      	movne	r3, #0
 80024c0:	b2db      	uxtb	r3, r3
 80024c2:	461a      	mov	r2, r3
 80024c4:	79fb      	ldrb	r3, [r7, #7]
 80024c6:	429a      	cmp	r2, r3
 80024c8:	d1a3      	bne.n	8002412 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80024ca:	2300      	movs	r3, #0
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	3710      	adds	r7, #16
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}

080024d4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b088      	sub	sp, #32
 80024d8:	af02      	add	r7, sp, #8
 80024da:	60f8      	str	r0, [r7, #12]
 80024dc:	60b9      	str	r1, [r7, #8]
 80024de:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80024e0:	4b1b      	ldr	r3, [pc, #108]	; (8002550 <SPI_EndRxTxTransaction+0x7c>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4a1b      	ldr	r2, [pc, #108]	; (8002554 <SPI_EndRxTxTransaction+0x80>)
 80024e6:	fba2 2303 	umull	r2, r3, r2, r3
 80024ea:	0d5b      	lsrs	r3, r3, #21
 80024ec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80024f0:	fb02 f303 	mul.w	r3, r2, r3
 80024f4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80024fe:	d112      	bne.n	8002526 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	9300      	str	r3, [sp, #0]
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	2200      	movs	r2, #0
 8002508:	2180      	movs	r1, #128	; 0x80
 800250a:	68f8      	ldr	r0, [r7, #12]
 800250c:	f7ff ff78 	bl	8002400 <SPI_WaitFlagStateUntilTimeout>
 8002510:	4603      	mov	r3, r0
 8002512:	2b00      	cmp	r3, #0
 8002514:	d016      	beq.n	8002544 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800251a:	f043 0220 	orr.w	r2, r3, #32
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002522:	2303      	movs	r3, #3
 8002524:	e00f      	b.n	8002546 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d00a      	beq.n	8002542 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	3b01      	subs	r3, #1
 8002530:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	689b      	ldr	r3, [r3, #8]
 8002538:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800253c:	2b80      	cmp	r3, #128	; 0x80
 800253e:	d0f2      	beq.n	8002526 <SPI_EndRxTxTransaction+0x52>
 8002540:	e000      	b.n	8002544 <SPI_EndRxTxTransaction+0x70>
        break;
 8002542:	bf00      	nop
  }

  return HAL_OK;
 8002544:	2300      	movs	r3, #0
}
 8002546:	4618      	mov	r0, r3
 8002548:	3718      	adds	r7, #24
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}
 800254e:	bf00      	nop
 8002550:	20000008 	.word	0x20000008
 8002554:	165e9f81 	.word	0x165e9f81

08002558 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b082      	sub	sp, #8
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d101      	bne.n	800256a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002566:	2301      	movs	r3, #1
 8002568:	e03f      	b.n	80025ea <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002570:	b2db      	uxtb	r3, r3
 8002572:	2b00      	cmp	r3, #0
 8002574:	d106      	bne.n	8002584 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2200      	movs	r2, #0
 800257a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800257e:	6878      	ldr	r0, [r7, #4]
 8002580:	f000 fe08 	bl	8003194 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2224      	movs	r2, #36	; 0x24
 8002588:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	68da      	ldr	r2, [r3, #12]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800259a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800259c:	6878      	ldr	r0, [r7, #4]
 800259e:	f000 f90b 	bl	80027b8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	691a      	ldr	r2, [r3, #16]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80025b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	695a      	ldr	r2, [r3, #20]
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80025c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	68da      	ldr	r2, [r3, #12]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80025d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2200      	movs	r2, #0
 80025d6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2220      	movs	r2, #32
 80025dc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2220      	movs	r2, #32
 80025e4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80025e8:	2300      	movs	r3, #0
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	3708      	adds	r7, #8
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}

080025f2 <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025f2:	b580      	push	{r7, lr}
 80025f4:	b088      	sub	sp, #32
 80025f6:	af02      	add	r7, sp, #8
 80025f8:	60f8      	str	r0, [r7, #12]
 80025fa:	60b9      	str	r1, [r7, #8]
 80025fc:	603b      	str	r3, [r7, #0]
 80025fe:	4613      	mov	r3, r2
 8002600:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8002602:	2300      	movs	r3, #0
 8002604:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800260c:	b2db      	uxtb	r3, r3
 800260e:	2b20      	cmp	r3, #32
 8002610:	f040 8083 	bne.w	800271a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d002      	beq.n	8002620 <HAL_UART_Transmit+0x2e>
 800261a:	88fb      	ldrh	r3, [r7, #6]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d101      	bne.n	8002624 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8002620:	2301      	movs	r3, #1
 8002622:	e07b      	b.n	800271c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800262a:	2b01      	cmp	r3, #1
 800262c:	d101      	bne.n	8002632 <HAL_UART_Transmit+0x40>
 800262e:	2302      	movs	r3, #2
 8002630:	e074      	b.n	800271c <HAL_UART_Transmit+0x12a>
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	2201      	movs	r2, #1
 8002636:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	2200      	movs	r2, #0
 800263e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	2221      	movs	r2, #33	; 0x21
 8002644:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002648:	f7fe fd04 	bl	8001054 <HAL_GetTick>
 800264c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	88fa      	ldrh	r2, [r7, #6]
 8002652:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	88fa      	ldrh	r2, [r7, #6]
 8002658:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800265a:	e042      	b.n	80026e2 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002660:	b29b      	uxth	r3, r3
 8002662:	3b01      	subs	r3, #1
 8002664:	b29a      	uxth	r2, r3
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002672:	d122      	bne.n	80026ba <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	9300      	str	r3, [sp, #0]
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	2200      	movs	r2, #0
 800267c:	2180      	movs	r1, #128	; 0x80
 800267e:	68f8      	ldr	r0, [r7, #12]
 8002680:	f000 f850 	bl	8002724 <UART_WaitOnFlagUntilTimeout>
 8002684:	4603      	mov	r3, r0
 8002686:	2b00      	cmp	r3, #0
 8002688:	d001      	beq.n	800268e <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 800268a:	2303      	movs	r3, #3
 800268c:	e046      	b.n	800271c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	881b      	ldrh	r3, [r3, #0]
 8002696:	461a      	mov	r2, r3
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80026a0:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	691b      	ldr	r3, [r3, #16]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d103      	bne.n	80026b2 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	3302      	adds	r3, #2
 80026ae:	60bb      	str	r3, [r7, #8]
 80026b0:	e017      	b.n	80026e2 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	3301      	adds	r3, #1
 80026b6:	60bb      	str	r3, [r7, #8]
 80026b8:	e013      	b.n	80026e2 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	9300      	str	r3, [sp, #0]
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	2200      	movs	r2, #0
 80026c2:	2180      	movs	r1, #128	; 0x80
 80026c4:	68f8      	ldr	r0, [r7, #12]
 80026c6:	f000 f82d 	bl	8002724 <UART_WaitOnFlagUntilTimeout>
 80026ca:	4603      	mov	r3, r0
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d001      	beq.n	80026d4 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 80026d0:	2303      	movs	r3, #3
 80026d2:	e023      	b.n	800271c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	1c5a      	adds	r2, r3, #1
 80026d8:	60ba      	str	r2, [r7, #8]
 80026da:	781a      	ldrb	r2, [r3, #0]
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80026e6:	b29b      	uxth	r3, r3
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d1b7      	bne.n	800265c <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	9300      	str	r3, [sp, #0]
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	2200      	movs	r2, #0
 80026f4:	2140      	movs	r1, #64	; 0x40
 80026f6:	68f8      	ldr	r0, [r7, #12]
 80026f8:	f000 f814 	bl	8002724 <UART_WaitOnFlagUntilTimeout>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d001      	beq.n	8002706 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8002702:	2303      	movs	r3, #3
 8002704:	e00a      	b.n	800271c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	2220      	movs	r2, #32
 800270a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	2200      	movs	r2, #0
 8002712:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8002716:	2300      	movs	r3, #0
 8002718:	e000      	b.n	800271c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800271a:	2302      	movs	r3, #2
  }
}
 800271c:	4618      	mov	r0, r3
 800271e:	3718      	adds	r7, #24
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}

08002724 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b084      	sub	sp, #16
 8002728:	af00      	add	r7, sp, #0
 800272a:	60f8      	str	r0, [r7, #12]
 800272c:	60b9      	str	r1, [r7, #8]
 800272e:	603b      	str	r3, [r7, #0]
 8002730:	4613      	mov	r3, r2
 8002732:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002734:	e02c      	b.n	8002790 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002736:	69bb      	ldr	r3, [r7, #24]
 8002738:	f1b3 3fff 	cmp.w	r3, #4294967295
 800273c:	d028      	beq.n	8002790 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800273e:	69bb      	ldr	r3, [r7, #24]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d007      	beq.n	8002754 <UART_WaitOnFlagUntilTimeout+0x30>
 8002744:	f7fe fc86 	bl	8001054 <HAL_GetTick>
 8002748:	4602      	mov	r2, r0
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	1ad3      	subs	r3, r2, r3
 800274e:	69ba      	ldr	r2, [r7, #24]
 8002750:	429a      	cmp	r2, r3
 8002752:	d21d      	bcs.n	8002790 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	68da      	ldr	r2, [r3, #12]
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002762:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	695a      	ldr	r2, [r3, #20]
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f022 0201 	bic.w	r2, r2, #1
 8002772:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	2220      	movs	r2, #32
 8002778:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	2220      	movs	r2, #32
 8002780:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	2200      	movs	r2, #0
 8002788:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800278c:	2303      	movs	r3, #3
 800278e:	e00f      	b.n	80027b0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	681a      	ldr	r2, [r3, #0]
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	4013      	ands	r3, r2
 800279a:	68ba      	ldr	r2, [r7, #8]
 800279c:	429a      	cmp	r2, r3
 800279e:	bf0c      	ite	eq
 80027a0:	2301      	moveq	r3, #1
 80027a2:	2300      	movne	r3, #0
 80027a4:	b2db      	uxtb	r3, r3
 80027a6:	461a      	mov	r2, r3
 80027a8:	79fb      	ldrb	r3, [r7, #7]
 80027aa:	429a      	cmp	r2, r3
 80027ac:	d0c3      	beq.n	8002736 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80027ae:	2300      	movs	r3, #0
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	3710      	adds	r7, #16
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd80      	pop	{r7, pc}

080027b8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80027b8:	b5b0      	push	{r4, r5, r7, lr}
 80027ba:	b084      	sub	sp, #16
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	691b      	ldr	r3, [r3, #16]
 80027c6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	68da      	ldr	r2, [r3, #12]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	430a      	orrs	r2, r1
 80027d4:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	689a      	ldr	r2, [r3, #8]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	691b      	ldr	r3, [r3, #16]
 80027de:	431a      	orrs	r2, r3
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	695b      	ldr	r3, [r3, #20]
 80027e4:	431a      	orrs	r2, r3
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	69db      	ldr	r3, [r3, #28]
 80027ea:	4313      	orrs	r3, r2
 80027ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	68db      	ldr	r3, [r3, #12]
 80027f4:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80027f8:	f023 030c 	bic.w	r3, r3, #12
 80027fc:	687a      	ldr	r2, [r7, #4]
 80027fe:	6812      	ldr	r2, [r2, #0]
 8002800:	68f9      	ldr	r1, [r7, #12]
 8002802:	430b      	orrs	r3, r1
 8002804:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	695b      	ldr	r3, [r3, #20]
 800280c:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	699a      	ldr	r2, [r3, #24]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	430a      	orrs	r2, r1
 800281a:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	69db      	ldr	r3, [r3, #28]
 8002820:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002824:	f040 80e4 	bne.w	80029f0 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4aab      	ldr	r2, [pc, #684]	; (8002adc <UART_SetConfig+0x324>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d004      	beq.n	800283c <UART_SetConfig+0x84>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4aaa      	ldr	r2, [pc, #680]	; (8002ae0 <UART_SetConfig+0x328>)
 8002838:	4293      	cmp	r3, r2
 800283a:	d16c      	bne.n	8002916 <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800283c:	f7fe ffcc 	bl	80017d8 <HAL_RCC_GetPCLK2Freq>
 8002840:	4602      	mov	r2, r0
 8002842:	4613      	mov	r3, r2
 8002844:	009b      	lsls	r3, r3, #2
 8002846:	4413      	add	r3, r2
 8002848:	009a      	lsls	r2, r3, #2
 800284a:	441a      	add	r2, r3
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	005b      	lsls	r3, r3, #1
 8002852:	fbb2 f3f3 	udiv	r3, r2, r3
 8002856:	4aa3      	ldr	r2, [pc, #652]	; (8002ae4 <UART_SetConfig+0x32c>)
 8002858:	fba2 2303 	umull	r2, r3, r2, r3
 800285c:	095b      	lsrs	r3, r3, #5
 800285e:	011c      	lsls	r4, r3, #4
 8002860:	f7fe ffba 	bl	80017d8 <HAL_RCC_GetPCLK2Freq>
 8002864:	4602      	mov	r2, r0
 8002866:	4613      	mov	r3, r2
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	4413      	add	r3, r2
 800286c:	009a      	lsls	r2, r3, #2
 800286e:	441a      	add	r2, r3
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	005b      	lsls	r3, r3, #1
 8002876:	fbb2 f5f3 	udiv	r5, r2, r3
 800287a:	f7fe ffad 	bl	80017d8 <HAL_RCC_GetPCLK2Freq>
 800287e:	4602      	mov	r2, r0
 8002880:	4613      	mov	r3, r2
 8002882:	009b      	lsls	r3, r3, #2
 8002884:	4413      	add	r3, r2
 8002886:	009a      	lsls	r2, r3, #2
 8002888:	441a      	add	r2, r3
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	005b      	lsls	r3, r3, #1
 8002890:	fbb2 f3f3 	udiv	r3, r2, r3
 8002894:	4a93      	ldr	r2, [pc, #588]	; (8002ae4 <UART_SetConfig+0x32c>)
 8002896:	fba2 2303 	umull	r2, r3, r2, r3
 800289a:	095b      	lsrs	r3, r3, #5
 800289c:	2264      	movs	r2, #100	; 0x64
 800289e:	fb02 f303 	mul.w	r3, r2, r3
 80028a2:	1aeb      	subs	r3, r5, r3
 80028a4:	00db      	lsls	r3, r3, #3
 80028a6:	3332      	adds	r3, #50	; 0x32
 80028a8:	4a8e      	ldr	r2, [pc, #568]	; (8002ae4 <UART_SetConfig+0x32c>)
 80028aa:	fba2 2303 	umull	r2, r3, r2, r3
 80028ae:	095b      	lsrs	r3, r3, #5
 80028b0:	005b      	lsls	r3, r3, #1
 80028b2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80028b6:	441c      	add	r4, r3
 80028b8:	f7fe ff8e 	bl	80017d8 <HAL_RCC_GetPCLK2Freq>
 80028bc:	4602      	mov	r2, r0
 80028be:	4613      	mov	r3, r2
 80028c0:	009b      	lsls	r3, r3, #2
 80028c2:	4413      	add	r3, r2
 80028c4:	009a      	lsls	r2, r3, #2
 80028c6:	441a      	add	r2, r3
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	005b      	lsls	r3, r3, #1
 80028ce:	fbb2 f5f3 	udiv	r5, r2, r3
 80028d2:	f7fe ff81 	bl	80017d8 <HAL_RCC_GetPCLK2Freq>
 80028d6:	4602      	mov	r2, r0
 80028d8:	4613      	mov	r3, r2
 80028da:	009b      	lsls	r3, r3, #2
 80028dc:	4413      	add	r3, r2
 80028de:	009a      	lsls	r2, r3, #2
 80028e0:	441a      	add	r2, r3
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	005b      	lsls	r3, r3, #1
 80028e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80028ec:	4a7d      	ldr	r2, [pc, #500]	; (8002ae4 <UART_SetConfig+0x32c>)
 80028ee:	fba2 2303 	umull	r2, r3, r2, r3
 80028f2:	095b      	lsrs	r3, r3, #5
 80028f4:	2264      	movs	r2, #100	; 0x64
 80028f6:	fb02 f303 	mul.w	r3, r2, r3
 80028fa:	1aeb      	subs	r3, r5, r3
 80028fc:	00db      	lsls	r3, r3, #3
 80028fe:	3332      	adds	r3, #50	; 0x32
 8002900:	4a78      	ldr	r2, [pc, #480]	; (8002ae4 <UART_SetConfig+0x32c>)
 8002902:	fba2 2303 	umull	r2, r3, r2, r3
 8002906:	095b      	lsrs	r3, r3, #5
 8002908:	f003 0207 	and.w	r2, r3, #7
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4422      	add	r2, r4
 8002912:	609a      	str	r2, [r3, #8]
 8002914:	e154      	b.n	8002bc0 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002916:	f7fe ff4b 	bl	80017b0 <HAL_RCC_GetPCLK1Freq>
 800291a:	4602      	mov	r2, r0
 800291c:	4613      	mov	r3, r2
 800291e:	009b      	lsls	r3, r3, #2
 8002920:	4413      	add	r3, r2
 8002922:	009a      	lsls	r2, r3, #2
 8002924:	441a      	add	r2, r3
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	005b      	lsls	r3, r3, #1
 800292c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002930:	4a6c      	ldr	r2, [pc, #432]	; (8002ae4 <UART_SetConfig+0x32c>)
 8002932:	fba2 2303 	umull	r2, r3, r2, r3
 8002936:	095b      	lsrs	r3, r3, #5
 8002938:	011c      	lsls	r4, r3, #4
 800293a:	f7fe ff39 	bl	80017b0 <HAL_RCC_GetPCLK1Freq>
 800293e:	4602      	mov	r2, r0
 8002940:	4613      	mov	r3, r2
 8002942:	009b      	lsls	r3, r3, #2
 8002944:	4413      	add	r3, r2
 8002946:	009a      	lsls	r2, r3, #2
 8002948:	441a      	add	r2, r3
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	005b      	lsls	r3, r3, #1
 8002950:	fbb2 f5f3 	udiv	r5, r2, r3
 8002954:	f7fe ff2c 	bl	80017b0 <HAL_RCC_GetPCLK1Freq>
 8002958:	4602      	mov	r2, r0
 800295a:	4613      	mov	r3, r2
 800295c:	009b      	lsls	r3, r3, #2
 800295e:	4413      	add	r3, r2
 8002960:	009a      	lsls	r2, r3, #2
 8002962:	441a      	add	r2, r3
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	005b      	lsls	r3, r3, #1
 800296a:	fbb2 f3f3 	udiv	r3, r2, r3
 800296e:	4a5d      	ldr	r2, [pc, #372]	; (8002ae4 <UART_SetConfig+0x32c>)
 8002970:	fba2 2303 	umull	r2, r3, r2, r3
 8002974:	095b      	lsrs	r3, r3, #5
 8002976:	2264      	movs	r2, #100	; 0x64
 8002978:	fb02 f303 	mul.w	r3, r2, r3
 800297c:	1aeb      	subs	r3, r5, r3
 800297e:	00db      	lsls	r3, r3, #3
 8002980:	3332      	adds	r3, #50	; 0x32
 8002982:	4a58      	ldr	r2, [pc, #352]	; (8002ae4 <UART_SetConfig+0x32c>)
 8002984:	fba2 2303 	umull	r2, r3, r2, r3
 8002988:	095b      	lsrs	r3, r3, #5
 800298a:	005b      	lsls	r3, r3, #1
 800298c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002990:	441c      	add	r4, r3
 8002992:	f7fe ff0d 	bl	80017b0 <HAL_RCC_GetPCLK1Freq>
 8002996:	4602      	mov	r2, r0
 8002998:	4613      	mov	r3, r2
 800299a:	009b      	lsls	r3, r3, #2
 800299c:	4413      	add	r3, r2
 800299e:	009a      	lsls	r2, r3, #2
 80029a0:	441a      	add	r2, r3
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	005b      	lsls	r3, r3, #1
 80029a8:	fbb2 f5f3 	udiv	r5, r2, r3
 80029ac:	f7fe ff00 	bl	80017b0 <HAL_RCC_GetPCLK1Freq>
 80029b0:	4602      	mov	r2, r0
 80029b2:	4613      	mov	r3, r2
 80029b4:	009b      	lsls	r3, r3, #2
 80029b6:	4413      	add	r3, r2
 80029b8:	009a      	lsls	r2, r3, #2
 80029ba:	441a      	add	r2, r3
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	005b      	lsls	r3, r3, #1
 80029c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80029c6:	4a47      	ldr	r2, [pc, #284]	; (8002ae4 <UART_SetConfig+0x32c>)
 80029c8:	fba2 2303 	umull	r2, r3, r2, r3
 80029cc:	095b      	lsrs	r3, r3, #5
 80029ce:	2264      	movs	r2, #100	; 0x64
 80029d0:	fb02 f303 	mul.w	r3, r2, r3
 80029d4:	1aeb      	subs	r3, r5, r3
 80029d6:	00db      	lsls	r3, r3, #3
 80029d8:	3332      	adds	r3, #50	; 0x32
 80029da:	4a42      	ldr	r2, [pc, #264]	; (8002ae4 <UART_SetConfig+0x32c>)
 80029dc:	fba2 2303 	umull	r2, r3, r2, r3
 80029e0:	095b      	lsrs	r3, r3, #5
 80029e2:	f003 0207 	and.w	r2, r3, #7
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4422      	add	r2, r4
 80029ec:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 80029ee:	e0e7      	b.n	8002bc0 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a39      	ldr	r2, [pc, #228]	; (8002adc <UART_SetConfig+0x324>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d004      	beq.n	8002a04 <UART_SetConfig+0x24c>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4a38      	ldr	r2, [pc, #224]	; (8002ae0 <UART_SetConfig+0x328>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d171      	bne.n	8002ae8 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002a04:	f7fe fee8 	bl	80017d8 <HAL_RCC_GetPCLK2Freq>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	4613      	mov	r3, r2
 8002a0c:	009b      	lsls	r3, r3, #2
 8002a0e:	4413      	add	r3, r2
 8002a10:	009a      	lsls	r2, r3, #2
 8002a12:	441a      	add	r2, r3
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	009b      	lsls	r3, r3, #2
 8002a1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a1e:	4a31      	ldr	r2, [pc, #196]	; (8002ae4 <UART_SetConfig+0x32c>)
 8002a20:	fba2 2303 	umull	r2, r3, r2, r3
 8002a24:	095b      	lsrs	r3, r3, #5
 8002a26:	011c      	lsls	r4, r3, #4
 8002a28:	f7fe fed6 	bl	80017d8 <HAL_RCC_GetPCLK2Freq>
 8002a2c:	4602      	mov	r2, r0
 8002a2e:	4613      	mov	r3, r2
 8002a30:	009b      	lsls	r3, r3, #2
 8002a32:	4413      	add	r3, r2
 8002a34:	009a      	lsls	r2, r3, #2
 8002a36:	441a      	add	r2, r3
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	009b      	lsls	r3, r3, #2
 8002a3e:	fbb2 f5f3 	udiv	r5, r2, r3
 8002a42:	f7fe fec9 	bl	80017d8 <HAL_RCC_GetPCLK2Freq>
 8002a46:	4602      	mov	r2, r0
 8002a48:	4613      	mov	r3, r2
 8002a4a:	009b      	lsls	r3, r3, #2
 8002a4c:	4413      	add	r3, r2
 8002a4e:	009a      	lsls	r2, r3, #2
 8002a50:	441a      	add	r2, r3
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	009b      	lsls	r3, r3, #2
 8002a58:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a5c:	4a21      	ldr	r2, [pc, #132]	; (8002ae4 <UART_SetConfig+0x32c>)
 8002a5e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a62:	095b      	lsrs	r3, r3, #5
 8002a64:	2264      	movs	r2, #100	; 0x64
 8002a66:	fb02 f303 	mul.w	r3, r2, r3
 8002a6a:	1aeb      	subs	r3, r5, r3
 8002a6c:	011b      	lsls	r3, r3, #4
 8002a6e:	3332      	adds	r3, #50	; 0x32
 8002a70:	4a1c      	ldr	r2, [pc, #112]	; (8002ae4 <UART_SetConfig+0x32c>)
 8002a72:	fba2 2303 	umull	r2, r3, r2, r3
 8002a76:	095b      	lsrs	r3, r3, #5
 8002a78:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a7c:	441c      	add	r4, r3
 8002a7e:	f7fe feab 	bl	80017d8 <HAL_RCC_GetPCLK2Freq>
 8002a82:	4602      	mov	r2, r0
 8002a84:	4613      	mov	r3, r2
 8002a86:	009b      	lsls	r3, r3, #2
 8002a88:	4413      	add	r3, r2
 8002a8a:	009a      	lsls	r2, r3, #2
 8002a8c:	441a      	add	r2, r3
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	009b      	lsls	r3, r3, #2
 8002a94:	fbb2 f5f3 	udiv	r5, r2, r3
 8002a98:	f7fe fe9e 	bl	80017d8 <HAL_RCC_GetPCLK2Freq>
 8002a9c:	4602      	mov	r2, r0
 8002a9e:	4613      	mov	r3, r2
 8002aa0:	009b      	lsls	r3, r3, #2
 8002aa2:	4413      	add	r3, r2
 8002aa4:	009a      	lsls	r2, r3, #2
 8002aa6:	441a      	add	r2, r3
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	009b      	lsls	r3, r3, #2
 8002aae:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ab2:	4a0c      	ldr	r2, [pc, #48]	; (8002ae4 <UART_SetConfig+0x32c>)
 8002ab4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ab8:	095b      	lsrs	r3, r3, #5
 8002aba:	2264      	movs	r2, #100	; 0x64
 8002abc:	fb02 f303 	mul.w	r3, r2, r3
 8002ac0:	1aeb      	subs	r3, r5, r3
 8002ac2:	011b      	lsls	r3, r3, #4
 8002ac4:	3332      	adds	r3, #50	; 0x32
 8002ac6:	4a07      	ldr	r2, [pc, #28]	; (8002ae4 <UART_SetConfig+0x32c>)
 8002ac8:	fba2 2303 	umull	r2, r3, r2, r3
 8002acc:	095b      	lsrs	r3, r3, #5
 8002ace:	f003 020f 	and.w	r2, r3, #15
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4422      	add	r2, r4
 8002ad8:	609a      	str	r2, [r3, #8]
 8002ada:	e071      	b.n	8002bc0 <UART_SetConfig+0x408>
 8002adc:	40011000 	.word	0x40011000
 8002ae0:	40011400 	.word	0x40011400
 8002ae4:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002ae8:	f7fe fe62 	bl	80017b0 <HAL_RCC_GetPCLK1Freq>
 8002aec:	4602      	mov	r2, r0
 8002aee:	4613      	mov	r3, r2
 8002af0:	009b      	lsls	r3, r3, #2
 8002af2:	4413      	add	r3, r2
 8002af4:	009a      	lsls	r2, r3, #2
 8002af6:	441a      	add	r2, r3
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	009b      	lsls	r3, r3, #2
 8002afe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b02:	4a31      	ldr	r2, [pc, #196]	; (8002bc8 <UART_SetConfig+0x410>)
 8002b04:	fba2 2303 	umull	r2, r3, r2, r3
 8002b08:	095b      	lsrs	r3, r3, #5
 8002b0a:	011c      	lsls	r4, r3, #4
 8002b0c:	f7fe fe50 	bl	80017b0 <HAL_RCC_GetPCLK1Freq>
 8002b10:	4602      	mov	r2, r0
 8002b12:	4613      	mov	r3, r2
 8002b14:	009b      	lsls	r3, r3, #2
 8002b16:	4413      	add	r3, r2
 8002b18:	009a      	lsls	r2, r3, #2
 8002b1a:	441a      	add	r2, r3
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	009b      	lsls	r3, r3, #2
 8002b22:	fbb2 f5f3 	udiv	r5, r2, r3
 8002b26:	f7fe fe43 	bl	80017b0 <HAL_RCC_GetPCLK1Freq>
 8002b2a:	4602      	mov	r2, r0
 8002b2c:	4613      	mov	r3, r2
 8002b2e:	009b      	lsls	r3, r3, #2
 8002b30:	4413      	add	r3, r2
 8002b32:	009a      	lsls	r2, r3, #2
 8002b34:	441a      	add	r2, r3
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	009b      	lsls	r3, r3, #2
 8002b3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b40:	4a21      	ldr	r2, [pc, #132]	; (8002bc8 <UART_SetConfig+0x410>)
 8002b42:	fba2 2303 	umull	r2, r3, r2, r3
 8002b46:	095b      	lsrs	r3, r3, #5
 8002b48:	2264      	movs	r2, #100	; 0x64
 8002b4a:	fb02 f303 	mul.w	r3, r2, r3
 8002b4e:	1aeb      	subs	r3, r5, r3
 8002b50:	011b      	lsls	r3, r3, #4
 8002b52:	3332      	adds	r3, #50	; 0x32
 8002b54:	4a1c      	ldr	r2, [pc, #112]	; (8002bc8 <UART_SetConfig+0x410>)
 8002b56:	fba2 2303 	umull	r2, r3, r2, r3
 8002b5a:	095b      	lsrs	r3, r3, #5
 8002b5c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002b60:	441c      	add	r4, r3
 8002b62:	f7fe fe25 	bl	80017b0 <HAL_RCC_GetPCLK1Freq>
 8002b66:	4602      	mov	r2, r0
 8002b68:	4613      	mov	r3, r2
 8002b6a:	009b      	lsls	r3, r3, #2
 8002b6c:	4413      	add	r3, r2
 8002b6e:	009a      	lsls	r2, r3, #2
 8002b70:	441a      	add	r2, r3
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	009b      	lsls	r3, r3, #2
 8002b78:	fbb2 f5f3 	udiv	r5, r2, r3
 8002b7c:	f7fe fe18 	bl	80017b0 <HAL_RCC_GetPCLK1Freq>
 8002b80:	4602      	mov	r2, r0
 8002b82:	4613      	mov	r3, r2
 8002b84:	009b      	lsls	r3, r3, #2
 8002b86:	4413      	add	r3, r2
 8002b88:	009a      	lsls	r2, r3, #2
 8002b8a:	441a      	add	r2, r3
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	009b      	lsls	r3, r3, #2
 8002b92:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b96:	4a0c      	ldr	r2, [pc, #48]	; (8002bc8 <UART_SetConfig+0x410>)
 8002b98:	fba2 2303 	umull	r2, r3, r2, r3
 8002b9c:	095b      	lsrs	r3, r3, #5
 8002b9e:	2264      	movs	r2, #100	; 0x64
 8002ba0:	fb02 f303 	mul.w	r3, r2, r3
 8002ba4:	1aeb      	subs	r3, r5, r3
 8002ba6:	011b      	lsls	r3, r3, #4
 8002ba8:	3332      	adds	r3, #50	; 0x32
 8002baa:	4a07      	ldr	r2, [pc, #28]	; (8002bc8 <UART_SetConfig+0x410>)
 8002bac:	fba2 2303 	umull	r2, r3, r2, r3
 8002bb0:	095b      	lsrs	r3, r3, #5
 8002bb2:	f003 020f 	and.w	r2, r3, #15
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4422      	add	r2, r4
 8002bbc:	609a      	str	r2, [r3, #8]
}
 8002bbe:	e7ff      	b.n	8002bc0 <UART_SetConfig+0x408>
 8002bc0:	bf00      	nop
 8002bc2:	3710      	adds	r7, #16
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bdb0      	pop	{r4, r5, r7, pc}
 8002bc8:	51eb851f 	.word	0x51eb851f

08002bcc <__io_putchar>:
#ifdef __GNUC__
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
void __io_putchar(uint8_t ch) {
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b082      	sub	sp, #8
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(&huart2, &ch, 1, 1);
 8002bd6:	1df9      	adds	r1, r7, #7
 8002bd8:	2301      	movs	r3, #1
 8002bda:	2201      	movs	r2, #1
 8002bdc:	4803      	ldr	r0, [pc, #12]	; (8002bec <__io_putchar+0x20>)
 8002bde:	f7ff fd08 	bl	80025f2 <HAL_UART_Transmit>
}
 8002be2:	bf00      	nop
 8002be4:	3708      	adds	r7, #8
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	20000260 	.word	0x20000260

08002bf0 <data_transfer_CRM>:

//
HAL_StatusTypeDef data_transfer_CRM(
	SPI_HandleTypeDef* hspi, GPIO_TypeDef* GPIOx,uint16_t GPIO_Pin,
	const uint8_t command, uint8_t receive_data[],	uint32_t Timeout)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b088      	sub	sp, #32
 8002bf4:	af02      	add	r7, sp, #8
 8002bf6:	60f8      	str	r0, [r7, #12]
 8002bf8:	60b9      	str	r1, [r7, #8]
 8002bfa:	4611      	mov	r1, r2
 8002bfc:	461a      	mov	r2, r3
 8002bfe:	460b      	mov	r3, r1
 8002c00:	80fb      	strh	r3, [r7, #6]
 8002c02:	4613      	mov	r3, r2
 8002c04:	717b      	strb	r3, [r7, #5]
	uint8_t send_data[6] = { 0 };
 8002c06:	f107 0310 	add.w	r3, r7, #16
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	601a      	str	r2, [r3, #0]
 8002c0e:	809a      	strh	r2, [r3, #4]
	send_data[0] = command;
 8002c10:	797b      	ldrb	r3, [r7, #5]
 8002c12:	743b      	strb	r3, [r7, #16]
	send_data[5] = ~(send_data[0] + send_data[1] + send_data[2] + send_data[3] + send_data[4]); //CHECKSUM
 8002c14:	7c3a      	ldrb	r2, [r7, #16]
 8002c16:	7c7b      	ldrb	r3, [r7, #17]
 8002c18:	4413      	add	r3, r2
 8002c1a:	b2da      	uxtb	r2, r3
 8002c1c:	7cbb      	ldrb	r3, [r7, #18]
 8002c1e:	4413      	add	r3, r2
 8002c20:	b2da      	uxtb	r2, r3
 8002c22:	7cfb      	ldrb	r3, [r7, #19]
 8002c24:	4413      	add	r3, r2
 8002c26:	b2da      	uxtb	r2, r3
 8002c28:	7d3b      	ldrb	r3, [r7, #20]
 8002c2a:	4413      	add	r3, r2
 8002c2c:	b2db      	uxtb	r3, r3
 8002c2e:	43db      	mvns	r3, r3
 8002c30:	b2db      	uxtb	r3, r3
 8002c32:	757b      	strb	r3, [r7, #21]

	HAL_Delay(1);
 8002c34:	2001      	movs	r0, #1
 8002c36:	f7fe fa19 	bl	800106c <HAL_Delay>

	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);
 8002c3a:	88fb      	ldrh	r3, [r7, #6]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	4619      	mov	r1, r3
 8002c40:	68b8      	ldr	r0, [r7, #8]
 8002c42:	f7fe fcad 	bl	80015a0 <HAL_GPIO_WritePin>
	HAL_StatusTypeDef ret = HAL_SPI_TransmitReceive(hspi, send_data, receive_data,6, Timeout);
 8002c46:	f107 0110 	add.w	r1, r7, #16
 8002c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c4c:	9300      	str	r3, [sp, #0]
 8002c4e:	2306      	movs	r3, #6
 8002c50:	6a3a      	ldr	r2, [r7, #32]
 8002c52:	68f8      	ldr	r0, [r7, #12]
 8002c54:	f7ff fa32 	bl	80020bc <HAL_SPI_TransmitReceive>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 8002c5c:	88fb      	ldrh	r3, [r7, #6]
 8002c5e:	2201      	movs	r2, #1
 8002c60:	4619      	mov	r1, r3
 8002c62:	68b8      	ldr	r0, [r7, #8]
 8002c64:	f7fe fc9c 	bl	80015a0 <HAL_GPIO_WritePin>

	return ret;
 8002c68:	7dfb      	ldrb	r3, [r7, #23]

}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	3718      	adds	r7, #24
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}
	...

08002c74 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002c74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c78:	b08a      	sub	sp, #40	; 0x28
 8002c7a:	af04      	add	r7, sp, #16
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002c7c:	f7fe f984 	bl	8000f88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002c80:	f000 f8a8 	bl	8002dd4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002c84:	f000 f974 	bl	8002f70 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002c88:	f000 f948 	bl	8002f1c <MX_USART2_UART_Init>
  MX_SPI3_Init();
 8002c8c:	f000 f910 	bl	8002eb0 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */

  printf("Hello CRM100 CRM200 test.\n");
 8002c90:	4847      	ldr	r0, [pc, #284]	; (8002db0 <main+0x13c>)
 8002c92:	f001 f8f1 	bl	8003e78 <puts>

  HAL_Delay(500);
 8002c96:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002c9a:	f7fe f9e7 	bl	800106c <HAL_Delay>

  //RESET
  printf("Reset...");
 8002c9e:	4845      	ldr	r0, [pc, #276]	; (8002db4 <main+0x140>)
 8002ca0:	f001 f876 	bl	8003d90 <iprintf>
  HAL_GPIO_WritePin(reset_P_GPIO_Port, reset_P_Pin, GPIO_PIN_RESET);
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	2120      	movs	r1, #32
 8002ca8:	4843      	ldr	r0, [pc, #268]	; (8002db8 <main+0x144>)
 8002caa:	f7fe fc79 	bl	80015a0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(reset_R_GPIO_Port, reset_R_Pin, GPIO_PIN_RESET);
 8002cae:	2200      	movs	r2, #0
 8002cb0:	2140      	movs	r1, #64	; 0x40
 8002cb2:	4841      	ldr	r0, [pc, #260]	; (8002db8 <main+0x144>)
 8002cb4:	f7fe fc74 	bl	80015a0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(reset_Y_GPIO_Port, reset_Y_Pin, GPIO_PIN_RESET);
 8002cb8:	2200      	movs	r2, #0
 8002cba:	2180      	movs	r1, #128	; 0x80
 8002cbc:	483e      	ldr	r0, [pc, #248]	; (8002db8 <main+0x144>)
 8002cbe:	f7fe fc6f 	bl	80015a0 <HAL_GPIO_WritePin>
  HAL_Delay(200);
 8002cc2:	20c8      	movs	r0, #200	; 0xc8
 8002cc4:	f7fe f9d2 	bl	800106c <HAL_Delay>
  HAL_GPIO_WritePin(reset_P_GPIO_Port, reset_P_Pin, GPIO_PIN_SET);
 8002cc8:	2201      	movs	r2, #1
 8002cca:	2120      	movs	r1, #32
 8002ccc:	483a      	ldr	r0, [pc, #232]	; (8002db8 <main+0x144>)
 8002cce:	f7fe fc67 	bl	80015a0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(reset_R_GPIO_Port, reset_R_Pin, GPIO_PIN_SET);
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	2140      	movs	r1, #64	; 0x40
 8002cd6:	4838      	ldr	r0, [pc, #224]	; (8002db8 <main+0x144>)
 8002cd8:	f7fe fc62 	bl	80015a0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(reset_Y_GPIO_Port, reset_Y_Pin, GPIO_PIN_SET);
 8002cdc:	2201      	movs	r2, #1
 8002cde:	2180      	movs	r1, #128	; 0x80
 8002ce0:	4835      	ldr	r0, [pc, #212]	; (8002db8 <main+0x144>)
 8002ce2:	f7fe fc5d 	bl	80015a0 <HAL_GPIO_WritePin>
  HAL_Delay(1000);
 8002ce6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002cea:	f7fe f9bf 	bl	800106c <HAL_Delay>
  printf("Done!\n");
 8002cee:	4833      	ldr	r0, [pc, #204]	; (8002dbc <main+0x148>)
 8002cf0:	f001 f8c2 	bl	8003e78 <puts>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  uint8_t command = 0b00111000; //75deg/s????
 8002cf4:	2338      	movs	r3, #56	; 0x38
 8002cf6:	75fb      	strb	r3, [r7, #23]
	  uint8_t receive_data[6];
	  int16_t rate_i, temp_i;
	  float rate, temp;

	  data_transfer_CRM(&hspi3, SS_P_GPIO_Port, SS_P_Pin, command, receive_data, 100);
 8002cf8:	7dfa      	ldrb	r2, [r7, #23]
 8002cfa:	2364      	movs	r3, #100	; 0x64
 8002cfc:	9301      	str	r3, [sp, #4]
 8002cfe:	463b      	mov	r3, r7
 8002d00:	9300      	str	r3, [sp, #0]
 8002d02:	4613      	mov	r3, r2
 8002d04:	2240      	movs	r2, #64	; 0x40
 8002d06:	492e      	ldr	r1, [pc, #184]	; (8002dc0 <main+0x14c>)
 8002d08:	482e      	ldr	r0, [pc, #184]	; (8002dc4 <main+0x150>)
 8002d0a:	f7ff ff71 	bl	8002bf0 <data_transfer_CRM>

	  rate_i = ( (receive_data[1]<<8) + receive_data[2]);
 8002d0e:	787b      	ldrb	r3, [r7, #1]
 8002d10:	b29b      	uxth	r3, r3
 8002d12:	021b      	lsls	r3, r3, #8
 8002d14:	b29a      	uxth	r2, r3
 8002d16:	78bb      	ldrb	r3, [r7, #2]
 8002d18:	b29b      	uxth	r3, r3
 8002d1a:	4413      	add	r3, r2
 8002d1c:	b29b      	uxth	r3, r3
 8002d1e:	82bb      	strh	r3, [r7, #20]
	  temp_i = ( (receive_data[3]<<8) + receive_data[4] -531 );
 8002d20:	78fb      	ldrb	r3, [r7, #3]
 8002d22:	b29b      	uxth	r3, r3
 8002d24:	021b      	lsls	r3, r3, #8
 8002d26:	b29a      	uxth	r2, r3
 8002d28:	793b      	ldrb	r3, [r7, #4]
 8002d2a:	b29b      	uxth	r3, r3
 8002d2c:	4413      	add	r3, r2
 8002d2e:	b29b      	uxth	r3, r3
 8002d30:	f2a3 2313 	subw	r3, r3, #531	; 0x213
 8002d34:	b29b      	uxth	r3, r3
 8002d36:	827b      	strh	r3, [r7, #18]

	  rate = rate_i / 96; // 75deg/s????
 8002d38:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002d3c:	4a22      	ldr	r2, [pc, #136]	; (8002dc8 <main+0x154>)
 8002d3e:	fb82 1203 	smull	r1, r2, r2, r3
 8002d42:	1112      	asrs	r2, r2, #4
 8002d44:	17db      	asrs	r3, r3, #31
 8002d46:	1ad3      	subs	r3, r2, r3
 8002d48:	b21b      	sxth	r3, r3
 8002d4a:	ee07 3a90 	vmov	s15, r3
 8002d4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002d52:	edc7 7a03 	vstr	s15, [r7, #12]
	  temp = temp_i / 2.75; //
 8002d56:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f7fd fc02 	bl	8000564 <__aeabi_i2d>
 8002d60:	f04f 0200 	mov.w	r2, #0
 8002d64:	4b19      	ldr	r3, [pc, #100]	; (8002dcc <main+0x158>)
 8002d66:	f7fd fd91 	bl	800088c <__aeabi_ddiv>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	460c      	mov	r4, r1
 8002d6e:	4618      	mov	r0, r3
 8002d70:	4621      	mov	r1, r4
 8002d72:	f7fd ff39 	bl	8000be8 <__aeabi_d2f>
 8002d76:	4603      	mov	r3, r0
 8002d78:	60bb      	str	r3, [r7, #8]

	  printf("Status=%2X CHECKSUM=%2X rate=%5.3f temp=%5.3f \n", receive_data[0], receive_data[5], rate, temp);
 8002d7a:	783b      	ldrb	r3, [r7, #0]
 8002d7c:	461e      	mov	r6, r3
 8002d7e:	797b      	ldrb	r3, [r7, #5]
 8002d80:	4698      	mov	r8, r3
 8002d82:	68f8      	ldr	r0, [r7, #12]
 8002d84:	f7fd fc00 	bl	8000588 <__aeabi_f2d>
 8002d88:	4604      	mov	r4, r0
 8002d8a:	460d      	mov	r5, r1
 8002d8c:	68b8      	ldr	r0, [r7, #8]
 8002d8e:	f7fd fbfb 	bl	8000588 <__aeabi_f2d>
 8002d92:	4602      	mov	r2, r0
 8002d94:	460b      	mov	r3, r1
 8002d96:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002d9a:	e9cd 4500 	strd	r4, r5, [sp]
 8002d9e:	4642      	mov	r2, r8
 8002da0:	4631      	mov	r1, r6
 8002da2:	480b      	ldr	r0, [pc, #44]	; (8002dd0 <main+0x15c>)
 8002da4:	f000 fff4 	bl	8003d90 <iprintf>
	  HAL_Delay(50);
 8002da8:	2032      	movs	r0, #50	; 0x32
 8002daa:	f7fe f95f 	bl	800106c <HAL_Delay>
  {
 8002dae:	e7a1      	b.n	8002cf4 <main+0x80>
 8002db0:	08005c08 	.word	0x08005c08
 8002db4:	08005c24 	.word	0x08005c24
 8002db8:	40020000 	.word	0x40020000
 8002dbc:	08005c30 	.word	0x08005c30
 8002dc0:	40020400 	.word	0x40020400
 8002dc4:	20000208 	.word	0x20000208
 8002dc8:	2aaaaaab 	.word	0x2aaaaaab
 8002dcc:	40060000 	.word	0x40060000
 8002dd0:	08005c38 	.word	0x08005c38

08002dd4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b094      	sub	sp, #80	; 0x50
 8002dd8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002dda:	f107 031c 	add.w	r3, r7, #28
 8002dde:	2234      	movs	r2, #52	; 0x34
 8002de0:	2100      	movs	r1, #0
 8002de2:	4618      	mov	r0, r3
 8002de4:	f000 fb70 	bl	80034c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002de8:	f107 0308 	add.w	r3, r7, #8
 8002dec:	2200      	movs	r2, #0
 8002dee:	601a      	str	r2, [r3, #0]
 8002df0:	605a      	str	r2, [r3, #4]
 8002df2:	609a      	str	r2, [r3, #8]
 8002df4:	60da      	str	r2, [r3, #12]
 8002df6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002df8:	2300      	movs	r3, #0
 8002dfa:	607b      	str	r3, [r7, #4]
 8002dfc:	4b2a      	ldr	r3, [pc, #168]	; (8002ea8 <SystemClock_Config+0xd4>)
 8002dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e00:	4a29      	ldr	r2, [pc, #164]	; (8002ea8 <SystemClock_Config+0xd4>)
 8002e02:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e06:	6413      	str	r3, [r2, #64]	; 0x40
 8002e08:	4b27      	ldr	r3, [pc, #156]	; (8002ea8 <SystemClock_Config+0xd4>)
 8002e0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e10:	607b      	str	r3, [r7, #4]
 8002e12:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002e14:	2300      	movs	r3, #0
 8002e16:	603b      	str	r3, [r7, #0]
 8002e18:	4b24      	ldr	r3, [pc, #144]	; (8002eac <SystemClock_Config+0xd8>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002e20:	4a22      	ldr	r2, [pc, #136]	; (8002eac <SystemClock_Config+0xd8>)
 8002e22:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e26:	6013      	str	r3, [r2, #0]
 8002e28:	4b20      	ldr	r3, [pc, #128]	; (8002eac <SystemClock_Config+0xd8>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002e30:	603b      	str	r3, [r7, #0]
 8002e32:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002e34:	2302      	movs	r3, #2
 8002e36:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002e3c:	2310      	movs	r3, #16
 8002e3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002e40:	2302      	movs	r3, #2
 8002e42:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002e44:	2300      	movs	r3, #0
 8002e46:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002e48:	2308      	movs	r3, #8
 8002e4a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 90;
 8002e4c:	235a      	movs	r3, #90	; 0x5a
 8002e4e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002e50:	2302      	movs	r3, #2
 8002e52:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002e54:	2302      	movs	r3, #2
 8002e56:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002e58:	2302      	movs	r3, #2
 8002e5a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e5c:	f107 031c 	add.w	r3, r7, #28
 8002e60:	4618      	mov	r0, r3
 8002e62:	f7fe fe6d 	bl	8001b40 <HAL_RCC_OscConfig>
 8002e66:	4603      	mov	r3, r0
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d001      	beq.n	8002e70 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8002e6c:	f000 f91a 	bl	80030a4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002e70:	230f      	movs	r3, #15
 8002e72:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002e74:	2302      	movs	r3, #2
 8002e76:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8002e78:	2380      	movs	r3, #128	; 0x80
 8002e7a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 8002e7c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002e80:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 8002e82:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002e86:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002e88:	f107 0308 	add.w	r3, r7, #8
 8002e8c:	2101      	movs	r1, #1
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f7fe fba0 	bl	80015d4 <HAL_RCC_ClockConfig>
 8002e94:	4603      	mov	r3, r0
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d001      	beq.n	8002e9e <SystemClock_Config+0xca>
  {
    Error_Handler();
 8002e9a:	f000 f903 	bl	80030a4 <Error_Handler>
  }
}
 8002e9e:	bf00      	nop
 8002ea0:	3750      	adds	r7, #80	; 0x50
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}
 8002ea6:	bf00      	nop
 8002ea8:	40023800 	.word	0x40023800
 8002eac:	40007000 	.word	0x40007000

08002eb0 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8002eb4:	4b17      	ldr	r3, [pc, #92]	; (8002f14 <MX_SPI3_Init+0x64>)
 8002eb6:	4a18      	ldr	r2, [pc, #96]	; (8002f18 <MX_SPI3_Init+0x68>)
 8002eb8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002eba:	4b16      	ldr	r3, [pc, #88]	; (8002f14 <MX_SPI3_Init+0x64>)
 8002ebc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002ec0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002ec2:	4b14      	ldr	r3, [pc, #80]	; (8002f14 <MX_SPI3_Init+0x64>)
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002ec8:	4b12      	ldr	r3, [pc, #72]	; (8002f14 <MX_SPI3_Init+0x64>)
 8002eca:	2200      	movs	r2, #0
 8002ecc:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002ece:	4b11      	ldr	r3, [pc, #68]	; (8002f14 <MX_SPI3_Init+0x64>)
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002ed4:	4b0f      	ldr	r3, [pc, #60]	; (8002f14 <MX_SPI3_Init+0x64>)
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002eda:	4b0e      	ldr	r3, [pc, #56]	; (8002f14 <MX_SPI3_Init+0x64>)
 8002edc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ee0:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002ee2:	4b0c      	ldr	r3, [pc, #48]	; (8002f14 <MX_SPI3_Init+0x64>)
 8002ee4:	2218      	movs	r2, #24
 8002ee6:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002ee8:	4b0a      	ldr	r3, [pc, #40]	; (8002f14 <MX_SPI3_Init+0x64>)
 8002eea:	2200      	movs	r2, #0
 8002eec:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002eee:	4b09      	ldr	r3, [pc, #36]	; (8002f14 <MX_SPI3_Init+0x64>)
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ef4:	4b07      	ldr	r3, [pc, #28]	; (8002f14 <MX_SPI3_Init+0x64>)
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8002efa:	4b06      	ldr	r3, [pc, #24]	; (8002f14 <MX_SPI3_Init+0x64>)
 8002efc:	220a      	movs	r2, #10
 8002efe:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002f00:	4804      	ldr	r0, [pc, #16]	; (8002f14 <MX_SPI3_Init+0x64>)
 8002f02:	f7ff f877 	bl	8001ff4 <HAL_SPI_Init>
 8002f06:	4603      	mov	r3, r0
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d001      	beq.n	8002f10 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8002f0c:	f000 f8ca 	bl	80030a4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002f10:	bf00      	nop
 8002f12:	bd80      	pop	{r7, pc}
 8002f14:	20000208 	.word	0x20000208
 8002f18:	40003c00 	.word	0x40003c00

08002f1c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002f20:	4b11      	ldr	r3, [pc, #68]	; (8002f68 <MX_USART2_UART_Init+0x4c>)
 8002f22:	4a12      	ldr	r2, [pc, #72]	; (8002f6c <MX_USART2_UART_Init+0x50>)
 8002f24:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002f26:	4b10      	ldr	r3, [pc, #64]	; (8002f68 <MX_USART2_UART_Init+0x4c>)
 8002f28:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002f2c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002f2e:	4b0e      	ldr	r3, [pc, #56]	; (8002f68 <MX_USART2_UART_Init+0x4c>)
 8002f30:	2200      	movs	r2, #0
 8002f32:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002f34:	4b0c      	ldr	r3, [pc, #48]	; (8002f68 <MX_USART2_UART_Init+0x4c>)
 8002f36:	2200      	movs	r2, #0
 8002f38:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002f3a:	4b0b      	ldr	r3, [pc, #44]	; (8002f68 <MX_USART2_UART_Init+0x4c>)
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002f40:	4b09      	ldr	r3, [pc, #36]	; (8002f68 <MX_USART2_UART_Init+0x4c>)
 8002f42:	220c      	movs	r2, #12
 8002f44:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f46:	4b08      	ldr	r3, [pc, #32]	; (8002f68 <MX_USART2_UART_Init+0x4c>)
 8002f48:	2200      	movs	r2, #0
 8002f4a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f4c:	4b06      	ldr	r3, [pc, #24]	; (8002f68 <MX_USART2_UART_Init+0x4c>)
 8002f4e:	2200      	movs	r2, #0
 8002f50:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002f52:	4805      	ldr	r0, [pc, #20]	; (8002f68 <MX_USART2_UART_Init+0x4c>)
 8002f54:	f7ff fb00 	bl	8002558 <HAL_UART_Init>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d001      	beq.n	8002f62 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002f5e:	f000 f8a1 	bl	80030a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002f62:	bf00      	nop
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	bf00      	nop
 8002f68:	20000260 	.word	0x20000260
 8002f6c:	40004400 	.word	0x40004400

08002f70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b08a      	sub	sp, #40	; 0x28
 8002f74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f76:	f107 0314 	add.w	r3, r7, #20
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	601a      	str	r2, [r3, #0]
 8002f7e:	605a      	str	r2, [r3, #4]
 8002f80:	609a      	str	r2, [r3, #8]
 8002f82:	60da      	str	r2, [r3, #12]
 8002f84:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f86:	2300      	movs	r3, #0
 8002f88:	613b      	str	r3, [r7, #16]
 8002f8a:	4b41      	ldr	r3, [pc, #260]	; (8003090 <MX_GPIO_Init+0x120>)
 8002f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f8e:	4a40      	ldr	r2, [pc, #256]	; (8003090 <MX_GPIO_Init+0x120>)
 8002f90:	f043 0304 	orr.w	r3, r3, #4
 8002f94:	6313      	str	r3, [r2, #48]	; 0x30
 8002f96:	4b3e      	ldr	r3, [pc, #248]	; (8003090 <MX_GPIO_Init+0x120>)
 8002f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f9a:	f003 0304 	and.w	r3, r3, #4
 8002f9e:	613b      	str	r3, [r7, #16]
 8002fa0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	60fb      	str	r3, [r7, #12]
 8002fa6:	4b3a      	ldr	r3, [pc, #232]	; (8003090 <MX_GPIO_Init+0x120>)
 8002fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002faa:	4a39      	ldr	r2, [pc, #228]	; (8003090 <MX_GPIO_Init+0x120>)
 8002fac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002fb0:	6313      	str	r3, [r2, #48]	; 0x30
 8002fb2:	4b37      	ldr	r3, [pc, #220]	; (8003090 <MX_GPIO_Init+0x120>)
 8002fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fba:	60fb      	str	r3, [r7, #12]
 8002fbc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	60bb      	str	r3, [r7, #8]
 8002fc2:	4b33      	ldr	r3, [pc, #204]	; (8003090 <MX_GPIO_Init+0x120>)
 8002fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fc6:	4a32      	ldr	r2, [pc, #200]	; (8003090 <MX_GPIO_Init+0x120>)
 8002fc8:	f043 0301 	orr.w	r3, r3, #1
 8002fcc:	6313      	str	r3, [r2, #48]	; 0x30
 8002fce:	4b30      	ldr	r3, [pc, #192]	; (8003090 <MX_GPIO_Init+0x120>)
 8002fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd2:	f003 0301 	and.w	r3, r3, #1
 8002fd6:	60bb      	str	r3, [r7, #8]
 8002fd8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fda:	2300      	movs	r3, #0
 8002fdc:	607b      	str	r3, [r7, #4]
 8002fde:	4b2c      	ldr	r3, [pc, #176]	; (8003090 <MX_GPIO_Init+0x120>)
 8002fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fe2:	4a2b      	ldr	r2, [pc, #172]	; (8003090 <MX_GPIO_Init+0x120>)
 8002fe4:	f043 0302 	orr.w	r3, r3, #2
 8002fe8:	6313      	str	r3, [r2, #48]	; 0x30
 8002fea:	4b29      	ldr	r3, [pc, #164]	; (8003090 <MX_GPIO_Init+0x120>)
 8002fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fee:	f003 0302 	and.w	r3, r3, #2
 8002ff2:	607b      	str	r3, [r7, #4]
 8002ff4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, reset_P_Pin|reset_R_Pin|reset_Y_Pin|SS_Y_Pin, GPIO_PIN_SET);
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	f44f 7138 	mov.w	r1, #736	; 0x2e0
 8002ffc:	4825      	ldr	r0, [pc, #148]	; (8003094 <MX_GPIO_Init+0x124>)
 8002ffe:	f7fe facf 	bl	80015a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SS_R_GPIO_Port, SS_R_Pin, GPIO_PIN_SET);
 8003002:	2201      	movs	r2, #1
 8003004:	2180      	movs	r1, #128	; 0x80
 8003006:	4824      	ldr	r0, [pc, #144]	; (8003098 <MX_GPIO_Init+0x128>)
 8003008:	f7fe faca 	bl	80015a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SS_P_GPIO_Port, SS_P_Pin, GPIO_PIN_SET);
 800300c:	2201      	movs	r2, #1
 800300e:	2140      	movs	r1, #64	; 0x40
 8003010:	4822      	ldr	r0, [pc, #136]	; (800309c <MX_GPIO_Init+0x12c>)
 8003012:	f7fe fac5 	bl	80015a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003016:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800301a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800301c:	4b20      	ldr	r3, [pc, #128]	; (80030a0 <MX_GPIO_Init+0x130>)
 800301e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003020:	2300      	movs	r3, #0
 8003022:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003024:	f107 0314 	add.w	r3, r7, #20
 8003028:	4619      	mov	r1, r3
 800302a:	481b      	ldr	r0, [pc, #108]	; (8003098 <MX_GPIO_Init+0x128>)
 800302c:	f7fe f926 	bl	800127c <HAL_GPIO_Init>

  /*Configure GPIO pins : reset_P_Pin reset_R_Pin reset_Y_Pin SS_Y_Pin */
  GPIO_InitStruct.Pin = reset_P_Pin|reset_R_Pin|reset_Y_Pin|SS_Y_Pin;
 8003030:	f44f 7338 	mov.w	r3, #736	; 0x2e0
 8003034:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003036:	2301      	movs	r3, #1
 8003038:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800303a:	2300      	movs	r3, #0
 800303c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800303e:	2303      	movs	r3, #3
 8003040:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003042:	f107 0314 	add.w	r3, r7, #20
 8003046:	4619      	mov	r1, r3
 8003048:	4812      	ldr	r0, [pc, #72]	; (8003094 <MX_GPIO_Init+0x124>)
 800304a:	f7fe f917 	bl	800127c <HAL_GPIO_Init>

  /*Configure GPIO pin : SS_R_Pin */
  GPIO_InitStruct.Pin = SS_R_Pin;
 800304e:	2380      	movs	r3, #128	; 0x80
 8003050:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003052:	2301      	movs	r3, #1
 8003054:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003056:	2300      	movs	r3, #0
 8003058:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800305a:	2303      	movs	r3, #3
 800305c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SS_R_GPIO_Port, &GPIO_InitStruct);
 800305e:	f107 0314 	add.w	r3, r7, #20
 8003062:	4619      	mov	r1, r3
 8003064:	480c      	ldr	r0, [pc, #48]	; (8003098 <MX_GPIO_Init+0x128>)
 8003066:	f7fe f909 	bl	800127c <HAL_GPIO_Init>

  /*Configure GPIO pin : SS_P_Pin */
  GPIO_InitStruct.Pin = SS_P_Pin;
 800306a:	2340      	movs	r3, #64	; 0x40
 800306c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800306e:	2301      	movs	r3, #1
 8003070:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003072:	2300      	movs	r3, #0
 8003074:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003076:	2303      	movs	r3, #3
 8003078:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SS_P_GPIO_Port, &GPIO_InitStruct);
 800307a:	f107 0314 	add.w	r3, r7, #20
 800307e:	4619      	mov	r1, r3
 8003080:	4806      	ldr	r0, [pc, #24]	; (800309c <MX_GPIO_Init+0x12c>)
 8003082:	f7fe f8fb 	bl	800127c <HAL_GPIO_Init>

}
 8003086:	bf00      	nop
 8003088:	3728      	adds	r7, #40	; 0x28
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}
 800308e:	bf00      	nop
 8003090:	40023800 	.word	0x40023800
 8003094:	40020000 	.word	0x40020000
 8003098:	40020800 	.word	0x40020800
 800309c:	40020400 	.word	0x40020400
 80030a0:	10210000 	.word	0x10210000

080030a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80030a4:	b480      	push	{r7}
 80030a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80030a8:	bf00      	nop
 80030aa:	46bd      	mov	sp, r7
 80030ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b0:	4770      	bx	lr
	...

080030b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b082      	sub	sp, #8
 80030b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030ba:	2300      	movs	r3, #0
 80030bc:	607b      	str	r3, [r7, #4]
 80030be:	4b10      	ldr	r3, [pc, #64]	; (8003100 <HAL_MspInit+0x4c>)
 80030c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030c2:	4a0f      	ldr	r2, [pc, #60]	; (8003100 <HAL_MspInit+0x4c>)
 80030c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80030c8:	6453      	str	r3, [r2, #68]	; 0x44
 80030ca:	4b0d      	ldr	r3, [pc, #52]	; (8003100 <HAL_MspInit+0x4c>)
 80030cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030d2:	607b      	str	r3, [r7, #4]
 80030d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80030d6:	2300      	movs	r3, #0
 80030d8:	603b      	str	r3, [r7, #0]
 80030da:	4b09      	ldr	r3, [pc, #36]	; (8003100 <HAL_MspInit+0x4c>)
 80030dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030de:	4a08      	ldr	r2, [pc, #32]	; (8003100 <HAL_MspInit+0x4c>)
 80030e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030e4:	6413      	str	r3, [r2, #64]	; 0x40
 80030e6:	4b06      	ldr	r3, [pc, #24]	; (8003100 <HAL_MspInit+0x4c>)
 80030e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030ee:	603b      	str	r3, [r7, #0]
 80030f0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80030f2:	2007      	movs	r0, #7
 80030f4:	f7fe f88e 	bl	8001214 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80030f8:	bf00      	nop
 80030fa:	3708      	adds	r7, #8
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}
 8003100:	40023800 	.word	0x40023800

08003104 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b08a      	sub	sp, #40	; 0x28
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800310c:	f107 0314 	add.w	r3, r7, #20
 8003110:	2200      	movs	r2, #0
 8003112:	601a      	str	r2, [r3, #0]
 8003114:	605a      	str	r2, [r3, #4]
 8003116:	609a      	str	r2, [r3, #8]
 8003118:	60da      	str	r2, [r3, #12]
 800311a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a19      	ldr	r2, [pc, #100]	; (8003188 <HAL_SPI_MspInit+0x84>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d12b      	bne.n	800317e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003126:	2300      	movs	r3, #0
 8003128:	613b      	str	r3, [r7, #16]
 800312a:	4b18      	ldr	r3, [pc, #96]	; (800318c <HAL_SPI_MspInit+0x88>)
 800312c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312e:	4a17      	ldr	r2, [pc, #92]	; (800318c <HAL_SPI_MspInit+0x88>)
 8003130:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003134:	6413      	str	r3, [r2, #64]	; 0x40
 8003136:	4b15      	ldr	r3, [pc, #84]	; (800318c <HAL_SPI_MspInit+0x88>)
 8003138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800313a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800313e:	613b      	str	r3, [r7, #16]
 8003140:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003142:	2300      	movs	r3, #0
 8003144:	60fb      	str	r3, [r7, #12]
 8003146:	4b11      	ldr	r3, [pc, #68]	; (800318c <HAL_SPI_MspInit+0x88>)
 8003148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800314a:	4a10      	ldr	r2, [pc, #64]	; (800318c <HAL_SPI_MspInit+0x88>)
 800314c:	f043 0302 	orr.w	r3, r3, #2
 8003150:	6313      	str	r3, [r2, #48]	; 0x30
 8003152:	4b0e      	ldr	r3, [pc, #56]	; (800318c <HAL_SPI_MspInit+0x88>)
 8003154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003156:	f003 0302 	and.w	r3, r3, #2
 800315a:	60fb      	str	r3, [r7, #12]
 800315c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration    
    PB3     ------> SPI3_SCK
    PB4     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800315e:	2338      	movs	r3, #56	; 0x38
 8003160:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003162:	2302      	movs	r3, #2
 8003164:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003166:	2300      	movs	r3, #0
 8003168:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800316a:	2303      	movs	r3, #3
 800316c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800316e:	2306      	movs	r3, #6
 8003170:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003172:	f107 0314 	add.w	r3, r7, #20
 8003176:	4619      	mov	r1, r3
 8003178:	4805      	ldr	r0, [pc, #20]	; (8003190 <HAL_SPI_MspInit+0x8c>)
 800317a:	f7fe f87f 	bl	800127c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800317e:	bf00      	nop
 8003180:	3728      	adds	r7, #40	; 0x28
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}
 8003186:	bf00      	nop
 8003188:	40003c00 	.word	0x40003c00
 800318c:	40023800 	.word	0x40023800
 8003190:	40020400 	.word	0x40020400

08003194 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b08a      	sub	sp, #40	; 0x28
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800319c:	f107 0314 	add.w	r3, r7, #20
 80031a0:	2200      	movs	r2, #0
 80031a2:	601a      	str	r2, [r3, #0]
 80031a4:	605a      	str	r2, [r3, #4]
 80031a6:	609a      	str	r2, [r3, #8]
 80031a8:	60da      	str	r2, [r3, #12]
 80031aa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a19      	ldr	r2, [pc, #100]	; (8003218 <HAL_UART_MspInit+0x84>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d12b      	bne.n	800320e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80031b6:	2300      	movs	r3, #0
 80031b8:	613b      	str	r3, [r7, #16]
 80031ba:	4b18      	ldr	r3, [pc, #96]	; (800321c <HAL_UART_MspInit+0x88>)
 80031bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031be:	4a17      	ldr	r2, [pc, #92]	; (800321c <HAL_UART_MspInit+0x88>)
 80031c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80031c4:	6413      	str	r3, [r2, #64]	; 0x40
 80031c6:	4b15      	ldr	r3, [pc, #84]	; (800321c <HAL_UART_MspInit+0x88>)
 80031c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031ce:	613b      	str	r3, [r7, #16]
 80031d0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031d2:	2300      	movs	r3, #0
 80031d4:	60fb      	str	r3, [r7, #12]
 80031d6:	4b11      	ldr	r3, [pc, #68]	; (800321c <HAL_UART_MspInit+0x88>)
 80031d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031da:	4a10      	ldr	r2, [pc, #64]	; (800321c <HAL_UART_MspInit+0x88>)
 80031dc:	f043 0301 	orr.w	r3, r3, #1
 80031e0:	6313      	str	r3, [r2, #48]	; 0x30
 80031e2:	4b0e      	ldr	r3, [pc, #56]	; (800321c <HAL_UART_MspInit+0x88>)
 80031e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031e6:	f003 0301 	and.w	r3, r3, #1
 80031ea:	60fb      	str	r3, [r7, #12]
 80031ec:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80031ee:	230c      	movs	r3, #12
 80031f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031f2:	2302      	movs	r3, #2
 80031f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80031f6:	2301      	movs	r3, #1
 80031f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031fa:	2303      	movs	r3, #3
 80031fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80031fe:	2307      	movs	r3, #7
 8003200:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003202:	f107 0314 	add.w	r3, r7, #20
 8003206:	4619      	mov	r1, r3
 8003208:	4805      	ldr	r0, [pc, #20]	; (8003220 <HAL_UART_MspInit+0x8c>)
 800320a:	f7fe f837 	bl	800127c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800320e:	bf00      	nop
 8003210:	3728      	adds	r7, #40	; 0x28
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	40004400 	.word	0x40004400
 800321c:	40023800 	.word	0x40023800
 8003220:	40020000 	.word	0x40020000

08003224 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003224:	b480      	push	{r7}
 8003226:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003228:	bf00      	nop
 800322a:	46bd      	mov	sp, r7
 800322c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003230:	4770      	bx	lr

08003232 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003232:	b480      	push	{r7}
 8003234:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003236:	e7fe      	b.n	8003236 <HardFault_Handler+0x4>

08003238 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003238:	b480      	push	{r7}
 800323a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800323c:	e7fe      	b.n	800323c <MemManage_Handler+0x4>

0800323e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800323e:	b480      	push	{r7}
 8003240:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003242:	e7fe      	b.n	8003242 <BusFault_Handler+0x4>

08003244 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003244:	b480      	push	{r7}
 8003246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003248:	e7fe      	b.n	8003248 <UsageFault_Handler+0x4>

0800324a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800324a:	b480      	push	{r7}
 800324c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800324e:	bf00      	nop
 8003250:	46bd      	mov	sp, r7
 8003252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003256:	4770      	bx	lr

08003258 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003258:	b480      	push	{r7}
 800325a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800325c:	bf00      	nop
 800325e:	46bd      	mov	sp, r7
 8003260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003264:	4770      	bx	lr

08003266 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003266:	b480      	push	{r7}
 8003268:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800326a:	bf00      	nop
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr

08003274 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003278:	f7fd fed8 	bl	800102c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800327c:	bf00      	nop
 800327e:	bd80      	pop	{r7, pc}

08003280 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b086      	sub	sp, #24
 8003284:	af00      	add	r7, sp, #0
 8003286:	60f8      	str	r0, [r7, #12]
 8003288:	60b9      	str	r1, [r7, #8]
 800328a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800328c:	2300      	movs	r3, #0
 800328e:	617b      	str	r3, [r7, #20]
 8003290:	e00a      	b.n	80032a8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003292:	f3af 8000 	nop.w
 8003296:	4601      	mov	r1, r0
 8003298:	68bb      	ldr	r3, [r7, #8]
 800329a:	1c5a      	adds	r2, r3, #1
 800329c:	60ba      	str	r2, [r7, #8]
 800329e:	b2ca      	uxtb	r2, r1
 80032a0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032a2:	697b      	ldr	r3, [r7, #20]
 80032a4:	3301      	adds	r3, #1
 80032a6:	617b      	str	r3, [r7, #20]
 80032a8:	697a      	ldr	r2, [r7, #20]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	429a      	cmp	r2, r3
 80032ae:	dbf0      	blt.n	8003292 <_read+0x12>
	}

return len;
 80032b0:	687b      	ldr	r3, [r7, #4]
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	3718      	adds	r7, #24
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}

080032ba <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80032ba:	b580      	push	{r7, lr}
 80032bc:	b086      	sub	sp, #24
 80032be:	af00      	add	r7, sp, #0
 80032c0:	60f8      	str	r0, [r7, #12]
 80032c2:	60b9      	str	r1, [r7, #8]
 80032c4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032c6:	2300      	movs	r3, #0
 80032c8:	617b      	str	r3, [r7, #20]
 80032ca:	e009      	b.n	80032e0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80032cc:	68bb      	ldr	r3, [r7, #8]
 80032ce:	1c5a      	adds	r2, r3, #1
 80032d0:	60ba      	str	r2, [r7, #8]
 80032d2:	781b      	ldrb	r3, [r3, #0]
 80032d4:	4618      	mov	r0, r3
 80032d6:	f7ff fc79 	bl	8002bcc <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032da:	697b      	ldr	r3, [r7, #20]
 80032dc:	3301      	adds	r3, #1
 80032de:	617b      	str	r3, [r7, #20]
 80032e0:	697a      	ldr	r2, [r7, #20]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	429a      	cmp	r2, r3
 80032e6:	dbf1      	blt.n	80032cc <_write+0x12>
	}
	return len;
 80032e8:	687b      	ldr	r3, [r7, #4]
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	3718      	adds	r7, #24
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}

080032f2 <_close>:

int _close(int file)
{
 80032f2:	b480      	push	{r7}
 80032f4:	b083      	sub	sp, #12
 80032f6:	af00      	add	r7, sp, #0
 80032f8:	6078      	str	r0, [r7, #4]
	return -1;
 80032fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80032fe:	4618      	mov	r0, r3
 8003300:	370c      	adds	r7, #12
 8003302:	46bd      	mov	sp, r7
 8003304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003308:	4770      	bx	lr

0800330a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800330a:	b480      	push	{r7}
 800330c:	b083      	sub	sp, #12
 800330e:	af00      	add	r7, sp, #0
 8003310:	6078      	str	r0, [r7, #4]
 8003312:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800331a:	605a      	str	r2, [r3, #4]
	return 0;
 800331c:	2300      	movs	r3, #0
}
 800331e:	4618      	mov	r0, r3
 8003320:	370c      	adds	r7, #12
 8003322:	46bd      	mov	sp, r7
 8003324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003328:	4770      	bx	lr

0800332a <_isatty>:

int _isatty(int file)
{
 800332a:	b480      	push	{r7}
 800332c:	b083      	sub	sp, #12
 800332e:	af00      	add	r7, sp, #0
 8003330:	6078      	str	r0, [r7, #4]
	return 1;
 8003332:	2301      	movs	r3, #1
}
 8003334:	4618      	mov	r0, r3
 8003336:	370c      	adds	r7, #12
 8003338:	46bd      	mov	sp, r7
 800333a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333e:	4770      	bx	lr

08003340 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003340:	b480      	push	{r7}
 8003342:	b085      	sub	sp, #20
 8003344:	af00      	add	r7, sp, #0
 8003346:	60f8      	str	r0, [r7, #12]
 8003348:	60b9      	str	r1, [r7, #8]
 800334a:	607a      	str	r2, [r7, #4]
	return 0;
 800334c:	2300      	movs	r3, #0
}
 800334e:	4618      	mov	r0, r3
 8003350:	3714      	adds	r7, #20
 8003352:	46bd      	mov	sp, r7
 8003354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003358:	4770      	bx	lr
	...

0800335c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b084      	sub	sp, #16
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003364:	4b11      	ldr	r3, [pc, #68]	; (80033ac <_sbrk+0x50>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d102      	bne.n	8003372 <_sbrk+0x16>
		heap_end = &end;
 800336c:	4b0f      	ldr	r3, [pc, #60]	; (80033ac <_sbrk+0x50>)
 800336e:	4a10      	ldr	r2, [pc, #64]	; (80033b0 <_sbrk+0x54>)
 8003370:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8003372:	4b0e      	ldr	r3, [pc, #56]	; (80033ac <_sbrk+0x50>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8003378:	4b0c      	ldr	r3, [pc, #48]	; (80033ac <_sbrk+0x50>)
 800337a:	681a      	ldr	r2, [r3, #0]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	4413      	add	r3, r2
 8003380:	466a      	mov	r2, sp
 8003382:	4293      	cmp	r3, r2
 8003384:	d907      	bls.n	8003396 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8003386:	f000 f875 	bl	8003474 <__errno>
 800338a:	4602      	mov	r2, r0
 800338c:	230c      	movs	r3, #12
 800338e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8003390:	f04f 33ff 	mov.w	r3, #4294967295
 8003394:	e006      	b.n	80033a4 <_sbrk+0x48>
	}

	heap_end += incr;
 8003396:	4b05      	ldr	r3, [pc, #20]	; (80033ac <_sbrk+0x50>)
 8003398:	681a      	ldr	r2, [r3, #0]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	4413      	add	r3, r2
 800339e:	4a03      	ldr	r2, [pc, #12]	; (80033ac <_sbrk+0x50>)
 80033a0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80033a2:	68fb      	ldr	r3, [r7, #12]
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3710      	adds	r7, #16
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	200001f8 	.word	0x200001f8
 80033b0:	200002a8 	.word	0x200002a8

080033b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80033b4:	b480      	push	{r7}
 80033b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80033b8:	4b16      	ldr	r3, [pc, #88]	; (8003414 <SystemInit+0x60>)
 80033ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033be:	4a15      	ldr	r2, [pc, #84]	; (8003414 <SystemInit+0x60>)
 80033c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80033c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80033c8:	4b13      	ldr	r3, [pc, #76]	; (8003418 <SystemInit+0x64>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a12      	ldr	r2, [pc, #72]	; (8003418 <SystemInit+0x64>)
 80033ce:	f043 0301 	orr.w	r3, r3, #1
 80033d2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80033d4:	4b10      	ldr	r3, [pc, #64]	; (8003418 <SystemInit+0x64>)
 80033d6:	2200      	movs	r2, #0
 80033d8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80033da:	4b0f      	ldr	r3, [pc, #60]	; (8003418 <SystemInit+0x64>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4a0e      	ldr	r2, [pc, #56]	; (8003418 <SystemInit+0x64>)
 80033e0:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80033e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80033e8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80033ea:	4b0b      	ldr	r3, [pc, #44]	; (8003418 <SystemInit+0x64>)
 80033ec:	4a0b      	ldr	r2, [pc, #44]	; (800341c <SystemInit+0x68>)
 80033ee:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80033f0:	4b09      	ldr	r3, [pc, #36]	; (8003418 <SystemInit+0x64>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a08      	ldr	r2, [pc, #32]	; (8003418 <SystemInit+0x64>)
 80033f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80033fa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80033fc:	4b06      	ldr	r3, [pc, #24]	; (8003418 <SystemInit+0x64>)
 80033fe:	2200      	movs	r2, #0
 8003400:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003402:	4b04      	ldr	r3, [pc, #16]	; (8003414 <SystemInit+0x60>)
 8003404:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003408:	609a      	str	r2, [r3, #8]
#endif
}
 800340a:	bf00      	nop
 800340c:	46bd      	mov	sp, r7
 800340e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003412:	4770      	bx	lr
 8003414:	e000ed00 	.word	0xe000ed00
 8003418:	40023800 	.word	0x40023800
 800341c:	24003010 	.word	0x24003010

08003420 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003420:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003458 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003424:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003426:	e003      	b.n	8003430 <LoopCopyDataInit>

08003428 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003428:	4b0c      	ldr	r3, [pc, #48]	; (800345c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800342a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800342c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800342e:	3104      	adds	r1, #4

08003430 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003430:	480b      	ldr	r0, [pc, #44]	; (8003460 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003432:	4b0c      	ldr	r3, [pc, #48]	; (8003464 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003434:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003436:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003438:	d3f6      	bcc.n	8003428 <CopyDataInit>
  ldr  r2, =_sbss
 800343a:	4a0b      	ldr	r2, [pc, #44]	; (8003468 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800343c:	e002      	b.n	8003444 <LoopFillZerobss>

0800343e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800343e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003440:	f842 3b04 	str.w	r3, [r2], #4

08003444 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003444:	4b09      	ldr	r3, [pc, #36]	; (800346c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003446:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003448:	d3f9      	bcc.n	800343e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800344a:	f7ff ffb3 	bl	80033b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800344e:	f000 f817 	bl	8003480 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003452:	f7ff fc0f 	bl	8002c74 <main>
  bx  lr    
 8003456:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003458:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800345c:	08005f50 	.word	0x08005f50
  ldr  r0, =_sdata
 8003460:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003464:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8003468:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 800346c:	200002a4 	.word	0x200002a4

08003470 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003470:	e7fe      	b.n	8003470 <ADC_IRQHandler>
	...

08003474 <__errno>:
 8003474:	4b01      	ldr	r3, [pc, #4]	; (800347c <__errno+0x8>)
 8003476:	6818      	ldr	r0, [r3, #0]
 8003478:	4770      	bx	lr
 800347a:	bf00      	nop
 800347c:	2000000c 	.word	0x2000000c

08003480 <__libc_init_array>:
 8003480:	b570      	push	{r4, r5, r6, lr}
 8003482:	4e0d      	ldr	r6, [pc, #52]	; (80034b8 <__libc_init_array+0x38>)
 8003484:	4c0d      	ldr	r4, [pc, #52]	; (80034bc <__libc_init_array+0x3c>)
 8003486:	1ba4      	subs	r4, r4, r6
 8003488:	10a4      	asrs	r4, r4, #2
 800348a:	2500      	movs	r5, #0
 800348c:	42a5      	cmp	r5, r4
 800348e:	d109      	bne.n	80034a4 <__libc_init_array+0x24>
 8003490:	4e0b      	ldr	r6, [pc, #44]	; (80034c0 <__libc_init_array+0x40>)
 8003492:	4c0c      	ldr	r4, [pc, #48]	; (80034c4 <__libc_init_array+0x44>)
 8003494:	f002 fbaa 	bl	8005bec <_init>
 8003498:	1ba4      	subs	r4, r4, r6
 800349a:	10a4      	asrs	r4, r4, #2
 800349c:	2500      	movs	r5, #0
 800349e:	42a5      	cmp	r5, r4
 80034a0:	d105      	bne.n	80034ae <__libc_init_array+0x2e>
 80034a2:	bd70      	pop	{r4, r5, r6, pc}
 80034a4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80034a8:	4798      	blx	r3
 80034aa:	3501      	adds	r5, #1
 80034ac:	e7ee      	b.n	800348c <__libc_init_array+0xc>
 80034ae:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80034b2:	4798      	blx	r3
 80034b4:	3501      	adds	r5, #1
 80034b6:	e7f2      	b.n	800349e <__libc_init_array+0x1e>
 80034b8:	08005f48 	.word	0x08005f48
 80034bc:	08005f48 	.word	0x08005f48
 80034c0:	08005f48 	.word	0x08005f48
 80034c4:	08005f4c 	.word	0x08005f4c

080034c8 <memset>:
 80034c8:	4402      	add	r2, r0
 80034ca:	4603      	mov	r3, r0
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d100      	bne.n	80034d2 <memset+0xa>
 80034d0:	4770      	bx	lr
 80034d2:	f803 1b01 	strb.w	r1, [r3], #1
 80034d6:	e7f9      	b.n	80034cc <memset+0x4>

080034d8 <__cvt>:
 80034d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80034dc:	ec55 4b10 	vmov	r4, r5, d0
 80034e0:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80034e2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80034e6:	2d00      	cmp	r5, #0
 80034e8:	460e      	mov	r6, r1
 80034ea:	4691      	mov	r9, r2
 80034ec:	4619      	mov	r1, r3
 80034ee:	bfb8      	it	lt
 80034f0:	4622      	movlt	r2, r4
 80034f2:	462b      	mov	r3, r5
 80034f4:	f027 0720 	bic.w	r7, r7, #32
 80034f8:	bfbb      	ittet	lt
 80034fa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80034fe:	461d      	movlt	r5, r3
 8003500:	2300      	movge	r3, #0
 8003502:	232d      	movlt	r3, #45	; 0x2d
 8003504:	bfb8      	it	lt
 8003506:	4614      	movlt	r4, r2
 8003508:	2f46      	cmp	r7, #70	; 0x46
 800350a:	700b      	strb	r3, [r1, #0]
 800350c:	d004      	beq.n	8003518 <__cvt+0x40>
 800350e:	2f45      	cmp	r7, #69	; 0x45
 8003510:	d100      	bne.n	8003514 <__cvt+0x3c>
 8003512:	3601      	adds	r6, #1
 8003514:	2102      	movs	r1, #2
 8003516:	e000      	b.n	800351a <__cvt+0x42>
 8003518:	2103      	movs	r1, #3
 800351a:	ab03      	add	r3, sp, #12
 800351c:	9301      	str	r3, [sp, #4]
 800351e:	ab02      	add	r3, sp, #8
 8003520:	9300      	str	r3, [sp, #0]
 8003522:	4632      	mov	r2, r6
 8003524:	4653      	mov	r3, sl
 8003526:	ec45 4b10 	vmov	d0, r4, r5
 800352a:	f000 fdf9 	bl	8004120 <_dtoa_r>
 800352e:	2f47      	cmp	r7, #71	; 0x47
 8003530:	4680      	mov	r8, r0
 8003532:	d102      	bne.n	800353a <__cvt+0x62>
 8003534:	f019 0f01 	tst.w	r9, #1
 8003538:	d026      	beq.n	8003588 <__cvt+0xb0>
 800353a:	2f46      	cmp	r7, #70	; 0x46
 800353c:	eb08 0906 	add.w	r9, r8, r6
 8003540:	d111      	bne.n	8003566 <__cvt+0x8e>
 8003542:	f898 3000 	ldrb.w	r3, [r8]
 8003546:	2b30      	cmp	r3, #48	; 0x30
 8003548:	d10a      	bne.n	8003560 <__cvt+0x88>
 800354a:	2200      	movs	r2, #0
 800354c:	2300      	movs	r3, #0
 800354e:	4620      	mov	r0, r4
 8003550:	4629      	mov	r1, r5
 8003552:	f7fd fad9 	bl	8000b08 <__aeabi_dcmpeq>
 8003556:	b918      	cbnz	r0, 8003560 <__cvt+0x88>
 8003558:	f1c6 0601 	rsb	r6, r6, #1
 800355c:	f8ca 6000 	str.w	r6, [sl]
 8003560:	f8da 3000 	ldr.w	r3, [sl]
 8003564:	4499      	add	r9, r3
 8003566:	2200      	movs	r2, #0
 8003568:	2300      	movs	r3, #0
 800356a:	4620      	mov	r0, r4
 800356c:	4629      	mov	r1, r5
 800356e:	f7fd facb 	bl	8000b08 <__aeabi_dcmpeq>
 8003572:	b938      	cbnz	r0, 8003584 <__cvt+0xac>
 8003574:	2230      	movs	r2, #48	; 0x30
 8003576:	9b03      	ldr	r3, [sp, #12]
 8003578:	454b      	cmp	r3, r9
 800357a:	d205      	bcs.n	8003588 <__cvt+0xb0>
 800357c:	1c59      	adds	r1, r3, #1
 800357e:	9103      	str	r1, [sp, #12]
 8003580:	701a      	strb	r2, [r3, #0]
 8003582:	e7f8      	b.n	8003576 <__cvt+0x9e>
 8003584:	f8cd 900c 	str.w	r9, [sp, #12]
 8003588:	9b03      	ldr	r3, [sp, #12]
 800358a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800358c:	eba3 0308 	sub.w	r3, r3, r8
 8003590:	4640      	mov	r0, r8
 8003592:	6013      	str	r3, [r2, #0]
 8003594:	b004      	add	sp, #16
 8003596:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800359a <__exponent>:
 800359a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800359c:	2900      	cmp	r1, #0
 800359e:	4604      	mov	r4, r0
 80035a0:	bfba      	itte	lt
 80035a2:	4249      	neglt	r1, r1
 80035a4:	232d      	movlt	r3, #45	; 0x2d
 80035a6:	232b      	movge	r3, #43	; 0x2b
 80035a8:	2909      	cmp	r1, #9
 80035aa:	f804 2b02 	strb.w	r2, [r4], #2
 80035ae:	7043      	strb	r3, [r0, #1]
 80035b0:	dd20      	ble.n	80035f4 <__exponent+0x5a>
 80035b2:	f10d 0307 	add.w	r3, sp, #7
 80035b6:	461f      	mov	r7, r3
 80035b8:	260a      	movs	r6, #10
 80035ba:	fb91 f5f6 	sdiv	r5, r1, r6
 80035be:	fb06 1115 	mls	r1, r6, r5, r1
 80035c2:	3130      	adds	r1, #48	; 0x30
 80035c4:	2d09      	cmp	r5, #9
 80035c6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80035ca:	f103 32ff 	add.w	r2, r3, #4294967295
 80035ce:	4629      	mov	r1, r5
 80035d0:	dc09      	bgt.n	80035e6 <__exponent+0x4c>
 80035d2:	3130      	adds	r1, #48	; 0x30
 80035d4:	3b02      	subs	r3, #2
 80035d6:	f802 1c01 	strb.w	r1, [r2, #-1]
 80035da:	42bb      	cmp	r3, r7
 80035dc:	4622      	mov	r2, r4
 80035de:	d304      	bcc.n	80035ea <__exponent+0x50>
 80035e0:	1a10      	subs	r0, r2, r0
 80035e2:	b003      	add	sp, #12
 80035e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80035e6:	4613      	mov	r3, r2
 80035e8:	e7e7      	b.n	80035ba <__exponent+0x20>
 80035ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80035ee:	f804 2b01 	strb.w	r2, [r4], #1
 80035f2:	e7f2      	b.n	80035da <__exponent+0x40>
 80035f4:	2330      	movs	r3, #48	; 0x30
 80035f6:	4419      	add	r1, r3
 80035f8:	7083      	strb	r3, [r0, #2]
 80035fa:	1d02      	adds	r2, r0, #4
 80035fc:	70c1      	strb	r1, [r0, #3]
 80035fe:	e7ef      	b.n	80035e0 <__exponent+0x46>

08003600 <_printf_float>:
 8003600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003604:	b08d      	sub	sp, #52	; 0x34
 8003606:	460c      	mov	r4, r1
 8003608:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800360c:	4616      	mov	r6, r2
 800360e:	461f      	mov	r7, r3
 8003610:	4605      	mov	r5, r0
 8003612:	f001 fcb7 	bl	8004f84 <_localeconv_r>
 8003616:	6803      	ldr	r3, [r0, #0]
 8003618:	9304      	str	r3, [sp, #16]
 800361a:	4618      	mov	r0, r3
 800361c:	f7fc fdf8 	bl	8000210 <strlen>
 8003620:	2300      	movs	r3, #0
 8003622:	930a      	str	r3, [sp, #40]	; 0x28
 8003624:	f8d8 3000 	ldr.w	r3, [r8]
 8003628:	9005      	str	r0, [sp, #20]
 800362a:	3307      	adds	r3, #7
 800362c:	f023 0307 	bic.w	r3, r3, #7
 8003630:	f103 0208 	add.w	r2, r3, #8
 8003634:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003638:	f8d4 b000 	ldr.w	fp, [r4]
 800363c:	f8c8 2000 	str.w	r2, [r8]
 8003640:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003644:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003648:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800364c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003650:	9307      	str	r3, [sp, #28]
 8003652:	f8cd 8018 	str.w	r8, [sp, #24]
 8003656:	f04f 32ff 	mov.w	r2, #4294967295
 800365a:	4ba7      	ldr	r3, [pc, #668]	; (80038f8 <_printf_float+0x2f8>)
 800365c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003660:	f7fd fa84 	bl	8000b6c <__aeabi_dcmpun>
 8003664:	bb70      	cbnz	r0, 80036c4 <_printf_float+0xc4>
 8003666:	f04f 32ff 	mov.w	r2, #4294967295
 800366a:	4ba3      	ldr	r3, [pc, #652]	; (80038f8 <_printf_float+0x2f8>)
 800366c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003670:	f7fd fa5e 	bl	8000b30 <__aeabi_dcmple>
 8003674:	bb30      	cbnz	r0, 80036c4 <_printf_float+0xc4>
 8003676:	2200      	movs	r2, #0
 8003678:	2300      	movs	r3, #0
 800367a:	4640      	mov	r0, r8
 800367c:	4649      	mov	r1, r9
 800367e:	f7fd fa4d 	bl	8000b1c <__aeabi_dcmplt>
 8003682:	b110      	cbz	r0, 800368a <_printf_float+0x8a>
 8003684:	232d      	movs	r3, #45	; 0x2d
 8003686:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800368a:	4a9c      	ldr	r2, [pc, #624]	; (80038fc <_printf_float+0x2fc>)
 800368c:	4b9c      	ldr	r3, [pc, #624]	; (8003900 <_printf_float+0x300>)
 800368e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8003692:	bf8c      	ite	hi
 8003694:	4690      	movhi	r8, r2
 8003696:	4698      	movls	r8, r3
 8003698:	2303      	movs	r3, #3
 800369a:	f02b 0204 	bic.w	r2, fp, #4
 800369e:	6123      	str	r3, [r4, #16]
 80036a0:	6022      	str	r2, [r4, #0]
 80036a2:	f04f 0900 	mov.w	r9, #0
 80036a6:	9700      	str	r7, [sp, #0]
 80036a8:	4633      	mov	r3, r6
 80036aa:	aa0b      	add	r2, sp, #44	; 0x2c
 80036ac:	4621      	mov	r1, r4
 80036ae:	4628      	mov	r0, r5
 80036b0:	f000 f9e6 	bl	8003a80 <_printf_common>
 80036b4:	3001      	adds	r0, #1
 80036b6:	f040 808d 	bne.w	80037d4 <_printf_float+0x1d4>
 80036ba:	f04f 30ff 	mov.w	r0, #4294967295
 80036be:	b00d      	add	sp, #52	; 0x34
 80036c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80036c4:	4642      	mov	r2, r8
 80036c6:	464b      	mov	r3, r9
 80036c8:	4640      	mov	r0, r8
 80036ca:	4649      	mov	r1, r9
 80036cc:	f7fd fa4e 	bl	8000b6c <__aeabi_dcmpun>
 80036d0:	b110      	cbz	r0, 80036d8 <_printf_float+0xd8>
 80036d2:	4a8c      	ldr	r2, [pc, #560]	; (8003904 <_printf_float+0x304>)
 80036d4:	4b8c      	ldr	r3, [pc, #560]	; (8003908 <_printf_float+0x308>)
 80036d6:	e7da      	b.n	800368e <_printf_float+0x8e>
 80036d8:	6861      	ldr	r1, [r4, #4]
 80036da:	1c4b      	adds	r3, r1, #1
 80036dc:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80036e0:	a80a      	add	r0, sp, #40	; 0x28
 80036e2:	d13e      	bne.n	8003762 <_printf_float+0x162>
 80036e4:	2306      	movs	r3, #6
 80036e6:	6063      	str	r3, [r4, #4]
 80036e8:	2300      	movs	r3, #0
 80036ea:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80036ee:	ab09      	add	r3, sp, #36	; 0x24
 80036f0:	9300      	str	r3, [sp, #0]
 80036f2:	ec49 8b10 	vmov	d0, r8, r9
 80036f6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80036fa:	6022      	str	r2, [r4, #0]
 80036fc:	f8cd a004 	str.w	sl, [sp, #4]
 8003700:	6861      	ldr	r1, [r4, #4]
 8003702:	4628      	mov	r0, r5
 8003704:	f7ff fee8 	bl	80034d8 <__cvt>
 8003708:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800370c:	2b47      	cmp	r3, #71	; 0x47
 800370e:	4680      	mov	r8, r0
 8003710:	d109      	bne.n	8003726 <_printf_float+0x126>
 8003712:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003714:	1cd8      	adds	r0, r3, #3
 8003716:	db02      	blt.n	800371e <_printf_float+0x11e>
 8003718:	6862      	ldr	r2, [r4, #4]
 800371a:	4293      	cmp	r3, r2
 800371c:	dd47      	ble.n	80037ae <_printf_float+0x1ae>
 800371e:	f1aa 0a02 	sub.w	sl, sl, #2
 8003722:	fa5f fa8a 	uxtb.w	sl, sl
 8003726:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800372a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800372c:	d824      	bhi.n	8003778 <_printf_float+0x178>
 800372e:	3901      	subs	r1, #1
 8003730:	4652      	mov	r2, sl
 8003732:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003736:	9109      	str	r1, [sp, #36]	; 0x24
 8003738:	f7ff ff2f 	bl	800359a <__exponent>
 800373c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800373e:	1813      	adds	r3, r2, r0
 8003740:	2a01      	cmp	r2, #1
 8003742:	4681      	mov	r9, r0
 8003744:	6123      	str	r3, [r4, #16]
 8003746:	dc02      	bgt.n	800374e <_printf_float+0x14e>
 8003748:	6822      	ldr	r2, [r4, #0]
 800374a:	07d1      	lsls	r1, r2, #31
 800374c:	d501      	bpl.n	8003752 <_printf_float+0x152>
 800374e:	3301      	adds	r3, #1
 8003750:	6123      	str	r3, [r4, #16]
 8003752:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8003756:	2b00      	cmp	r3, #0
 8003758:	d0a5      	beq.n	80036a6 <_printf_float+0xa6>
 800375a:	232d      	movs	r3, #45	; 0x2d
 800375c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003760:	e7a1      	b.n	80036a6 <_printf_float+0xa6>
 8003762:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8003766:	f000 8177 	beq.w	8003a58 <_printf_float+0x458>
 800376a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800376e:	d1bb      	bne.n	80036e8 <_printf_float+0xe8>
 8003770:	2900      	cmp	r1, #0
 8003772:	d1b9      	bne.n	80036e8 <_printf_float+0xe8>
 8003774:	2301      	movs	r3, #1
 8003776:	e7b6      	b.n	80036e6 <_printf_float+0xe6>
 8003778:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800377c:	d119      	bne.n	80037b2 <_printf_float+0x1b2>
 800377e:	2900      	cmp	r1, #0
 8003780:	6863      	ldr	r3, [r4, #4]
 8003782:	dd0c      	ble.n	800379e <_printf_float+0x19e>
 8003784:	6121      	str	r1, [r4, #16]
 8003786:	b913      	cbnz	r3, 800378e <_printf_float+0x18e>
 8003788:	6822      	ldr	r2, [r4, #0]
 800378a:	07d2      	lsls	r2, r2, #31
 800378c:	d502      	bpl.n	8003794 <_printf_float+0x194>
 800378e:	3301      	adds	r3, #1
 8003790:	440b      	add	r3, r1
 8003792:	6123      	str	r3, [r4, #16]
 8003794:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003796:	65a3      	str	r3, [r4, #88]	; 0x58
 8003798:	f04f 0900 	mov.w	r9, #0
 800379c:	e7d9      	b.n	8003752 <_printf_float+0x152>
 800379e:	b913      	cbnz	r3, 80037a6 <_printf_float+0x1a6>
 80037a0:	6822      	ldr	r2, [r4, #0]
 80037a2:	07d0      	lsls	r0, r2, #31
 80037a4:	d501      	bpl.n	80037aa <_printf_float+0x1aa>
 80037a6:	3302      	adds	r3, #2
 80037a8:	e7f3      	b.n	8003792 <_printf_float+0x192>
 80037aa:	2301      	movs	r3, #1
 80037ac:	e7f1      	b.n	8003792 <_printf_float+0x192>
 80037ae:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80037b2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80037b6:	4293      	cmp	r3, r2
 80037b8:	db05      	blt.n	80037c6 <_printf_float+0x1c6>
 80037ba:	6822      	ldr	r2, [r4, #0]
 80037bc:	6123      	str	r3, [r4, #16]
 80037be:	07d1      	lsls	r1, r2, #31
 80037c0:	d5e8      	bpl.n	8003794 <_printf_float+0x194>
 80037c2:	3301      	adds	r3, #1
 80037c4:	e7e5      	b.n	8003792 <_printf_float+0x192>
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	bfd4      	ite	le
 80037ca:	f1c3 0302 	rsble	r3, r3, #2
 80037ce:	2301      	movgt	r3, #1
 80037d0:	4413      	add	r3, r2
 80037d2:	e7de      	b.n	8003792 <_printf_float+0x192>
 80037d4:	6823      	ldr	r3, [r4, #0]
 80037d6:	055a      	lsls	r2, r3, #21
 80037d8:	d407      	bmi.n	80037ea <_printf_float+0x1ea>
 80037da:	6923      	ldr	r3, [r4, #16]
 80037dc:	4642      	mov	r2, r8
 80037de:	4631      	mov	r1, r6
 80037e0:	4628      	mov	r0, r5
 80037e2:	47b8      	blx	r7
 80037e4:	3001      	adds	r0, #1
 80037e6:	d12b      	bne.n	8003840 <_printf_float+0x240>
 80037e8:	e767      	b.n	80036ba <_printf_float+0xba>
 80037ea:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80037ee:	f240 80dc 	bls.w	80039aa <_printf_float+0x3aa>
 80037f2:	2200      	movs	r2, #0
 80037f4:	2300      	movs	r3, #0
 80037f6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80037fa:	f7fd f985 	bl	8000b08 <__aeabi_dcmpeq>
 80037fe:	2800      	cmp	r0, #0
 8003800:	d033      	beq.n	800386a <_printf_float+0x26a>
 8003802:	2301      	movs	r3, #1
 8003804:	4a41      	ldr	r2, [pc, #260]	; (800390c <_printf_float+0x30c>)
 8003806:	4631      	mov	r1, r6
 8003808:	4628      	mov	r0, r5
 800380a:	47b8      	blx	r7
 800380c:	3001      	adds	r0, #1
 800380e:	f43f af54 	beq.w	80036ba <_printf_float+0xba>
 8003812:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003816:	429a      	cmp	r2, r3
 8003818:	db02      	blt.n	8003820 <_printf_float+0x220>
 800381a:	6823      	ldr	r3, [r4, #0]
 800381c:	07d8      	lsls	r0, r3, #31
 800381e:	d50f      	bpl.n	8003840 <_printf_float+0x240>
 8003820:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003824:	4631      	mov	r1, r6
 8003826:	4628      	mov	r0, r5
 8003828:	47b8      	blx	r7
 800382a:	3001      	adds	r0, #1
 800382c:	f43f af45 	beq.w	80036ba <_printf_float+0xba>
 8003830:	f04f 0800 	mov.w	r8, #0
 8003834:	f104 091a 	add.w	r9, r4, #26
 8003838:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800383a:	3b01      	subs	r3, #1
 800383c:	4543      	cmp	r3, r8
 800383e:	dc09      	bgt.n	8003854 <_printf_float+0x254>
 8003840:	6823      	ldr	r3, [r4, #0]
 8003842:	079b      	lsls	r3, r3, #30
 8003844:	f100 8103 	bmi.w	8003a4e <_printf_float+0x44e>
 8003848:	68e0      	ldr	r0, [r4, #12]
 800384a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800384c:	4298      	cmp	r0, r3
 800384e:	bfb8      	it	lt
 8003850:	4618      	movlt	r0, r3
 8003852:	e734      	b.n	80036be <_printf_float+0xbe>
 8003854:	2301      	movs	r3, #1
 8003856:	464a      	mov	r2, r9
 8003858:	4631      	mov	r1, r6
 800385a:	4628      	mov	r0, r5
 800385c:	47b8      	blx	r7
 800385e:	3001      	adds	r0, #1
 8003860:	f43f af2b 	beq.w	80036ba <_printf_float+0xba>
 8003864:	f108 0801 	add.w	r8, r8, #1
 8003868:	e7e6      	b.n	8003838 <_printf_float+0x238>
 800386a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800386c:	2b00      	cmp	r3, #0
 800386e:	dc2b      	bgt.n	80038c8 <_printf_float+0x2c8>
 8003870:	2301      	movs	r3, #1
 8003872:	4a26      	ldr	r2, [pc, #152]	; (800390c <_printf_float+0x30c>)
 8003874:	4631      	mov	r1, r6
 8003876:	4628      	mov	r0, r5
 8003878:	47b8      	blx	r7
 800387a:	3001      	adds	r0, #1
 800387c:	f43f af1d 	beq.w	80036ba <_printf_float+0xba>
 8003880:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003882:	b923      	cbnz	r3, 800388e <_printf_float+0x28e>
 8003884:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003886:	b913      	cbnz	r3, 800388e <_printf_float+0x28e>
 8003888:	6823      	ldr	r3, [r4, #0]
 800388a:	07d9      	lsls	r1, r3, #31
 800388c:	d5d8      	bpl.n	8003840 <_printf_float+0x240>
 800388e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003892:	4631      	mov	r1, r6
 8003894:	4628      	mov	r0, r5
 8003896:	47b8      	blx	r7
 8003898:	3001      	adds	r0, #1
 800389a:	f43f af0e 	beq.w	80036ba <_printf_float+0xba>
 800389e:	f04f 0900 	mov.w	r9, #0
 80038a2:	f104 0a1a 	add.w	sl, r4, #26
 80038a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80038a8:	425b      	negs	r3, r3
 80038aa:	454b      	cmp	r3, r9
 80038ac:	dc01      	bgt.n	80038b2 <_printf_float+0x2b2>
 80038ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80038b0:	e794      	b.n	80037dc <_printf_float+0x1dc>
 80038b2:	2301      	movs	r3, #1
 80038b4:	4652      	mov	r2, sl
 80038b6:	4631      	mov	r1, r6
 80038b8:	4628      	mov	r0, r5
 80038ba:	47b8      	blx	r7
 80038bc:	3001      	adds	r0, #1
 80038be:	f43f aefc 	beq.w	80036ba <_printf_float+0xba>
 80038c2:	f109 0901 	add.w	r9, r9, #1
 80038c6:	e7ee      	b.n	80038a6 <_printf_float+0x2a6>
 80038c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80038ca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80038cc:	429a      	cmp	r2, r3
 80038ce:	bfa8      	it	ge
 80038d0:	461a      	movge	r2, r3
 80038d2:	2a00      	cmp	r2, #0
 80038d4:	4691      	mov	r9, r2
 80038d6:	dd07      	ble.n	80038e8 <_printf_float+0x2e8>
 80038d8:	4613      	mov	r3, r2
 80038da:	4631      	mov	r1, r6
 80038dc:	4642      	mov	r2, r8
 80038de:	4628      	mov	r0, r5
 80038e0:	47b8      	blx	r7
 80038e2:	3001      	adds	r0, #1
 80038e4:	f43f aee9 	beq.w	80036ba <_printf_float+0xba>
 80038e8:	f104 031a 	add.w	r3, r4, #26
 80038ec:	f04f 0b00 	mov.w	fp, #0
 80038f0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80038f4:	9306      	str	r3, [sp, #24]
 80038f6:	e015      	b.n	8003924 <_printf_float+0x324>
 80038f8:	7fefffff 	.word	0x7fefffff
 80038fc:	08005c88 	.word	0x08005c88
 8003900:	08005c84 	.word	0x08005c84
 8003904:	08005c90 	.word	0x08005c90
 8003908:	08005c8c 	.word	0x08005c8c
 800390c:	08005c94 	.word	0x08005c94
 8003910:	2301      	movs	r3, #1
 8003912:	9a06      	ldr	r2, [sp, #24]
 8003914:	4631      	mov	r1, r6
 8003916:	4628      	mov	r0, r5
 8003918:	47b8      	blx	r7
 800391a:	3001      	adds	r0, #1
 800391c:	f43f aecd 	beq.w	80036ba <_printf_float+0xba>
 8003920:	f10b 0b01 	add.w	fp, fp, #1
 8003924:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8003928:	ebaa 0309 	sub.w	r3, sl, r9
 800392c:	455b      	cmp	r3, fp
 800392e:	dcef      	bgt.n	8003910 <_printf_float+0x310>
 8003930:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003934:	429a      	cmp	r2, r3
 8003936:	44d0      	add	r8, sl
 8003938:	db15      	blt.n	8003966 <_printf_float+0x366>
 800393a:	6823      	ldr	r3, [r4, #0]
 800393c:	07da      	lsls	r2, r3, #31
 800393e:	d412      	bmi.n	8003966 <_printf_float+0x366>
 8003940:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003942:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003944:	eba3 020a 	sub.w	r2, r3, sl
 8003948:	eba3 0a01 	sub.w	sl, r3, r1
 800394c:	4592      	cmp	sl, r2
 800394e:	bfa8      	it	ge
 8003950:	4692      	movge	sl, r2
 8003952:	f1ba 0f00 	cmp.w	sl, #0
 8003956:	dc0e      	bgt.n	8003976 <_printf_float+0x376>
 8003958:	f04f 0800 	mov.w	r8, #0
 800395c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8003960:	f104 091a 	add.w	r9, r4, #26
 8003964:	e019      	b.n	800399a <_printf_float+0x39a>
 8003966:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800396a:	4631      	mov	r1, r6
 800396c:	4628      	mov	r0, r5
 800396e:	47b8      	blx	r7
 8003970:	3001      	adds	r0, #1
 8003972:	d1e5      	bne.n	8003940 <_printf_float+0x340>
 8003974:	e6a1      	b.n	80036ba <_printf_float+0xba>
 8003976:	4653      	mov	r3, sl
 8003978:	4642      	mov	r2, r8
 800397a:	4631      	mov	r1, r6
 800397c:	4628      	mov	r0, r5
 800397e:	47b8      	blx	r7
 8003980:	3001      	adds	r0, #1
 8003982:	d1e9      	bne.n	8003958 <_printf_float+0x358>
 8003984:	e699      	b.n	80036ba <_printf_float+0xba>
 8003986:	2301      	movs	r3, #1
 8003988:	464a      	mov	r2, r9
 800398a:	4631      	mov	r1, r6
 800398c:	4628      	mov	r0, r5
 800398e:	47b8      	blx	r7
 8003990:	3001      	adds	r0, #1
 8003992:	f43f ae92 	beq.w	80036ba <_printf_float+0xba>
 8003996:	f108 0801 	add.w	r8, r8, #1
 800399a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800399e:	1a9b      	subs	r3, r3, r2
 80039a0:	eba3 030a 	sub.w	r3, r3, sl
 80039a4:	4543      	cmp	r3, r8
 80039a6:	dcee      	bgt.n	8003986 <_printf_float+0x386>
 80039a8:	e74a      	b.n	8003840 <_printf_float+0x240>
 80039aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80039ac:	2a01      	cmp	r2, #1
 80039ae:	dc01      	bgt.n	80039b4 <_printf_float+0x3b4>
 80039b0:	07db      	lsls	r3, r3, #31
 80039b2:	d53a      	bpl.n	8003a2a <_printf_float+0x42a>
 80039b4:	2301      	movs	r3, #1
 80039b6:	4642      	mov	r2, r8
 80039b8:	4631      	mov	r1, r6
 80039ba:	4628      	mov	r0, r5
 80039bc:	47b8      	blx	r7
 80039be:	3001      	adds	r0, #1
 80039c0:	f43f ae7b 	beq.w	80036ba <_printf_float+0xba>
 80039c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80039c8:	4631      	mov	r1, r6
 80039ca:	4628      	mov	r0, r5
 80039cc:	47b8      	blx	r7
 80039ce:	3001      	adds	r0, #1
 80039d0:	f108 0801 	add.w	r8, r8, #1
 80039d4:	f43f ae71 	beq.w	80036ba <_printf_float+0xba>
 80039d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80039da:	2200      	movs	r2, #0
 80039dc:	f103 3aff 	add.w	sl, r3, #4294967295
 80039e0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80039e4:	2300      	movs	r3, #0
 80039e6:	f7fd f88f 	bl	8000b08 <__aeabi_dcmpeq>
 80039ea:	b9c8      	cbnz	r0, 8003a20 <_printf_float+0x420>
 80039ec:	4653      	mov	r3, sl
 80039ee:	4642      	mov	r2, r8
 80039f0:	4631      	mov	r1, r6
 80039f2:	4628      	mov	r0, r5
 80039f4:	47b8      	blx	r7
 80039f6:	3001      	adds	r0, #1
 80039f8:	d10e      	bne.n	8003a18 <_printf_float+0x418>
 80039fa:	e65e      	b.n	80036ba <_printf_float+0xba>
 80039fc:	2301      	movs	r3, #1
 80039fe:	4652      	mov	r2, sl
 8003a00:	4631      	mov	r1, r6
 8003a02:	4628      	mov	r0, r5
 8003a04:	47b8      	blx	r7
 8003a06:	3001      	adds	r0, #1
 8003a08:	f43f ae57 	beq.w	80036ba <_printf_float+0xba>
 8003a0c:	f108 0801 	add.w	r8, r8, #1
 8003a10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003a12:	3b01      	subs	r3, #1
 8003a14:	4543      	cmp	r3, r8
 8003a16:	dcf1      	bgt.n	80039fc <_printf_float+0x3fc>
 8003a18:	464b      	mov	r3, r9
 8003a1a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003a1e:	e6de      	b.n	80037de <_printf_float+0x1de>
 8003a20:	f04f 0800 	mov.w	r8, #0
 8003a24:	f104 0a1a 	add.w	sl, r4, #26
 8003a28:	e7f2      	b.n	8003a10 <_printf_float+0x410>
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	e7df      	b.n	80039ee <_printf_float+0x3ee>
 8003a2e:	2301      	movs	r3, #1
 8003a30:	464a      	mov	r2, r9
 8003a32:	4631      	mov	r1, r6
 8003a34:	4628      	mov	r0, r5
 8003a36:	47b8      	blx	r7
 8003a38:	3001      	adds	r0, #1
 8003a3a:	f43f ae3e 	beq.w	80036ba <_printf_float+0xba>
 8003a3e:	f108 0801 	add.w	r8, r8, #1
 8003a42:	68e3      	ldr	r3, [r4, #12]
 8003a44:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003a46:	1a9b      	subs	r3, r3, r2
 8003a48:	4543      	cmp	r3, r8
 8003a4a:	dcf0      	bgt.n	8003a2e <_printf_float+0x42e>
 8003a4c:	e6fc      	b.n	8003848 <_printf_float+0x248>
 8003a4e:	f04f 0800 	mov.w	r8, #0
 8003a52:	f104 0919 	add.w	r9, r4, #25
 8003a56:	e7f4      	b.n	8003a42 <_printf_float+0x442>
 8003a58:	2900      	cmp	r1, #0
 8003a5a:	f43f ae8b 	beq.w	8003774 <_printf_float+0x174>
 8003a5e:	2300      	movs	r3, #0
 8003a60:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8003a64:	ab09      	add	r3, sp, #36	; 0x24
 8003a66:	9300      	str	r3, [sp, #0]
 8003a68:	ec49 8b10 	vmov	d0, r8, r9
 8003a6c:	6022      	str	r2, [r4, #0]
 8003a6e:	f8cd a004 	str.w	sl, [sp, #4]
 8003a72:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003a76:	4628      	mov	r0, r5
 8003a78:	f7ff fd2e 	bl	80034d8 <__cvt>
 8003a7c:	4680      	mov	r8, r0
 8003a7e:	e648      	b.n	8003712 <_printf_float+0x112>

08003a80 <_printf_common>:
 8003a80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a84:	4691      	mov	r9, r2
 8003a86:	461f      	mov	r7, r3
 8003a88:	688a      	ldr	r2, [r1, #8]
 8003a8a:	690b      	ldr	r3, [r1, #16]
 8003a8c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003a90:	4293      	cmp	r3, r2
 8003a92:	bfb8      	it	lt
 8003a94:	4613      	movlt	r3, r2
 8003a96:	f8c9 3000 	str.w	r3, [r9]
 8003a9a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003a9e:	4606      	mov	r6, r0
 8003aa0:	460c      	mov	r4, r1
 8003aa2:	b112      	cbz	r2, 8003aaa <_printf_common+0x2a>
 8003aa4:	3301      	adds	r3, #1
 8003aa6:	f8c9 3000 	str.w	r3, [r9]
 8003aaa:	6823      	ldr	r3, [r4, #0]
 8003aac:	0699      	lsls	r1, r3, #26
 8003aae:	bf42      	ittt	mi
 8003ab0:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003ab4:	3302      	addmi	r3, #2
 8003ab6:	f8c9 3000 	strmi.w	r3, [r9]
 8003aba:	6825      	ldr	r5, [r4, #0]
 8003abc:	f015 0506 	ands.w	r5, r5, #6
 8003ac0:	d107      	bne.n	8003ad2 <_printf_common+0x52>
 8003ac2:	f104 0a19 	add.w	sl, r4, #25
 8003ac6:	68e3      	ldr	r3, [r4, #12]
 8003ac8:	f8d9 2000 	ldr.w	r2, [r9]
 8003acc:	1a9b      	subs	r3, r3, r2
 8003ace:	42ab      	cmp	r3, r5
 8003ad0:	dc28      	bgt.n	8003b24 <_printf_common+0xa4>
 8003ad2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003ad6:	6822      	ldr	r2, [r4, #0]
 8003ad8:	3300      	adds	r3, #0
 8003ada:	bf18      	it	ne
 8003adc:	2301      	movne	r3, #1
 8003ade:	0692      	lsls	r2, r2, #26
 8003ae0:	d42d      	bmi.n	8003b3e <_printf_common+0xbe>
 8003ae2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003ae6:	4639      	mov	r1, r7
 8003ae8:	4630      	mov	r0, r6
 8003aea:	47c0      	blx	r8
 8003aec:	3001      	adds	r0, #1
 8003aee:	d020      	beq.n	8003b32 <_printf_common+0xb2>
 8003af0:	6823      	ldr	r3, [r4, #0]
 8003af2:	68e5      	ldr	r5, [r4, #12]
 8003af4:	f8d9 2000 	ldr.w	r2, [r9]
 8003af8:	f003 0306 	and.w	r3, r3, #6
 8003afc:	2b04      	cmp	r3, #4
 8003afe:	bf08      	it	eq
 8003b00:	1aad      	subeq	r5, r5, r2
 8003b02:	68a3      	ldr	r3, [r4, #8]
 8003b04:	6922      	ldr	r2, [r4, #16]
 8003b06:	bf0c      	ite	eq
 8003b08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003b0c:	2500      	movne	r5, #0
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	bfc4      	itt	gt
 8003b12:	1a9b      	subgt	r3, r3, r2
 8003b14:	18ed      	addgt	r5, r5, r3
 8003b16:	f04f 0900 	mov.w	r9, #0
 8003b1a:	341a      	adds	r4, #26
 8003b1c:	454d      	cmp	r5, r9
 8003b1e:	d11a      	bne.n	8003b56 <_printf_common+0xd6>
 8003b20:	2000      	movs	r0, #0
 8003b22:	e008      	b.n	8003b36 <_printf_common+0xb6>
 8003b24:	2301      	movs	r3, #1
 8003b26:	4652      	mov	r2, sl
 8003b28:	4639      	mov	r1, r7
 8003b2a:	4630      	mov	r0, r6
 8003b2c:	47c0      	blx	r8
 8003b2e:	3001      	adds	r0, #1
 8003b30:	d103      	bne.n	8003b3a <_printf_common+0xba>
 8003b32:	f04f 30ff 	mov.w	r0, #4294967295
 8003b36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b3a:	3501      	adds	r5, #1
 8003b3c:	e7c3      	b.n	8003ac6 <_printf_common+0x46>
 8003b3e:	18e1      	adds	r1, r4, r3
 8003b40:	1c5a      	adds	r2, r3, #1
 8003b42:	2030      	movs	r0, #48	; 0x30
 8003b44:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003b48:	4422      	add	r2, r4
 8003b4a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003b4e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003b52:	3302      	adds	r3, #2
 8003b54:	e7c5      	b.n	8003ae2 <_printf_common+0x62>
 8003b56:	2301      	movs	r3, #1
 8003b58:	4622      	mov	r2, r4
 8003b5a:	4639      	mov	r1, r7
 8003b5c:	4630      	mov	r0, r6
 8003b5e:	47c0      	blx	r8
 8003b60:	3001      	adds	r0, #1
 8003b62:	d0e6      	beq.n	8003b32 <_printf_common+0xb2>
 8003b64:	f109 0901 	add.w	r9, r9, #1
 8003b68:	e7d8      	b.n	8003b1c <_printf_common+0x9c>
	...

08003b6c <_printf_i>:
 8003b6c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003b70:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003b74:	460c      	mov	r4, r1
 8003b76:	7e09      	ldrb	r1, [r1, #24]
 8003b78:	b085      	sub	sp, #20
 8003b7a:	296e      	cmp	r1, #110	; 0x6e
 8003b7c:	4617      	mov	r7, r2
 8003b7e:	4606      	mov	r6, r0
 8003b80:	4698      	mov	r8, r3
 8003b82:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003b84:	f000 80b3 	beq.w	8003cee <_printf_i+0x182>
 8003b88:	d822      	bhi.n	8003bd0 <_printf_i+0x64>
 8003b8a:	2963      	cmp	r1, #99	; 0x63
 8003b8c:	d036      	beq.n	8003bfc <_printf_i+0x90>
 8003b8e:	d80a      	bhi.n	8003ba6 <_printf_i+0x3a>
 8003b90:	2900      	cmp	r1, #0
 8003b92:	f000 80b9 	beq.w	8003d08 <_printf_i+0x19c>
 8003b96:	2958      	cmp	r1, #88	; 0x58
 8003b98:	f000 8083 	beq.w	8003ca2 <_printf_i+0x136>
 8003b9c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003ba0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003ba4:	e032      	b.n	8003c0c <_printf_i+0xa0>
 8003ba6:	2964      	cmp	r1, #100	; 0x64
 8003ba8:	d001      	beq.n	8003bae <_printf_i+0x42>
 8003baa:	2969      	cmp	r1, #105	; 0x69
 8003bac:	d1f6      	bne.n	8003b9c <_printf_i+0x30>
 8003bae:	6820      	ldr	r0, [r4, #0]
 8003bb0:	6813      	ldr	r3, [r2, #0]
 8003bb2:	0605      	lsls	r5, r0, #24
 8003bb4:	f103 0104 	add.w	r1, r3, #4
 8003bb8:	d52a      	bpl.n	8003c10 <_printf_i+0xa4>
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	6011      	str	r1, [r2, #0]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	da03      	bge.n	8003bca <_printf_i+0x5e>
 8003bc2:	222d      	movs	r2, #45	; 0x2d
 8003bc4:	425b      	negs	r3, r3
 8003bc6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003bca:	486f      	ldr	r0, [pc, #444]	; (8003d88 <_printf_i+0x21c>)
 8003bcc:	220a      	movs	r2, #10
 8003bce:	e039      	b.n	8003c44 <_printf_i+0xd8>
 8003bd0:	2973      	cmp	r1, #115	; 0x73
 8003bd2:	f000 809d 	beq.w	8003d10 <_printf_i+0x1a4>
 8003bd6:	d808      	bhi.n	8003bea <_printf_i+0x7e>
 8003bd8:	296f      	cmp	r1, #111	; 0x6f
 8003bda:	d020      	beq.n	8003c1e <_printf_i+0xb2>
 8003bdc:	2970      	cmp	r1, #112	; 0x70
 8003bde:	d1dd      	bne.n	8003b9c <_printf_i+0x30>
 8003be0:	6823      	ldr	r3, [r4, #0]
 8003be2:	f043 0320 	orr.w	r3, r3, #32
 8003be6:	6023      	str	r3, [r4, #0]
 8003be8:	e003      	b.n	8003bf2 <_printf_i+0x86>
 8003bea:	2975      	cmp	r1, #117	; 0x75
 8003bec:	d017      	beq.n	8003c1e <_printf_i+0xb2>
 8003bee:	2978      	cmp	r1, #120	; 0x78
 8003bf0:	d1d4      	bne.n	8003b9c <_printf_i+0x30>
 8003bf2:	2378      	movs	r3, #120	; 0x78
 8003bf4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003bf8:	4864      	ldr	r0, [pc, #400]	; (8003d8c <_printf_i+0x220>)
 8003bfa:	e055      	b.n	8003ca8 <_printf_i+0x13c>
 8003bfc:	6813      	ldr	r3, [r2, #0]
 8003bfe:	1d19      	adds	r1, r3, #4
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	6011      	str	r1, [r2, #0]
 8003c04:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003c08:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	e08c      	b.n	8003d2a <_printf_i+0x1be>
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	6011      	str	r1, [r2, #0]
 8003c14:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003c18:	bf18      	it	ne
 8003c1a:	b21b      	sxthne	r3, r3
 8003c1c:	e7cf      	b.n	8003bbe <_printf_i+0x52>
 8003c1e:	6813      	ldr	r3, [r2, #0]
 8003c20:	6825      	ldr	r5, [r4, #0]
 8003c22:	1d18      	adds	r0, r3, #4
 8003c24:	6010      	str	r0, [r2, #0]
 8003c26:	0628      	lsls	r0, r5, #24
 8003c28:	d501      	bpl.n	8003c2e <_printf_i+0xc2>
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	e002      	b.n	8003c34 <_printf_i+0xc8>
 8003c2e:	0668      	lsls	r0, r5, #25
 8003c30:	d5fb      	bpl.n	8003c2a <_printf_i+0xbe>
 8003c32:	881b      	ldrh	r3, [r3, #0]
 8003c34:	4854      	ldr	r0, [pc, #336]	; (8003d88 <_printf_i+0x21c>)
 8003c36:	296f      	cmp	r1, #111	; 0x6f
 8003c38:	bf14      	ite	ne
 8003c3a:	220a      	movne	r2, #10
 8003c3c:	2208      	moveq	r2, #8
 8003c3e:	2100      	movs	r1, #0
 8003c40:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003c44:	6865      	ldr	r5, [r4, #4]
 8003c46:	60a5      	str	r5, [r4, #8]
 8003c48:	2d00      	cmp	r5, #0
 8003c4a:	f2c0 8095 	blt.w	8003d78 <_printf_i+0x20c>
 8003c4e:	6821      	ldr	r1, [r4, #0]
 8003c50:	f021 0104 	bic.w	r1, r1, #4
 8003c54:	6021      	str	r1, [r4, #0]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d13d      	bne.n	8003cd6 <_printf_i+0x16a>
 8003c5a:	2d00      	cmp	r5, #0
 8003c5c:	f040 808e 	bne.w	8003d7c <_printf_i+0x210>
 8003c60:	4665      	mov	r5, ip
 8003c62:	2a08      	cmp	r2, #8
 8003c64:	d10b      	bne.n	8003c7e <_printf_i+0x112>
 8003c66:	6823      	ldr	r3, [r4, #0]
 8003c68:	07db      	lsls	r3, r3, #31
 8003c6a:	d508      	bpl.n	8003c7e <_printf_i+0x112>
 8003c6c:	6923      	ldr	r3, [r4, #16]
 8003c6e:	6862      	ldr	r2, [r4, #4]
 8003c70:	429a      	cmp	r2, r3
 8003c72:	bfde      	ittt	le
 8003c74:	2330      	movle	r3, #48	; 0x30
 8003c76:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003c7a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003c7e:	ebac 0305 	sub.w	r3, ip, r5
 8003c82:	6123      	str	r3, [r4, #16]
 8003c84:	f8cd 8000 	str.w	r8, [sp]
 8003c88:	463b      	mov	r3, r7
 8003c8a:	aa03      	add	r2, sp, #12
 8003c8c:	4621      	mov	r1, r4
 8003c8e:	4630      	mov	r0, r6
 8003c90:	f7ff fef6 	bl	8003a80 <_printf_common>
 8003c94:	3001      	adds	r0, #1
 8003c96:	d14d      	bne.n	8003d34 <_printf_i+0x1c8>
 8003c98:	f04f 30ff 	mov.w	r0, #4294967295
 8003c9c:	b005      	add	sp, #20
 8003c9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003ca2:	4839      	ldr	r0, [pc, #228]	; (8003d88 <_printf_i+0x21c>)
 8003ca4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003ca8:	6813      	ldr	r3, [r2, #0]
 8003caa:	6821      	ldr	r1, [r4, #0]
 8003cac:	1d1d      	adds	r5, r3, #4
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	6015      	str	r5, [r2, #0]
 8003cb2:	060a      	lsls	r2, r1, #24
 8003cb4:	d50b      	bpl.n	8003cce <_printf_i+0x162>
 8003cb6:	07ca      	lsls	r2, r1, #31
 8003cb8:	bf44      	itt	mi
 8003cba:	f041 0120 	orrmi.w	r1, r1, #32
 8003cbe:	6021      	strmi	r1, [r4, #0]
 8003cc0:	b91b      	cbnz	r3, 8003cca <_printf_i+0x15e>
 8003cc2:	6822      	ldr	r2, [r4, #0]
 8003cc4:	f022 0220 	bic.w	r2, r2, #32
 8003cc8:	6022      	str	r2, [r4, #0]
 8003cca:	2210      	movs	r2, #16
 8003ccc:	e7b7      	b.n	8003c3e <_printf_i+0xd2>
 8003cce:	064d      	lsls	r5, r1, #25
 8003cd0:	bf48      	it	mi
 8003cd2:	b29b      	uxthmi	r3, r3
 8003cd4:	e7ef      	b.n	8003cb6 <_printf_i+0x14a>
 8003cd6:	4665      	mov	r5, ip
 8003cd8:	fbb3 f1f2 	udiv	r1, r3, r2
 8003cdc:	fb02 3311 	mls	r3, r2, r1, r3
 8003ce0:	5cc3      	ldrb	r3, [r0, r3]
 8003ce2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003ce6:	460b      	mov	r3, r1
 8003ce8:	2900      	cmp	r1, #0
 8003cea:	d1f5      	bne.n	8003cd8 <_printf_i+0x16c>
 8003cec:	e7b9      	b.n	8003c62 <_printf_i+0xf6>
 8003cee:	6813      	ldr	r3, [r2, #0]
 8003cf0:	6825      	ldr	r5, [r4, #0]
 8003cf2:	6961      	ldr	r1, [r4, #20]
 8003cf4:	1d18      	adds	r0, r3, #4
 8003cf6:	6010      	str	r0, [r2, #0]
 8003cf8:	0628      	lsls	r0, r5, #24
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	d501      	bpl.n	8003d02 <_printf_i+0x196>
 8003cfe:	6019      	str	r1, [r3, #0]
 8003d00:	e002      	b.n	8003d08 <_printf_i+0x19c>
 8003d02:	066a      	lsls	r2, r5, #25
 8003d04:	d5fb      	bpl.n	8003cfe <_printf_i+0x192>
 8003d06:	8019      	strh	r1, [r3, #0]
 8003d08:	2300      	movs	r3, #0
 8003d0a:	6123      	str	r3, [r4, #16]
 8003d0c:	4665      	mov	r5, ip
 8003d0e:	e7b9      	b.n	8003c84 <_printf_i+0x118>
 8003d10:	6813      	ldr	r3, [r2, #0]
 8003d12:	1d19      	adds	r1, r3, #4
 8003d14:	6011      	str	r1, [r2, #0]
 8003d16:	681d      	ldr	r5, [r3, #0]
 8003d18:	6862      	ldr	r2, [r4, #4]
 8003d1a:	2100      	movs	r1, #0
 8003d1c:	4628      	mov	r0, r5
 8003d1e:	f7fc fa7f 	bl	8000220 <memchr>
 8003d22:	b108      	cbz	r0, 8003d28 <_printf_i+0x1bc>
 8003d24:	1b40      	subs	r0, r0, r5
 8003d26:	6060      	str	r0, [r4, #4]
 8003d28:	6863      	ldr	r3, [r4, #4]
 8003d2a:	6123      	str	r3, [r4, #16]
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003d32:	e7a7      	b.n	8003c84 <_printf_i+0x118>
 8003d34:	6923      	ldr	r3, [r4, #16]
 8003d36:	462a      	mov	r2, r5
 8003d38:	4639      	mov	r1, r7
 8003d3a:	4630      	mov	r0, r6
 8003d3c:	47c0      	blx	r8
 8003d3e:	3001      	adds	r0, #1
 8003d40:	d0aa      	beq.n	8003c98 <_printf_i+0x12c>
 8003d42:	6823      	ldr	r3, [r4, #0]
 8003d44:	079b      	lsls	r3, r3, #30
 8003d46:	d413      	bmi.n	8003d70 <_printf_i+0x204>
 8003d48:	68e0      	ldr	r0, [r4, #12]
 8003d4a:	9b03      	ldr	r3, [sp, #12]
 8003d4c:	4298      	cmp	r0, r3
 8003d4e:	bfb8      	it	lt
 8003d50:	4618      	movlt	r0, r3
 8003d52:	e7a3      	b.n	8003c9c <_printf_i+0x130>
 8003d54:	2301      	movs	r3, #1
 8003d56:	464a      	mov	r2, r9
 8003d58:	4639      	mov	r1, r7
 8003d5a:	4630      	mov	r0, r6
 8003d5c:	47c0      	blx	r8
 8003d5e:	3001      	adds	r0, #1
 8003d60:	d09a      	beq.n	8003c98 <_printf_i+0x12c>
 8003d62:	3501      	adds	r5, #1
 8003d64:	68e3      	ldr	r3, [r4, #12]
 8003d66:	9a03      	ldr	r2, [sp, #12]
 8003d68:	1a9b      	subs	r3, r3, r2
 8003d6a:	42ab      	cmp	r3, r5
 8003d6c:	dcf2      	bgt.n	8003d54 <_printf_i+0x1e8>
 8003d6e:	e7eb      	b.n	8003d48 <_printf_i+0x1dc>
 8003d70:	2500      	movs	r5, #0
 8003d72:	f104 0919 	add.w	r9, r4, #25
 8003d76:	e7f5      	b.n	8003d64 <_printf_i+0x1f8>
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d1ac      	bne.n	8003cd6 <_printf_i+0x16a>
 8003d7c:	7803      	ldrb	r3, [r0, #0]
 8003d7e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003d82:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003d86:	e76c      	b.n	8003c62 <_printf_i+0xf6>
 8003d88:	08005c96 	.word	0x08005c96
 8003d8c:	08005ca7 	.word	0x08005ca7

08003d90 <iprintf>:
 8003d90:	b40f      	push	{r0, r1, r2, r3}
 8003d92:	4b0a      	ldr	r3, [pc, #40]	; (8003dbc <iprintf+0x2c>)
 8003d94:	b513      	push	{r0, r1, r4, lr}
 8003d96:	681c      	ldr	r4, [r3, #0]
 8003d98:	b124      	cbz	r4, 8003da4 <iprintf+0x14>
 8003d9a:	69a3      	ldr	r3, [r4, #24]
 8003d9c:	b913      	cbnz	r3, 8003da4 <iprintf+0x14>
 8003d9e:	4620      	mov	r0, r4
 8003da0:	f001 f866 	bl	8004e70 <__sinit>
 8003da4:	ab05      	add	r3, sp, #20
 8003da6:	9a04      	ldr	r2, [sp, #16]
 8003da8:	68a1      	ldr	r1, [r4, #8]
 8003daa:	9301      	str	r3, [sp, #4]
 8003dac:	4620      	mov	r0, r4
 8003dae:	f001 fd29 	bl	8005804 <_vfiprintf_r>
 8003db2:	b002      	add	sp, #8
 8003db4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003db8:	b004      	add	sp, #16
 8003dba:	4770      	bx	lr
 8003dbc:	2000000c 	.word	0x2000000c

08003dc0 <_puts_r>:
 8003dc0:	b570      	push	{r4, r5, r6, lr}
 8003dc2:	460e      	mov	r6, r1
 8003dc4:	4605      	mov	r5, r0
 8003dc6:	b118      	cbz	r0, 8003dd0 <_puts_r+0x10>
 8003dc8:	6983      	ldr	r3, [r0, #24]
 8003dca:	b90b      	cbnz	r3, 8003dd0 <_puts_r+0x10>
 8003dcc:	f001 f850 	bl	8004e70 <__sinit>
 8003dd0:	69ab      	ldr	r3, [r5, #24]
 8003dd2:	68ac      	ldr	r4, [r5, #8]
 8003dd4:	b913      	cbnz	r3, 8003ddc <_puts_r+0x1c>
 8003dd6:	4628      	mov	r0, r5
 8003dd8:	f001 f84a 	bl	8004e70 <__sinit>
 8003ddc:	4b23      	ldr	r3, [pc, #140]	; (8003e6c <_puts_r+0xac>)
 8003dde:	429c      	cmp	r4, r3
 8003de0:	d117      	bne.n	8003e12 <_puts_r+0x52>
 8003de2:	686c      	ldr	r4, [r5, #4]
 8003de4:	89a3      	ldrh	r3, [r4, #12]
 8003de6:	071b      	lsls	r3, r3, #28
 8003de8:	d51d      	bpl.n	8003e26 <_puts_r+0x66>
 8003dea:	6923      	ldr	r3, [r4, #16]
 8003dec:	b1db      	cbz	r3, 8003e26 <_puts_r+0x66>
 8003dee:	3e01      	subs	r6, #1
 8003df0:	68a3      	ldr	r3, [r4, #8]
 8003df2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003df6:	3b01      	subs	r3, #1
 8003df8:	60a3      	str	r3, [r4, #8]
 8003dfa:	b9e9      	cbnz	r1, 8003e38 <_puts_r+0x78>
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	da2e      	bge.n	8003e5e <_puts_r+0x9e>
 8003e00:	4622      	mov	r2, r4
 8003e02:	210a      	movs	r1, #10
 8003e04:	4628      	mov	r0, r5
 8003e06:	f000 f83f 	bl	8003e88 <__swbuf_r>
 8003e0a:	3001      	adds	r0, #1
 8003e0c:	d011      	beq.n	8003e32 <_puts_r+0x72>
 8003e0e:	200a      	movs	r0, #10
 8003e10:	e011      	b.n	8003e36 <_puts_r+0x76>
 8003e12:	4b17      	ldr	r3, [pc, #92]	; (8003e70 <_puts_r+0xb0>)
 8003e14:	429c      	cmp	r4, r3
 8003e16:	d101      	bne.n	8003e1c <_puts_r+0x5c>
 8003e18:	68ac      	ldr	r4, [r5, #8]
 8003e1a:	e7e3      	b.n	8003de4 <_puts_r+0x24>
 8003e1c:	4b15      	ldr	r3, [pc, #84]	; (8003e74 <_puts_r+0xb4>)
 8003e1e:	429c      	cmp	r4, r3
 8003e20:	bf08      	it	eq
 8003e22:	68ec      	ldreq	r4, [r5, #12]
 8003e24:	e7de      	b.n	8003de4 <_puts_r+0x24>
 8003e26:	4621      	mov	r1, r4
 8003e28:	4628      	mov	r0, r5
 8003e2a:	f000 f87f 	bl	8003f2c <__swsetup_r>
 8003e2e:	2800      	cmp	r0, #0
 8003e30:	d0dd      	beq.n	8003dee <_puts_r+0x2e>
 8003e32:	f04f 30ff 	mov.w	r0, #4294967295
 8003e36:	bd70      	pop	{r4, r5, r6, pc}
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	da04      	bge.n	8003e46 <_puts_r+0x86>
 8003e3c:	69a2      	ldr	r2, [r4, #24]
 8003e3e:	429a      	cmp	r2, r3
 8003e40:	dc06      	bgt.n	8003e50 <_puts_r+0x90>
 8003e42:	290a      	cmp	r1, #10
 8003e44:	d004      	beq.n	8003e50 <_puts_r+0x90>
 8003e46:	6823      	ldr	r3, [r4, #0]
 8003e48:	1c5a      	adds	r2, r3, #1
 8003e4a:	6022      	str	r2, [r4, #0]
 8003e4c:	7019      	strb	r1, [r3, #0]
 8003e4e:	e7cf      	b.n	8003df0 <_puts_r+0x30>
 8003e50:	4622      	mov	r2, r4
 8003e52:	4628      	mov	r0, r5
 8003e54:	f000 f818 	bl	8003e88 <__swbuf_r>
 8003e58:	3001      	adds	r0, #1
 8003e5a:	d1c9      	bne.n	8003df0 <_puts_r+0x30>
 8003e5c:	e7e9      	b.n	8003e32 <_puts_r+0x72>
 8003e5e:	6823      	ldr	r3, [r4, #0]
 8003e60:	200a      	movs	r0, #10
 8003e62:	1c5a      	adds	r2, r3, #1
 8003e64:	6022      	str	r2, [r4, #0]
 8003e66:	7018      	strb	r0, [r3, #0]
 8003e68:	e7e5      	b.n	8003e36 <_puts_r+0x76>
 8003e6a:	bf00      	nop
 8003e6c:	08005ce8 	.word	0x08005ce8
 8003e70:	08005d08 	.word	0x08005d08
 8003e74:	08005cc8 	.word	0x08005cc8

08003e78 <puts>:
 8003e78:	4b02      	ldr	r3, [pc, #8]	; (8003e84 <puts+0xc>)
 8003e7a:	4601      	mov	r1, r0
 8003e7c:	6818      	ldr	r0, [r3, #0]
 8003e7e:	f7ff bf9f 	b.w	8003dc0 <_puts_r>
 8003e82:	bf00      	nop
 8003e84:	2000000c 	.word	0x2000000c

08003e88 <__swbuf_r>:
 8003e88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e8a:	460e      	mov	r6, r1
 8003e8c:	4614      	mov	r4, r2
 8003e8e:	4605      	mov	r5, r0
 8003e90:	b118      	cbz	r0, 8003e9a <__swbuf_r+0x12>
 8003e92:	6983      	ldr	r3, [r0, #24]
 8003e94:	b90b      	cbnz	r3, 8003e9a <__swbuf_r+0x12>
 8003e96:	f000 ffeb 	bl	8004e70 <__sinit>
 8003e9a:	4b21      	ldr	r3, [pc, #132]	; (8003f20 <__swbuf_r+0x98>)
 8003e9c:	429c      	cmp	r4, r3
 8003e9e:	d12a      	bne.n	8003ef6 <__swbuf_r+0x6e>
 8003ea0:	686c      	ldr	r4, [r5, #4]
 8003ea2:	69a3      	ldr	r3, [r4, #24]
 8003ea4:	60a3      	str	r3, [r4, #8]
 8003ea6:	89a3      	ldrh	r3, [r4, #12]
 8003ea8:	071a      	lsls	r2, r3, #28
 8003eaa:	d52e      	bpl.n	8003f0a <__swbuf_r+0x82>
 8003eac:	6923      	ldr	r3, [r4, #16]
 8003eae:	b363      	cbz	r3, 8003f0a <__swbuf_r+0x82>
 8003eb0:	6923      	ldr	r3, [r4, #16]
 8003eb2:	6820      	ldr	r0, [r4, #0]
 8003eb4:	1ac0      	subs	r0, r0, r3
 8003eb6:	6963      	ldr	r3, [r4, #20]
 8003eb8:	b2f6      	uxtb	r6, r6
 8003eba:	4283      	cmp	r3, r0
 8003ebc:	4637      	mov	r7, r6
 8003ebe:	dc04      	bgt.n	8003eca <__swbuf_r+0x42>
 8003ec0:	4621      	mov	r1, r4
 8003ec2:	4628      	mov	r0, r5
 8003ec4:	f000 ff6a 	bl	8004d9c <_fflush_r>
 8003ec8:	bb28      	cbnz	r0, 8003f16 <__swbuf_r+0x8e>
 8003eca:	68a3      	ldr	r3, [r4, #8]
 8003ecc:	3b01      	subs	r3, #1
 8003ece:	60a3      	str	r3, [r4, #8]
 8003ed0:	6823      	ldr	r3, [r4, #0]
 8003ed2:	1c5a      	adds	r2, r3, #1
 8003ed4:	6022      	str	r2, [r4, #0]
 8003ed6:	701e      	strb	r6, [r3, #0]
 8003ed8:	6963      	ldr	r3, [r4, #20]
 8003eda:	3001      	adds	r0, #1
 8003edc:	4283      	cmp	r3, r0
 8003ede:	d004      	beq.n	8003eea <__swbuf_r+0x62>
 8003ee0:	89a3      	ldrh	r3, [r4, #12]
 8003ee2:	07db      	lsls	r3, r3, #31
 8003ee4:	d519      	bpl.n	8003f1a <__swbuf_r+0x92>
 8003ee6:	2e0a      	cmp	r6, #10
 8003ee8:	d117      	bne.n	8003f1a <__swbuf_r+0x92>
 8003eea:	4621      	mov	r1, r4
 8003eec:	4628      	mov	r0, r5
 8003eee:	f000 ff55 	bl	8004d9c <_fflush_r>
 8003ef2:	b190      	cbz	r0, 8003f1a <__swbuf_r+0x92>
 8003ef4:	e00f      	b.n	8003f16 <__swbuf_r+0x8e>
 8003ef6:	4b0b      	ldr	r3, [pc, #44]	; (8003f24 <__swbuf_r+0x9c>)
 8003ef8:	429c      	cmp	r4, r3
 8003efa:	d101      	bne.n	8003f00 <__swbuf_r+0x78>
 8003efc:	68ac      	ldr	r4, [r5, #8]
 8003efe:	e7d0      	b.n	8003ea2 <__swbuf_r+0x1a>
 8003f00:	4b09      	ldr	r3, [pc, #36]	; (8003f28 <__swbuf_r+0xa0>)
 8003f02:	429c      	cmp	r4, r3
 8003f04:	bf08      	it	eq
 8003f06:	68ec      	ldreq	r4, [r5, #12]
 8003f08:	e7cb      	b.n	8003ea2 <__swbuf_r+0x1a>
 8003f0a:	4621      	mov	r1, r4
 8003f0c:	4628      	mov	r0, r5
 8003f0e:	f000 f80d 	bl	8003f2c <__swsetup_r>
 8003f12:	2800      	cmp	r0, #0
 8003f14:	d0cc      	beq.n	8003eb0 <__swbuf_r+0x28>
 8003f16:	f04f 37ff 	mov.w	r7, #4294967295
 8003f1a:	4638      	mov	r0, r7
 8003f1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003f1e:	bf00      	nop
 8003f20:	08005ce8 	.word	0x08005ce8
 8003f24:	08005d08 	.word	0x08005d08
 8003f28:	08005cc8 	.word	0x08005cc8

08003f2c <__swsetup_r>:
 8003f2c:	4b32      	ldr	r3, [pc, #200]	; (8003ff8 <__swsetup_r+0xcc>)
 8003f2e:	b570      	push	{r4, r5, r6, lr}
 8003f30:	681d      	ldr	r5, [r3, #0]
 8003f32:	4606      	mov	r6, r0
 8003f34:	460c      	mov	r4, r1
 8003f36:	b125      	cbz	r5, 8003f42 <__swsetup_r+0x16>
 8003f38:	69ab      	ldr	r3, [r5, #24]
 8003f3a:	b913      	cbnz	r3, 8003f42 <__swsetup_r+0x16>
 8003f3c:	4628      	mov	r0, r5
 8003f3e:	f000 ff97 	bl	8004e70 <__sinit>
 8003f42:	4b2e      	ldr	r3, [pc, #184]	; (8003ffc <__swsetup_r+0xd0>)
 8003f44:	429c      	cmp	r4, r3
 8003f46:	d10f      	bne.n	8003f68 <__swsetup_r+0x3c>
 8003f48:	686c      	ldr	r4, [r5, #4]
 8003f4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f4e:	b29a      	uxth	r2, r3
 8003f50:	0715      	lsls	r5, r2, #28
 8003f52:	d42c      	bmi.n	8003fae <__swsetup_r+0x82>
 8003f54:	06d0      	lsls	r0, r2, #27
 8003f56:	d411      	bmi.n	8003f7c <__swsetup_r+0x50>
 8003f58:	2209      	movs	r2, #9
 8003f5a:	6032      	str	r2, [r6, #0]
 8003f5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f60:	81a3      	strh	r3, [r4, #12]
 8003f62:	f04f 30ff 	mov.w	r0, #4294967295
 8003f66:	e03e      	b.n	8003fe6 <__swsetup_r+0xba>
 8003f68:	4b25      	ldr	r3, [pc, #148]	; (8004000 <__swsetup_r+0xd4>)
 8003f6a:	429c      	cmp	r4, r3
 8003f6c:	d101      	bne.n	8003f72 <__swsetup_r+0x46>
 8003f6e:	68ac      	ldr	r4, [r5, #8]
 8003f70:	e7eb      	b.n	8003f4a <__swsetup_r+0x1e>
 8003f72:	4b24      	ldr	r3, [pc, #144]	; (8004004 <__swsetup_r+0xd8>)
 8003f74:	429c      	cmp	r4, r3
 8003f76:	bf08      	it	eq
 8003f78:	68ec      	ldreq	r4, [r5, #12]
 8003f7a:	e7e6      	b.n	8003f4a <__swsetup_r+0x1e>
 8003f7c:	0751      	lsls	r1, r2, #29
 8003f7e:	d512      	bpl.n	8003fa6 <__swsetup_r+0x7a>
 8003f80:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003f82:	b141      	cbz	r1, 8003f96 <__swsetup_r+0x6a>
 8003f84:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003f88:	4299      	cmp	r1, r3
 8003f8a:	d002      	beq.n	8003f92 <__swsetup_r+0x66>
 8003f8c:	4630      	mov	r0, r6
 8003f8e:	f001 fb67 	bl	8005660 <_free_r>
 8003f92:	2300      	movs	r3, #0
 8003f94:	6363      	str	r3, [r4, #52]	; 0x34
 8003f96:	89a3      	ldrh	r3, [r4, #12]
 8003f98:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003f9c:	81a3      	strh	r3, [r4, #12]
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	6063      	str	r3, [r4, #4]
 8003fa2:	6923      	ldr	r3, [r4, #16]
 8003fa4:	6023      	str	r3, [r4, #0]
 8003fa6:	89a3      	ldrh	r3, [r4, #12]
 8003fa8:	f043 0308 	orr.w	r3, r3, #8
 8003fac:	81a3      	strh	r3, [r4, #12]
 8003fae:	6923      	ldr	r3, [r4, #16]
 8003fb0:	b94b      	cbnz	r3, 8003fc6 <__swsetup_r+0x9a>
 8003fb2:	89a3      	ldrh	r3, [r4, #12]
 8003fb4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003fb8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003fbc:	d003      	beq.n	8003fc6 <__swsetup_r+0x9a>
 8003fbe:	4621      	mov	r1, r4
 8003fc0:	4630      	mov	r0, r6
 8003fc2:	f001 f811 	bl	8004fe8 <__smakebuf_r>
 8003fc6:	89a2      	ldrh	r2, [r4, #12]
 8003fc8:	f012 0301 	ands.w	r3, r2, #1
 8003fcc:	d00c      	beq.n	8003fe8 <__swsetup_r+0xbc>
 8003fce:	2300      	movs	r3, #0
 8003fd0:	60a3      	str	r3, [r4, #8]
 8003fd2:	6963      	ldr	r3, [r4, #20]
 8003fd4:	425b      	negs	r3, r3
 8003fd6:	61a3      	str	r3, [r4, #24]
 8003fd8:	6923      	ldr	r3, [r4, #16]
 8003fda:	b953      	cbnz	r3, 8003ff2 <__swsetup_r+0xc6>
 8003fdc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003fe0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8003fe4:	d1ba      	bne.n	8003f5c <__swsetup_r+0x30>
 8003fe6:	bd70      	pop	{r4, r5, r6, pc}
 8003fe8:	0792      	lsls	r2, r2, #30
 8003fea:	bf58      	it	pl
 8003fec:	6963      	ldrpl	r3, [r4, #20]
 8003fee:	60a3      	str	r3, [r4, #8]
 8003ff0:	e7f2      	b.n	8003fd8 <__swsetup_r+0xac>
 8003ff2:	2000      	movs	r0, #0
 8003ff4:	e7f7      	b.n	8003fe6 <__swsetup_r+0xba>
 8003ff6:	bf00      	nop
 8003ff8:	2000000c 	.word	0x2000000c
 8003ffc:	08005ce8 	.word	0x08005ce8
 8004000:	08005d08 	.word	0x08005d08
 8004004:	08005cc8 	.word	0x08005cc8

08004008 <quorem>:
 8004008:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800400c:	6903      	ldr	r3, [r0, #16]
 800400e:	690c      	ldr	r4, [r1, #16]
 8004010:	42a3      	cmp	r3, r4
 8004012:	4680      	mov	r8, r0
 8004014:	f2c0 8082 	blt.w	800411c <quorem+0x114>
 8004018:	3c01      	subs	r4, #1
 800401a:	f101 0714 	add.w	r7, r1, #20
 800401e:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8004022:	f100 0614 	add.w	r6, r0, #20
 8004026:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800402a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800402e:	eb06 030c 	add.w	r3, r6, ip
 8004032:	3501      	adds	r5, #1
 8004034:	eb07 090c 	add.w	r9, r7, ip
 8004038:	9301      	str	r3, [sp, #4]
 800403a:	fbb0 f5f5 	udiv	r5, r0, r5
 800403e:	b395      	cbz	r5, 80040a6 <quorem+0x9e>
 8004040:	f04f 0a00 	mov.w	sl, #0
 8004044:	4638      	mov	r0, r7
 8004046:	46b6      	mov	lr, r6
 8004048:	46d3      	mov	fp, sl
 800404a:	f850 2b04 	ldr.w	r2, [r0], #4
 800404e:	b293      	uxth	r3, r2
 8004050:	fb05 a303 	mla	r3, r5, r3, sl
 8004054:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004058:	b29b      	uxth	r3, r3
 800405a:	ebab 0303 	sub.w	r3, fp, r3
 800405e:	0c12      	lsrs	r2, r2, #16
 8004060:	f8de b000 	ldr.w	fp, [lr]
 8004064:	fb05 a202 	mla	r2, r5, r2, sl
 8004068:	fa13 f38b 	uxtah	r3, r3, fp
 800406c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8004070:	fa1f fb82 	uxth.w	fp, r2
 8004074:	f8de 2000 	ldr.w	r2, [lr]
 8004078:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800407c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004080:	b29b      	uxth	r3, r3
 8004082:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004086:	4581      	cmp	r9, r0
 8004088:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800408c:	f84e 3b04 	str.w	r3, [lr], #4
 8004090:	d2db      	bcs.n	800404a <quorem+0x42>
 8004092:	f856 300c 	ldr.w	r3, [r6, ip]
 8004096:	b933      	cbnz	r3, 80040a6 <quorem+0x9e>
 8004098:	9b01      	ldr	r3, [sp, #4]
 800409a:	3b04      	subs	r3, #4
 800409c:	429e      	cmp	r6, r3
 800409e:	461a      	mov	r2, r3
 80040a0:	d330      	bcc.n	8004104 <quorem+0xfc>
 80040a2:	f8c8 4010 	str.w	r4, [r8, #16]
 80040a6:	4640      	mov	r0, r8
 80040a8:	f001 fa06 	bl	80054b8 <__mcmp>
 80040ac:	2800      	cmp	r0, #0
 80040ae:	db25      	blt.n	80040fc <quorem+0xf4>
 80040b0:	3501      	adds	r5, #1
 80040b2:	4630      	mov	r0, r6
 80040b4:	f04f 0c00 	mov.w	ip, #0
 80040b8:	f857 2b04 	ldr.w	r2, [r7], #4
 80040bc:	f8d0 e000 	ldr.w	lr, [r0]
 80040c0:	b293      	uxth	r3, r2
 80040c2:	ebac 0303 	sub.w	r3, ip, r3
 80040c6:	0c12      	lsrs	r2, r2, #16
 80040c8:	fa13 f38e 	uxtah	r3, r3, lr
 80040cc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80040d0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80040d4:	b29b      	uxth	r3, r3
 80040d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80040da:	45b9      	cmp	r9, r7
 80040dc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80040e0:	f840 3b04 	str.w	r3, [r0], #4
 80040e4:	d2e8      	bcs.n	80040b8 <quorem+0xb0>
 80040e6:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80040ea:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80040ee:	b92a      	cbnz	r2, 80040fc <quorem+0xf4>
 80040f0:	3b04      	subs	r3, #4
 80040f2:	429e      	cmp	r6, r3
 80040f4:	461a      	mov	r2, r3
 80040f6:	d30b      	bcc.n	8004110 <quorem+0x108>
 80040f8:	f8c8 4010 	str.w	r4, [r8, #16]
 80040fc:	4628      	mov	r0, r5
 80040fe:	b003      	add	sp, #12
 8004100:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004104:	6812      	ldr	r2, [r2, #0]
 8004106:	3b04      	subs	r3, #4
 8004108:	2a00      	cmp	r2, #0
 800410a:	d1ca      	bne.n	80040a2 <quorem+0x9a>
 800410c:	3c01      	subs	r4, #1
 800410e:	e7c5      	b.n	800409c <quorem+0x94>
 8004110:	6812      	ldr	r2, [r2, #0]
 8004112:	3b04      	subs	r3, #4
 8004114:	2a00      	cmp	r2, #0
 8004116:	d1ef      	bne.n	80040f8 <quorem+0xf0>
 8004118:	3c01      	subs	r4, #1
 800411a:	e7ea      	b.n	80040f2 <quorem+0xea>
 800411c:	2000      	movs	r0, #0
 800411e:	e7ee      	b.n	80040fe <quorem+0xf6>

08004120 <_dtoa_r>:
 8004120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004124:	ec57 6b10 	vmov	r6, r7, d0
 8004128:	b097      	sub	sp, #92	; 0x5c
 800412a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800412c:	9106      	str	r1, [sp, #24]
 800412e:	4604      	mov	r4, r0
 8004130:	920b      	str	r2, [sp, #44]	; 0x2c
 8004132:	9312      	str	r3, [sp, #72]	; 0x48
 8004134:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8004138:	e9cd 6700 	strd	r6, r7, [sp]
 800413c:	b93d      	cbnz	r5, 800414e <_dtoa_r+0x2e>
 800413e:	2010      	movs	r0, #16
 8004140:	f000 ff92 	bl	8005068 <malloc>
 8004144:	6260      	str	r0, [r4, #36]	; 0x24
 8004146:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800414a:	6005      	str	r5, [r0, #0]
 800414c:	60c5      	str	r5, [r0, #12]
 800414e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004150:	6819      	ldr	r1, [r3, #0]
 8004152:	b151      	cbz	r1, 800416a <_dtoa_r+0x4a>
 8004154:	685a      	ldr	r2, [r3, #4]
 8004156:	604a      	str	r2, [r1, #4]
 8004158:	2301      	movs	r3, #1
 800415a:	4093      	lsls	r3, r2
 800415c:	608b      	str	r3, [r1, #8]
 800415e:	4620      	mov	r0, r4
 8004160:	f000 ffc9 	bl	80050f6 <_Bfree>
 8004164:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004166:	2200      	movs	r2, #0
 8004168:	601a      	str	r2, [r3, #0]
 800416a:	1e3b      	subs	r3, r7, #0
 800416c:	bfbb      	ittet	lt
 800416e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004172:	9301      	strlt	r3, [sp, #4]
 8004174:	2300      	movge	r3, #0
 8004176:	2201      	movlt	r2, #1
 8004178:	bfac      	ite	ge
 800417a:	f8c8 3000 	strge.w	r3, [r8]
 800417e:	f8c8 2000 	strlt.w	r2, [r8]
 8004182:	4baf      	ldr	r3, [pc, #700]	; (8004440 <_dtoa_r+0x320>)
 8004184:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8004188:	ea33 0308 	bics.w	r3, r3, r8
 800418c:	d114      	bne.n	80041b8 <_dtoa_r+0x98>
 800418e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004190:	f242 730f 	movw	r3, #9999	; 0x270f
 8004194:	6013      	str	r3, [r2, #0]
 8004196:	9b00      	ldr	r3, [sp, #0]
 8004198:	b923      	cbnz	r3, 80041a4 <_dtoa_r+0x84>
 800419a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800419e:	2800      	cmp	r0, #0
 80041a0:	f000 8542 	beq.w	8004c28 <_dtoa_r+0xb08>
 80041a4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80041a6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8004454 <_dtoa_r+0x334>
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	f000 8544 	beq.w	8004c38 <_dtoa_r+0xb18>
 80041b0:	f10b 0303 	add.w	r3, fp, #3
 80041b4:	f000 bd3e 	b.w	8004c34 <_dtoa_r+0xb14>
 80041b8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80041bc:	2200      	movs	r2, #0
 80041be:	2300      	movs	r3, #0
 80041c0:	4630      	mov	r0, r6
 80041c2:	4639      	mov	r1, r7
 80041c4:	f7fc fca0 	bl	8000b08 <__aeabi_dcmpeq>
 80041c8:	4681      	mov	r9, r0
 80041ca:	b168      	cbz	r0, 80041e8 <_dtoa_r+0xc8>
 80041cc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80041ce:	2301      	movs	r3, #1
 80041d0:	6013      	str	r3, [r2, #0]
 80041d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	f000 8524 	beq.w	8004c22 <_dtoa_r+0xb02>
 80041da:	4b9a      	ldr	r3, [pc, #616]	; (8004444 <_dtoa_r+0x324>)
 80041dc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80041de:	f103 3bff 	add.w	fp, r3, #4294967295
 80041e2:	6013      	str	r3, [r2, #0]
 80041e4:	f000 bd28 	b.w	8004c38 <_dtoa_r+0xb18>
 80041e8:	aa14      	add	r2, sp, #80	; 0x50
 80041ea:	a915      	add	r1, sp, #84	; 0x54
 80041ec:	ec47 6b10 	vmov	d0, r6, r7
 80041f0:	4620      	mov	r0, r4
 80041f2:	f001 f9d8 	bl	80055a6 <__d2b>
 80041f6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80041fa:	9004      	str	r0, [sp, #16]
 80041fc:	2d00      	cmp	r5, #0
 80041fe:	d07c      	beq.n	80042fa <_dtoa_r+0x1da>
 8004200:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004204:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8004208:	46b2      	mov	sl, r6
 800420a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800420e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004212:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8004216:	2200      	movs	r2, #0
 8004218:	4b8b      	ldr	r3, [pc, #556]	; (8004448 <_dtoa_r+0x328>)
 800421a:	4650      	mov	r0, sl
 800421c:	4659      	mov	r1, fp
 800421e:	f7fc f853 	bl	80002c8 <__aeabi_dsub>
 8004222:	a381      	add	r3, pc, #516	; (adr r3, 8004428 <_dtoa_r+0x308>)
 8004224:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004228:	f7fc fa06 	bl	8000638 <__aeabi_dmul>
 800422c:	a380      	add	r3, pc, #512	; (adr r3, 8004430 <_dtoa_r+0x310>)
 800422e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004232:	f7fc f84b 	bl	80002cc <__adddf3>
 8004236:	4606      	mov	r6, r0
 8004238:	4628      	mov	r0, r5
 800423a:	460f      	mov	r7, r1
 800423c:	f7fc f992 	bl	8000564 <__aeabi_i2d>
 8004240:	a37d      	add	r3, pc, #500	; (adr r3, 8004438 <_dtoa_r+0x318>)
 8004242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004246:	f7fc f9f7 	bl	8000638 <__aeabi_dmul>
 800424a:	4602      	mov	r2, r0
 800424c:	460b      	mov	r3, r1
 800424e:	4630      	mov	r0, r6
 8004250:	4639      	mov	r1, r7
 8004252:	f7fc f83b 	bl	80002cc <__adddf3>
 8004256:	4606      	mov	r6, r0
 8004258:	460f      	mov	r7, r1
 800425a:	f7fc fc9d 	bl	8000b98 <__aeabi_d2iz>
 800425e:	2200      	movs	r2, #0
 8004260:	4682      	mov	sl, r0
 8004262:	2300      	movs	r3, #0
 8004264:	4630      	mov	r0, r6
 8004266:	4639      	mov	r1, r7
 8004268:	f7fc fc58 	bl	8000b1c <__aeabi_dcmplt>
 800426c:	b148      	cbz	r0, 8004282 <_dtoa_r+0x162>
 800426e:	4650      	mov	r0, sl
 8004270:	f7fc f978 	bl	8000564 <__aeabi_i2d>
 8004274:	4632      	mov	r2, r6
 8004276:	463b      	mov	r3, r7
 8004278:	f7fc fc46 	bl	8000b08 <__aeabi_dcmpeq>
 800427c:	b908      	cbnz	r0, 8004282 <_dtoa_r+0x162>
 800427e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004282:	f1ba 0f16 	cmp.w	sl, #22
 8004286:	d859      	bhi.n	800433c <_dtoa_r+0x21c>
 8004288:	4970      	ldr	r1, [pc, #448]	; (800444c <_dtoa_r+0x32c>)
 800428a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800428e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004292:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004296:	f7fc fc5f 	bl	8000b58 <__aeabi_dcmpgt>
 800429a:	2800      	cmp	r0, #0
 800429c:	d050      	beq.n	8004340 <_dtoa_r+0x220>
 800429e:	f10a 3aff 	add.w	sl, sl, #4294967295
 80042a2:	2300      	movs	r3, #0
 80042a4:	930f      	str	r3, [sp, #60]	; 0x3c
 80042a6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80042a8:	1b5d      	subs	r5, r3, r5
 80042aa:	f1b5 0801 	subs.w	r8, r5, #1
 80042ae:	bf49      	itett	mi
 80042b0:	f1c5 0301 	rsbmi	r3, r5, #1
 80042b4:	2300      	movpl	r3, #0
 80042b6:	9305      	strmi	r3, [sp, #20]
 80042b8:	f04f 0800 	movmi.w	r8, #0
 80042bc:	bf58      	it	pl
 80042be:	9305      	strpl	r3, [sp, #20]
 80042c0:	f1ba 0f00 	cmp.w	sl, #0
 80042c4:	db3e      	blt.n	8004344 <_dtoa_r+0x224>
 80042c6:	2300      	movs	r3, #0
 80042c8:	44d0      	add	r8, sl
 80042ca:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80042ce:	9307      	str	r3, [sp, #28]
 80042d0:	9b06      	ldr	r3, [sp, #24]
 80042d2:	2b09      	cmp	r3, #9
 80042d4:	f200 8090 	bhi.w	80043f8 <_dtoa_r+0x2d8>
 80042d8:	2b05      	cmp	r3, #5
 80042da:	bfc4      	itt	gt
 80042dc:	3b04      	subgt	r3, #4
 80042de:	9306      	strgt	r3, [sp, #24]
 80042e0:	9b06      	ldr	r3, [sp, #24]
 80042e2:	f1a3 0302 	sub.w	r3, r3, #2
 80042e6:	bfcc      	ite	gt
 80042e8:	2500      	movgt	r5, #0
 80042ea:	2501      	movle	r5, #1
 80042ec:	2b03      	cmp	r3, #3
 80042ee:	f200 808f 	bhi.w	8004410 <_dtoa_r+0x2f0>
 80042f2:	e8df f003 	tbb	[pc, r3]
 80042f6:	7f7d      	.short	0x7f7d
 80042f8:	7131      	.short	0x7131
 80042fa:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80042fe:	441d      	add	r5, r3
 8004300:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8004304:	2820      	cmp	r0, #32
 8004306:	dd13      	ble.n	8004330 <_dtoa_r+0x210>
 8004308:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800430c:	9b00      	ldr	r3, [sp, #0]
 800430e:	fa08 f800 	lsl.w	r8, r8, r0
 8004312:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8004316:	fa23 f000 	lsr.w	r0, r3, r0
 800431a:	ea48 0000 	orr.w	r0, r8, r0
 800431e:	f7fc f911 	bl	8000544 <__aeabi_ui2d>
 8004322:	2301      	movs	r3, #1
 8004324:	4682      	mov	sl, r0
 8004326:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800432a:	3d01      	subs	r5, #1
 800432c:	9313      	str	r3, [sp, #76]	; 0x4c
 800432e:	e772      	b.n	8004216 <_dtoa_r+0xf6>
 8004330:	9b00      	ldr	r3, [sp, #0]
 8004332:	f1c0 0020 	rsb	r0, r0, #32
 8004336:	fa03 f000 	lsl.w	r0, r3, r0
 800433a:	e7f0      	b.n	800431e <_dtoa_r+0x1fe>
 800433c:	2301      	movs	r3, #1
 800433e:	e7b1      	b.n	80042a4 <_dtoa_r+0x184>
 8004340:	900f      	str	r0, [sp, #60]	; 0x3c
 8004342:	e7b0      	b.n	80042a6 <_dtoa_r+0x186>
 8004344:	9b05      	ldr	r3, [sp, #20]
 8004346:	eba3 030a 	sub.w	r3, r3, sl
 800434a:	9305      	str	r3, [sp, #20]
 800434c:	f1ca 0300 	rsb	r3, sl, #0
 8004350:	9307      	str	r3, [sp, #28]
 8004352:	2300      	movs	r3, #0
 8004354:	930e      	str	r3, [sp, #56]	; 0x38
 8004356:	e7bb      	b.n	80042d0 <_dtoa_r+0x1b0>
 8004358:	2301      	movs	r3, #1
 800435a:	930a      	str	r3, [sp, #40]	; 0x28
 800435c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800435e:	2b00      	cmp	r3, #0
 8004360:	dd59      	ble.n	8004416 <_dtoa_r+0x2f6>
 8004362:	9302      	str	r3, [sp, #8]
 8004364:	4699      	mov	r9, r3
 8004366:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004368:	2200      	movs	r2, #0
 800436a:	6072      	str	r2, [r6, #4]
 800436c:	2204      	movs	r2, #4
 800436e:	f102 0014 	add.w	r0, r2, #20
 8004372:	4298      	cmp	r0, r3
 8004374:	6871      	ldr	r1, [r6, #4]
 8004376:	d953      	bls.n	8004420 <_dtoa_r+0x300>
 8004378:	4620      	mov	r0, r4
 800437a:	f000 fe88 	bl	800508e <_Balloc>
 800437e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004380:	6030      	str	r0, [r6, #0]
 8004382:	f1b9 0f0e 	cmp.w	r9, #14
 8004386:	f8d3 b000 	ldr.w	fp, [r3]
 800438a:	f200 80e6 	bhi.w	800455a <_dtoa_r+0x43a>
 800438e:	2d00      	cmp	r5, #0
 8004390:	f000 80e3 	beq.w	800455a <_dtoa_r+0x43a>
 8004394:	ed9d 7b00 	vldr	d7, [sp]
 8004398:	f1ba 0f00 	cmp.w	sl, #0
 800439c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80043a0:	dd74      	ble.n	800448c <_dtoa_r+0x36c>
 80043a2:	4a2a      	ldr	r2, [pc, #168]	; (800444c <_dtoa_r+0x32c>)
 80043a4:	f00a 030f 	and.w	r3, sl, #15
 80043a8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80043ac:	ed93 7b00 	vldr	d7, [r3]
 80043b0:	ea4f 162a 	mov.w	r6, sl, asr #4
 80043b4:	06f0      	lsls	r0, r6, #27
 80043b6:	ed8d 7b08 	vstr	d7, [sp, #32]
 80043ba:	d565      	bpl.n	8004488 <_dtoa_r+0x368>
 80043bc:	4b24      	ldr	r3, [pc, #144]	; (8004450 <_dtoa_r+0x330>)
 80043be:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80043c2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80043c6:	f7fc fa61 	bl	800088c <__aeabi_ddiv>
 80043ca:	e9cd 0100 	strd	r0, r1, [sp]
 80043ce:	f006 060f 	and.w	r6, r6, #15
 80043d2:	2503      	movs	r5, #3
 80043d4:	4f1e      	ldr	r7, [pc, #120]	; (8004450 <_dtoa_r+0x330>)
 80043d6:	e04c      	b.n	8004472 <_dtoa_r+0x352>
 80043d8:	2301      	movs	r3, #1
 80043da:	930a      	str	r3, [sp, #40]	; 0x28
 80043dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80043de:	4453      	add	r3, sl
 80043e0:	f103 0901 	add.w	r9, r3, #1
 80043e4:	9302      	str	r3, [sp, #8]
 80043e6:	464b      	mov	r3, r9
 80043e8:	2b01      	cmp	r3, #1
 80043ea:	bfb8      	it	lt
 80043ec:	2301      	movlt	r3, #1
 80043ee:	e7ba      	b.n	8004366 <_dtoa_r+0x246>
 80043f0:	2300      	movs	r3, #0
 80043f2:	e7b2      	b.n	800435a <_dtoa_r+0x23a>
 80043f4:	2300      	movs	r3, #0
 80043f6:	e7f0      	b.n	80043da <_dtoa_r+0x2ba>
 80043f8:	2501      	movs	r5, #1
 80043fa:	2300      	movs	r3, #0
 80043fc:	9306      	str	r3, [sp, #24]
 80043fe:	950a      	str	r5, [sp, #40]	; 0x28
 8004400:	f04f 33ff 	mov.w	r3, #4294967295
 8004404:	9302      	str	r3, [sp, #8]
 8004406:	4699      	mov	r9, r3
 8004408:	2200      	movs	r2, #0
 800440a:	2312      	movs	r3, #18
 800440c:	920b      	str	r2, [sp, #44]	; 0x2c
 800440e:	e7aa      	b.n	8004366 <_dtoa_r+0x246>
 8004410:	2301      	movs	r3, #1
 8004412:	930a      	str	r3, [sp, #40]	; 0x28
 8004414:	e7f4      	b.n	8004400 <_dtoa_r+0x2e0>
 8004416:	2301      	movs	r3, #1
 8004418:	9302      	str	r3, [sp, #8]
 800441a:	4699      	mov	r9, r3
 800441c:	461a      	mov	r2, r3
 800441e:	e7f5      	b.n	800440c <_dtoa_r+0x2ec>
 8004420:	3101      	adds	r1, #1
 8004422:	6071      	str	r1, [r6, #4]
 8004424:	0052      	lsls	r2, r2, #1
 8004426:	e7a2      	b.n	800436e <_dtoa_r+0x24e>
 8004428:	636f4361 	.word	0x636f4361
 800442c:	3fd287a7 	.word	0x3fd287a7
 8004430:	8b60c8b3 	.word	0x8b60c8b3
 8004434:	3fc68a28 	.word	0x3fc68a28
 8004438:	509f79fb 	.word	0x509f79fb
 800443c:	3fd34413 	.word	0x3fd34413
 8004440:	7ff00000 	.word	0x7ff00000
 8004444:	08005c95 	.word	0x08005c95
 8004448:	3ff80000 	.word	0x3ff80000
 800444c:	08005d50 	.word	0x08005d50
 8004450:	08005d28 	.word	0x08005d28
 8004454:	08005cc1 	.word	0x08005cc1
 8004458:	07f1      	lsls	r1, r6, #31
 800445a:	d508      	bpl.n	800446e <_dtoa_r+0x34e>
 800445c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004460:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004464:	f7fc f8e8 	bl	8000638 <__aeabi_dmul>
 8004468:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800446c:	3501      	adds	r5, #1
 800446e:	1076      	asrs	r6, r6, #1
 8004470:	3708      	adds	r7, #8
 8004472:	2e00      	cmp	r6, #0
 8004474:	d1f0      	bne.n	8004458 <_dtoa_r+0x338>
 8004476:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800447a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800447e:	f7fc fa05 	bl	800088c <__aeabi_ddiv>
 8004482:	e9cd 0100 	strd	r0, r1, [sp]
 8004486:	e01a      	b.n	80044be <_dtoa_r+0x39e>
 8004488:	2502      	movs	r5, #2
 800448a:	e7a3      	b.n	80043d4 <_dtoa_r+0x2b4>
 800448c:	f000 80a0 	beq.w	80045d0 <_dtoa_r+0x4b0>
 8004490:	f1ca 0600 	rsb	r6, sl, #0
 8004494:	4b9f      	ldr	r3, [pc, #636]	; (8004714 <_dtoa_r+0x5f4>)
 8004496:	4fa0      	ldr	r7, [pc, #640]	; (8004718 <_dtoa_r+0x5f8>)
 8004498:	f006 020f 	and.w	r2, r6, #15
 800449c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80044a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044a4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80044a8:	f7fc f8c6 	bl	8000638 <__aeabi_dmul>
 80044ac:	e9cd 0100 	strd	r0, r1, [sp]
 80044b0:	1136      	asrs	r6, r6, #4
 80044b2:	2300      	movs	r3, #0
 80044b4:	2502      	movs	r5, #2
 80044b6:	2e00      	cmp	r6, #0
 80044b8:	d17f      	bne.n	80045ba <_dtoa_r+0x49a>
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d1e1      	bne.n	8004482 <_dtoa_r+0x362>
 80044be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	f000 8087 	beq.w	80045d4 <_dtoa_r+0x4b4>
 80044c6:	e9dd 6700 	ldrd	r6, r7, [sp]
 80044ca:	2200      	movs	r2, #0
 80044cc:	4b93      	ldr	r3, [pc, #588]	; (800471c <_dtoa_r+0x5fc>)
 80044ce:	4630      	mov	r0, r6
 80044d0:	4639      	mov	r1, r7
 80044d2:	f7fc fb23 	bl	8000b1c <__aeabi_dcmplt>
 80044d6:	2800      	cmp	r0, #0
 80044d8:	d07c      	beq.n	80045d4 <_dtoa_r+0x4b4>
 80044da:	f1b9 0f00 	cmp.w	r9, #0
 80044de:	d079      	beq.n	80045d4 <_dtoa_r+0x4b4>
 80044e0:	9b02      	ldr	r3, [sp, #8]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	dd35      	ble.n	8004552 <_dtoa_r+0x432>
 80044e6:	f10a 33ff 	add.w	r3, sl, #4294967295
 80044ea:	9308      	str	r3, [sp, #32]
 80044ec:	4639      	mov	r1, r7
 80044ee:	2200      	movs	r2, #0
 80044f0:	4b8b      	ldr	r3, [pc, #556]	; (8004720 <_dtoa_r+0x600>)
 80044f2:	4630      	mov	r0, r6
 80044f4:	f7fc f8a0 	bl	8000638 <__aeabi_dmul>
 80044f8:	e9cd 0100 	strd	r0, r1, [sp]
 80044fc:	9f02      	ldr	r7, [sp, #8]
 80044fe:	3501      	adds	r5, #1
 8004500:	4628      	mov	r0, r5
 8004502:	f7fc f82f 	bl	8000564 <__aeabi_i2d>
 8004506:	e9dd 2300 	ldrd	r2, r3, [sp]
 800450a:	f7fc f895 	bl	8000638 <__aeabi_dmul>
 800450e:	2200      	movs	r2, #0
 8004510:	4b84      	ldr	r3, [pc, #528]	; (8004724 <_dtoa_r+0x604>)
 8004512:	f7fb fedb 	bl	80002cc <__adddf3>
 8004516:	4605      	mov	r5, r0
 8004518:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800451c:	2f00      	cmp	r7, #0
 800451e:	d15d      	bne.n	80045dc <_dtoa_r+0x4bc>
 8004520:	2200      	movs	r2, #0
 8004522:	4b81      	ldr	r3, [pc, #516]	; (8004728 <_dtoa_r+0x608>)
 8004524:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004528:	f7fb fece 	bl	80002c8 <__aeabi_dsub>
 800452c:	462a      	mov	r2, r5
 800452e:	4633      	mov	r3, r6
 8004530:	e9cd 0100 	strd	r0, r1, [sp]
 8004534:	f7fc fb10 	bl	8000b58 <__aeabi_dcmpgt>
 8004538:	2800      	cmp	r0, #0
 800453a:	f040 8288 	bne.w	8004a4e <_dtoa_r+0x92e>
 800453e:	462a      	mov	r2, r5
 8004540:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8004544:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004548:	f7fc fae8 	bl	8000b1c <__aeabi_dcmplt>
 800454c:	2800      	cmp	r0, #0
 800454e:	f040 827c 	bne.w	8004a4a <_dtoa_r+0x92a>
 8004552:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004556:	e9cd 2300 	strd	r2, r3, [sp]
 800455a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800455c:	2b00      	cmp	r3, #0
 800455e:	f2c0 8150 	blt.w	8004802 <_dtoa_r+0x6e2>
 8004562:	f1ba 0f0e 	cmp.w	sl, #14
 8004566:	f300 814c 	bgt.w	8004802 <_dtoa_r+0x6e2>
 800456a:	4b6a      	ldr	r3, [pc, #424]	; (8004714 <_dtoa_r+0x5f4>)
 800456c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004570:	ed93 7b00 	vldr	d7, [r3]
 8004574:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004576:	2b00      	cmp	r3, #0
 8004578:	ed8d 7b02 	vstr	d7, [sp, #8]
 800457c:	f280 80d8 	bge.w	8004730 <_dtoa_r+0x610>
 8004580:	f1b9 0f00 	cmp.w	r9, #0
 8004584:	f300 80d4 	bgt.w	8004730 <_dtoa_r+0x610>
 8004588:	f040 825e 	bne.w	8004a48 <_dtoa_r+0x928>
 800458c:	2200      	movs	r2, #0
 800458e:	4b66      	ldr	r3, [pc, #408]	; (8004728 <_dtoa_r+0x608>)
 8004590:	ec51 0b17 	vmov	r0, r1, d7
 8004594:	f7fc f850 	bl	8000638 <__aeabi_dmul>
 8004598:	e9dd 2300 	ldrd	r2, r3, [sp]
 800459c:	f7fc fad2 	bl	8000b44 <__aeabi_dcmpge>
 80045a0:	464f      	mov	r7, r9
 80045a2:	464e      	mov	r6, r9
 80045a4:	2800      	cmp	r0, #0
 80045a6:	f040 8234 	bne.w	8004a12 <_dtoa_r+0x8f2>
 80045aa:	2331      	movs	r3, #49	; 0x31
 80045ac:	f10b 0501 	add.w	r5, fp, #1
 80045b0:	f88b 3000 	strb.w	r3, [fp]
 80045b4:	f10a 0a01 	add.w	sl, sl, #1
 80045b8:	e22f      	b.n	8004a1a <_dtoa_r+0x8fa>
 80045ba:	07f2      	lsls	r2, r6, #31
 80045bc:	d505      	bpl.n	80045ca <_dtoa_r+0x4aa>
 80045be:	e9d7 2300 	ldrd	r2, r3, [r7]
 80045c2:	f7fc f839 	bl	8000638 <__aeabi_dmul>
 80045c6:	3501      	adds	r5, #1
 80045c8:	2301      	movs	r3, #1
 80045ca:	1076      	asrs	r6, r6, #1
 80045cc:	3708      	adds	r7, #8
 80045ce:	e772      	b.n	80044b6 <_dtoa_r+0x396>
 80045d0:	2502      	movs	r5, #2
 80045d2:	e774      	b.n	80044be <_dtoa_r+0x39e>
 80045d4:	f8cd a020 	str.w	sl, [sp, #32]
 80045d8:	464f      	mov	r7, r9
 80045da:	e791      	b.n	8004500 <_dtoa_r+0x3e0>
 80045dc:	4b4d      	ldr	r3, [pc, #308]	; (8004714 <_dtoa_r+0x5f4>)
 80045de:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80045e2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80045e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d047      	beq.n	800467c <_dtoa_r+0x55c>
 80045ec:	4602      	mov	r2, r0
 80045ee:	460b      	mov	r3, r1
 80045f0:	2000      	movs	r0, #0
 80045f2:	494e      	ldr	r1, [pc, #312]	; (800472c <_dtoa_r+0x60c>)
 80045f4:	f7fc f94a 	bl	800088c <__aeabi_ddiv>
 80045f8:	462a      	mov	r2, r5
 80045fa:	4633      	mov	r3, r6
 80045fc:	f7fb fe64 	bl	80002c8 <__aeabi_dsub>
 8004600:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8004604:	465d      	mov	r5, fp
 8004606:	e9dd 0100 	ldrd	r0, r1, [sp]
 800460a:	f7fc fac5 	bl	8000b98 <__aeabi_d2iz>
 800460e:	4606      	mov	r6, r0
 8004610:	f7fb ffa8 	bl	8000564 <__aeabi_i2d>
 8004614:	4602      	mov	r2, r0
 8004616:	460b      	mov	r3, r1
 8004618:	e9dd 0100 	ldrd	r0, r1, [sp]
 800461c:	f7fb fe54 	bl	80002c8 <__aeabi_dsub>
 8004620:	3630      	adds	r6, #48	; 0x30
 8004622:	f805 6b01 	strb.w	r6, [r5], #1
 8004626:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800462a:	e9cd 0100 	strd	r0, r1, [sp]
 800462e:	f7fc fa75 	bl	8000b1c <__aeabi_dcmplt>
 8004632:	2800      	cmp	r0, #0
 8004634:	d163      	bne.n	80046fe <_dtoa_r+0x5de>
 8004636:	e9dd 2300 	ldrd	r2, r3, [sp]
 800463a:	2000      	movs	r0, #0
 800463c:	4937      	ldr	r1, [pc, #220]	; (800471c <_dtoa_r+0x5fc>)
 800463e:	f7fb fe43 	bl	80002c8 <__aeabi_dsub>
 8004642:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004646:	f7fc fa69 	bl	8000b1c <__aeabi_dcmplt>
 800464a:	2800      	cmp	r0, #0
 800464c:	f040 80b7 	bne.w	80047be <_dtoa_r+0x69e>
 8004650:	eba5 030b 	sub.w	r3, r5, fp
 8004654:	429f      	cmp	r7, r3
 8004656:	f77f af7c 	ble.w	8004552 <_dtoa_r+0x432>
 800465a:	2200      	movs	r2, #0
 800465c:	4b30      	ldr	r3, [pc, #192]	; (8004720 <_dtoa_r+0x600>)
 800465e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004662:	f7fb ffe9 	bl	8000638 <__aeabi_dmul>
 8004666:	2200      	movs	r2, #0
 8004668:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800466c:	4b2c      	ldr	r3, [pc, #176]	; (8004720 <_dtoa_r+0x600>)
 800466e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004672:	f7fb ffe1 	bl	8000638 <__aeabi_dmul>
 8004676:	e9cd 0100 	strd	r0, r1, [sp]
 800467a:	e7c4      	b.n	8004606 <_dtoa_r+0x4e6>
 800467c:	462a      	mov	r2, r5
 800467e:	4633      	mov	r3, r6
 8004680:	f7fb ffda 	bl	8000638 <__aeabi_dmul>
 8004684:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8004688:	eb0b 0507 	add.w	r5, fp, r7
 800468c:	465e      	mov	r6, fp
 800468e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004692:	f7fc fa81 	bl	8000b98 <__aeabi_d2iz>
 8004696:	4607      	mov	r7, r0
 8004698:	f7fb ff64 	bl	8000564 <__aeabi_i2d>
 800469c:	3730      	adds	r7, #48	; 0x30
 800469e:	4602      	mov	r2, r0
 80046a0:	460b      	mov	r3, r1
 80046a2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80046a6:	f7fb fe0f 	bl	80002c8 <__aeabi_dsub>
 80046aa:	f806 7b01 	strb.w	r7, [r6], #1
 80046ae:	42ae      	cmp	r6, r5
 80046b0:	e9cd 0100 	strd	r0, r1, [sp]
 80046b4:	f04f 0200 	mov.w	r2, #0
 80046b8:	d126      	bne.n	8004708 <_dtoa_r+0x5e8>
 80046ba:	4b1c      	ldr	r3, [pc, #112]	; (800472c <_dtoa_r+0x60c>)
 80046bc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80046c0:	f7fb fe04 	bl	80002cc <__adddf3>
 80046c4:	4602      	mov	r2, r0
 80046c6:	460b      	mov	r3, r1
 80046c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80046cc:	f7fc fa44 	bl	8000b58 <__aeabi_dcmpgt>
 80046d0:	2800      	cmp	r0, #0
 80046d2:	d174      	bne.n	80047be <_dtoa_r+0x69e>
 80046d4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80046d8:	2000      	movs	r0, #0
 80046da:	4914      	ldr	r1, [pc, #80]	; (800472c <_dtoa_r+0x60c>)
 80046dc:	f7fb fdf4 	bl	80002c8 <__aeabi_dsub>
 80046e0:	4602      	mov	r2, r0
 80046e2:	460b      	mov	r3, r1
 80046e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80046e8:	f7fc fa18 	bl	8000b1c <__aeabi_dcmplt>
 80046ec:	2800      	cmp	r0, #0
 80046ee:	f43f af30 	beq.w	8004552 <_dtoa_r+0x432>
 80046f2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80046f6:	2b30      	cmp	r3, #48	; 0x30
 80046f8:	f105 32ff 	add.w	r2, r5, #4294967295
 80046fc:	d002      	beq.n	8004704 <_dtoa_r+0x5e4>
 80046fe:	f8dd a020 	ldr.w	sl, [sp, #32]
 8004702:	e04a      	b.n	800479a <_dtoa_r+0x67a>
 8004704:	4615      	mov	r5, r2
 8004706:	e7f4      	b.n	80046f2 <_dtoa_r+0x5d2>
 8004708:	4b05      	ldr	r3, [pc, #20]	; (8004720 <_dtoa_r+0x600>)
 800470a:	f7fb ff95 	bl	8000638 <__aeabi_dmul>
 800470e:	e9cd 0100 	strd	r0, r1, [sp]
 8004712:	e7bc      	b.n	800468e <_dtoa_r+0x56e>
 8004714:	08005d50 	.word	0x08005d50
 8004718:	08005d28 	.word	0x08005d28
 800471c:	3ff00000 	.word	0x3ff00000
 8004720:	40240000 	.word	0x40240000
 8004724:	401c0000 	.word	0x401c0000
 8004728:	40140000 	.word	0x40140000
 800472c:	3fe00000 	.word	0x3fe00000
 8004730:	e9dd 6700 	ldrd	r6, r7, [sp]
 8004734:	465d      	mov	r5, fp
 8004736:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800473a:	4630      	mov	r0, r6
 800473c:	4639      	mov	r1, r7
 800473e:	f7fc f8a5 	bl	800088c <__aeabi_ddiv>
 8004742:	f7fc fa29 	bl	8000b98 <__aeabi_d2iz>
 8004746:	4680      	mov	r8, r0
 8004748:	f7fb ff0c 	bl	8000564 <__aeabi_i2d>
 800474c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004750:	f7fb ff72 	bl	8000638 <__aeabi_dmul>
 8004754:	4602      	mov	r2, r0
 8004756:	460b      	mov	r3, r1
 8004758:	4630      	mov	r0, r6
 800475a:	4639      	mov	r1, r7
 800475c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8004760:	f7fb fdb2 	bl	80002c8 <__aeabi_dsub>
 8004764:	f805 6b01 	strb.w	r6, [r5], #1
 8004768:	eba5 060b 	sub.w	r6, r5, fp
 800476c:	45b1      	cmp	r9, r6
 800476e:	4602      	mov	r2, r0
 8004770:	460b      	mov	r3, r1
 8004772:	d139      	bne.n	80047e8 <_dtoa_r+0x6c8>
 8004774:	f7fb fdaa 	bl	80002cc <__adddf3>
 8004778:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800477c:	4606      	mov	r6, r0
 800477e:	460f      	mov	r7, r1
 8004780:	f7fc f9ea 	bl	8000b58 <__aeabi_dcmpgt>
 8004784:	b9c8      	cbnz	r0, 80047ba <_dtoa_r+0x69a>
 8004786:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800478a:	4630      	mov	r0, r6
 800478c:	4639      	mov	r1, r7
 800478e:	f7fc f9bb 	bl	8000b08 <__aeabi_dcmpeq>
 8004792:	b110      	cbz	r0, 800479a <_dtoa_r+0x67a>
 8004794:	f018 0f01 	tst.w	r8, #1
 8004798:	d10f      	bne.n	80047ba <_dtoa_r+0x69a>
 800479a:	9904      	ldr	r1, [sp, #16]
 800479c:	4620      	mov	r0, r4
 800479e:	f000 fcaa 	bl	80050f6 <_Bfree>
 80047a2:	2300      	movs	r3, #0
 80047a4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80047a6:	702b      	strb	r3, [r5, #0]
 80047a8:	f10a 0301 	add.w	r3, sl, #1
 80047ac:	6013      	str	r3, [r2, #0]
 80047ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	f000 8241 	beq.w	8004c38 <_dtoa_r+0xb18>
 80047b6:	601d      	str	r5, [r3, #0]
 80047b8:	e23e      	b.n	8004c38 <_dtoa_r+0xb18>
 80047ba:	f8cd a020 	str.w	sl, [sp, #32]
 80047be:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80047c2:	2a39      	cmp	r2, #57	; 0x39
 80047c4:	f105 33ff 	add.w	r3, r5, #4294967295
 80047c8:	d108      	bne.n	80047dc <_dtoa_r+0x6bc>
 80047ca:	459b      	cmp	fp, r3
 80047cc:	d10a      	bne.n	80047e4 <_dtoa_r+0x6c4>
 80047ce:	9b08      	ldr	r3, [sp, #32]
 80047d0:	3301      	adds	r3, #1
 80047d2:	9308      	str	r3, [sp, #32]
 80047d4:	2330      	movs	r3, #48	; 0x30
 80047d6:	f88b 3000 	strb.w	r3, [fp]
 80047da:	465b      	mov	r3, fp
 80047dc:	781a      	ldrb	r2, [r3, #0]
 80047de:	3201      	adds	r2, #1
 80047e0:	701a      	strb	r2, [r3, #0]
 80047e2:	e78c      	b.n	80046fe <_dtoa_r+0x5de>
 80047e4:	461d      	mov	r5, r3
 80047e6:	e7ea      	b.n	80047be <_dtoa_r+0x69e>
 80047e8:	2200      	movs	r2, #0
 80047ea:	4b9b      	ldr	r3, [pc, #620]	; (8004a58 <_dtoa_r+0x938>)
 80047ec:	f7fb ff24 	bl	8000638 <__aeabi_dmul>
 80047f0:	2200      	movs	r2, #0
 80047f2:	2300      	movs	r3, #0
 80047f4:	4606      	mov	r6, r0
 80047f6:	460f      	mov	r7, r1
 80047f8:	f7fc f986 	bl	8000b08 <__aeabi_dcmpeq>
 80047fc:	2800      	cmp	r0, #0
 80047fe:	d09a      	beq.n	8004736 <_dtoa_r+0x616>
 8004800:	e7cb      	b.n	800479a <_dtoa_r+0x67a>
 8004802:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004804:	2a00      	cmp	r2, #0
 8004806:	f000 808b 	beq.w	8004920 <_dtoa_r+0x800>
 800480a:	9a06      	ldr	r2, [sp, #24]
 800480c:	2a01      	cmp	r2, #1
 800480e:	dc6e      	bgt.n	80048ee <_dtoa_r+0x7ce>
 8004810:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004812:	2a00      	cmp	r2, #0
 8004814:	d067      	beq.n	80048e6 <_dtoa_r+0x7c6>
 8004816:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800481a:	9f07      	ldr	r7, [sp, #28]
 800481c:	9d05      	ldr	r5, [sp, #20]
 800481e:	9a05      	ldr	r2, [sp, #20]
 8004820:	2101      	movs	r1, #1
 8004822:	441a      	add	r2, r3
 8004824:	4620      	mov	r0, r4
 8004826:	9205      	str	r2, [sp, #20]
 8004828:	4498      	add	r8, r3
 800482a:	f000 fd04 	bl	8005236 <__i2b>
 800482e:	4606      	mov	r6, r0
 8004830:	2d00      	cmp	r5, #0
 8004832:	dd0c      	ble.n	800484e <_dtoa_r+0x72e>
 8004834:	f1b8 0f00 	cmp.w	r8, #0
 8004838:	dd09      	ble.n	800484e <_dtoa_r+0x72e>
 800483a:	4545      	cmp	r5, r8
 800483c:	9a05      	ldr	r2, [sp, #20]
 800483e:	462b      	mov	r3, r5
 8004840:	bfa8      	it	ge
 8004842:	4643      	movge	r3, r8
 8004844:	1ad2      	subs	r2, r2, r3
 8004846:	9205      	str	r2, [sp, #20]
 8004848:	1aed      	subs	r5, r5, r3
 800484a:	eba8 0803 	sub.w	r8, r8, r3
 800484e:	9b07      	ldr	r3, [sp, #28]
 8004850:	b1eb      	cbz	r3, 800488e <_dtoa_r+0x76e>
 8004852:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004854:	2b00      	cmp	r3, #0
 8004856:	d067      	beq.n	8004928 <_dtoa_r+0x808>
 8004858:	b18f      	cbz	r7, 800487e <_dtoa_r+0x75e>
 800485a:	4631      	mov	r1, r6
 800485c:	463a      	mov	r2, r7
 800485e:	4620      	mov	r0, r4
 8004860:	f000 fd88 	bl	8005374 <__pow5mult>
 8004864:	9a04      	ldr	r2, [sp, #16]
 8004866:	4601      	mov	r1, r0
 8004868:	4606      	mov	r6, r0
 800486a:	4620      	mov	r0, r4
 800486c:	f000 fcec 	bl	8005248 <__multiply>
 8004870:	9904      	ldr	r1, [sp, #16]
 8004872:	9008      	str	r0, [sp, #32]
 8004874:	4620      	mov	r0, r4
 8004876:	f000 fc3e 	bl	80050f6 <_Bfree>
 800487a:	9b08      	ldr	r3, [sp, #32]
 800487c:	9304      	str	r3, [sp, #16]
 800487e:	9b07      	ldr	r3, [sp, #28]
 8004880:	1bda      	subs	r2, r3, r7
 8004882:	d004      	beq.n	800488e <_dtoa_r+0x76e>
 8004884:	9904      	ldr	r1, [sp, #16]
 8004886:	4620      	mov	r0, r4
 8004888:	f000 fd74 	bl	8005374 <__pow5mult>
 800488c:	9004      	str	r0, [sp, #16]
 800488e:	2101      	movs	r1, #1
 8004890:	4620      	mov	r0, r4
 8004892:	f000 fcd0 	bl	8005236 <__i2b>
 8004896:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004898:	4607      	mov	r7, r0
 800489a:	2b00      	cmp	r3, #0
 800489c:	f000 81d0 	beq.w	8004c40 <_dtoa_r+0xb20>
 80048a0:	461a      	mov	r2, r3
 80048a2:	4601      	mov	r1, r0
 80048a4:	4620      	mov	r0, r4
 80048a6:	f000 fd65 	bl	8005374 <__pow5mult>
 80048aa:	9b06      	ldr	r3, [sp, #24]
 80048ac:	2b01      	cmp	r3, #1
 80048ae:	4607      	mov	r7, r0
 80048b0:	dc40      	bgt.n	8004934 <_dtoa_r+0x814>
 80048b2:	9b00      	ldr	r3, [sp, #0]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d139      	bne.n	800492c <_dtoa_r+0x80c>
 80048b8:	9b01      	ldr	r3, [sp, #4]
 80048ba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d136      	bne.n	8004930 <_dtoa_r+0x810>
 80048c2:	9b01      	ldr	r3, [sp, #4]
 80048c4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80048c8:	0d1b      	lsrs	r3, r3, #20
 80048ca:	051b      	lsls	r3, r3, #20
 80048cc:	b12b      	cbz	r3, 80048da <_dtoa_r+0x7ba>
 80048ce:	9b05      	ldr	r3, [sp, #20]
 80048d0:	3301      	adds	r3, #1
 80048d2:	9305      	str	r3, [sp, #20]
 80048d4:	f108 0801 	add.w	r8, r8, #1
 80048d8:	2301      	movs	r3, #1
 80048da:	9307      	str	r3, [sp, #28]
 80048dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d12a      	bne.n	8004938 <_dtoa_r+0x818>
 80048e2:	2001      	movs	r0, #1
 80048e4:	e030      	b.n	8004948 <_dtoa_r+0x828>
 80048e6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80048e8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80048ec:	e795      	b.n	800481a <_dtoa_r+0x6fa>
 80048ee:	9b07      	ldr	r3, [sp, #28]
 80048f0:	f109 37ff 	add.w	r7, r9, #4294967295
 80048f4:	42bb      	cmp	r3, r7
 80048f6:	bfbf      	itttt	lt
 80048f8:	9b07      	ldrlt	r3, [sp, #28]
 80048fa:	9707      	strlt	r7, [sp, #28]
 80048fc:	1afa      	sublt	r2, r7, r3
 80048fe:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8004900:	bfbb      	ittet	lt
 8004902:	189b      	addlt	r3, r3, r2
 8004904:	930e      	strlt	r3, [sp, #56]	; 0x38
 8004906:	1bdf      	subge	r7, r3, r7
 8004908:	2700      	movlt	r7, #0
 800490a:	f1b9 0f00 	cmp.w	r9, #0
 800490e:	bfb5      	itete	lt
 8004910:	9b05      	ldrlt	r3, [sp, #20]
 8004912:	9d05      	ldrge	r5, [sp, #20]
 8004914:	eba3 0509 	sublt.w	r5, r3, r9
 8004918:	464b      	movge	r3, r9
 800491a:	bfb8      	it	lt
 800491c:	2300      	movlt	r3, #0
 800491e:	e77e      	b.n	800481e <_dtoa_r+0x6fe>
 8004920:	9f07      	ldr	r7, [sp, #28]
 8004922:	9d05      	ldr	r5, [sp, #20]
 8004924:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8004926:	e783      	b.n	8004830 <_dtoa_r+0x710>
 8004928:	9a07      	ldr	r2, [sp, #28]
 800492a:	e7ab      	b.n	8004884 <_dtoa_r+0x764>
 800492c:	2300      	movs	r3, #0
 800492e:	e7d4      	b.n	80048da <_dtoa_r+0x7ba>
 8004930:	9b00      	ldr	r3, [sp, #0]
 8004932:	e7d2      	b.n	80048da <_dtoa_r+0x7ba>
 8004934:	2300      	movs	r3, #0
 8004936:	9307      	str	r3, [sp, #28]
 8004938:	693b      	ldr	r3, [r7, #16]
 800493a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800493e:	6918      	ldr	r0, [r3, #16]
 8004940:	f000 fc2b 	bl	800519a <__hi0bits>
 8004944:	f1c0 0020 	rsb	r0, r0, #32
 8004948:	4440      	add	r0, r8
 800494a:	f010 001f 	ands.w	r0, r0, #31
 800494e:	d047      	beq.n	80049e0 <_dtoa_r+0x8c0>
 8004950:	f1c0 0320 	rsb	r3, r0, #32
 8004954:	2b04      	cmp	r3, #4
 8004956:	dd3b      	ble.n	80049d0 <_dtoa_r+0x8b0>
 8004958:	9b05      	ldr	r3, [sp, #20]
 800495a:	f1c0 001c 	rsb	r0, r0, #28
 800495e:	4403      	add	r3, r0
 8004960:	9305      	str	r3, [sp, #20]
 8004962:	4405      	add	r5, r0
 8004964:	4480      	add	r8, r0
 8004966:	9b05      	ldr	r3, [sp, #20]
 8004968:	2b00      	cmp	r3, #0
 800496a:	dd05      	ble.n	8004978 <_dtoa_r+0x858>
 800496c:	461a      	mov	r2, r3
 800496e:	9904      	ldr	r1, [sp, #16]
 8004970:	4620      	mov	r0, r4
 8004972:	f000 fd4d 	bl	8005410 <__lshift>
 8004976:	9004      	str	r0, [sp, #16]
 8004978:	f1b8 0f00 	cmp.w	r8, #0
 800497c:	dd05      	ble.n	800498a <_dtoa_r+0x86a>
 800497e:	4639      	mov	r1, r7
 8004980:	4642      	mov	r2, r8
 8004982:	4620      	mov	r0, r4
 8004984:	f000 fd44 	bl	8005410 <__lshift>
 8004988:	4607      	mov	r7, r0
 800498a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800498c:	b353      	cbz	r3, 80049e4 <_dtoa_r+0x8c4>
 800498e:	4639      	mov	r1, r7
 8004990:	9804      	ldr	r0, [sp, #16]
 8004992:	f000 fd91 	bl	80054b8 <__mcmp>
 8004996:	2800      	cmp	r0, #0
 8004998:	da24      	bge.n	80049e4 <_dtoa_r+0x8c4>
 800499a:	2300      	movs	r3, #0
 800499c:	220a      	movs	r2, #10
 800499e:	9904      	ldr	r1, [sp, #16]
 80049a0:	4620      	mov	r0, r4
 80049a2:	f000 fbbf 	bl	8005124 <__multadd>
 80049a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80049a8:	9004      	str	r0, [sp, #16]
 80049aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	f000 814d 	beq.w	8004c4e <_dtoa_r+0xb2e>
 80049b4:	2300      	movs	r3, #0
 80049b6:	4631      	mov	r1, r6
 80049b8:	220a      	movs	r2, #10
 80049ba:	4620      	mov	r0, r4
 80049bc:	f000 fbb2 	bl	8005124 <__multadd>
 80049c0:	9b02      	ldr	r3, [sp, #8]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	4606      	mov	r6, r0
 80049c6:	dc4f      	bgt.n	8004a68 <_dtoa_r+0x948>
 80049c8:	9b06      	ldr	r3, [sp, #24]
 80049ca:	2b02      	cmp	r3, #2
 80049cc:	dd4c      	ble.n	8004a68 <_dtoa_r+0x948>
 80049ce:	e011      	b.n	80049f4 <_dtoa_r+0x8d4>
 80049d0:	d0c9      	beq.n	8004966 <_dtoa_r+0x846>
 80049d2:	9a05      	ldr	r2, [sp, #20]
 80049d4:	331c      	adds	r3, #28
 80049d6:	441a      	add	r2, r3
 80049d8:	9205      	str	r2, [sp, #20]
 80049da:	441d      	add	r5, r3
 80049dc:	4498      	add	r8, r3
 80049de:	e7c2      	b.n	8004966 <_dtoa_r+0x846>
 80049e0:	4603      	mov	r3, r0
 80049e2:	e7f6      	b.n	80049d2 <_dtoa_r+0x8b2>
 80049e4:	f1b9 0f00 	cmp.w	r9, #0
 80049e8:	dc38      	bgt.n	8004a5c <_dtoa_r+0x93c>
 80049ea:	9b06      	ldr	r3, [sp, #24]
 80049ec:	2b02      	cmp	r3, #2
 80049ee:	dd35      	ble.n	8004a5c <_dtoa_r+0x93c>
 80049f0:	f8cd 9008 	str.w	r9, [sp, #8]
 80049f4:	9b02      	ldr	r3, [sp, #8]
 80049f6:	b963      	cbnz	r3, 8004a12 <_dtoa_r+0x8f2>
 80049f8:	4639      	mov	r1, r7
 80049fa:	2205      	movs	r2, #5
 80049fc:	4620      	mov	r0, r4
 80049fe:	f000 fb91 	bl	8005124 <__multadd>
 8004a02:	4601      	mov	r1, r0
 8004a04:	4607      	mov	r7, r0
 8004a06:	9804      	ldr	r0, [sp, #16]
 8004a08:	f000 fd56 	bl	80054b8 <__mcmp>
 8004a0c:	2800      	cmp	r0, #0
 8004a0e:	f73f adcc 	bgt.w	80045aa <_dtoa_r+0x48a>
 8004a12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004a14:	465d      	mov	r5, fp
 8004a16:	ea6f 0a03 	mvn.w	sl, r3
 8004a1a:	f04f 0900 	mov.w	r9, #0
 8004a1e:	4639      	mov	r1, r7
 8004a20:	4620      	mov	r0, r4
 8004a22:	f000 fb68 	bl	80050f6 <_Bfree>
 8004a26:	2e00      	cmp	r6, #0
 8004a28:	f43f aeb7 	beq.w	800479a <_dtoa_r+0x67a>
 8004a2c:	f1b9 0f00 	cmp.w	r9, #0
 8004a30:	d005      	beq.n	8004a3e <_dtoa_r+0x91e>
 8004a32:	45b1      	cmp	r9, r6
 8004a34:	d003      	beq.n	8004a3e <_dtoa_r+0x91e>
 8004a36:	4649      	mov	r1, r9
 8004a38:	4620      	mov	r0, r4
 8004a3a:	f000 fb5c 	bl	80050f6 <_Bfree>
 8004a3e:	4631      	mov	r1, r6
 8004a40:	4620      	mov	r0, r4
 8004a42:	f000 fb58 	bl	80050f6 <_Bfree>
 8004a46:	e6a8      	b.n	800479a <_dtoa_r+0x67a>
 8004a48:	2700      	movs	r7, #0
 8004a4a:	463e      	mov	r6, r7
 8004a4c:	e7e1      	b.n	8004a12 <_dtoa_r+0x8f2>
 8004a4e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8004a52:	463e      	mov	r6, r7
 8004a54:	e5a9      	b.n	80045aa <_dtoa_r+0x48a>
 8004a56:	bf00      	nop
 8004a58:	40240000 	.word	0x40240000
 8004a5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004a5e:	f8cd 9008 	str.w	r9, [sp, #8]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	f000 80fa 	beq.w	8004c5c <_dtoa_r+0xb3c>
 8004a68:	2d00      	cmp	r5, #0
 8004a6a:	dd05      	ble.n	8004a78 <_dtoa_r+0x958>
 8004a6c:	4631      	mov	r1, r6
 8004a6e:	462a      	mov	r2, r5
 8004a70:	4620      	mov	r0, r4
 8004a72:	f000 fccd 	bl	8005410 <__lshift>
 8004a76:	4606      	mov	r6, r0
 8004a78:	9b07      	ldr	r3, [sp, #28]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d04c      	beq.n	8004b18 <_dtoa_r+0x9f8>
 8004a7e:	6871      	ldr	r1, [r6, #4]
 8004a80:	4620      	mov	r0, r4
 8004a82:	f000 fb04 	bl	800508e <_Balloc>
 8004a86:	6932      	ldr	r2, [r6, #16]
 8004a88:	3202      	adds	r2, #2
 8004a8a:	4605      	mov	r5, r0
 8004a8c:	0092      	lsls	r2, r2, #2
 8004a8e:	f106 010c 	add.w	r1, r6, #12
 8004a92:	300c      	adds	r0, #12
 8004a94:	f000 faf0 	bl	8005078 <memcpy>
 8004a98:	2201      	movs	r2, #1
 8004a9a:	4629      	mov	r1, r5
 8004a9c:	4620      	mov	r0, r4
 8004a9e:	f000 fcb7 	bl	8005410 <__lshift>
 8004aa2:	9b00      	ldr	r3, [sp, #0]
 8004aa4:	f8cd b014 	str.w	fp, [sp, #20]
 8004aa8:	f003 0301 	and.w	r3, r3, #1
 8004aac:	46b1      	mov	r9, r6
 8004aae:	9307      	str	r3, [sp, #28]
 8004ab0:	4606      	mov	r6, r0
 8004ab2:	4639      	mov	r1, r7
 8004ab4:	9804      	ldr	r0, [sp, #16]
 8004ab6:	f7ff faa7 	bl	8004008 <quorem>
 8004aba:	4649      	mov	r1, r9
 8004abc:	4605      	mov	r5, r0
 8004abe:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8004ac2:	9804      	ldr	r0, [sp, #16]
 8004ac4:	f000 fcf8 	bl	80054b8 <__mcmp>
 8004ac8:	4632      	mov	r2, r6
 8004aca:	9000      	str	r0, [sp, #0]
 8004acc:	4639      	mov	r1, r7
 8004ace:	4620      	mov	r0, r4
 8004ad0:	f000 fd0c 	bl	80054ec <__mdiff>
 8004ad4:	68c3      	ldr	r3, [r0, #12]
 8004ad6:	4602      	mov	r2, r0
 8004ad8:	bb03      	cbnz	r3, 8004b1c <_dtoa_r+0x9fc>
 8004ada:	4601      	mov	r1, r0
 8004adc:	9008      	str	r0, [sp, #32]
 8004ade:	9804      	ldr	r0, [sp, #16]
 8004ae0:	f000 fcea 	bl	80054b8 <__mcmp>
 8004ae4:	9a08      	ldr	r2, [sp, #32]
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	4611      	mov	r1, r2
 8004aea:	4620      	mov	r0, r4
 8004aec:	9308      	str	r3, [sp, #32]
 8004aee:	f000 fb02 	bl	80050f6 <_Bfree>
 8004af2:	9b08      	ldr	r3, [sp, #32]
 8004af4:	b9a3      	cbnz	r3, 8004b20 <_dtoa_r+0xa00>
 8004af6:	9a06      	ldr	r2, [sp, #24]
 8004af8:	b992      	cbnz	r2, 8004b20 <_dtoa_r+0xa00>
 8004afa:	9a07      	ldr	r2, [sp, #28]
 8004afc:	b982      	cbnz	r2, 8004b20 <_dtoa_r+0xa00>
 8004afe:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8004b02:	d029      	beq.n	8004b58 <_dtoa_r+0xa38>
 8004b04:	9b00      	ldr	r3, [sp, #0]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	dd01      	ble.n	8004b0e <_dtoa_r+0x9ee>
 8004b0a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8004b0e:	9b05      	ldr	r3, [sp, #20]
 8004b10:	1c5d      	adds	r5, r3, #1
 8004b12:	f883 8000 	strb.w	r8, [r3]
 8004b16:	e782      	b.n	8004a1e <_dtoa_r+0x8fe>
 8004b18:	4630      	mov	r0, r6
 8004b1a:	e7c2      	b.n	8004aa2 <_dtoa_r+0x982>
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	e7e3      	b.n	8004ae8 <_dtoa_r+0x9c8>
 8004b20:	9a00      	ldr	r2, [sp, #0]
 8004b22:	2a00      	cmp	r2, #0
 8004b24:	db04      	blt.n	8004b30 <_dtoa_r+0xa10>
 8004b26:	d125      	bne.n	8004b74 <_dtoa_r+0xa54>
 8004b28:	9a06      	ldr	r2, [sp, #24]
 8004b2a:	bb1a      	cbnz	r2, 8004b74 <_dtoa_r+0xa54>
 8004b2c:	9a07      	ldr	r2, [sp, #28]
 8004b2e:	bb0a      	cbnz	r2, 8004b74 <_dtoa_r+0xa54>
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	ddec      	ble.n	8004b0e <_dtoa_r+0x9ee>
 8004b34:	2201      	movs	r2, #1
 8004b36:	9904      	ldr	r1, [sp, #16]
 8004b38:	4620      	mov	r0, r4
 8004b3a:	f000 fc69 	bl	8005410 <__lshift>
 8004b3e:	4639      	mov	r1, r7
 8004b40:	9004      	str	r0, [sp, #16]
 8004b42:	f000 fcb9 	bl	80054b8 <__mcmp>
 8004b46:	2800      	cmp	r0, #0
 8004b48:	dc03      	bgt.n	8004b52 <_dtoa_r+0xa32>
 8004b4a:	d1e0      	bne.n	8004b0e <_dtoa_r+0x9ee>
 8004b4c:	f018 0f01 	tst.w	r8, #1
 8004b50:	d0dd      	beq.n	8004b0e <_dtoa_r+0x9ee>
 8004b52:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8004b56:	d1d8      	bne.n	8004b0a <_dtoa_r+0x9ea>
 8004b58:	9b05      	ldr	r3, [sp, #20]
 8004b5a:	9a05      	ldr	r2, [sp, #20]
 8004b5c:	1c5d      	adds	r5, r3, #1
 8004b5e:	2339      	movs	r3, #57	; 0x39
 8004b60:	7013      	strb	r3, [r2, #0]
 8004b62:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004b66:	2b39      	cmp	r3, #57	; 0x39
 8004b68:	f105 32ff 	add.w	r2, r5, #4294967295
 8004b6c:	d04f      	beq.n	8004c0e <_dtoa_r+0xaee>
 8004b6e:	3301      	adds	r3, #1
 8004b70:	7013      	strb	r3, [r2, #0]
 8004b72:	e754      	b.n	8004a1e <_dtoa_r+0x8fe>
 8004b74:	9a05      	ldr	r2, [sp, #20]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	f102 0501 	add.w	r5, r2, #1
 8004b7c:	dd06      	ble.n	8004b8c <_dtoa_r+0xa6c>
 8004b7e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8004b82:	d0e9      	beq.n	8004b58 <_dtoa_r+0xa38>
 8004b84:	f108 0801 	add.w	r8, r8, #1
 8004b88:	9b05      	ldr	r3, [sp, #20]
 8004b8a:	e7c2      	b.n	8004b12 <_dtoa_r+0x9f2>
 8004b8c:	9a02      	ldr	r2, [sp, #8]
 8004b8e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8004b92:	eba5 030b 	sub.w	r3, r5, fp
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d021      	beq.n	8004bde <_dtoa_r+0xabe>
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	220a      	movs	r2, #10
 8004b9e:	9904      	ldr	r1, [sp, #16]
 8004ba0:	4620      	mov	r0, r4
 8004ba2:	f000 fabf 	bl	8005124 <__multadd>
 8004ba6:	45b1      	cmp	r9, r6
 8004ba8:	9004      	str	r0, [sp, #16]
 8004baa:	f04f 0300 	mov.w	r3, #0
 8004bae:	f04f 020a 	mov.w	r2, #10
 8004bb2:	4649      	mov	r1, r9
 8004bb4:	4620      	mov	r0, r4
 8004bb6:	d105      	bne.n	8004bc4 <_dtoa_r+0xaa4>
 8004bb8:	f000 fab4 	bl	8005124 <__multadd>
 8004bbc:	4681      	mov	r9, r0
 8004bbe:	4606      	mov	r6, r0
 8004bc0:	9505      	str	r5, [sp, #20]
 8004bc2:	e776      	b.n	8004ab2 <_dtoa_r+0x992>
 8004bc4:	f000 faae 	bl	8005124 <__multadd>
 8004bc8:	4631      	mov	r1, r6
 8004bca:	4681      	mov	r9, r0
 8004bcc:	2300      	movs	r3, #0
 8004bce:	220a      	movs	r2, #10
 8004bd0:	4620      	mov	r0, r4
 8004bd2:	f000 faa7 	bl	8005124 <__multadd>
 8004bd6:	4606      	mov	r6, r0
 8004bd8:	e7f2      	b.n	8004bc0 <_dtoa_r+0xaa0>
 8004bda:	f04f 0900 	mov.w	r9, #0
 8004bde:	2201      	movs	r2, #1
 8004be0:	9904      	ldr	r1, [sp, #16]
 8004be2:	4620      	mov	r0, r4
 8004be4:	f000 fc14 	bl	8005410 <__lshift>
 8004be8:	4639      	mov	r1, r7
 8004bea:	9004      	str	r0, [sp, #16]
 8004bec:	f000 fc64 	bl	80054b8 <__mcmp>
 8004bf0:	2800      	cmp	r0, #0
 8004bf2:	dcb6      	bgt.n	8004b62 <_dtoa_r+0xa42>
 8004bf4:	d102      	bne.n	8004bfc <_dtoa_r+0xadc>
 8004bf6:	f018 0f01 	tst.w	r8, #1
 8004bfa:	d1b2      	bne.n	8004b62 <_dtoa_r+0xa42>
 8004bfc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004c00:	2b30      	cmp	r3, #48	; 0x30
 8004c02:	f105 32ff 	add.w	r2, r5, #4294967295
 8004c06:	f47f af0a 	bne.w	8004a1e <_dtoa_r+0x8fe>
 8004c0a:	4615      	mov	r5, r2
 8004c0c:	e7f6      	b.n	8004bfc <_dtoa_r+0xadc>
 8004c0e:	4593      	cmp	fp, r2
 8004c10:	d105      	bne.n	8004c1e <_dtoa_r+0xafe>
 8004c12:	2331      	movs	r3, #49	; 0x31
 8004c14:	f10a 0a01 	add.w	sl, sl, #1
 8004c18:	f88b 3000 	strb.w	r3, [fp]
 8004c1c:	e6ff      	b.n	8004a1e <_dtoa_r+0x8fe>
 8004c1e:	4615      	mov	r5, r2
 8004c20:	e79f      	b.n	8004b62 <_dtoa_r+0xa42>
 8004c22:	f8df b064 	ldr.w	fp, [pc, #100]	; 8004c88 <_dtoa_r+0xb68>
 8004c26:	e007      	b.n	8004c38 <_dtoa_r+0xb18>
 8004c28:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004c2a:	f8df b060 	ldr.w	fp, [pc, #96]	; 8004c8c <_dtoa_r+0xb6c>
 8004c2e:	b11b      	cbz	r3, 8004c38 <_dtoa_r+0xb18>
 8004c30:	f10b 0308 	add.w	r3, fp, #8
 8004c34:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004c36:	6013      	str	r3, [r2, #0]
 8004c38:	4658      	mov	r0, fp
 8004c3a:	b017      	add	sp, #92	; 0x5c
 8004c3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c40:	9b06      	ldr	r3, [sp, #24]
 8004c42:	2b01      	cmp	r3, #1
 8004c44:	f77f ae35 	ble.w	80048b2 <_dtoa_r+0x792>
 8004c48:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004c4a:	9307      	str	r3, [sp, #28]
 8004c4c:	e649      	b.n	80048e2 <_dtoa_r+0x7c2>
 8004c4e:	9b02      	ldr	r3, [sp, #8]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	dc03      	bgt.n	8004c5c <_dtoa_r+0xb3c>
 8004c54:	9b06      	ldr	r3, [sp, #24]
 8004c56:	2b02      	cmp	r3, #2
 8004c58:	f73f aecc 	bgt.w	80049f4 <_dtoa_r+0x8d4>
 8004c5c:	465d      	mov	r5, fp
 8004c5e:	4639      	mov	r1, r7
 8004c60:	9804      	ldr	r0, [sp, #16]
 8004c62:	f7ff f9d1 	bl	8004008 <quorem>
 8004c66:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8004c6a:	f805 8b01 	strb.w	r8, [r5], #1
 8004c6e:	9a02      	ldr	r2, [sp, #8]
 8004c70:	eba5 030b 	sub.w	r3, r5, fp
 8004c74:	429a      	cmp	r2, r3
 8004c76:	ddb0      	ble.n	8004bda <_dtoa_r+0xaba>
 8004c78:	2300      	movs	r3, #0
 8004c7a:	220a      	movs	r2, #10
 8004c7c:	9904      	ldr	r1, [sp, #16]
 8004c7e:	4620      	mov	r0, r4
 8004c80:	f000 fa50 	bl	8005124 <__multadd>
 8004c84:	9004      	str	r0, [sp, #16]
 8004c86:	e7ea      	b.n	8004c5e <_dtoa_r+0xb3e>
 8004c88:	08005c94 	.word	0x08005c94
 8004c8c:	08005cb8 	.word	0x08005cb8

08004c90 <__sflush_r>:
 8004c90:	898a      	ldrh	r2, [r1, #12]
 8004c92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c96:	4605      	mov	r5, r0
 8004c98:	0710      	lsls	r0, r2, #28
 8004c9a:	460c      	mov	r4, r1
 8004c9c:	d458      	bmi.n	8004d50 <__sflush_r+0xc0>
 8004c9e:	684b      	ldr	r3, [r1, #4]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	dc05      	bgt.n	8004cb0 <__sflush_r+0x20>
 8004ca4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	dc02      	bgt.n	8004cb0 <__sflush_r+0x20>
 8004caa:	2000      	movs	r0, #0
 8004cac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004cb0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004cb2:	2e00      	cmp	r6, #0
 8004cb4:	d0f9      	beq.n	8004caa <__sflush_r+0x1a>
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004cbc:	682f      	ldr	r7, [r5, #0]
 8004cbe:	6a21      	ldr	r1, [r4, #32]
 8004cc0:	602b      	str	r3, [r5, #0]
 8004cc2:	d032      	beq.n	8004d2a <__sflush_r+0x9a>
 8004cc4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004cc6:	89a3      	ldrh	r3, [r4, #12]
 8004cc8:	075a      	lsls	r2, r3, #29
 8004cca:	d505      	bpl.n	8004cd8 <__sflush_r+0x48>
 8004ccc:	6863      	ldr	r3, [r4, #4]
 8004cce:	1ac0      	subs	r0, r0, r3
 8004cd0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004cd2:	b10b      	cbz	r3, 8004cd8 <__sflush_r+0x48>
 8004cd4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004cd6:	1ac0      	subs	r0, r0, r3
 8004cd8:	2300      	movs	r3, #0
 8004cda:	4602      	mov	r2, r0
 8004cdc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004cde:	6a21      	ldr	r1, [r4, #32]
 8004ce0:	4628      	mov	r0, r5
 8004ce2:	47b0      	blx	r6
 8004ce4:	1c43      	adds	r3, r0, #1
 8004ce6:	89a3      	ldrh	r3, [r4, #12]
 8004ce8:	d106      	bne.n	8004cf8 <__sflush_r+0x68>
 8004cea:	6829      	ldr	r1, [r5, #0]
 8004cec:	291d      	cmp	r1, #29
 8004cee:	d848      	bhi.n	8004d82 <__sflush_r+0xf2>
 8004cf0:	4a29      	ldr	r2, [pc, #164]	; (8004d98 <__sflush_r+0x108>)
 8004cf2:	40ca      	lsrs	r2, r1
 8004cf4:	07d6      	lsls	r6, r2, #31
 8004cf6:	d544      	bpl.n	8004d82 <__sflush_r+0xf2>
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	6062      	str	r2, [r4, #4]
 8004cfc:	04d9      	lsls	r1, r3, #19
 8004cfe:	6922      	ldr	r2, [r4, #16]
 8004d00:	6022      	str	r2, [r4, #0]
 8004d02:	d504      	bpl.n	8004d0e <__sflush_r+0x7e>
 8004d04:	1c42      	adds	r2, r0, #1
 8004d06:	d101      	bne.n	8004d0c <__sflush_r+0x7c>
 8004d08:	682b      	ldr	r3, [r5, #0]
 8004d0a:	b903      	cbnz	r3, 8004d0e <__sflush_r+0x7e>
 8004d0c:	6560      	str	r0, [r4, #84]	; 0x54
 8004d0e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004d10:	602f      	str	r7, [r5, #0]
 8004d12:	2900      	cmp	r1, #0
 8004d14:	d0c9      	beq.n	8004caa <__sflush_r+0x1a>
 8004d16:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004d1a:	4299      	cmp	r1, r3
 8004d1c:	d002      	beq.n	8004d24 <__sflush_r+0x94>
 8004d1e:	4628      	mov	r0, r5
 8004d20:	f000 fc9e 	bl	8005660 <_free_r>
 8004d24:	2000      	movs	r0, #0
 8004d26:	6360      	str	r0, [r4, #52]	; 0x34
 8004d28:	e7c0      	b.n	8004cac <__sflush_r+0x1c>
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	4628      	mov	r0, r5
 8004d2e:	47b0      	blx	r6
 8004d30:	1c41      	adds	r1, r0, #1
 8004d32:	d1c8      	bne.n	8004cc6 <__sflush_r+0x36>
 8004d34:	682b      	ldr	r3, [r5, #0]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d0c5      	beq.n	8004cc6 <__sflush_r+0x36>
 8004d3a:	2b1d      	cmp	r3, #29
 8004d3c:	d001      	beq.n	8004d42 <__sflush_r+0xb2>
 8004d3e:	2b16      	cmp	r3, #22
 8004d40:	d101      	bne.n	8004d46 <__sflush_r+0xb6>
 8004d42:	602f      	str	r7, [r5, #0]
 8004d44:	e7b1      	b.n	8004caa <__sflush_r+0x1a>
 8004d46:	89a3      	ldrh	r3, [r4, #12]
 8004d48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d4c:	81a3      	strh	r3, [r4, #12]
 8004d4e:	e7ad      	b.n	8004cac <__sflush_r+0x1c>
 8004d50:	690f      	ldr	r7, [r1, #16]
 8004d52:	2f00      	cmp	r7, #0
 8004d54:	d0a9      	beq.n	8004caa <__sflush_r+0x1a>
 8004d56:	0793      	lsls	r3, r2, #30
 8004d58:	680e      	ldr	r6, [r1, #0]
 8004d5a:	bf08      	it	eq
 8004d5c:	694b      	ldreq	r3, [r1, #20]
 8004d5e:	600f      	str	r7, [r1, #0]
 8004d60:	bf18      	it	ne
 8004d62:	2300      	movne	r3, #0
 8004d64:	eba6 0807 	sub.w	r8, r6, r7
 8004d68:	608b      	str	r3, [r1, #8]
 8004d6a:	f1b8 0f00 	cmp.w	r8, #0
 8004d6e:	dd9c      	ble.n	8004caa <__sflush_r+0x1a>
 8004d70:	4643      	mov	r3, r8
 8004d72:	463a      	mov	r2, r7
 8004d74:	6a21      	ldr	r1, [r4, #32]
 8004d76:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004d78:	4628      	mov	r0, r5
 8004d7a:	47b0      	blx	r6
 8004d7c:	2800      	cmp	r0, #0
 8004d7e:	dc06      	bgt.n	8004d8e <__sflush_r+0xfe>
 8004d80:	89a3      	ldrh	r3, [r4, #12]
 8004d82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d86:	81a3      	strh	r3, [r4, #12]
 8004d88:	f04f 30ff 	mov.w	r0, #4294967295
 8004d8c:	e78e      	b.n	8004cac <__sflush_r+0x1c>
 8004d8e:	4407      	add	r7, r0
 8004d90:	eba8 0800 	sub.w	r8, r8, r0
 8004d94:	e7e9      	b.n	8004d6a <__sflush_r+0xda>
 8004d96:	bf00      	nop
 8004d98:	20400001 	.word	0x20400001

08004d9c <_fflush_r>:
 8004d9c:	b538      	push	{r3, r4, r5, lr}
 8004d9e:	690b      	ldr	r3, [r1, #16]
 8004da0:	4605      	mov	r5, r0
 8004da2:	460c      	mov	r4, r1
 8004da4:	b1db      	cbz	r3, 8004dde <_fflush_r+0x42>
 8004da6:	b118      	cbz	r0, 8004db0 <_fflush_r+0x14>
 8004da8:	6983      	ldr	r3, [r0, #24]
 8004daa:	b90b      	cbnz	r3, 8004db0 <_fflush_r+0x14>
 8004dac:	f000 f860 	bl	8004e70 <__sinit>
 8004db0:	4b0c      	ldr	r3, [pc, #48]	; (8004de4 <_fflush_r+0x48>)
 8004db2:	429c      	cmp	r4, r3
 8004db4:	d109      	bne.n	8004dca <_fflush_r+0x2e>
 8004db6:	686c      	ldr	r4, [r5, #4]
 8004db8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004dbc:	b17b      	cbz	r3, 8004dde <_fflush_r+0x42>
 8004dbe:	4621      	mov	r1, r4
 8004dc0:	4628      	mov	r0, r5
 8004dc2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004dc6:	f7ff bf63 	b.w	8004c90 <__sflush_r>
 8004dca:	4b07      	ldr	r3, [pc, #28]	; (8004de8 <_fflush_r+0x4c>)
 8004dcc:	429c      	cmp	r4, r3
 8004dce:	d101      	bne.n	8004dd4 <_fflush_r+0x38>
 8004dd0:	68ac      	ldr	r4, [r5, #8]
 8004dd2:	e7f1      	b.n	8004db8 <_fflush_r+0x1c>
 8004dd4:	4b05      	ldr	r3, [pc, #20]	; (8004dec <_fflush_r+0x50>)
 8004dd6:	429c      	cmp	r4, r3
 8004dd8:	bf08      	it	eq
 8004dda:	68ec      	ldreq	r4, [r5, #12]
 8004ddc:	e7ec      	b.n	8004db8 <_fflush_r+0x1c>
 8004dde:	2000      	movs	r0, #0
 8004de0:	bd38      	pop	{r3, r4, r5, pc}
 8004de2:	bf00      	nop
 8004de4:	08005ce8 	.word	0x08005ce8
 8004de8:	08005d08 	.word	0x08005d08
 8004dec:	08005cc8 	.word	0x08005cc8

08004df0 <std>:
 8004df0:	2300      	movs	r3, #0
 8004df2:	b510      	push	{r4, lr}
 8004df4:	4604      	mov	r4, r0
 8004df6:	e9c0 3300 	strd	r3, r3, [r0]
 8004dfa:	6083      	str	r3, [r0, #8]
 8004dfc:	8181      	strh	r1, [r0, #12]
 8004dfe:	6643      	str	r3, [r0, #100]	; 0x64
 8004e00:	81c2      	strh	r2, [r0, #14]
 8004e02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004e06:	6183      	str	r3, [r0, #24]
 8004e08:	4619      	mov	r1, r3
 8004e0a:	2208      	movs	r2, #8
 8004e0c:	305c      	adds	r0, #92	; 0x5c
 8004e0e:	f7fe fb5b 	bl	80034c8 <memset>
 8004e12:	4b05      	ldr	r3, [pc, #20]	; (8004e28 <std+0x38>)
 8004e14:	6263      	str	r3, [r4, #36]	; 0x24
 8004e16:	4b05      	ldr	r3, [pc, #20]	; (8004e2c <std+0x3c>)
 8004e18:	62a3      	str	r3, [r4, #40]	; 0x28
 8004e1a:	4b05      	ldr	r3, [pc, #20]	; (8004e30 <std+0x40>)
 8004e1c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004e1e:	4b05      	ldr	r3, [pc, #20]	; (8004e34 <std+0x44>)
 8004e20:	6224      	str	r4, [r4, #32]
 8004e22:	6323      	str	r3, [r4, #48]	; 0x30
 8004e24:	bd10      	pop	{r4, pc}
 8004e26:	bf00      	nop
 8004e28:	08005a51 	.word	0x08005a51
 8004e2c:	08005a73 	.word	0x08005a73
 8004e30:	08005aab 	.word	0x08005aab
 8004e34:	08005acf 	.word	0x08005acf

08004e38 <_cleanup_r>:
 8004e38:	4901      	ldr	r1, [pc, #4]	; (8004e40 <_cleanup_r+0x8>)
 8004e3a:	f000 b885 	b.w	8004f48 <_fwalk_reent>
 8004e3e:	bf00      	nop
 8004e40:	08004d9d 	.word	0x08004d9d

08004e44 <__sfmoreglue>:
 8004e44:	b570      	push	{r4, r5, r6, lr}
 8004e46:	1e4a      	subs	r2, r1, #1
 8004e48:	2568      	movs	r5, #104	; 0x68
 8004e4a:	4355      	muls	r5, r2
 8004e4c:	460e      	mov	r6, r1
 8004e4e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004e52:	f000 fc53 	bl	80056fc <_malloc_r>
 8004e56:	4604      	mov	r4, r0
 8004e58:	b140      	cbz	r0, 8004e6c <__sfmoreglue+0x28>
 8004e5a:	2100      	movs	r1, #0
 8004e5c:	e9c0 1600 	strd	r1, r6, [r0]
 8004e60:	300c      	adds	r0, #12
 8004e62:	60a0      	str	r0, [r4, #8]
 8004e64:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004e68:	f7fe fb2e 	bl	80034c8 <memset>
 8004e6c:	4620      	mov	r0, r4
 8004e6e:	bd70      	pop	{r4, r5, r6, pc}

08004e70 <__sinit>:
 8004e70:	6983      	ldr	r3, [r0, #24]
 8004e72:	b510      	push	{r4, lr}
 8004e74:	4604      	mov	r4, r0
 8004e76:	bb33      	cbnz	r3, 8004ec6 <__sinit+0x56>
 8004e78:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8004e7c:	6503      	str	r3, [r0, #80]	; 0x50
 8004e7e:	4b12      	ldr	r3, [pc, #72]	; (8004ec8 <__sinit+0x58>)
 8004e80:	4a12      	ldr	r2, [pc, #72]	; (8004ecc <__sinit+0x5c>)
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	6282      	str	r2, [r0, #40]	; 0x28
 8004e86:	4298      	cmp	r0, r3
 8004e88:	bf04      	itt	eq
 8004e8a:	2301      	moveq	r3, #1
 8004e8c:	6183      	streq	r3, [r0, #24]
 8004e8e:	f000 f81f 	bl	8004ed0 <__sfp>
 8004e92:	6060      	str	r0, [r4, #4]
 8004e94:	4620      	mov	r0, r4
 8004e96:	f000 f81b 	bl	8004ed0 <__sfp>
 8004e9a:	60a0      	str	r0, [r4, #8]
 8004e9c:	4620      	mov	r0, r4
 8004e9e:	f000 f817 	bl	8004ed0 <__sfp>
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	60e0      	str	r0, [r4, #12]
 8004ea6:	2104      	movs	r1, #4
 8004ea8:	6860      	ldr	r0, [r4, #4]
 8004eaa:	f7ff ffa1 	bl	8004df0 <std>
 8004eae:	2201      	movs	r2, #1
 8004eb0:	2109      	movs	r1, #9
 8004eb2:	68a0      	ldr	r0, [r4, #8]
 8004eb4:	f7ff ff9c 	bl	8004df0 <std>
 8004eb8:	2202      	movs	r2, #2
 8004eba:	2112      	movs	r1, #18
 8004ebc:	68e0      	ldr	r0, [r4, #12]
 8004ebe:	f7ff ff97 	bl	8004df0 <std>
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	61a3      	str	r3, [r4, #24]
 8004ec6:	bd10      	pop	{r4, pc}
 8004ec8:	08005c80 	.word	0x08005c80
 8004ecc:	08004e39 	.word	0x08004e39

08004ed0 <__sfp>:
 8004ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ed2:	4b1b      	ldr	r3, [pc, #108]	; (8004f40 <__sfp+0x70>)
 8004ed4:	681e      	ldr	r6, [r3, #0]
 8004ed6:	69b3      	ldr	r3, [r6, #24]
 8004ed8:	4607      	mov	r7, r0
 8004eda:	b913      	cbnz	r3, 8004ee2 <__sfp+0x12>
 8004edc:	4630      	mov	r0, r6
 8004ede:	f7ff ffc7 	bl	8004e70 <__sinit>
 8004ee2:	3648      	adds	r6, #72	; 0x48
 8004ee4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004ee8:	3b01      	subs	r3, #1
 8004eea:	d503      	bpl.n	8004ef4 <__sfp+0x24>
 8004eec:	6833      	ldr	r3, [r6, #0]
 8004eee:	b133      	cbz	r3, 8004efe <__sfp+0x2e>
 8004ef0:	6836      	ldr	r6, [r6, #0]
 8004ef2:	e7f7      	b.n	8004ee4 <__sfp+0x14>
 8004ef4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004ef8:	b16d      	cbz	r5, 8004f16 <__sfp+0x46>
 8004efa:	3468      	adds	r4, #104	; 0x68
 8004efc:	e7f4      	b.n	8004ee8 <__sfp+0x18>
 8004efe:	2104      	movs	r1, #4
 8004f00:	4638      	mov	r0, r7
 8004f02:	f7ff ff9f 	bl	8004e44 <__sfmoreglue>
 8004f06:	6030      	str	r0, [r6, #0]
 8004f08:	2800      	cmp	r0, #0
 8004f0a:	d1f1      	bne.n	8004ef0 <__sfp+0x20>
 8004f0c:	230c      	movs	r3, #12
 8004f0e:	603b      	str	r3, [r7, #0]
 8004f10:	4604      	mov	r4, r0
 8004f12:	4620      	mov	r0, r4
 8004f14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f16:	4b0b      	ldr	r3, [pc, #44]	; (8004f44 <__sfp+0x74>)
 8004f18:	6665      	str	r5, [r4, #100]	; 0x64
 8004f1a:	e9c4 5500 	strd	r5, r5, [r4]
 8004f1e:	60a5      	str	r5, [r4, #8]
 8004f20:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8004f24:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8004f28:	2208      	movs	r2, #8
 8004f2a:	4629      	mov	r1, r5
 8004f2c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004f30:	f7fe faca 	bl	80034c8 <memset>
 8004f34:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004f38:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004f3c:	e7e9      	b.n	8004f12 <__sfp+0x42>
 8004f3e:	bf00      	nop
 8004f40:	08005c80 	.word	0x08005c80
 8004f44:	ffff0001 	.word	0xffff0001

08004f48 <_fwalk_reent>:
 8004f48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f4c:	4680      	mov	r8, r0
 8004f4e:	4689      	mov	r9, r1
 8004f50:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004f54:	2600      	movs	r6, #0
 8004f56:	b914      	cbnz	r4, 8004f5e <_fwalk_reent+0x16>
 8004f58:	4630      	mov	r0, r6
 8004f5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f5e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8004f62:	3f01      	subs	r7, #1
 8004f64:	d501      	bpl.n	8004f6a <_fwalk_reent+0x22>
 8004f66:	6824      	ldr	r4, [r4, #0]
 8004f68:	e7f5      	b.n	8004f56 <_fwalk_reent+0xe>
 8004f6a:	89ab      	ldrh	r3, [r5, #12]
 8004f6c:	2b01      	cmp	r3, #1
 8004f6e:	d907      	bls.n	8004f80 <_fwalk_reent+0x38>
 8004f70:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004f74:	3301      	adds	r3, #1
 8004f76:	d003      	beq.n	8004f80 <_fwalk_reent+0x38>
 8004f78:	4629      	mov	r1, r5
 8004f7a:	4640      	mov	r0, r8
 8004f7c:	47c8      	blx	r9
 8004f7e:	4306      	orrs	r6, r0
 8004f80:	3568      	adds	r5, #104	; 0x68
 8004f82:	e7ee      	b.n	8004f62 <_fwalk_reent+0x1a>

08004f84 <_localeconv_r>:
 8004f84:	4b04      	ldr	r3, [pc, #16]	; (8004f98 <_localeconv_r+0x14>)
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	6a18      	ldr	r0, [r3, #32]
 8004f8a:	4b04      	ldr	r3, [pc, #16]	; (8004f9c <_localeconv_r+0x18>)
 8004f8c:	2800      	cmp	r0, #0
 8004f8e:	bf08      	it	eq
 8004f90:	4618      	moveq	r0, r3
 8004f92:	30f0      	adds	r0, #240	; 0xf0
 8004f94:	4770      	bx	lr
 8004f96:	bf00      	nop
 8004f98:	2000000c 	.word	0x2000000c
 8004f9c:	20000070 	.word	0x20000070

08004fa0 <__swhatbuf_r>:
 8004fa0:	b570      	push	{r4, r5, r6, lr}
 8004fa2:	460e      	mov	r6, r1
 8004fa4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004fa8:	2900      	cmp	r1, #0
 8004faa:	b096      	sub	sp, #88	; 0x58
 8004fac:	4614      	mov	r4, r2
 8004fae:	461d      	mov	r5, r3
 8004fb0:	da07      	bge.n	8004fc2 <__swhatbuf_r+0x22>
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	602b      	str	r3, [r5, #0]
 8004fb6:	89b3      	ldrh	r3, [r6, #12]
 8004fb8:	061a      	lsls	r2, r3, #24
 8004fba:	d410      	bmi.n	8004fde <__swhatbuf_r+0x3e>
 8004fbc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004fc0:	e00e      	b.n	8004fe0 <__swhatbuf_r+0x40>
 8004fc2:	466a      	mov	r2, sp
 8004fc4:	f000 fdaa 	bl	8005b1c <_fstat_r>
 8004fc8:	2800      	cmp	r0, #0
 8004fca:	dbf2      	blt.n	8004fb2 <__swhatbuf_r+0x12>
 8004fcc:	9a01      	ldr	r2, [sp, #4]
 8004fce:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004fd2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004fd6:	425a      	negs	r2, r3
 8004fd8:	415a      	adcs	r2, r3
 8004fda:	602a      	str	r2, [r5, #0]
 8004fdc:	e7ee      	b.n	8004fbc <__swhatbuf_r+0x1c>
 8004fde:	2340      	movs	r3, #64	; 0x40
 8004fe0:	2000      	movs	r0, #0
 8004fe2:	6023      	str	r3, [r4, #0]
 8004fe4:	b016      	add	sp, #88	; 0x58
 8004fe6:	bd70      	pop	{r4, r5, r6, pc}

08004fe8 <__smakebuf_r>:
 8004fe8:	898b      	ldrh	r3, [r1, #12]
 8004fea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004fec:	079d      	lsls	r5, r3, #30
 8004fee:	4606      	mov	r6, r0
 8004ff0:	460c      	mov	r4, r1
 8004ff2:	d507      	bpl.n	8005004 <__smakebuf_r+0x1c>
 8004ff4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004ff8:	6023      	str	r3, [r4, #0]
 8004ffa:	6123      	str	r3, [r4, #16]
 8004ffc:	2301      	movs	r3, #1
 8004ffe:	6163      	str	r3, [r4, #20]
 8005000:	b002      	add	sp, #8
 8005002:	bd70      	pop	{r4, r5, r6, pc}
 8005004:	ab01      	add	r3, sp, #4
 8005006:	466a      	mov	r2, sp
 8005008:	f7ff ffca 	bl	8004fa0 <__swhatbuf_r>
 800500c:	9900      	ldr	r1, [sp, #0]
 800500e:	4605      	mov	r5, r0
 8005010:	4630      	mov	r0, r6
 8005012:	f000 fb73 	bl	80056fc <_malloc_r>
 8005016:	b948      	cbnz	r0, 800502c <__smakebuf_r+0x44>
 8005018:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800501c:	059a      	lsls	r2, r3, #22
 800501e:	d4ef      	bmi.n	8005000 <__smakebuf_r+0x18>
 8005020:	f023 0303 	bic.w	r3, r3, #3
 8005024:	f043 0302 	orr.w	r3, r3, #2
 8005028:	81a3      	strh	r3, [r4, #12]
 800502a:	e7e3      	b.n	8004ff4 <__smakebuf_r+0xc>
 800502c:	4b0d      	ldr	r3, [pc, #52]	; (8005064 <__smakebuf_r+0x7c>)
 800502e:	62b3      	str	r3, [r6, #40]	; 0x28
 8005030:	89a3      	ldrh	r3, [r4, #12]
 8005032:	6020      	str	r0, [r4, #0]
 8005034:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005038:	81a3      	strh	r3, [r4, #12]
 800503a:	9b00      	ldr	r3, [sp, #0]
 800503c:	6163      	str	r3, [r4, #20]
 800503e:	9b01      	ldr	r3, [sp, #4]
 8005040:	6120      	str	r0, [r4, #16]
 8005042:	b15b      	cbz	r3, 800505c <__smakebuf_r+0x74>
 8005044:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005048:	4630      	mov	r0, r6
 800504a:	f000 fd79 	bl	8005b40 <_isatty_r>
 800504e:	b128      	cbz	r0, 800505c <__smakebuf_r+0x74>
 8005050:	89a3      	ldrh	r3, [r4, #12]
 8005052:	f023 0303 	bic.w	r3, r3, #3
 8005056:	f043 0301 	orr.w	r3, r3, #1
 800505a:	81a3      	strh	r3, [r4, #12]
 800505c:	89a3      	ldrh	r3, [r4, #12]
 800505e:	431d      	orrs	r5, r3
 8005060:	81a5      	strh	r5, [r4, #12]
 8005062:	e7cd      	b.n	8005000 <__smakebuf_r+0x18>
 8005064:	08004e39 	.word	0x08004e39

08005068 <malloc>:
 8005068:	4b02      	ldr	r3, [pc, #8]	; (8005074 <malloc+0xc>)
 800506a:	4601      	mov	r1, r0
 800506c:	6818      	ldr	r0, [r3, #0]
 800506e:	f000 bb45 	b.w	80056fc <_malloc_r>
 8005072:	bf00      	nop
 8005074:	2000000c 	.word	0x2000000c

08005078 <memcpy>:
 8005078:	b510      	push	{r4, lr}
 800507a:	1e43      	subs	r3, r0, #1
 800507c:	440a      	add	r2, r1
 800507e:	4291      	cmp	r1, r2
 8005080:	d100      	bne.n	8005084 <memcpy+0xc>
 8005082:	bd10      	pop	{r4, pc}
 8005084:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005088:	f803 4f01 	strb.w	r4, [r3, #1]!
 800508c:	e7f7      	b.n	800507e <memcpy+0x6>

0800508e <_Balloc>:
 800508e:	b570      	push	{r4, r5, r6, lr}
 8005090:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005092:	4604      	mov	r4, r0
 8005094:	460e      	mov	r6, r1
 8005096:	b93d      	cbnz	r5, 80050a8 <_Balloc+0x1a>
 8005098:	2010      	movs	r0, #16
 800509a:	f7ff ffe5 	bl	8005068 <malloc>
 800509e:	6260      	str	r0, [r4, #36]	; 0x24
 80050a0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80050a4:	6005      	str	r5, [r0, #0]
 80050a6:	60c5      	str	r5, [r0, #12]
 80050a8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80050aa:	68eb      	ldr	r3, [r5, #12]
 80050ac:	b183      	cbz	r3, 80050d0 <_Balloc+0x42>
 80050ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80050b0:	68db      	ldr	r3, [r3, #12]
 80050b2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80050b6:	b9b8      	cbnz	r0, 80050e8 <_Balloc+0x5a>
 80050b8:	2101      	movs	r1, #1
 80050ba:	fa01 f506 	lsl.w	r5, r1, r6
 80050be:	1d6a      	adds	r2, r5, #5
 80050c0:	0092      	lsls	r2, r2, #2
 80050c2:	4620      	mov	r0, r4
 80050c4:	f000 fabe 	bl	8005644 <_calloc_r>
 80050c8:	b160      	cbz	r0, 80050e4 <_Balloc+0x56>
 80050ca:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80050ce:	e00e      	b.n	80050ee <_Balloc+0x60>
 80050d0:	2221      	movs	r2, #33	; 0x21
 80050d2:	2104      	movs	r1, #4
 80050d4:	4620      	mov	r0, r4
 80050d6:	f000 fab5 	bl	8005644 <_calloc_r>
 80050da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80050dc:	60e8      	str	r0, [r5, #12]
 80050de:	68db      	ldr	r3, [r3, #12]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d1e4      	bne.n	80050ae <_Balloc+0x20>
 80050e4:	2000      	movs	r0, #0
 80050e6:	bd70      	pop	{r4, r5, r6, pc}
 80050e8:	6802      	ldr	r2, [r0, #0]
 80050ea:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80050ee:	2300      	movs	r3, #0
 80050f0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80050f4:	e7f7      	b.n	80050e6 <_Balloc+0x58>

080050f6 <_Bfree>:
 80050f6:	b570      	push	{r4, r5, r6, lr}
 80050f8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80050fa:	4606      	mov	r6, r0
 80050fc:	460d      	mov	r5, r1
 80050fe:	b93c      	cbnz	r4, 8005110 <_Bfree+0x1a>
 8005100:	2010      	movs	r0, #16
 8005102:	f7ff ffb1 	bl	8005068 <malloc>
 8005106:	6270      	str	r0, [r6, #36]	; 0x24
 8005108:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800510c:	6004      	str	r4, [r0, #0]
 800510e:	60c4      	str	r4, [r0, #12]
 8005110:	b13d      	cbz	r5, 8005122 <_Bfree+0x2c>
 8005112:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8005114:	686a      	ldr	r2, [r5, #4]
 8005116:	68db      	ldr	r3, [r3, #12]
 8005118:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800511c:	6029      	str	r1, [r5, #0]
 800511e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8005122:	bd70      	pop	{r4, r5, r6, pc}

08005124 <__multadd>:
 8005124:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005128:	690d      	ldr	r5, [r1, #16]
 800512a:	461f      	mov	r7, r3
 800512c:	4606      	mov	r6, r0
 800512e:	460c      	mov	r4, r1
 8005130:	f101 0c14 	add.w	ip, r1, #20
 8005134:	2300      	movs	r3, #0
 8005136:	f8dc 0000 	ldr.w	r0, [ip]
 800513a:	b281      	uxth	r1, r0
 800513c:	fb02 7101 	mla	r1, r2, r1, r7
 8005140:	0c0f      	lsrs	r7, r1, #16
 8005142:	0c00      	lsrs	r0, r0, #16
 8005144:	fb02 7000 	mla	r0, r2, r0, r7
 8005148:	b289      	uxth	r1, r1
 800514a:	3301      	adds	r3, #1
 800514c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8005150:	429d      	cmp	r5, r3
 8005152:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8005156:	f84c 1b04 	str.w	r1, [ip], #4
 800515a:	dcec      	bgt.n	8005136 <__multadd+0x12>
 800515c:	b1d7      	cbz	r7, 8005194 <__multadd+0x70>
 800515e:	68a3      	ldr	r3, [r4, #8]
 8005160:	42ab      	cmp	r3, r5
 8005162:	dc12      	bgt.n	800518a <__multadd+0x66>
 8005164:	6861      	ldr	r1, [r4, #4]
 8005166:	4630      	mov	r0, r6
 8005168:	3101      	adds	r1, #1
 800516a:	f7ff ff90 	bl	800508e <_Balloc>
 800516e:	6922      	ldr	r2, [r4, #16]
 8005170:	3202      	adds	r2, #2
 8005172:	f104 010c 	add.w	r1, r4, #12
 8005176:	4680      	mov	r8, r0
 8005178:	0092      	lsls	r2, r2, #2
 800517a:	300c      	adds	r0, #12
 800517c:	f7ff ff7c 	bl	8005078 <memcpy>
 8005180:	4621      	mov	r1, r4
 8005182:	4630      	mov	r0, r6
 8005184:	f7ff ffb7 	bl	80050f6 <_Bfree>
 8005188:	4644      	mov	r4, r8
 800518a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800518e:	3501      	adds	r5, #1
 8005190:	615f      	str	r7, [r3, #20]
 8005192:	6125      	str	r5, [r4, #16]
 8005194:	4620      	mov	r0, r4
 8005196:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800519a <__hi0bits>:
 800519a:	0c02      	lsrs	r2, r0, #16
 800519c:	0412      	lsls	r2, r2, #16
 800519e:	4603      	mov	r3, r0
 80051a0:	b9b2      	cbnz	r2, 80051d0 <__hi0bits+0x36>
 80051a2:	0403      	lsls	r3, r0, #16
 80051a4:	2010      	movs	r0, #16
 80051a6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80051aa:	bf04      	itt	eq
 80051ac:	021b      	lsleq	r3, r3, #8
 80051ae:	3008      	addeq	r0, #8
 80051b0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80051b4:	bf04      	itt	eq
 80051b6:	011b      	lsleq	r3, r3, #4
 80051b8:	3004      	addeq	r0, #4
 80051ba:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80051be:	bf04      	itt	eq
 80051c0:	009b      	lsleq	r3, r3, #2
 80051c2:	3002      	addeq	r0, #2
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	db06      	blt.n	80051d6 <__hi0bits+0x3c>
 80051c8:	005b      	lsls	r3, r3, #1
 80051ca:	d503      	bpl.n	80051d4 <__hi0bits+0x3a>
 80051cc:	3001      	adds	r0, #1
 80051ce:	4770      	bx	lr
 80051d0:	2000      	movs	r0, #0
 80051d2:	e7e8      	b.n	80051a6 <__hi0bits+0xc>
 80051d4:	2020      	movs	r0, #32
 80051d6:	4770      	bx	lr

080051d8 <__lo0bits>:
 80051d8:	6803      	ldr	r3, [r0, #0]
 80051da:	f013 0207 	ands.w	r2, r3, #7
 80051de:	4601      	mov	r1, r0
 80051e0:	d00b      	beq.n	80051fa <__lo0bits+0x22>
 80051e2:	07da      	lsls	r2, r3, #31
 80051e4:	d423      	bmi.n	800522e <__lo0bits+0x56>
 80051e6:	0798      	lsls	r0, r3, #30
 80051e8:	bf49      	itett	mi
 80051ea:	085b      	lsrmi	r3, r3, #1
 80051ec:	089b      	lsrpl	r3, r3, #2
 80051ee:	2001      	movmi	r0, #1
 80051f0:	600b      	strmi	r3, [r1, #0]
 80051f2:	bf5c      	itt	pl
 80051f4:	600b      	strpl	r3, [r1, #0]
 80051f6:	2002      	movpl	r0, #2
 80051f8:	4770      	bx	lr
 80051fa:	b298      	uxth	r0, r3
 80051fc:	b9a8      	cbnz	r0, 800522a <__lo0bits+0x52>
 80051fe:	0c1b      	lsrs	r3, r3, #16
 8005200:	2010      	movs	r0, #16
 8005202:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005206:	bf04      	itt	eq
 8005208:	0a1b      	lsreq	r3, r3, #8
 800520a:	3008      	addeq	r0, #8
 800520c:	071a      	lsls	r2, r3, #28
 800520e:	bf04      	itt	eq
 8005210:	091b      	lsreq	r3, r3, #4
 8005212:	3004      	addeq	r0, #4
 8005214:	079a      	lsls	r2, r3, #30
 8005216:	bf04      	itt	eq
 8005218:	089b      	lsreq	r3, r3, #2
 800521a:	3002      	addeq	r0, #2
 800521c:	07da      	lsls	r2, r3, #31
 800521e:	d402      	bmi.n	8005226 <__lo0bits+0x4e>
 8005220:	085b      	lsrs	r3, r3, #1
 8005222:	d006      	beq.n	8005232 <__lo0bits+0x5a>
 8005224:	3001      	adds	r0, #1
 8005226:	600b      	str	r3, [r1, #0]
 8005228:	4770      	bx	lr
 800522a:	4610      	mov	r0, r2
 800522c:	e7e9      	b.n	8005202 <__lo0bits+0x2a>
 800522e:	2000      	movs	r0, #0
 8005230:	4770      	bx	lr
 8005232:	2020      	movs	r0, #32
 8005234:	4770      	bx	lr

08005236 <__i2b>:
 8005236:	b510      	push	{r4, lr}
 8005238:	460c      	mov	r4, r1
 800523a:	2101      	movs	r1, #1
 800523c:	f7ff ff27 	bl	800508e <_Balloc>
 8005240:	2201      	movs	r2, #1
 8005242:	6144      	str	r4, [r0, #20]
 8005244:	6102      	str	r2, [r0, #16]
 8005246:	bd10      	pop	{r4, pc}

08005248 <__multiply>:
 8005248:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800524c:	4614      	mov	r4, r2
 800524e:	690a      	ldr	r2, [r1, #16]
 8005250:	6923      	ldr	r3, [r4, #16]
 8005252:	429a      	cmp	r2, r3
 8005254:	bfb8      	it	lt
 8005256:	460b      	movlt	r3, r1
 8005258:	4688      	mov	r8, r1
 800525a:	bfbc      	itt	lt
 800525c:	46a0      	movlt	r8, r4
 800525e:	461c      	movlt	r4, r3
 8005260:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8005264:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8005268:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800526c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005270:	eb07 0609 	add.w	r6, r7, r9
 8005274:	42b3      	cmp	r3, r6
 8005276:	bfb8      	it	lt
 8005278:	3101      	addlt	r1, #1
 800527a:	f7ff ff08 	bl	800508e <_Balloc>
 800527e:	f100 0514 	add.w	r5, r0, #20
 8005282:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8005286:	462b      	mov	r3, r5
 8005288:	2200      	movs	r2, #0
 800528a:	4573      	cmp	r3, lr
 800528c:	d316      	bcc.n	80052bc <__multiply+0x74>
 800528e:	f104 0214 	add.w	r2, r4, #20
 8005292:	f108 0114 	add.w	r1, r8, #20
 8005296:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800529a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800529e:	9300      	str	r3, [sp, #0]
 80052a0:	9b00      	ldr	r3, [sp, #0]
 80052a2:	9201      	str	r2, [sp, #4]
 80052a4:	4293      	cmp	r3, r2
 80052a6:	d80c      	bhi.n	80052c2 <__multiply+0x7a>
 80052a8:	2e00      	cmp	r6, #0
 80052aa:	dd03      	ble.n	80052b4 <__multiply+0x6c>
 80052ac:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d05d      	beq.n	8005370 <__multiply+0x128>
 80052b4:	6106      	str	r6, [r0, #16]
 80052b6:	b003      	add	sp, #12
 80052b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052bc:	f843 2b04 	str.w	r2, [r3], #4
 80052c0:	e7e3      	b.n	800528a <__multiply+0x42>
 80052c2:	f8b2 b000 	ldrh.w	fp, [r2]
 80052c6:	f1bb 0f00 	cmp.w	fp, #0
 80052ca:	d023      	beq.n	8005314 <__multiply+0xcc>
 80052cc:	4689      	mov	r9, r1
 80052ce:	46ac      	mov	ip, r5
 80052d0:	f04f 0800 	mov.w	r8, #0
 80052d4:	f859 4b04 	ldr.w	r4, [r9], #4
 80052d8:	f8dc a000 	ldr.w	sl, [ip]
 80052dc:	b2a3      	uxth	r3, r4
 80052de:	fa1f fa8a 	uxth.w	sl, sl
 80052e2:	fb0b a303 	mla	r3, fp, r3, sl
 80052e6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80052ea:	f8dc 4000 	ldr.w	r4, [ip]
 80052ee:	4443      	add	r3, r8
 80052f0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80052f4:	fb0b 840a 	mla	r4, fp, sl, r8
 80052f8:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80052fc:	46e2      	mov	sl, ip
 80052fe:	b29b      	uxth	r3, r3
 8005300:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005304:	454f      	cmp	r7, r9
 8005306:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800530a:	f84a 3b04 	str.w	r3, [sl], #4
 800530e:	d82b      	bhi.n	8005368 <__multiply+0x120>
 8005310:	f8cc 8004 	str.w	r8, [ip, #4]
 8005314:	9b01      	ldr	r3, [sp, #4]
 8005316:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800531a:	3204      	adds	r2, #4
 800531c:	f1ba 0f00 	cmp.w	sl, #0
 8005320:	d020      	beq.n	8005364 <__multiply+0x11c>
 8005322:	682b      	ldr	r3, [r5, #0]
 8005324:	4689      	mov	r9, r1
 8005326:	46a8      	mov	r8, r5
 8005328:	f04f 0b00 	mov.w	fp, #0
 800532c:	f8b9 c000 	ldrh.w	ip, [r9]
 8005330:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8005334:	fb0a 440c 	mla	r4, sl, ip, r4
 8005338:	445c      	add	r4, fp
 800533a:	46c4      	mov	ip, r8
 800533c:	b29b      	uxth	r3, r3
 800533e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005342:	f84c 3b04 	str.w	r3, [ip], #4
 8005346:	f859 3b04 	ldr.w	r3, [r9], #4
 800534a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800534e:	0c1b      	lsrs	r3, r3, #16
 8005350:	fb0a b303 	mla	r3, sl, r3, fp
 8005354:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8005358:	454f      	cmp	r7, r9
 800535a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800535e:	d805      	bhi.n	800536c <__multiply+0x124>
 8005360:	f8c8 3004 	str.w	r3, [r8, #4]
 8005364:	3504      	adds	r5, #4
 8005366:	e79b      	b.n	80052a0 <__multiply+0x58>
 8005368:	46d4      	mov	ip, sl
 800536a:	e7b3      	b.n	80052d4 <__multiply+0x8c>
 800536c:	46e0      	mov	r8, ip
 800536e:	e7dd      	b.n	800532c <__multiply+0xe4>
 8005370:	3e01      	subs	r6, #1
 8005372:	e799      	b.n	80052a8 <__multiply+0x60>

08005374 <__pow5mult>:
 8005374:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005378:	4615      	mov	r5, r2
 800537a:	f012 0203 	ands.w	r2, r2, #3
 800537e:	4606      	mov	r6, r0
 8005380:	460f      	mov	r7, r1
 8005382:	d007      	beq.n	8005394 <__pow5mult+0x20>
 8005384:	3a01      	subs	r2, #1
 8005386:	4c21      	ldr	r4, [pc, #132]	; (800540c <__pow5mult+0x98>)
 8005388:	2300      	movs	r3, #0
 800538a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800538e:	f7ff fec9 	bl	8005124 <__multadd>
 8005392:	4607      	mov	r7, r0
 8005394:	10ad      	asrs	r5, r5, #2
 8005396:	d035      	beq.n	8005404 <__pow5mult+0x90>
 8005398:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800539a:	b93c      	cbnz	r4, 80053ac <__pow5mult+0x38>
 800539c:	2010      	movs	r0, #16
 800539e:	f7ff fe63 	bl	8005068 <malloc>
 80053a2:	6270      	str	r0, [r6, #36]	; 0x24
 80053a4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80053a8:	6004      	str	r4, [r0, #0]
 80053aa:	60c4      	str	r4, [r0, #12]
 80053ac:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80053b0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80053b4:	b94c      	cbnz	r4, 80053ca <__pow5mult+0x56>
 80053b6:	f240 2171 	movw	r1, #625	; 0x271
 80053ba:	4630      	mov	r0, r6
 80053bc:	f7ff ff3b 	bl	8005236 <__i2b>
 80053c0:	2300      	movs	r3, #0
 80053c2:	f8c8 0008 	str.w	r0, [r8, #8]
 80053c6:	4604      	mov	r4, r0
 80053c8:	6003      	str	r3, [r0, #0]
 80053ca:	f04f 0800 	mov.w	r8, #0
 80053ce:	07eb      	lsls	r3, r5, #31
 80053d0:	d50a      	bpl.n	80053e8 <__pow5mult+0x74>
 80053d2:	4639      	mov	r1, r7
 80053d4:	4622      	mov	r2, r4
 80053d6:	4630      	mov	r0, r6
 80053d8:	f7ff ff36 	bl	8005248 <__multiply>
 80053dc:	4639      	mov	r1, r7
 80053de:	4681      	mov	r9, r0
 80053e0:	4630      	mov	r0, r6
 80053e2:	f7ff fe88 	bl	80050f6 <_Bfree>
 80053e6:	464f      	mov	r7, r9
 80053e8:	106d      	asrs	r5, r5, #1
 80053ea:	d00b      	beq.n	8005404 <__pow5mult+0x90>
 80053ec:	6820      	ldr	r0, [r4, #0]
 80053ee:	b938      	cbnz	r0, 8005400 <__pow5mult+0x8c>
 80053f0:	4622      	mov	r2, r4
 80053f2:	4621      	mov	r1, r4
 80053f4:	4630      	mov	r0, r6
 80053f6:	f7ff ff27 	bl	8005248 <__multiply>
 80053fa:	6020      	str	r0, [r4, #0]
 80053fc:	f8c0 8000 	str.w	r8, [r0]
 8005400:	4604      	mov	r4, r0
 8005402:	e7e4      	b.n	80053ce <__pow5mult+0x5a>
 8005404:	4638      	mov	r0, r7
 8005406:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800540a:	bf00      	nop
 800540c:	08005e18 	.word	0x08005e18

08005410 <__lshift>:
 8005410:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005414:	460c      	mov	r4, r1
 8005416:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800541a:	6923      	ldr	r3, [r4, #16]
 800541c:	6849      	ldr	r1, [r1, #4]
 800541e:	eb0a 0903 	add.w	r9, sl, r3
 8005422:	68a3      	ldr	r3, [r4, #8]
 8005424:	4607      	mov	r7, r0
 8005426:	4616      	mov	r6, r2
 8005428:	f109 0501 	add.w	r5, r9, #1
 800542c:	42ab      	cmp	r3, r5
 800542e:	db32      	blt.n	8005496 <__lshift+0x86>
 8005430:	4638      	mov	r0, r7
 8005432:	f7ff fe2c 	bl	800508e <_Balloc>
 8005436:	2300      	movs	r3, #0
 8005438:	4680      	mov	r8, r0
 800543a:	f100 0114 	add.w	r1, r0, #20
 800543e:	461a      	mov	r2, r3
 8005440:	4553      	cmp	r3, sl
 8005442:	db2b      	blt.n	800549c <__lshift+0x8c>
 8005444:	6920      	ldr	r0, [r4, #16]
 8005446:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800544a:	f104 0314 	add.w	r3, r4, #20
 800544e:	f016 021f 	ands.w	r2, r6, #31
 8005452:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005456:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800545a:	d025      	beq.n	80054a8 <__lshift+0x98>
 800545c:	f1c2 0e20 	rsb	lr, r2, #32
 8005460:	2000      	movs	r0, #0
 8005462:	681e      	ldr	r6, [r3, #0]
 8005464:	468a      	mov	sl, r1
 8005466:	4096      	lsls	r6, r2
 8005468:	4330      	orrs	r0, r6
 800546a:	f84a 0b04 	str.w	r0, [sl], #4
 800546e:	f853 0b04 	ldr.w	r0, [r3], #4
 8005472:	459c      	cmp	ip, r3
 8005474:	fa20 f00e 	lsr.w	r0, r0, lr
 8005478:	d814      	bhi.n	80054a4 <__lshift+0x94>
 800547a:	6048      	str	r0, [r1, #4]
 800547c:	b108      	cbz	r0, 8005482 <__lshift+0x72>
 800547e:	f109 0502 	add.w	r5, r9, #2
 8005482:	3d01      	subs	r5, #1
 8005484:	4638      	mov	r0, r7
 8005486:	f8c8 5010 	str.w	r5, [r8, #16]
 800548a:	4621      	mov	r1, r4
 800548c:	f7ff fe33 	bl	80050f6 <_Bfree>
 8005490:	4640      	mov	r0, r8
 8005492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005496:	3101      	adds	r1, #1
 8005498:	005b      	lsls	r3, r3, #1
 800549a:	e7c7      	b.n	800542c <__lshift+0x1c>
 800549c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80054a0:	3301      	adds	r3, #1
 80054a2:	e7cd      	b.n	8005440 <__lshift+0x30>
 80054a4:	4651      	mov	r1, sl
 80054a6:	e7dc      	b.n	8005462 <__lshift+0x52>
 80054a8:	3904      	subs	r1, #4
 80054aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80054ae:	f841 2f04 	str.w	r2, [r1, #4]!
 80054b2:	459c      	cmp	ip, r3
 80054b4:	d8f9      	bhi.n	80054aa <__lshift+0x9a>
 80054b6:	e7e4      	b.n	8005482 <__lshift+0x72>

080054b8 <__mcmp>:
 80054b8:	6903      	ldr	r3, [r0, #16]
 80054ba:	690a      	ldr	r2, [r1, #16]
 80054bc:	1a9b      	subs	r3, r3, r2
 80054be:	b530      	push	{r4, r5, lr}
 80054c0:	d10c      	bne.n	80054dc <__mcmp+0x24>
 80054c2:	0092      	lsls	r2, r2, #2
 80054c4:	3014      	adds	r0, #20
 80054c6:	3114      	adds	r1, #20
 80054c8:	1884      	adds	r4, r0, r2
 80054ca:	4411      	add	r1, r2
 80054cc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80054d0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80054d4:	4295      	cmp	r5, r2
 80054d6:	d003      	beq.n	80054e0 <__mcmp+0x28>
 80054d8:	d305      	bcc.n	80054e6 <__mcmp+0x2e>
 80054da:	2301      	movs	r3, #1
 80054dc:	4618      	mov	r0, r3
 80054de:	bd30      	pop	{r4, r5, pc}
 80054e0:	42a0      	cmp	r0, r4
 80054e2:	d3f3      	bcc.n	80054cc <__mcmp+0x14>
 80054e4:	e7fa      	b.n	80054dc <__mcmp+0x24>
 80054e6:	f04f 33ff 	mov.w	r3, #4294967295
 80054ea:	e7f7      	b.n	80054dc <__mcmp+0x24>

080054ec <__mdiff>:
 80054ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80054f0:	460d      	mov	r5, r1
 80054f2:	4607      	mov	r7, r0
 80054f4:	4611      	mov	r1, r2
 80054f6:	4628      	mov	r0, r5
 80054f8:	4614      	mov	r4, r2
 80054fa:	f7ff ffdd 	bl	80054b8 <__mcmp>
 80054fe:	1e06      	subs	r6, r0, #0
 8005500:	d108      	bne.n	8005514 <__mdiff+0x28>
 8005502:	4631      	mov	r1, r6
 8005504:	4638      	mov	r0, r7
 8005506:	f7ff fdc2 	bl	800508e <_Balloc>
 800550a:	2301      	movs	r3, #1
 800550c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8005510:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005514:	bfa4      	itt	ge
 8005516:	4623      	movge	r3, r4
 8005518:	462c      	movge	r4, r5
 800551a:	4638      	mov	r0, r7
 800551c:	6861      	ldr	r1, [r4, #4]
 800551e:	bfa6      	itte	ge
 8005520:	461d      	movge	r5, r3
 8005522:	2600      	movge	r6, #0
 8005524:	2601      	movlt	r6, #1
 8005526:	f7ff fdb2 	bl	800508e <_Balloc>
 800552a:	692b      	ldr	r3, [r5, #16]
 800552c:	60c6      	str	r6, [r0, #12]
 800552e:	6926      	ldr	r6, [r4, #16]
 8005530:	f105 0914 	add.w	r9, r5, #20
 8005534:	f104 0214 	add.w	r2, r4, #20
 8005538:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800553c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8005540:	f100 0514 	add.w	r5, r0, #20
 8005544:	f04f 0e00 	mov.w	lr, #0
 8005548:	f852 ab04 	ldr.w	sl, [r2], #4
 800554c:	f859 4b04 	ldr.w	r4, [r9], #4
 8005550:	fa1e f18a 	uxtah	r1, lr, sl
 8005554:	b2a3      	uxth	r3, r4
 8005556:	1ac9      	subs	r1, r1, r3
 8005558:	0c23      	lsrs	r3, r4, #16
 800555a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800555e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8005562:	b289      	uxth	r1, r1
 8005564:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8005568:	45c8      	cmp	r8, r9
 800556a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800556e:	4694      	mov	ip, r2
 8005570:	f845 3b04 	str.w	r3, [r5], #4
 8005574:	d8e8      	bhi.n	8005548 <__mdiff+0x5c>
 8005576:	45bc      	cmp	ip, r7
 8005578:	d304      	bcc.n	8005584 <__mdiff+0x98>
 800557a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800557e:	b183      	cbz	r3, 80055a2 <__mdiff+0xb6>
 8005580:	6106      	str	r6, [r0, #16]
 8005582:	e7c5      	b.n	8005510 <__mdiff+0x24>
 8005584:	f85c 1b04 	ldr.w	r1, [ip], #4
 8005588:	fa1e f381 	uxtah	r3, lr, r1
 800558c:	141a      	asrs	r2, r3, #16
 800558e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005592:	b29b      	uxth	r3, r3
 8005594:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005598:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800559c:	f845 3b04 	str.w	r3, [r5], #4
 80055a0:	e7e9      	b.n	8005576 <__mdiff+0x8a>
 80055a2:	3e01      	subs	r6, #1
 80055a4:	e7e9      	b.n	800557a <__mdiff+0x8e>

080055a6 <__d2b>:
 80055a6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80055aa:	460e      	mov	r6, r1
 80055ac:	2101      	movs	r1, #1
 80055ae:	ec59 8b10 	vmov	r8, r9, d0
 80055b2:	4615      	mov	r5, r2
 80055b4:	f7ff fd6b 	bl	800508e <_Balloc>
 80055b8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80055bc:	4607      	mov	r7, r0
 80055be:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80055c2:	bb34      	cbnz	r4, 8005612 <__d2b+0x6c>
 80055c4:	9301      	str	r3, [sp, #4]
 80055c6:	f1b8 0300 	subs.w	r3, r8, #0
 80055ca:	d027      	beq.n	800561c <__d2b+0x76>
 80055cc:	a802      	add	r0, sp, #8
 80055ce:	f840 3d08 	str.w	r3, [r0, #-8]!
 80055d2:	f7ff fe01 	bl	80051d8 <__lo0bits>
 80055d6:	9900      	ldr	r1, [sp, #0]
 80055d8:	b1f0      	cbz	r0, 8005618 <__d2b+0x72>
 80055da:	9a01      	ldr	r2, [sp, #4]
 80055dc:	f1c0 0320 	rsb	r3, r0, #32
 80055e0:	fa02 f303 	lsl.w	r3, r2, r3
 80055e4:	430b      	orrs	r3, r1
 80055e6:	40c2      	lsrs	r2, r0
 80055e8:	617b      	str	r3, [r7, #20]
 80055ea:	9201      	str	r2, [sp, #4]
 80055ec:	9b01      	ldr	r3, [sp, #4]
 80055ee:	61bb      	str	r3, [r7, #24]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	bf14      	ite	ne
 80055f4:	2102      	movne	r1, #2
 80055f6:	2101      	moveq	r1, #1
 80055f8:	6139      	str	r1, [r7, #16]
 80055fa:	b1c4      	cbz	r4, 800562e <__d2b+0x88>
 80055fc:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8005600:	4404      	add	r4, r0
 8005602:	6034      	str	r4, [r6, #0]
 8005604:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005608:	6028      	str	r0, [r5, #0]
 800560a:	4638      	mov	r0, r7
 800560c:	b003      	add	sp, #12
 800560e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005612:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005616:	e7d5      	b.n	80055c4 <__d2b+0x1e>
 8005618:	6179      	str	r1, [r7, #20]
 800561a:	e7e7      	b.n	80055ec <__d2b+0x46>
 800561c:	a801      	add	r0, sp, #4
 800561e:	f7ff fddb 	bl	80051d8 <__lo0bits>
 8005622:	9b01      	ldr	r3, [sp, #4]
 8005624:	617b      	str	r3, [r7, #20]
 8005626:	2101      	movs	r1, #1
 8005628:	6139      	str	r1, [r7, #16]
 800562a:	3020      	adds	r0, #32
 800562c:	e7e5      	b.n	80055fa <__d2b+0x54>
 800562e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8005632:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005636:	6030      	str	r0, [r6, #0]
 8005638:	6918      	ldr	r0, [r3, #16]
 800563a:	f7ff fdae 	bl	800519a <__hi0bits>
 800563e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8005642:	e7e1      	b.n	8005608 <__d2b+0x62>

08005644 <_calloc_r>:
 8005644:	b538      	push	{r3, r4, r5, lr}
 8005646:	fb02 f401 	mul.w	r4, r2, r1
 800564a:	4621      	mov	r1, r4
 800564c:	f000 f856 	bl	80056fc <_malloc_r>
 8005650:	4605      	mov	r5, r0
 8005652:	b118      	cbz	r0, 800565c <_calloc_r+0x18>
 8005654:	4622      	mov	r2, r4
 8005656:	2100      	movs	r1, #0
 8005658:	f7fd ff36 	bl	80034c8 <memset>
 800565c:	4628      	mov	r0, r5
 800565e:	bd38      	pop	{r3, r4, r5, pc}

08005660 <_free_r>:
 8005660:	b538      	push	{r3, r4, r5, lr}
 8005662:	4605      	mov	r5, r0
 8005664:	2900      	cmp	r1, #0
 8005666:	d045      	beq.n	80056f4 <_free_r+0x94>
 8005668:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800566c:	1f0c      	subs	r4, r1, #4
 800566e:	2b00      	cmp	r3, #0
 8005670:	bfb8      	it	lt
 8005672:	18e4      	addlt	r4, r4, r3
 8005674:	f000 fa98 	bl	8005ba8 <__malloc_lock>
 8005678:	4a1f      	ldr	r2, [pc, #124]	; (80056f8 <_free_r+0x98>)
 800567a:	6813      	ldr	r3, [r2, #0]
 800567c:	4610      	mov	r0, r2
 800567e:	b933      	cbnz	r3, 800568e <_free_r+0x2e>
 8005680:	6063      	str	r3, [r4, #4]
 8005682:	6014      	str	r4, [r2, #0]
 8005684:	4628      	mov	r0, r5
 8005686:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800568a:	f000 ba8e 	b.w	8005baa <__malloc_unlock>
 800568e:	42a3      	cmp	r3, r4
 8005690:	d90c      	bls.n	80056ac <_free_r+0x4c>
 8005692:	6821      	ldr	r1, [r4, #0]
 8005694:	1862      	adds	r2, r4, r1
 8005696:	4293      	cmp	r3, r2
 8005698:	bf04      	itt	eq
 800569a:	681a      	ldreq	r2, [r3, #0]
 800569c:	685b      	ldreq	r3, [r3, #4]
 800569e:	6063      	str	r3, [r4, #4]
 80056a0:	bf04      	itt	eq
 80056a2:	1852      	addeq	r2, r2, r1
 80056a4:	6022      	streq	r2, [r4, #0]
 80056a6:	6004      	str	r4, [r0, #0]
 80056a8:	e7ec      	b.n	8005684 <_free_r+0x24>
 80056aa:	4613      	mov	r3, r2
 80056ac:	685a      	ldr	r2, [r3, #4]
 80056ae:	b10a      	cbz	r2, 80056b4 <_free_r+0x54>
 80056b0:	42a2      	cmp	r2, r4
 80056b2:	d9fa      	bls.n	80056aa <_free_r+0x4a>
 80056b4:	6819      	ldr	r1, [r3, #0]
 80056b6:	1858      	adds	r0, r3, r1
 80056b8:	42a0      	cmp	r0, r4
 80056ba:	d10b      	bne.n	80056d4 <_free_r+0x74>
 80056bc:	6820      	ldr	r0, [r4, #0]
 80056be:	4401      	add	r1, r0
 80056c0:	1858      	adds	r0, r3, r1
 80056c2:	4282      	cmp	r2, r0
 80056c4:	6019      	str	r1, [r3, #0]
 80056c6:	d1dd      	bne.n	8005684 <_free_r+0x24>
 80056c8:	6810      	ldr	r0, [r2, #0]
 80056ca:	6852      	ldr	r2, [r2, #4]
 80056cc:	605a      	str	r2, [r3, #4]
 80056ce:	4401      	add	r1, r0
 80056d0:	6019      	str	r1, [r3, #0]
 80056d2:	e7d7      	b.n	8005684 <_free_r+0x24>
 80056d4:	d902      	bls.n	80056dc <_free_r+0x7c>
 80056d6:	230c      	movs	r3, #12
 80056d8:	602b      	str	r3, [r5, #0]
 80056da:	e7d3      	b.n	8005684 <_free_r+0x24>
 80056dc:	6820      	ldr	r0, [r4, #0]
 80056de:	1821      	adds	r1, r4, r0
 80056e0:	428a      	cmp	r2, r1
 80056e2:	bf04      	itt	eq
 80056e4:	6811      	ldreq	r1, [r2, #0]
 80056e6:	6852      	ldreq	r2, [r2, #4]
 80056e8:	6062      	str	r2, [r4, #4]
 80056ea:	bf04      	itt	eq
 80056ec:	1809      	addeq	r1, r1, r0
 80056ee:	6021      	streq	r1, [r4, #0]
 80056f0:	605c      	str	r4, [r3, #4]
 80056f2:	e7c7      	b.n	8005684 <_free_r+0x24>
 80056f4:	bd38      	pop	{r3, r4, r5, pc}
 80056f6:	bf00      	nop
 80056f8:	200001fc 	.word	0x200001fc

080056fc <_malloc_r>:
 80056fc:	b570      	push	{r4, r5, r6, lr}
 80056fe:	1ccd      	adds	r5, r1, #3
 8005700:	f025 0503 	bic.w	r5, r5, #3
 8005704:	3508      	adds	r5, #8
 8005706:	2d0c      	cmp	r5, #12
 8005708:	bf38      	it	cc
 800570a:	250c      	movcc	r5, #12
 800570c:	2d00      	cmp	r5, #0
 800570e:	4606      	mov	r6, r0
 8005710:	db01      	blt.n	8005716 <_malloc_r+0x1a>
 8005712:	42a9      	cmp	r1, r5
 8005714:	d903      	bls.n	800571e <_malloc_r+0x22>
 8005716:	230c      	movs	r3, #12
 8005718:	6033      	str	r3, [r6, #0]
 800571a:	2000      	movs	r0, #0
 800571c:	bd70      	pop	{r4, r5, r6, pc}
 800571e:	f000 fa43 	bl	8005ba8 <__malloc_lock>
 8005722:	4a21      	ldr	r2, [pc, #132]	; (80057a8 <_malloc_r+0xac>)
 8005724:	6814      	ldr	r4, [r2, #0]
 8005726:	4621      	mov	r1, r4
 8005728:	b991      	cbnz	r1, 8005750 <_malloc_r+0x54>
 800572a:	4c20      	ldr	r4, [pc, #128]	; (80057ac <_malloc_r+0xb0>)
 800572c:	6823      	ldr	r3, [r4, #0]
 800572e:	b91b      	cbnz	r3, 8005738 <_malloc_r+0x3c>
 8005730:	4630      	mov	r0, r6
 8005732:	f000 f97d 	bl	8005a30 <_sbrk_r>
 8005736:	6020      	str	r0, [r4, #0]
 8005738:	4629      	mov	r1, r5
 800573a:	4630      	mov	r0, r6
 800573c:	f000 f978 	bl	8005a30 <_sbrk_r>
 8005740:	1c43      	adds	r3, r0, #1
 8005742:	d124      	bne.n	800578e <_malloc_r+0x92>
 8005744:	230c      	movs	r3, #12
 8005746:	6033      	str	r3, [r6, #0]
 8005748:	4630      	mov	r0, r6
 800574a:	f000 fa2e 	bl	8005baa <__malloc_unlock>
 800574e:	e7e4      	b.n	800571a <_malloc_r+0x1e>
 8005750:	680b      	ldr	r3, [r1, #0]
 8005752:	1b5b      	subs	r3, r3, r5
 8005754:	d418      	bmi.n	8005788 <_malloc_r+0x8c>
 8005756:	2b0b      	cmp	r3, #11
 8005758:	d90f      	bls.n	800577a <_malloc_r+0x7e>
 800575a:	600b      	str	r3, [r1, #0]
 800575c:	50cd      	str	r5, [r1, r3]
 800575e:	18cc      	adds	r4, r1, r3
 8005760:	4630      	mov	r0, r6
 8005762:	f000 fa22 	bl	8005baa <__malloc_unlock>
 8005766:	f104 000b 	add.w	r0, r4, #11
 800576a:	1d23      	adds	r3, r4, #4
 800576c:	f020 0007 	bic.w	r0, r0, #7
 8005770:	1ac3      	subs	r3, r0, r3
 8005772:	d0d3      	beq.n	800571c <_malloc_r+0x20>
 8005774:	425a      	negs	r2, r3
 8005776:	50e2      	str	r2, [r4, r3]
 8005778:	e7d0      	b.n	800571c <_malloc_r+0x20>
 800577a:	428c      	cmp	r4, r1
 800577c:	684b      	ldr	r3, [r1, #4]
 800577e:	bf16      	itet	ne
 8005780:	6063      	strne	r3, [r4, #4]
 8005782:	6013      	streq	r3, [r2, #0]
 8005784:	460c      	movne	r4, r1
 8005786:	e7eb      	b.n	8005760 <_malloc_r+0x64>
 8005788:	460c      	mov	r4, r1
 800578a:	6849      	ldr	r1, [r1, #4]
 800578c:	e7cc      	b.n	8005728 <_malloc_r+0x2c>
 800578e:	1cc4      	adds	r4, r0, #3
 8005790:	f024 0403 	bic.w	r4, r4, #3
 8005794:	42a0      	cmp	r0, r4
 8005796:	d005      	beq.n	80057a4 <_malloc_r+0xa8>
 8005798:	1a21      	subs	r1, r4, r0
 800579a:	4630      	mov	r0, r6
 800579c:	f000 f948 	bl	8005a30 <_sbrk_r>
 80057a0:	3001      	adds	r0, #1
 80057a2:	d0cf      	beq.n	8005744 <_malloc_r+0x48>
 80057a4:	6025      	str	r5, [r4, #0]
 80057a6:	e7db      	b.n	8005760 <_malloc_r+0x64>
 80057a8:	200001fc 	.word	0x200001fc
 80057ac:	20000200 	.word	0x20000200

080057b0 <__sfputc_r>:
 80057b0:	6893      	ldr	r3, [r2, #8]
 80057b2:	3b01      	subs	r3, #1
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	b410      	push	{r4}
 80057b8:	6093      	str	r3, [r2, #8]
 80057ba:	da08      	bge.n	80057ce <__sfputc_r+0x1e>
 80057bc:	6994      	ldr	r4, [r2, #24]
 80057be:	42a3      	cmp	r3, r4
 80057c0:	db01      	blt.n	80057c6 <__sfputc_r+0x16>
 80057c2:	290a      	cmp	r1, #10
 80057c4:	d103      	bne.n	80057ce <__sfputc_r+0x1e>
 80057c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80057ca:	f7fe bb5d 	b.w	8003e88 <__swbuf_r>
 80057ce:	6813      	ldr	r3, [r2, #0]
 80057d0:	1c58      	adds	r0, r3, #1
 80057d2:	6010      	str	r0, [r2, #0]
 80057d4:	7019      	strb	r1, [r3, #0]
 80057d6:	4608      	mov	r0, r1
 80057d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80057dc:	4770      	bx	lr

080057de <__sfputs_r>:
 80057de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057e0:	4606      	mov	r6, r0
 80057e2:	460f      	mov	r7, r1
 80057e4:	4614      	mov	r4, r2
 80057e6:	18d5      	adds	r5, r2, r3
 80057e8:	42ac      	cmp	r4, r5
 80057ea:	d101      	bne.n	80057f0 <__sfputs_r+0x12>
 80057ec:	2000      	movs	r0, #0
 80057ee:	e007      	b.n	8005800 <__sfputs_r+0x22>
 80057f0:	463a      	mov	r2, r7
 80057f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057f6:	4630      	mov	r0, r6
 80057f8:	f7ff ffda 	bl	80057b0 <__sfputc_r>
 80057fc:	1c43      	adds	r3, r0, #1
 80057fe:	d1f3      	bne.n	80057e8 <__sfputs_r+0xa>
 8005800:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005804 <_vfiprintf_r>:
 8005804:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005808:	460c      	mov	r4, r1
 800580a:	b09d      	sub	sp, #116	; 0x74
 800580c:	4617      	mov	r7, r2
 800580e:	461d      	mov	r5, r3
 8005810:	4606      	mov	r6, r0
 8005812:	b118      	cbz	r0, 800581c <_vfiprintf_r+0x18>
 8005814:	6983      	ldr	r3, [r0, #24]
 8005816:	b90b      	cbnz	r3, 800581c <_vfiprintf_r+0x18>
 8005818:	f7ff fb2a 	bl	8004e70 <__sinit>
 800581c:	4b7c      	ldr	r3, [pc, #496]	; (8005a10 <_vfiprintf_r+0x20c>)
 800581e:	429c      	cmp	r4, r3
 8005820:	d158      	bne.n	80058d4 <_vfiprintf_r+0xd0>
 8005822:	6874      	ldr	r4, [r6, #4]
 8005824:	89a3      	ldrh	r3, [r4, #12]
 8005826:	0718      	lsls	r0, r3, #28
 8005828:	d55e      	bpl.n	80058e8 <_vfiprintf_r+0xe4>
 800582a:	6923      	ldr	r3, [r4, #16]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d05b      	beq.n	80058e8 <_vfiprintf_r+0xe4>
 8005830:	2300      	movs	r3, #0
 8005832:	9309      	str	r3, [sp, #36]	; 0x24
 8005834:	2320      	movs	r3, #32
 8005836:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800583a:	2330      	movs	r3, #48	; 0x30
 800583c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005840:	9503      	str	r5, [sp, #12]
 8005842:	f04f 0b01 	mov.w	fp, #1
 8005846:	46b8      	mov	r8, r7
 8005848:	4645      	mov	r5, r8
 800584a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800584e:	b10b      	cbz	r3, 8005854 <_vfiprintf_r+0x50>
 8005850:	2b25      	cmp	r3, #37	; 0x25
 8005852:	d154      	bne.n	80058fe <_vfiprintf_r+0xfa>
 8005854:	ebb8 0a07 	subs.w	sl, r8, r7
 8005858:	d00b      	beq.n	8005872 <_vfiprintf_r+0x6e>
 800585a:	4653      	mov	r3, sl
 800585c:	463a      	mov	r2, r7
 800585e:	4621      	mov	r1, r4
 8005860:	4630      	mov	r0, r6
 8005862:	f7ff ffbc 	bl	80057de <__sfputs_r>
 8005866:	3001      	adds	r0, #1
 8005868:	f000 80c2 	beq.w	80059f0 <_vfiprintf_r+0x1ec>
 800586c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800586e:	4453      	add	r3, sl
 8005870:	9309      	str	r3, [sp, #36]	; 0x24
 8005872:	f898 3000 	ldrb.w	r3, [r8]
 8005876:	2b00      	cmp	r3, #0
 8005878:	f000 80ba 	beq.w	80059f0 <_vfiprintf_r+0x1ec>
 800587c:	2300      	movs	r3, #0
 800587e:	f04f 32ff 	mov.w	r2, #4294967295
 8005882:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005886:	9304      	str	r3, [sp, #16]
 8005888:	9307      	str	r3, [sp, #28]
 800588a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800588e:	931a      	str	r3, [sp, #104]	; 0x68
 8005890:	46a8      	mov	r8, r5
 8005892:	2205      	movs	r2, #5
 8005894:	f818 1b01 	ldrb.w	r1, [r8], #1
 8005898:	485e      	ldr	r0, [pc, #376]	; (8005a14 <_vfiprintf_r+0x210>)
 800589a:	f7fa fcc1 	bl	8000220 <memchr>
 800589e:	9b04      	ldr	r3, [sp, #16]
 80058a0:	bb78      	cbnz	r0, 8005902 <_vfiprintf_r+0xfe>
 80058a2:	06d9      	lsls	r1, r3, #27
 80058a4:	bf44      	itt	mi
 80058a6:	2220      	movmi	r2, #32
 80058a8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80058ac:	071a      	lsls	r2, r3, #28
 80058ae:	bf44      	itt	mi
 80058b0:	222b      	movmi	r2, #43	; 0x2b
 80058b2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80058b6:	782a      	ldrb	r2, [r5, #0]
 80058b8:	2a2a      	cmp	r2, #42	; 0x2a
 80058ba:	d02a      	beq.n	8005912 <_vfiprintf_r+0x10e>
 80058bc:	9a07      	ldr	r2, [sp, #28]
 80058be:	46a8      	mov	r8, r5
 80058c0:	2000      	movs	r0, #0
 80058c2:	250a      	movs	r5, #10
 80058c4:	4641      	mov	r1, r8
 80058c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80058ca:	3b30      	subs	r3, #48	; 0x30
 80058cc:	2b09      	cmp	r3, #9
 80058ce:	d969      	bls.n	80059a4 <_vfiprintf_r+0x1a0>
 80058d0:	b360      	cbz	r0, 800592c <_vfiprintf_r+0x128>
 80058d2:	e024      	b.n	800591e <_vfiprintf_r+0x11a>
 80058d4:	4b50      	ldr	r3, [pc, #320]	; (8005a18 <_vfiprintf_r+0x214>)
 80058d6:	429c      	cmp	r4, r3
 80058d8:	d101      	bne.n	80058de <_vfiprintf_r+0xda>
 80058da:	68b4      	ldr	r4, [r6, #8]
 80058dc:	e7a2      	b.n	8005824 <_vfiprintf_r+0x20>
 80058de:	4b4f      	ldr	r3, [pc, #316]	; (8005a1c <_vfiprintf_r+0x218>)
 80058e0:	429c      	cmp	r4, r3
 80058e2:	bf08      	it	eq
 80058e4:	68f4      	ldreq	r4, [r6, #12]
 80058e6:	e79d      	b.n	8005824 <_vfiprintf_r+0x20>
 80058e8:	4621      	mov	r1, r4
 80058ea:	4630      	mov	r0, r6
 80058ec:	f7fe fb1e 	bl	8003f2c <__swsetup_r>
 80058f0:	2800      	cmp	r0, #0
 80058f2:	d09d      	beq.n	8005830 <_vfiprintf_r+0x2c>
 80058f4:	f04f 30ff 	mov.w	r0, #4294967295
 80058f8:	b01d      	add	sp, #116	; 0x74
 80058fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058fe:	46a8      	mov	r8, r5
 8005900:	e7a2      	b.n	8005848 <_vfiprintf_r+0x44>
 8005902:	4a44      	ldr	r2, [pc, #272]	; (8005a14 <_vfiprintf_r+0x210>)
 8005904:	1a80      	subs	r0, r0, r2
 8005906:	fa0b f000 	lsl.w	r0, fp, r0
 800590a:	4318      	orrs	r0, r3
 800590c:	9004      	str	r0, [sp, #16]
 800590e:	4645      	mov	r5, r8
 8005910:	e7be      	b.n	8005890 <_vfiprintf_r+0x8c>
 8005912:	9a03      	ldr	r2, [sp, #12]
 8005914:	1d11      	adds	r1, r2, #4
 8005916:	6812      	ldr	r2, [r2, #0]
 8005918:	9103      	str	r1, [sp, #12]
 800591a:	2a00      	cmp	r2, #0
 800591c:	db01      	blt.n	8005922 <_vfiprintf_r+0x11e>
 800591e:	9207      	str	r2, [sp, #28]
 8005920:	e004      	b.n	800592c <_vfiprintf_r+0x128>
 8005922:	4252      	negs	r2, r2
 8005924:	f043 0302 	orr.w	r3, r3, #2
 8005928:	9207      	str	r2, [sp, #28]
 800592a:	9304      	str	r3, [sp, #16]
 800592c:	f898 3000 	ldrb.w	r3, [r8]
 8005930:	2b2e      	cmp	r3, #46	; 0x2e
 8005932:	d10e      	bne.n	8005952 <_vfiprintf_r+0x14e>
 8005934:	f898 3001 	ldrb.w	r3, [r8, #1]
 8005938:	2b2a      	cmp	r3, #42	; 0x2a
 800593a:	d138      	bne.n	80059ae <_vfiprintf_r+0x1aa>
 800593c:	9b03      	ldr	r3, [sp, #12]
 800593e:	1d1a      	adds	r2, r3, #4
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	9203      	str	r2, [sp, #12]
 8005944:	2b00      	cmp	r3, #0
 8005946:	bfb8      	it	lt
 8005948:	f04f 33ff 	movlt.w	r3, #4294967295
 800594c:	f108 0802 	add.w	r8, r8, #2
 8005950:	9305      	str	r3, [sp, #20]
 8005952:	4d33      	ldr	r5, [pc, #204]	; (8005a20 <_vfiprintf_r+0x21c>)
 8005954:	f898 1000 	ldrb.w	r1, [r8]
 8005958:	2203      	movs	r2, #3
 800595a:	4628      	mov	r0, r5
 800595c:	f7fa fc60 	bl	8000220 <memchr>
 8005960:	b140      	cbz	r0, 8005974 <_vfiprintf_r+0x170>
 8005962:	2340      	movs	r3, #64	; 0x40
 8005964:	1b40      	subs	r0, r0, r5
 8005966:	fa03 f000 	lsl.w	r0, r3, r0
 800596a:	9b04      	ldr	r3, [sp, #16]
 800596c:	4303      	orrs	r3, r0
 800596e:	f108 0801 	add.w	r8, r8, #1
 8005972:	9304      	str	r3, [sp, #16]
 8005974:	f898 1000 	ldrb.w	r1, [r8]
 8005978:	482a      	ldr	r0, [pc, #168]	; (8005a24 <_vfiprintf_r+0x220>)
 800597a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800597e:	2206      	movs	r2, #6
 8005980:	f108 0701 	add.w	r7, r8, #1
 8005984:	f7fa fc4c 	bl	8000220 <memchr>
 8005988:	2800      	cmp	r0, #0
 800598a:	d037      	beq.n	80059fc <_vfiprintf_r+0x1f8>
 800598c:	4b26      	ldr	r3, [pc, #152]	; (8005a28 <_vfiprintf_r+0x224>)
 800598e:	bb1b      	cbnz	r3, 80059d8 <_vfiprintf_r+0x1d4>
 8005990:	9b03      	ldr	r3, [sp, #12]
 8005992:	3307      	adds	r3, #7
 8005994:	f023 0307 	bic.w	r3, r3, #7
 8005998:	3308      	adds	r3, #8
 800599a:	9303      	str	r3, [sp, #12]
 800599c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800599e:	444b      	add	r3, r9
 80059a0:	9309      	str	r3, [sp, #36]	; 0x24
 80059a2:	e750      	b.n	8005846 <_vfiprintf_r+0x42>
 80059a4:	fb05 3202 	mla	r2, r5, r2, r3
 80059a8:	2001      	movs	r0, #1
 80059aa:	4688      	mov	r8, r1
 80059ac:	e78a      	b.n	80058c4 <_vfiprintf_r+0xc0>
 80059ae:	2300      	movs	r3, #0
 80059b0:	f108 0801 	add.w	r8, r8, #1
 80059b4:	9305      	str	r3, [sp, #20]
 80059b6:	4619      	mov	r1, r3
 80059b8:	250a      	movs	r5, #10
 80059ba:	4640      	mov	r0, r8
 80059bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80059c0:	3a30      	subs	r2, #48	; 0x30
 80059c2:	2a09      	cmp	r2, #9
 80059c4:	d903      	bls.n	80059ce <_vfiprintf_r+0x1ca>
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d0c3      	beq.n	8005952 <_vfiprintf_r+0x14e>
 80059ca:	9105      	str	r1, [sp, #20]
 80059cc:	e7c1      	b.n	8005952 <_vfiprintf_r+0x14e>
 80059ce:	fb05 2101 	mla	r1, r5, r1, r2
 80059d2:	2301      	movs	r3, #1
 80059d4:	4680      	mov	r8, r0
 80059d6:	e7f0      	b.n	80059ba <_vfiprintf_r+0x1b6>
 80059d8:	ab03      	add	r3, sp, #12
 80059da:	9300      	str	r3, [sp, #0]
 80059dc:	4622      	mov	r2, r4
 80059de:	4b13      	ldr	r3, [pc, #76]	; (8005a2c <_vfiprintf_r+0x228>)
 80059e0:	a904      	add	r1, sp, #16
 80059e2:	4630      	mov	r0, r6
 80059e4:	f7fd fe0c 	bl	8003600 <_printf_float>
 80059e8:	f1b0 3fff 	cmp.w	r0, #4294967295
 80059ec:	4681      	mov	r9, r0
 80059ee:	d1d5      	bne.n	800599c <_vfiprintf_r+0x198>
 80059f0:	89a3      	ldrh	r3, [r4, #12]
 80059f2:	065b      	lsls	r3, r3, #25
 80059f4:	f53f af7e 	bmi.w	80058f4 <_vfiprintf_r+0xf0>
 80059f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80059fa:	e77d      	b.n	80058f8 <_vfiprintf_r+0xf4>
 80059fc:	ab03      	add	r3, sp, #12
 80059fe:	9300      	str	r3, [sp, #0]
 8005a00:	4622      	mov	r2, r4
 8005a02:	4b0a      	ldr	r3, [pc, #40]	; (8005a2c <_vfiprintf_r+0x228>)
 8005a04:	a904      	add	r1, sp, #16
 8005a06:	4630      	mov	r0, r6
 8005a08:	f7fe f8b0 	bl	8003b6c <_printf_i>
 8005a0c:	e7ec      	b.n	80059e8 <_vfiprintf_r+0x1e4>
 8005a0e:	bf00      	nop
 8005a10:	08005ce8 	.word	0x08005ce8
 8005a14:	08005e24 	.word	0x08005e24
 8005a18:	08005d08 	.word	0x08005d08
 8005a1c:	08005cc8 	.word	0x08005cc8
 8005a20:	08005e2a 	.word	0x08005e2a
 8005a24:	08005e2e 	.word	0x08005e2e
 8005a28:	08003601 	.word	0x08003601
 8005a2c:	080057df 	.word	0x080057df

08005a30 <_sbrk_r>:
 8005a30:	b538      	push	{r3, r4, r5, lr}
 8005a32:	4c06      	ldr	r4, [pc, #24]	; (8005a4c <_sbrk_r+0x1c>)
 8005a34:	2300      	movs	r3, #0
 8005a36:	4605      	mov	r5, r0
 8005a38:	4608      	mov	r0, r1
 8005a3a:	6023      	str	r3, [r4, #0]
 8005a3c:	f7fd fc8e 	bl	800335c <_sbrk>
 8005a40:	1c43      	adds	r3, r0, #1
 8005a42:	d102      	bne.n	8005a4a <_sbrk_r+0x1a>
 8005a44:	6823      	ldr	r3, [r4, #0]
 8005a46:	b103      	cbz	r3, 8005a4a <_sbrk_r+0x1a>
 8005a48:	602b      	str	r3, [r5, #0]
 8005a4a:	bd38      	pop	{r3, r4, r5, pc}
 8005a4c:	200002a0 	.word	0x200002a0

08005a50 <__sread>:
 8005a50:	b510      	push	{r4, lr}
 8005a52:	460c      	mov	r4, r1
 8005a54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a58:	f000 f8a8 	bl	8005bac <_read_r>
 8005a5c:	2800      	cmp	r0, #0
 8005a5e:	bfab      	itete	ge
 8005a60:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005a62:	89a3      	ldrhlt	r3, [r4, #12]
 8005a64:	181b      	addge	r3, r3, r0
 8005a66:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005a6a:	bfac      	ite	ge
 8005a6c:	6563      	strge	r3, [r4, #84]	; 0x54
 8005a6e:	81a3      	strhlt	r3, [r4, #12]
 8005a70:	bd10      	pop	{r4, pc}

08005a72 <__swrite>:
 8005a72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a76:	461f      	mov	r7, r3
 8005a78:	898b      	ldrh	r3, [r1, #12]
 8005a7a:	05db      	lsls	r3, r3, #23
 8005a7c:	4605      	mov	r5, r0
 8005a7e:	460c      	mov	r4, r1
 8005a80:	4616      	mov	r6, r2
 8005a82:	d505      	bpl.n	8005a90 <__swrite+0x1e>
 8005a84:	2302      	movs	r3, #2
 8005a86:	2200      	movs	r2, #0
 8005a88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a8c:	f000 f868 	bl	8005b60 <_lseek_r>
 8005a90:	89a3      	ldrh	r3, [r4, #12]
 8005a92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005a96:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005a9a:	81a3      	strh	r3, [r4, #12]
 8005a9c:	4632      	mov	r2, r6
 8005a9e:	463b      	mov	r3, r7
 8005aa0:	4628      	mov	r0, r5
 8005aa2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005aa6:	f000 b817 	b.w	8005ad8 <_write_r>

08005aaa <__sseek>:
 8005aaa:	b510      	push	{r4, lr}
 8005aac:	460c      	mov	r4, r1
 8005aae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ab2:	f000 f855 	bl	8005b60 <_lseek_r>
 8005ab6:	1c43      	adds	r3, r0, #1
 8005ab8:	89a3      	ldrh	r3, [r4, #12]
 8005aba:	bf15      	itete	ne
 8005abc:	6560      	strne	r0, [r4, #84]	; 0x54
 8005abe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005ac2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005ac6:	81a3      	strheq	r3, [r4, #12]
 8005ac8:	bf18      	it	ne
 8005aca:	81a3      	strhne	r3, [r4, #12]
 8005acc:	bd10      	pop	{r4, pc}

08005ace <__sclose>:
 8005ace:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ad2:	f000 b813 	b.w	8005afc <_close_r>
	...

08005ad8 <_write_r>:
 8005ad8:	b538      	push	{r3, r4, r5, lr}
 8005ada:	4c07      	ldr	r4, [pc, #28]	; (8005af8 <_write_r+0x20>)
 8005adc:	4605      	mov	r5, r0
 8005ade:	4608      	mov	r0, r1
 8005ae0:	4611      	mov	r1, r2
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	6022      	str	r2, [r4, #0]
 8005ae6:	461a      	mov	r2, r3
 8005ae8:	f7fd fbe7 	bl	80032ba <_write>
 8005aec:	1c43      	adds	r3, r0, #1
 8005aee:	d102      	bne.n	8005af6 <_write_r+0x1e>
 8005af0:	6823      	ldr	r3, [r4, #0]
 8005af2:	b103      	cbz	r3, 8005af6 <_write_r+0x1e>
 8005af4:	602b      	str	r3, [r5, #0]
 8005af6:	bd38      	pop	{r3, r4, r5, pc}
 8005af8:	200002a0 	.word	0x200002a0

08005afc <_close_r>:
 8005afc:	b538      	push	{r3, r4, r5, lr}
 8005afe:	4c06      	ldr	r4, [pc, #24]	; (8005b18 <_close_r+0x1c>)
 8005b00:	2300      	movs	r3, #0
 8005b02:	4605      	mov	r5, r0
 8005b04:	4608      	mov	r0, r1
 8005b06:	6023      	str	r3, [r4, #0]
 8005b08:	f7fd fbf3 	bl	80032f2 <_close>
 8005b0c:	1c43      	adds	r3, r0, #1
 8005b0e:	d102      	bne.n	8005b16 <_close_r+0x1a>
 8005b10:	6823      	ldr	r3, [r4, #0]
 8005b12:	b103      	cbz	r3, 8005b16 <_close_r+0x1a>
 8005b14:	602b      	str	r3, [r5, #0]
 8005b16:	bd38      	pop	{r3, r4, r5, pc}
 8005b18:	200002a0 	.word	0x200002a0

08005b1c <_fstat_r>:
 8005b1c:	b538      	push	{r3, r4, r5, lr}
 8005b1e:	4c07      	ldr	r4, [pc, #28]	; (8005b3c <_fstat_r+0x20>)
 8005b20:	2300      	movs	r3, #0
 8005b22:	4605      	mov	r5, r0
 8005b24:	4608      	mov	r0, r1
 8005b26:	4611      	mov	r1, r2
 8005b28:	6023      	str	r3, [r4, #0]
 8005b2a:	f7fd fbee 	bl	800330a <_fstat>
 8005b2e:	1c43      	adds	r3, r0, #1
 8005b30:	d102      	bne.n	8005b38 <_fstat_r+0x1c>
 8005b32:	6823      	ldr	r3, [r4, #0]
 8005b34:	b103      	cbz	r3, 8005b38 <_fstat_r+0x1c>
 8005b36:	602b      	str	r3, [r5, #0]
 8005b38:	bd38      	pop	{r3, r4, r5, pc}
 8005b3a:	bf00      	nop
 8005b3c:	200002a0 	.word	0x200002a0

08005b40 <_isatty_r>:
 8005b40:	b538      	push	{r3, r4, r5, lr}
 8005b42:	4c06      	ldr	r4, [pc, #24]	; (8005b5c <_isatty_r+0x1c>)
 8005b44:	2300      	movs	r3, #0
 8005b46:	4605      	mov	r5, r0
 8005b48:	4608      	mov	r0, r1
 8005b4a:	6023      	str	r3, [r4, #0]
 8005b4c:	f7fd fbed 	bl	800332a <_isatty>
 8005b50:	1c43      	adds	r3, r0, #1
 8005b52:	d102      	bne.n	8005b5a <_isatty_r+0x1a>
 8005b54:	6823      	ldr	r3, [r4, #0]
 8005b56:	b103      	cbz	r3, 8005b5a <_isatty_r+0x1a>
 8005b58:	602b      	str	r3, [r5, #0]
 8005b5a:	bd38      	pop	{r3, r4, r5, pc}
 8005b5c:	200002a0 	.word	0x200002a0

08005b60 <_lseek_r>:
 8005b60:	b538      	push	{r3, r4, r5, lr}
 8005b62:	4c07      	ldr	r4, [pc, #28]	; (8005b80 <_lseek_r+0x20>)
 8005b64:	4605      	mov	r5, r0
 8005b66:	4608      	mov	r0, r1
 8005b68:	4611      	mov	r1, r2
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	6022      	str	r2, [r4, #0]
 8005b6e:	461a      	mov	r2, r3
 8005b70:	f7fd fbe6 	bl	8003340 <_lseek>
 8005b74:	1c43      	adds	r3, r0, #1
 8005b76:	d102      	bne.n	8005b7e <_lseek_r+0x1e>
 8005b78:	6823      	ldr	r3, [r4, #0]
 8005b7a:	b103      	cbz	r3, 8005b7e <_lseek_r+0x1e>
 8005b7c:	602b      	str	r3, [r5, #0]
 8005b7e:	bd38      	pop	{r3, r4, r5, pc}
 8005b80:	200002a0 	.word	0x200002a0

08005b84 <__ascii_mbtowc>:
 8005b84:	b082      	sub	sp, #8
 8005b86:	b901      	cbnz	r1, 8005b8a <__ascii_mbtowc+0x6>
 8005b88:	a901      	add	r1, sp, #4
 8005b8a:	b142      	cbz	r2, 8005b9e <__ascii_mbtowc+0x1a>
 8005b8c:	b14b      	cbz	r3, 8005ba2 <__ascii_mbtowc+0x1e>
 8005b8e:	7813      	ldrb	r3, [r2, #0]
 8005b90:	600b      	str	r3, [r1, #0]
 8005b92:	7812      	ldrb	r2, [r2, #0]
 8005b94:	1c10      	adds	r0, r2, #0
 8005b96:	bf18      	it	ne
 8005b98:	2001      	movne	r0, #1
 8005b9a:	b002      	add	sp, #8
 8005b9c:	4770      	bx	lr
 8005b9e:	4610      	mov	r0, r2
 8005ba0:	e7fb      	b.n	8005b9a <__ascii_mbtowc+0x16>
 8005ba2:	f06f 0001 	mvn.w	r0, #1
 8005ba6:	e7f8      	b.n	8005b9a <__ascii_mbtowc+0x16>

08005ba8 <__malloc_lock>:
 8005ba8:	4770      	bx	lr

08005baa <__malloc_unlock>:
 8005baa:	4770      	bx	lr

08005bac <_read_r>:
 8005bac:	b538      	push	{r3, r4, r5, lr}
 8005bae:	4c07      	ldr	r4, [pc, #28]	; (8005bcc <_read_r+0x20>)
 8005bb0:	4605      	mov	r5, r0
 8005bb2:	4608      	mov	r0, r1
 8005bb4:	4611      	mov	r1, r2
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	6022      	str	r2, [r4, #0]
 8005bba:	461a      	mov	r2, r3
 8005bbc:	f7fd fb60 	bl	8003280 <_read>
 8005bc0:	1c43      	adds	r3, r0, #1
 8005bc2:	d102      	bne.n	8005bca <_read_r+0x1e>
 8005bc4:	6823      	ldr	r3, [r4, #0]
 8005bc6:	b103      	cbz	r3, 8005bca <_read_r+0x1e>
 8005bc8:	602b      	str	r3, [r5, #0]
 8005bca:	bd38      	pop	{r3, r4, r5, pc}
 8005bcc:	200002a0 	.word	0x200002a0

08005bd0 <__ascii_wctomb>:
 8005bd0:	b149      	cbz	r1, 8005be6 <__ascii_wctomb+0x16>
 8005bd2:	2aff      	cmp	r2, #255	; 0xff
 8005bd4:	bf85      	ittet	hi
 8005bd6:	238a      	movhi	r3, #138	; 0x8a
 8005bd8:	6003      	strhi	r3, [r0, #0]
 8005bda:	700a      	strbls	r2, [r1, #0]
 8005bdc:	f04f 30ff 	movhi.w	r0, #4294967295
 8005be0:	bf98      	it	ls
 8005be2:	2001      	movls	r0, #1
 8005be4:	4770      	bx	lr
 8005be6:	4608      	mov	r0, r1
 8005be8:	4770      	bx	lr
	...

08005bec <_init>:
 8005bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bee:	bf00      	nop
 8005bf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005bf2:	bc08      	pop	{r3}
 8005bf4:	469e      	mov	lr, r3
 8005bf6:	4770      	bx	lr

08005bf8 <_fini>:
 8005bf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bfa:	bf00      	nop
 8005bfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005bfe:	bc08      	pop	{r3}
 8005c00:	469e      	mov	lr, r3
 8005c02:	4770      	bx	lr
