design_va: abc1

design_va_nested:
  arg1: a
  arg2: b