execute ./condor_scale_maxNodes.sh for HW-execution
copy each kernel into inc-directory
make clean - to make sure that the code is compiled with the new parameters
make - compile the code
run the code
copy results back to condor/results



##########################################################################################################################
##########################################################################################################################
##########################################################################################################################



[10:47:15] kernel 128
[10:47:15] make clean - to make sure that the code is compiled with the new parameters
[10:47:15] make - compile the code

g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/host.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/host.o
g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.o
v++ -g -c -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	-k CCL \
       	-I /home/linker/hls_ccl/inc /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/kernels
	Log files: /home/linker/hls_ccl/_x/logs/kernels
Running Dispatch Server on port: 19121
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary, at Wed Aug 14 10:47:32 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/kernels/v++_compile_kernels_guidance.html', at Wed Aug 14 10:47:32 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-242] Creating kernel: 'CCL'

===>The following messages were generated while  performing high-level synthesis for kernel: CCL Log file: /home/linker/hls_ccl/_x/kernels/CCL/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_16_1'
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 8, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_62_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_62_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_79_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_108_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_108_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_22_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/linker/hls_ccl/_x/reports/kernels/system_estimate_kernels.xtxt
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 59s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -g -l -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	/home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/link
	Log files: /home/linker/hls_ccl/_x/logs/link
Running Dispatch Server on port: 9185
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.link_summary, at Wed Aug 14 10:48:32 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/link/v++_link_kernels_guidance.html', at Wed Aug 14 10:48:32 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 82-4274] Default memory will be used for trace offload
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [10:48:34] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -keep -memory-for-trace DDR[0] --config /home/linker/hls_ccl/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target hw --output_dir /home/linker/hls_ccl/_x/link/int --temp_dir /home/linker/hls_ccl/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [10:48:35] build_xd_ip_db started: /opt/xilinx/Vitis/2023.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/linker/hls_ccl/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/linker/hls_ccl/_x/link/sys_link/iprepo/xilinx_com_hls_CCL_1_0,CCL -o /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [10:48:39] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 44650 ; free virtual = 247192
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [10:48:39] cfgen started: /opt/xilinx/Vitis/2023.1/bin/cfgen  -nk CCL:1:CCL -sp CCL.in_edge_from:HBM[0] -sp CCL.in_edge_to:HBM[1] -sp CCL.in_scores:HBM[2] -sp CCL.out_labels:HBM[0] -dpa_mem_offload true -dmclkid 0 -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, num: 1  {CCL}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_from, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_to, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_scores, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: out_labels, sptag: HBM[0]
INFO: [SYSTEM_LINK 82-37] [10:48:43] cfgen finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 44646 ; free virtual = 247185
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [10:48:43] cf2bd started: /opt/xilinx/Vitis/2023.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd --temp_dir /home/linker/hls_ccl/_x/link/sys_link --output_dir /home/linker/hls_ccl/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [10:48:44] cf2bd finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 44626 ; free virtual = 247170
INFO: [v++ 60-1441] [10:48:44] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 44688 ; free virtual = 247232
INFO: [v++ 60-1443] [10:48:44] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/linker/hls_ccl/_x/link/int/sdsl.dat -rtd /home/linker/hls_ccl/_x/link/int/cf2sw.rtd -nofilter /home/linker/hls_ccl/_x/link/int/cf2sw_full.rtd -xclbin /home/linker/hls_ccl/_x/link/int/xclbin_orig.xml -o /home/linker/hls_ccl/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [10:48:47] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 44687 ; free virtual = 247232
INFO: [v++ 60-1443] [10:48:47] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [10:48:47] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.15 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 44664 ; free virtual = 247210
INFO: [v++ 60-1443] [10:48:47] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_gen3x16_xdma_1_202211_1 -s -g --remote_ip_cache /home/linker/hls_ccl/.ipcache --trace_memory DDR[0] --output_dir /home/linker/hls_ccl/_x/link/int --log_dir /home/linker/hls_ccl/_x/logs/link --report_dir /home/linker/hls_ccl/_x/reports/link --config /home/linker/hls_ccl/_x/link/int/vplConfig.ini -k /home/linker/hls_ccl/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/linker/hls_ccl/_x/link --no-info --iprepo /home/linker/hls_ccl/_x/link/int/xo/ip_repo/xilinx_com_hls_CCL_1_0 --messageDb /home/linker/hls_ccl/_x/link/run_link/vpl.pb /home/linker/hls_ccl/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link

****** vpl v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/linker/hls_ccl/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2023.1
INFO: [VPL 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/linker/hls_ccl/_x/link/vivado/vpl/.local/hw_platform
[10:48:54] Run vpl: Step create_project: Started
Creating Vivado project.
[10:48:58] Run vpl: Step create_project: Completed
[10:48:58] Run vpl: Step create_bd: Started
[10:49:13] Run vpl: Step create_bd: Completed
[10:49:13] Run vpl: Step update_bd: Started
WARNING: [VPL-1] Memory profiling was requested on DDR[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on DDR[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Profiling of HBM is not supported.
WARNING: [VPL-1] Memory profiling was requested on HOST[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[2] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[3] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[4] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[5] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] The use of profile options turned on trace, which uses a memory resource in one SLR; however kernels or compute units could potentially be located in multiple SLRs. This may impact timing due to SLR crossing. To improve timing, please consider implementing trace memory in every SLRs used via the linker option: --profile.trace_memory <memory>:<SLR>. SLRs present on the design : SLR0 SLR1 SLR2
[10:50:22] Run vpl: Step update_bd: Completed
[10:50:22] Run vpl: Step generate_target: Started
[10:51:37] Run vpl: Step generate_target: RUNNING...
[10:51:38] Run vpl: Step generate_target: Completed
[10:51:38] Run vpl: Step config_hw_runs: Started
[10:51:39] Run vpl: Step config_hw_runs: Completed
[10:51:39] Run vpl: Step synth: Started
[10:52:10] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[10:52:27] Run vpl: Step synth: Completed
[10:52:27] Run vpl: Step impl: Started
[10:57:59] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 09m 11s 

[10:57:59] Starting logic optimization..
[10:58:29] Phase 1 Generate And Synthesize MIG Cores
[11:00:29] Phase 2 Generate And Synthesize Debug Cores
[11:01:29] Phase 3 Retarget
[11:01:29] Phase 4 Constant propagation
[11:01:59] Phase 5 Sweep
[11:02:29] Phase 6 BUFG optimization
[11:02:29] Phase 7 Shift Register Optimization
[11:02:29] Phase 8 Post Processing Netlist
[11:03:30] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 05m 30s 

[11:03:30] Starting logic placement..
[11:03:30] Phase 1 Placer Initialization
[11:03:30] Phase 1.1 Placer Initialization Netlist Sorting
[11:05:30] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[11:06:30] Phase 1.3 Build Placer Netlist Model
[11:07:30] Phase 1.4 Constrain Clocks/Macros
[11:08:00] Phase 2 Global Placement
[11:08:00] Phase 2.1 Floorplanning
[11:08:31] Phase 2.1.1 Partition Driven Placement
[11:08:31] Phase 2.1.1.1 PBP: Partition Driven Placement
[11:08:31] Phase 2.1.1.2 PBP: Clock Region Placement
[11:09:01] Phase 2.1.1.3 PBP: Compute Congestion
[11:09:31] Phase 2.1.1.4 PBP: UpdateTiming
[11:09:31] Phase 2.1.1.5 PBP: Add part constraints
[11:09:31] Phase 2.2 Physical Synthesis After Floorplan
[11:10:01] Phase 2.3 Update Timing before SLR Path Opt
[11:10:01] Phase 2.4 Post-Processing in Floorplanning
[11:10:01] Phase 2.5 Global Placement Core
[11:17:33] Phase 2.5.1 UpdateTiming Before Physical Synthesis
[11:18:03] Phase 2.5.2 Physical Synthesis In Placer
[11:19:34] Phase 3 Detail Placement
[11:19:34] Phase 3.1 Commit Multi Column Macros
[11:19:34] Phase 3.2 Commit Most Macros & LUTRAMs
[11:20:34] Phase 3.3 Small Shape DP
[11:20:34] Phase 3.3.1 Small Shape Clustering
[11:20:34] Phase 3.3.2 Flow Legalize Slice Clusters
[11:21:04] Phase 3.3.3 Slice Area Swap
[11:21:04] Phase 3.3.3.1 Slice Area Swap Initial
[11:21:34] Phase 3.4 Place Remaining
[11:21:34] Phase 3.5 Re-assign LUT pins
[11:22:04] Phase 3.6 Pipeline Register Optimization
[11:22:04] Phase 3.7 Fast Optimization
[11:22:34] Phase 4 Post Placement Optimization and Clean-Up
[11:22:34] Phase 4.1 Post Commit Optimization
[11:23:35] Phase 4.1.1 Post Placement Optimization
[11:23:35] Phase 4.1.1.1 BUFG Insertion
[11:23:35] Phase 1 Physical Synthesis Initialization
[11:24:05] Phase 4.1.1.2 BUFG Replication
[11:24:05] Phase 4.1.1.3 Post Placement Timing Optimization
[11:25:05] Phase 4.1.1.4 Replication
[11:26:05] Phase 4.2 Post Placement Cleanup
[11:26:05] Phase 4.3 Placer Reporting
[11:26:05] Phase 4.3.1 Print Estimated Congestion
[11:26:05] Phase 4.4 Final Placement Cleanup
[11:28:06] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 24m 36s 

[11:28:06] Starting logic routing..
[11:28:36] Phase 1 Build RT Design
[11:29:36] Phase 2 Router Initialization
[11:29:36] Phase 2.1 Fix Topology Constraints
[11:30:06] Phase 2.2 Pre Route Cleanup
[11:30:06] Phase 2.3 Global Clock Net Routing
[11:30:37] Phase 2.4 Update Timing
[11:31:37] Phase 2.5 Update Timing for Bus Skew
[11:31:37] Phase 2.5.1 Update Timing
[11:32:07] Phase 3 Initial Routing
[11:32:07] Phase 3.1 Global Routing
[11:32:37] Phase 4 Rip-up And Reroute
[11:32:37] Phase 4.1 Global Iteration 0
[11:39:09] Phase 4.2 Global Iteration 1
[11:40:09] Phase 4.3 Global Iteration 2
[11:41:09] Phase 4.4 Global Iteration 3
[11:41:40] Phase 5 Delay and Skew Optimization
[11:41:40] Phase 5.1 Delay CleanUp
[11:41:40] Phase 5.1.1 Update Timing
[11:42:10] Phase 5.1.2 Update Timing
[11:42:40] Phase 5.2 Clock Skew Optimization
[11:42:40] Phase 6 Post Hold Fix
[11:42:40] Phase 6.1 Hold Fix Iter
[11:42:40] Phase 6.1.1 Update Timing
[11:43:10] Phase 7 Leaf Clock Prog Delay Opt
[11:43:40] Phase 8 Route finalize
[11:43:40] Phase 9 Verifying routed nets
[11:43:40] Phase 10 Depositing Routes
[11:44:10] Phase 11 Resolve XTalk
[11:44:10] Phase 12 Post Router Timing
[11:44:10] Phase 12.1 Update Timing
[11:45:11] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 17m 04s 

[11:45:11] Starting bitstream generation..
[11:45:11] Phase 13 Post-Route Event Processing
[11:51:12] Creating bitmap...
[11:56:14] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[11:56:14] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 11m 03s 
Check VPL, containing 15 checks, has run: 0 errors, 1 warning violation, 2 advisory violations
WARNING: [PROFILING-04] You did not specify more than one SLR for tracing. This could impact timing.
ADVISORY: [AUTO-FREQ-SCALING-08] For clock clk_kernel_00_unbuffered_net, the auto scaled frequency 319.0 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 300.0 MHz.
ADVISORY: [AUTO-FREQ-SCALING-08] For clock hbm_aclk, the auto scaled frequency 461.2 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 450.0 MHz.
[11:56:25] Run vpl: Step impl: Completed
[11:56:26] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [11:56:26] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:17 ; elapsed = 01:07:39 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 39309 ; free virtual = 242941
INFO: [v++ 60-1443] [11:56:26] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: ulp_ucs/aclk_kernel_01 = 500, Kernel (DATA) clock: ulp_ucs/aclk_kernel_00 = 300
INFO: [v++ 60-1453] Command Line: cf2sw -force-enable-memory DDR[0] -a /home/linker/hls_ccl/_x/link/int/address_map.xml -sdsl /home/linker/hls_ccl/_x/link/int/sdsl.dat -xclbin /home/linker/hls_ccl/_x/link/int/xclbin_orig.xml -rtd /home/linker/hls_ccl/_x/link/int/kernels.rtd -o /home/linker/hls_ccl/_x/link/int/kernels.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [11:56:28] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 39301 ; free virtual = 242934
INFO: [v++ 60-1443] [11:56:28] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/linker/hls_ccl/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/linker/hls_ccl/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/linker/hls_ccl/_x/link/int/kernels.rtd --append-section :JSON:/home/linker/hls_ccl/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/linker/hls_ccl/_x/link/int/kernels_xml.rtd --add-section BUILD_METADATA:JSON:/home/linker/hls_ccl/_x/link/int/kernels_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/linker/hls_ccl/_x/link/int/kernels.xml --add-section SYSTEM_METADATA:RAW:/home/linker/hls_ccl/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u280_gen3x16_xdma_1_202211_1 --output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
XRT Build Version: 2.15.225 (2023.1)
       Build Date: 2023-05-03 10:13:19
          Hash ID: adf27adb3cfadc6e4c41d6db814159f1329b24f3
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 1016 bytes
Format : JSON
File   : '/home/linker/hls_ccl/_x/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 56456162 bytes
Format : RAW
File   : '/home/linker/hls_ccl/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/linker/hls_ccl/_x/link/int/kernels_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3218 bytes
Format : JSON
File   : '/home/linker/hls_ccl/_x/link/int/kernels_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 15190 bytes
Format : RAW
File   : '/home/linker/hls_ccl/_x/link/int/kernels.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 30460 bytes
Format : RAW
File   : '/home/linker/hls_ccl/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (56537141 bytes) to the output file: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [11:56:28] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 39254 ; free virtual = 242939
INFO: [v++ 60-1443] [11:56:28] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.info --input /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [11:56:28] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.28 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 39266 ; free virtual = 242952
INFO: [v++ 60-1443] [11:56:28] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [11:56:28] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 39266 ; free virtual = 242952
Check POST-VPL, containing 1 checks, has run: 0 errors
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/linker/hls_ccl/_x/reports/link/system_estimate_kernels.xtxt
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.ltx
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/linker/hls_ccl/_x/reports/link/v++_link_kernels_guidance.html
	Timing Report: /home/linker/hls_ccl/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/linker/hls_ccl/_x/logs/link/vivado.log
	Steps Log File: /home/linker/hls_ccl/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 8m 6s
INFO: [v++ 60-1653] Closing dispatch client.
g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/host.o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.o -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/app_hw -Itemp -lxrt_coreutil -L./home/linker/hls_ccl/inc -L/opt/xilinx/Vitis_HLS/2023.1/lib -L/opt/xilinx/xrt/lib 


##########################################################################################################################
[11:56:38] run the code


[INFO] Running test for mode: hw
[INFO] Commandline arguments:
[    ] XCL bibnary file/home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
[    ] Input files
[INFO] CSV-file has correct format
[INFO] Number of edges: 24 number of nodes: 11
[INFO] Opening the target device: 0
[INFO] Loading XCLbin: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
[INFO] Size of egdes:  96 Bytes
[    ] Size of scores: 96 Bytes
[    ] Size of labels: 44 Bytes
[INFO] Allocate Buffer in Global Memory
[INFO] Fill input Buffers with data from CSV-file
[INFO] Synchronize input buffer data to device global memory
[INFO] Execute Kernel
[INFO] Read back data from Kernel
[INFO] Validate results
[    ]
[INFO] TEST PASSED
[    ]
[INFO] All results of the kernel match the expected results

[11:56:43] copy results back to condor/results




##########################################################################################################################
##########################################################################################################################
##########################################################################################################################



[11:56:44] kernel 256
[11:56:44] make clean - to make sure that the code is compiled with the new parameters
[11:56:44] make - compile the code

g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/host.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/host.o
g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.o
v++ -g -c -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	-k CCL \
       	-I /home/linker/hls_ccl/inc /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/kernels
	Log files: /home/linker/hls_ccl/_x/logs/kernels
Running Dispatch Server on port: 28287
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary, at Wed Aug 14 11:57:01 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/kernels/v++_compile_kernels_guidance.html', at Wed Aug 14 11:57:01 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-242] Creating kernel: 'CCL'

===>The following messages were generated while  performing high-level synthesis for kernel: CCL Log file: /home/linker/hls_ccl/_x/kernels/CCL/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_16_1'
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 9, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_62_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_62_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_79_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_108_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_108_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_22_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/linker/hls_ccl/_x/reports/kernels/system_estimate_kernels.xtxt
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 59s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -g -l -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	/home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/link
	Log files: /home/linker/hls_ccl/_x/logs/link
Running Dispatch Server on port: 13033
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.link_summary, at Wed Aug 14 11:58:01 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/link/v++_link_kernels_guidance.html', at Wed Aug 14 11:58:01 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 82-4274] Default memory will be used for trace offload
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [11:58:04] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -keep -memory-for-trace DDR[0] --config /home/linker/hls_ccl/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target hw --output_dir /home/linker/hls_ccl/_x/link/int --temp_dir /home/linker/hls_ccl/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [11:58:04] build_xd_ip_db started: /opt/xilinx/Vitis/2023.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/linker/hls_ccl/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/linker/hls_ccl/_x/link/sys_link/iprepo/xilinx_com_hls_CCL_1_0,CCL -o /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [11:58:08] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 43446 ; free virtual = 247247
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [11:58:08] cfgen started: /opt/xilinx/Vitis/2023.1/bin/cfgen  -nk CCL:1:CCL -sp CCL.in_edge_from:HBM[0] -sp CCL.in_edge_to:HBM[1] -sp CCL.in_scores:HBM[2] -sp CCL.out_labels:HBM[0] -dpa_mem_offload true -dmclkid 0 -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, num: 1  {CCL}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_from, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_to, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_scores, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: out_labels, sptag: HBM[0]
INFO: [SYSTEM_LINK 82-37] [11:58:12] cfgen finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 43441 ; free virtual = 247242
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [11:58:12] cf2bd started: /opt/xilinx/Vitis/2023.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd --temp_dir /home/linker/hls_ccl/_x/link/sys_link --output_dir /home/linker/hls_ccl/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [11:58:14] cf2bd finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 43414 ; free virtual = 247219
INFO: [v++ 60-1441] [11:58:14] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 43476 ; free virtual = 247281
INFO: [v++ 60-1443] [11:58:14] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/linker/hls_ccl/_x/link/int/sdsl.dat -rtd /home/linker/hls_ccl/_x/link/int/cf2sw.rtd -nofilter /home/linker/hls_ccl/_x/link/int/cf2sw_full.rtd -xclbin /home/linker/hls_ccl/_x/link/int/xclbin_orig.xml -o /home/linker/hls_ccl/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [11:58:16] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 43469 ; free virtual = 247275
INFO: [v++ 60-1443] [11:58:16] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [11:58:16] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.14 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 43451 ; free virtual = 247257
INFO: [v++ 60-1443] [11:58:16] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_gen3x16_xdma_1_202211_1 -s -g --remote_ip_cache /home/linker/hls_ccl/.ipcache --trace_memory DDR[0] --output_dir /home/linker/hls_ccl/_x/link/int --log_dir /home/linker/hls_ccl/_x/logs/link --report_dir /home/linker/hls_ccl/_x/reports/link --config /home/linker/hls_ccl/_x/link/int/vplConfig.ini -k /home/linker/hls_ccl/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/linker/hls_ccl/_x/link --no-info --iprepo /home/linker/hls_ccl/_x/link/int/xo/ip_repo/xilinx_com_hls_CCL_1_0 --messageDb /home/linker/hls_ccl/_x/link/run_link/vpl.pb /home/linker/hls_ccl/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link

****** vpl v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/linker/hls_ccl/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2023.1
INFO: [VPL 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/linker/hls_ccl/_x/link/vivado/vpl/.local/hw_platform
[11:58:24] Run vpl: Step create_project: Started
Creating Vivado project.
[11:58:27] Run vpl: Step create_project: Completed
[11:58:27] Run vpl: Step create_bd: Started
[11:58:42] Run vpl: Step create_bd: Completed
[11:58:42] Run vpl: Step update_bd: Started
WARNING: [VPL-1] Memory profiling was requested on DDR[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on DDR[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Profiling of HBM is not supported.
WARNING: [VPL-1] Memory profiling was requested on HOST[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[2] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[3] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[4] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[5] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] The use of profile options turned on trace, which uses a memory resource in one SLR; however kernels or compute units could potentially be located in multiple SLRs. This may impact timing due to SLR crossing. To improve timing, please consider implementing trace memory in every SLRs used via the linker option: --profile.trace_memory <memory>:<SLR>. SLRs present on the design : SLR0 SLR1 SLR2
[11:59:52] Run vpl: Step update_bd: Completed
[11:59:52] Run vpl: Step generate_target: Started
[12:01:08] Run vpl: Step generate_target: Completed
[12:01:08] Run vpl: Step config_hw_runs: Started
[12:01:09] Run vpl: Step config_hw_runs: Completed
[12:01:09] Run vpl: Step synth: Started
[12:01:40] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:02:10] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:02:40] Top-level synthesis in progress.
[12:03:04] Run vpl: Step synth: Completed
[12:03:04] Run vpl: Step impl: Started
[12:08:36] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 10m 19s 

[12:08:36] Starting logic optimization..
[12:09:06] Phase 1 Generate And Synthesize MIG Cores
[12:11:07] Phase 2 Generate And Synthesize Debug Cores
[12:12:07] Phase 3 Retarget
[12:12:07] Phase 4 Constant propagation
[12:12:37] Phase 5 Sweep
[12:13:07] Phase 6 BUFG optimization
[12:13:07] Phase 7 Shift Register Optimization
[12:13:07] Phase 8 Post Processing Netlist
[12:14:07] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 05m 31s 

[12:14:07] Starting logic placement..
[12:14:07] Phase 1 Placer Initialization
[12:14:07] Phase 1.1 Placer Initialization Netlist Sorting
[12:16:08] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[12:16:38] Phase 1.3 Build Placer Netlist Model
[12:18:08] Phase 1.4 Constrain Clocks/Macros
[12:18:08] Phase 2 Global Placement
[12:18:08] Phase 2.1 Floorplanning
[12:18:38] Phase 2.1.1 Partition Driven Placement
[12:18:38] Phase 2.1.1.1 PBP: Partition Driven Placement
[12:19:08] Phase 2.1.1.2 PBP: Clock Region Placement
[12:19:38] Phase 2.1.1.3 PBP: Compute Congestion
[12:20:08] Phase 2.1.1.4 PBP: UpdateTiming
[12:20:08] Phase 2.1.1.5 PBP: Add part constraints
[12:20:08] Phase 2.2 Physical Synthesis After Floorplan
[12:20:39] Phase 2.3 Update Timing before SLR Path Opt
[12:20:39] Phase 2.4 Post-Processing in Floorplanning
[12:20:39] Phase 2.5 Global Placement Core
[12:28:41] Phase 2.5.1 UpdateTiming Before Physical Synthesis
[12:28:41] Phase 2.5.2 Physical Synthesis In Placer
[12:30:42] Phase 3 Detail Placement
[12:30:42] Phase 3.1 Commit Multi Column Macros
[12:30:42] Phase 3.2 Commit Most Macros & LUTRAMs
[12:31:42] Phase 3.3 Small Shape DP
[12:31:42] Phase 3.3.1 Small Shape Clustering
[12:31:42] Phase 3.3.2 Flow Legalize Slice Clusters
[12:31:42] Phase 3.3.3 Slice Area Swap
[12:32:12] Phase 3.3.3.1 Slice Area Swap Initial
[12:32:42] Phase 3.4 Place Remaining
[12:32:42] Phase 3.5 Re-assign LUT pins
[12:33:12] Phase 3.6 Pipeline Register Optimization
[12:33:12] Phase 3.7 Fast Optimization
[12:33:43] Phase 4 Post Placement Optimization and Clean-Up
[12:33:43] Phase 4.1 Post Commit Optimization
[12:34:13] Phase 4.1.1 Post Placement Optimization
[12:34:43] Phase 4.1.1.1 BUFG Insertion
[12:34:43] Phase 1 Physical Synthesis Initialization
[12:34:43] Phase 4.1.1.2 BUFG Replication
[12:34:43] Phase 4.1.1.3 Post Placement Timing Optimization
[12:35:43] Phase 4.1.1.4 Replication
[12:36:43] Phase 4.2 Post Placement Cleanup
[12:36:43] Phase 4.3 Placer Reporting
[12:36:43] Phase 4.3.1 Print Estimated Congestion
[12:36:43] Phase 4.4 Final Placement Cleanup
[12:38:44] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 24m 36s 

[12:38:44] Starting logic routing..
[12:39:14] Phase 1 Build RT Design
[12:40:45] Phase 2 Router Initialization
[12:40:45] Phase 2.1 Fix Topology Constraints
[12:40:45] Phase 2.2 Pre Route Cleanup
[12:40:45] Phase 2.3 Global Clock Net Routing
[12:41:15] Phase 2.4 Update Timing
[12:42:15] Phase 2.5 Update Timing for Bus Skew
[12:42:15] Phase 2.5.1 Update Timing
[12:42:45] Phase 3 Initial Routing
[12:42:45] Phase 3.1 Global Routing
[12:43:15] Phase 4 Rip-up And Reroute
[12:43:15] Phase 4.1 Global Iteration 0
[12:48:47] Phase 4.2 Global Iteration 1
[12:49:17] Phase 4.3 Global Iteration 2
[12:50:17] Phase 5 Delay and Skew Optimization
[12:50:17] Phase 5.1 Delay CleanUp
[12:50:17] Phase 5.1.1 Update Timing
[12:50:48] Phase 5.1.2 Update Timing
[12:51:18] Phase 5.2 Clock Skew Optimization
[12:51:18] Phase 6 Post Hold Fix
[12:51:18] Phase 6.1 Hold Fix Iter
[12:51:18] Phase 6.1.1 Update Timing
[12:51:48] Phase 7 Leaf Clock Prog Delay Opt
[12:52:18] Phase 8 Route finalize
[12:52:18] Phase 9 Verifying routed nets
[12:52:48] Phase 10 Depositing Routes
[12:52:48] Phase 11 Resolve XTalk
[12:52:48] Phase 12 Post Router Timing
[12:52:48] Phase 12.1 Update Timing
[12:53:18] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 14m 34s 

[12:53:18] Starting bitstream generation..
[12:53:18] Phase 13 Post-Route Event Processing
[12:59:50] Creating bitmap...
[13:04:22] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[13:04:52] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 11m 33s 
Check VPL, containing 15 checks, has run: 0 errors, 1 warning violation, 2 advisory violations
ADVISORY: [AUTO-FREQ-SCALING-08] For clock clk_kernel_00_unbuffered_net, the auto scaled frequency 326.3 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 300.0 MHz.
ADVISORY: [AUTO-FREQ-SCALING-08] For clock hbm_aclk, the auto scaled frequency 455.5 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 450.0 MHz.
WARNING: [PROFILING-04] You did not specify more than one SLR for tracing. This could impact timing.
[13:05:01] Run vpl: Step impl: Completed
[13:05:02] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [13:05:02] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:18 ; elapsed = 01:06:46 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 36745 ; free virtual = 241707
INFO: [v++ 60-1443] [13:05:02] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: ulp_ucs/aclk_kernel_01 = 500, Kernel (DATA) clock: ulp_ucs/aclk_kernel_00 = 300
INFO: [v++ 60-1453] Command Line: cf2sw -force-enable-memory DDR[0] -a /home/linker/hls_ccl/_x/link/int/address_map.xml -sdsl /home/linker/hls_ccl/_x/link/int/sdsl.dat -xclbin /home/linker/hls_ccl/_x/link/int/xclbin_orig.xml -rtd /home/linker/hls_ccl/_x/link/int/kernels.rtd -o /home/linker/hls_ccl/_x/link/int/kernels.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [13:05:04] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 36735 ; free virtual = 241698
INFO: [v++ 60-1443] [13:05:04] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/linker/hls_ccl/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/linker/hls_ccl/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/linker/hls_ccl/_x/link/int/kernels.rtd --append-section :JSON:/home/linker/hls_ccl/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/linker/hls_ccl/_x/link/int/kernels_xml.rtd --add-section BUILD_METADATA:JSON:/home/linker/hls_ccl/_x/link/int/kernels_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/linker/hls_ccl/_x/link/int/kernels.xml --add-section SYSTEM_METADATA:RAW:/home/linker/hls_ccl/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u280_gen3x16_xdma_1_202211_1 --output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
XRT Build Version: 2.15.225 (2023.1)
       Build Date: 2023-05-03 10:13:19
          Hash ID: adf27adb3cfadc6e4c41d6db814159f1329b24f3
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 1016 bytes
Format : JSON
File   : '/home/linker/hls_ccl/_x/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 55088874 bytes
Format : RAW
File   : '/home/linker/hls_ccl/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/linker/hls_ccl/_x/link/int/kernels_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3218 bytes
Format : JSON
File   : '/home/linker/hls_ccl/_x/link/int/kernels_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 15190 bytes
Format : RAW
File   : '/home/linker/hls_ccl/_x/link/int/kernels.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 30464 bytes
Format : RAW
File   : '/home/linker/hls_ccl/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (55169853 bytes) to the output file: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [13:05:04] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 36688 ; free virtual = 241704
INFO: [v++ 60-1443] [13:05:04] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.info --input /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [13:05:04] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.28 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 36685 ; free virtual = 241701
INFO: [v++ 60-1443] [13:05:04] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [13:05:04] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 36685 ; free virtual = 241701
Check POST-VPL, containing 1 checks, has run: 0 errors
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/linker/hls_ccl/_x/reports/link/system_estimate_kernels.xtxt
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.ltx
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/linker/hls_ccl/_x/reports/link/v++_link_kernels_guidance.html
	Timing Report: /home/linker/hls_ccl/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/linker/hls_ccl/_x/logs/link/vivado.log
	Steps Log File: /home/linker/hls_ccl/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 7m 13s
INFO: [v++ 60-1653] Closing dispatch client.
g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/host.o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.o -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/app_hw -Itemp -lxrt_coreutil -L./home/linker/hls_ccl/inc -L/opt/xilinx/Vitis_HLS/2023.1/lib -L/opt/xilinx/xrt/lib 


##########################################################################################################################
[13:05:14] run the code


[INFO] Running test for mode: hw
[INFO] Commandline arguments:
[    ] XCL bibnary file/home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
[    ] Input files
[INFO] CSV-file has correct format
[INFO] Number of edges: 24 number of nodes: 11
[INFO] Opening the target device: 0
[INFO] Loading XCLbin: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
[INFO] Size of egdes:  96 Bytes
[    ] Size of scores: 96 Bytes
[    ] Size of labels: 44 Bytes
[INFO] Allocate Buffer in Global Memory
[INFO] Fill input Buffers with data from CSV-file
[INFO] Synchronize input buffer data to device global memory
[INFO] Execute Kernel
[INFO] Read back data from Kernel
[INFO] Validate results
[    ]
[INFO] TEST PASSED
[    ]
[INFO] All results of the kernel match the expected results

[13:05:20] copy results back to condor/results




##########################################################################################################################
##########################################################################################################################
##########################################################################################################################



[13:05:20] kernel 512
[13:05:20] make clean - to make sure that the code is compiled with the new parameters
[13:05:20] make - compile the code

g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/host.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/host.o
g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.o
v++ -g -c -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	-k CCL \
       	-I /home/linker/hls_ccl/inc /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/kernels
	Log files: /home/linker/hls_ccl/_x/logs/kernels
Running Dispatch Server on port: 18869
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary, at Wed Aug 14 13:05:37 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/kernels/v++_compile_kernels_guidance.html', at Wed Aug 14 13:05:37 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-242] Creating kernel: 'CCL'

===>The following messages were generated while  performing high-level synthesis for kernel: CCL Log file: /home/linker/hls_ccl/_x/kernels/CCL/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_16_1'
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 9, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_62_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_62_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_79_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_108_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_108_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_22_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/linker/hls_ccl/_x/reports/kernels/system_estimate_kernels.xtxt
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 59s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -g -l -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	/home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/link
	Log files: /home/linker/hls_ccl/_x/logs/link
Running Dispatch Server on port: 26713
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.link_summary, at Wed Aug 14 13:06:37 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/link/v++_link_kernels_guidance.html', at Wed Aug 14 13:06:37 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 82-4274] Default memory will be used for trace offload
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [13:06:40] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -keep -memory-for-trace DDR[0] --config /home/linker/hls_ccl/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target hw --output_dir /home/linker/hls_ccl/_x/link/int --temp_dir /home/linker/hls_ccl/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [13:06:40] build_xd_ip_db started: /opt/xilinx/Vitis/2023.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/linker/hls_ccl/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/linker/hls_ccl/_x/link/sys_link/iprepo/xilinx_com_hls_CCL_1_0,CCL -o /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [13:06:45] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 40880 ; free virtual = 245991
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [13:06:45] cfgen started: /opt/xilinx/Vitis/2023.1/bin/cfgen  -nk CCL:1:CCL -sp CCL.in_edge_from:HBM[0] -sp CCL.in_edge_to:HBM[1] -sp CCL.in_scores:HBM[2] -sp CCL.out_labels:HBM[0] -dpa_mem_offload true -dmclkid 0 -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, num: 1  {CCL}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_from, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_to, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_scores, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: out_labels, sptag: HBM[0]
INFO: [SYSTEM_LINK 82-37] [13:06:48] cfgen finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 40868 ; free virtual = 245978
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [13:06:48] cf2bd started: /opt/xilinx/Vitis/2023.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd --temp_dir /home/linker/hls_ccl/_x/link/sys_link --output_dir /home/linker/hls_ccl/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [13:06:50] cf2bd finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 40855 ; free virtual = 245971
INFO: [v++ 60-1441] [13:06:50] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 40917 ; free virtual = 246033
INFO: [v++ 60-1443] [13:06:50] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/linker/hls_ccl/_x/link/int/sdsl.dat -rtd /home/linker/hls_ccl/_x/link/int/cf2sw.rtd -nofilter /home/linker/hls_ccl/_x/link/int/cf2sw_full.rtd -xclbin /home/linker/hls_ccl/_x/link/int/xclbin_orig.xml -o /home/linker/hls_ccl/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [13:06:52] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 40919 ; free virtual = 246036
INFO: [v++ 60-1443] [13:06:52] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [13:06:53] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.15 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 40906 ; free virtual = 246023
INFO: [v++ 60-1443] [13:06:53] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_gen3x16_xdma_1_202211_1 -s -g --remote_ip_cache /home/linker/hls_ccl/.ipcache --trace_memory DDR[0] --output_dir /home/linker/hls_ccl/_x/link/int --log_dir /home/linker/hls_ccl/_x/logs/link --report_dir /home/linker/hls_ccl/_x/reports/link --config /home/linker/hls_ccl/_x/link/int/vplConfig.ini -k /home/linker/hls_ccl/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/linker/hls_ccl/_x/link --no-info --iprepo /home/linker/hls_ccl/_x/link/int/xo/ip_repo/xilinx_com_hls_CCL_1_0 --messageDb /home/linker/hls_ccl/_x/link/run_link/vpl.pb /home/linker/hls_ccl/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link

****** vpl v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/linker/hls_ccl/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2023.1
INFO: [VPL 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/linker/hls_ccl/_x/link/vivado/vpl/.local/hw_platform
[13:07:00] Run vpl: Step create_project: Started
Creating Vivado project.
[13:07:03] Run vpl: Step create_project: Completed
[13:07:03] Run vpl: Step create_bd: Started
[13:07:19] Run vpl: Step create_bd: Completed
[13:07:19] Run vpl: Step update_bd: Started
WARNING: [VPL-1] Memory profiling was requested on DDR[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on DDR[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Profiling of HBM is not supported.
WARNING: [VPL-1] Memory profiling was requested on HOST[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[2] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[3] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[4] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[5] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] The use of profile options turned on trace, which uses a memory resource in one SLR; however kernels or compute units could potentially be located in multiple SLRs. This may impact timing due to SLR crossing. To improve timing, please consider implementing trace memory in every SLRs used via the linker option: --profile.trace_memory <memory>:<SLR>. SLRs present on the design : SLR0 SLR1 SLR2
[13:08:28] Run vpl: Step update_bd: Completed
[13:08:28] Run vpl: Step generate_target: Started
[13:09:43] Run vpl: Step generate_target: RUNNING...
[13:09:44] Run vpl: Step generate_target: Completed
[13:09:44] Run vpl: Step config_hw_runs: Started
[13:09:45] Run vpl: Step config_hw_runs: Completed
[13:09:45] Run vpl: Step synth: Started
[13:10:15] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[13:10:46] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[13:11:16] Top-level synthesis in progress.
[13:11:42] Run vpl: Step synth: Completed
[13:11:42] Run vpl: Step impl: Started
[13:17:14] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 10m 20s 

[13:17:14] Starting logic optimization..
[13:17:44] Phase 1 Generate And Synthesize MIG Cores
[13:19:44] Phase 2 Generate And Synthesize Debug Cores
[13:20:44] Phase 3 Retarget
[13:21:14] Phase 4 Constant propagation
[13:21:14] Phase 5 Sweep
[13:21:44] Phase 6 BUFG optimization
[13:21:44] Phase 7 Shift Register Optimization
[13:21:44] Phase 8 Post Processing Netlist
[13:22:45] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 05m 31s 

[13:22:45] Starting logic placement..
[13:22:45] Phase 1 Placer Initialization
[13:22:45] Phase 1.1 Placer Initialization Netlist Sorting
[13:24:45] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[13:25:15] Phase 1.3 Build Placer Netlist Model
[13:26:45] Phase 1.4 Constrain Clocks/Macros
[13:27:16] Phase 2 Global Placement
[13:27:16] Phase 2.1 Floorplanning
[13:27:46] Phase 2.1.1 Partition Driven Placement
[13:27:46] Phase 2.1.1.1 PBP: Partition Driven Placement
[13:27:46] Phase 2.1.1.2 PBP: Clock Region Placement
[13:28:16] Phase 2.1.1.3 PBP: Compute Congestion
[13:28:46] Phase 2.1.1.4 PBP: UpdateTiming
[13:28:46] Phase 2.1.1.5 PBP: Add part constraints
[13:28:46] Phase 2.2 Physical Synthesis After Floorplan
[13:29:16] Phase 2.3 Update Timing before SLR Path Opt
[13:29:16] Phase 2.4 Post-Processing in Floorplanning
[13:29:16] Phase 2.5 Global Placement Core
[13:37:18] Phase 2.5.1 UpdateTiming Before Physical Synthesis
[13:37:18] Phase 2.5.2 Physical Synthesis In Placer
[13:38:49] Phase 3 Detail Placement
[13:39:19] Phase 3.1 Commit Multi Column Macros
[13:39:19] Phase 3.2 Commit Most Macros & LUTRAMs
[13:39:49] Phase 3.3 Small Shape DP
[13:39:49] Phase 3.3.1 Small Shape Clustering
[13:40:19] Phase 3.3.2 Flow Legalize Slice Clusters
[13:40:19] Phase 3.3.3 Slice Area Swap
[13:40:19] Phase 3.3.3.1 Slice Area Swap Initial
[13:40:49] Phase 3.4 Place Remaining
[13:41:19] Phase 3.5 Re-assign LUT pins
[13:41:19] Phase 3.6 Pipeline Register Optimization
[13:41:19] Phase 3.7 Fast Optimization
[13:41:50] Phase 4 Post Placement Optimization and Clean-Up
[13:41:50] Phase 4.1 Post Commit Optimization
[13:42:50] Phase 4.1.1 Post Placement Optimization
[13:42:50] Phase 4.1.1.1 BUFG Insertion
[13:42:50] Phase 1 Physical Synthesis Initialization
[13:43:20] Phase 4.1.1.2 BUFG Replication
[13:43:20] Phase 4.1.1.3 Post Placement Timing Optimization
[13:44:20] Phase 4.1.1.4 Replication
[13:45:21] Phase 4.2 Post Placement Cleanup
[13:45:21] Phase 4.3 Placer Reporting
[13:45:21] Phase 4.3.1 Print Estimated Congestion
[13:45:21] Phase 4.4 Final Placement Cleanup
[13:47:21] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 24m 36s 

[13:47:21] Starting logic routing..
[13:47:51] Phase 1 Build RT Design
[13:48:52] Phase 2 Router Initialization
[13:48:52] Phase 2.1 Fix Topology Constraints
[13:49:22] Phase 2.2 Pre Route Cleanup
[13:49:22] Phase 2.3 Global Clock Net Routing
[13:49:52] Phase 2.4 Update Timing
[13:50:52] Phase 2.5 Update Timing for Bus Skew
[13:50:52] Phase 2.5.1 Update Timing
[13:51:22] Phase 3 Initial Routing
[13:51:22] Phase 3.1 Global Routing
[13:51:53] Phase 4 Rip-up And Reroute
[13:51:53] Phase 4.1 Global Iteration 0
[13:58:25] Phase 4.2 Global Iteration 1
[13:58:55] Phase 4.3 Global Iteration 2
[13:59:55] Phase 5 Delay and Skew Optimization
[13:59:55] Phase 5.1 Delay CleanUp
[13:59:55] Phase 5.1.1 Update Timing
[14:00:25] Phase 5.1.2 Update Timing
[14:00:55] Phase 5.2 Clock Skew Optimization
[14:00:55] Phase 6 Post Hold Fix
[14:00:55] Phase 6.1 Hold Fix Iter
[14:00:55] Phase 6.1.1 Update Timing
[14:01:25] Phase 7 Leaf Clock Prog Delay Opt
[14:01:56] Phase 8 Route finalize
[14:01:56] Phase 9 Verifying routed nets
[14:01:56] Phase 10 Depositing Routes
[14:02:26] Phase 11 Resolve XTalk
[14:02:26] Phase 12 Post Router Timing
[14:02:26] Phase 12.1 Update Timing
[14:02:56] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 15m 34s 

[14:02:56] Starting bitstream generation..
[14:02:56] Phase 13 Post-Route Event Processing
[14:09:28] Creating bitmap...
[14:13:59] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[14:13:59] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 11m 03s 
Check VPL, containing 15 checks, has run: 0 errors, 1 warning violation, 2 advisory violations
ADVISORY: [AUTO-FREQ-SCALING-08] For clock clk_kernel_00_unbuffered_net, the auto scaled frequency 328.2 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 300.0 MHz.
ADVISORY: [AUTO-FREQ-SCALING-08] For clock hbm_aclk, the auto scaled frequency 450.8 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 450.0 MHz.
WARNING: [PROFILING-04] You did not specify more than one SLR for tracing. This could impact timing.
[14:14:38] Run vpl: Step impl: Completed
[14:14:38] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [14:14:38] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:18 ; elapsed = 01:07:46 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 35360 ; free virtual = 241572
INFO: [v++ 60-1443] [14:14:38] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: ulp_ucs/aclk_kernel_01 = 500, Kernel (DATA) clock: ulp_ucs/aclk_kernel_00 = 300
INFO: [v++ 60-1453] Command Line: cf2sw -force-enable-memory DDR[0] -a /home/linker/hls_ccl/_x/link/int/address_map.xml -sdsl /home/linker/hls_ccl/_x/link/int/sdsl.dat -xclbin /home/linker/hls_ccl/_x/link/int/xclbin_orig.xml -rtd /home/linker/hls_ccl/_x/link/int/kernels.rtd -o /home/linker/hls_ccl/_x/link/int/kernels.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [14:14:40] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 35352 ; free virtual = 241565
INFO: [v++ 60-1443] [14:14:40] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/linker/hls_ccl/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/linker/hls_ccl/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/linker/hls_ccl/_x/link/int/kernels.rtd --append-section :JSON:/home/linker/hls_ccl/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/linker/hls_ccl/_x/link/int/kernels_xml.rtd --add-section BUILD_METADATA:JSON:/home/linker/hls_ccl/_x/link/int/kernels_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/linker/hls_ccl/_x/link/int/kernels.xml --add-section SYSTEM_METADATA:RAW:/home/linker/hls_ccl/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u280_gen3x16_xdma_1_202211_1 --output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
XRT Build Version: 2.15.225 (2023.1)
       Build Date: 2023-05-03 10:13:19
          Hash ID: adf27adb3cfadc6e4c41d6db814159f1329b24f3
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 1016 bytes
Format : JSON
File   : '/home/linker/hls_ccl/_x/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 56698002 bytes
Format : RAW
File   : '/home/linker/hls_ccl/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/linker/hls_ccl/_x/link/int/kernels_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3218 bytes
Format : JSON
File   : '/home/linker/hls_ccl/_x/link/int/kernels_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 15190 bytes
Format : RAW
File   : '/home/linker/hls_ccl/_x/link/int/kernels.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 30460 bytes
Format : RAW
File   : '/home/linker/hls_ccl/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (56778981 bytes) to the output file: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [14:14:40] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.09 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 35295 ; free virtual = 241561
INFO: [v++ 60-1443] [14:14:40] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.info --input /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [14:14:41] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.28 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 35292 ; free virtual = 241559
INFO: [v++ 60-1443] [14:14:41] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [14:14:41] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 35292 ; free virtual = 241559
Check POST-VPL, containing 1 checks, has run: 0 errors
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/linker/hls_ccl/_x/reports/link/system_estimate_kernels.xtxt
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.ltx
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/linker/hls_ccl/_x/reports/link/v++_link_kernels_guidance.html
	Timing Report: /home/linker/hls_ccl/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/linker/hls_ccl/_x/logs/link/vivado.log
	Steps Log File: /home/linker/hls_ccl/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 8m 13s
INFO: [v++ 60-1653] Closing dispatch client.
g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/host.o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.o -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/app_hw -Itemp -lxrt_coreutil -L./home/linker/hls_ccl/inc -L/opt/xilinx/Vitis_HLS/2023.1/lib -L/opt/xilinx/xrt/lib 


##########################################################################################################################
[14:14:51] run the code


[INFO] Running test for mode: hw
[INFO] Commandline arguments:
[    ] XCL bibnary file/home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
[    ] Input files
[INFO] CSV-file has correct format
[INFO] Number of edges: 24 number of nodes: 11
[INFO] Opening the target device: 0
[INFO] Loading XCLbin: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
[INFO] Size of egdes:  96 Bytes
[    ] Size of scores: 96 Bytes
[    ] Size of labels: 44 Bytes
[INFO] Allocate Buffer in Global Memory
[INFO] Fill input Buffers with data from CSV-file
[INFO] Synchronize input buffer data to device global memory
[INFO] Execute Kernel
[INFO] Read back data from Kernel
[INFO] Validate results
[    ]
[INFO] TEST PASSED
[    ]
[INFO] All results of the kernel match the expected results

[14:14:56] copy results back to condor/results




##########################################################################################################################
##########################################################################################################################
##########################################################################################################################



[14:14:57] kernel 1024
[14:14:57] make clean - to make sure that the code is compiled with the new parameters
[14:14:57] make - compile the code

g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/host.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/host.o
g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.o
v++ -g -c -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	-k CCL \
       	-I /home/linker/hls_ccl/inc /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/kernels
	Log files: /home/linker/hls_ccl/_x/logs/kernels
Running Dispatch Server on port: 3865
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary, at Wed Aug 14 14:15:14 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/kernels/v++_compile_kernels_guidance.html', at Wed Aug 14 14:15:14 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-242] Creating kernel: 'CCL'

===>The following messages were generated while  performing high-level synthesis for kernel: CCL Log file: /home/linker/hls_ccl/_x/kernels/CCL/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_16_1'
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 9, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_62_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_62_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_79_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_108_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_108_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_22_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/linker/hls_ccl/_x/reports/kernels/system_estimate_kernels.xtxt
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 59s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -g -l -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	/home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/link
	Log files: /home/linker/hls_ccl/_x/logs/link
Running Dispatch Server on port: 17127
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.link_summary, at Wed Aug 14 14:16:14 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/link/v++_link_kernels_guidance.html', at Wed Aug 14 14:16:14 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 82-4274] Default memory will be used for trace offload
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [14:16:17] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -keep -memory-for-trace DDR[0] --config /home/linker/hls_ccl/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target hw --output_dir /home/linker/hls_ccl/_x/link/int --temp_dir /home/linker/hls_ccl/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [14:16:17] build_xd_ip_db started: /opt/xilinx/Vitis/2023.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/linker/hls_ccl/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/linker/hls_ccl/_x/link/sys_link/iprepo/xilinx_com_hls_CCL_1_0,CCL -o /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [14:16:21] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 39470 ; free virtual = 245831
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [14:16:22] cfgen started: /opt/xilinx/Vitis/2023.1/bin/cfgen  -nk CCL:1:CCL -sp CCL.in_edge_from:HBM[0] -sp CCL.in_edge_to:HBM[1] -sp CCL.in_scores:HBM[2] -sp CCL.out_labels:HBM[0] -dpa_mem_offload true -dmclkid 0 -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, num: 1  {CCL}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_from, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_to, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_scores, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: out_labels, sptag: HBM[0]
INFO: [SYSTEM_LINK 82-37] [14:16:25] cfgen finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 39461 ; free virtual = 245822
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [14:16:25] cf2bd started: /opt/xilinx/Vitis/2023.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd --temp_dir /home/linker/hls_ccl/_x/link/sys_link --output_dir /home/linker/hls_ccl/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [14:16:27] cf2bd finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 39457 ; free virtual = 245823
INFO: [v++ 60-1441] [14:16:27] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 39519 ; free virtual = 245885
INFO: [v++ 60-1443] [14:16:27] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/linker/hls_ccl/_x/link/int/sdsl.dat -rtd /home/linker/hls_ccl/_x/link/int/cf2sw.rtd -nofilter /home/linker/hls_ccl/_x/link/int/cf2sw_full.rtd -xclbin /home/linker/hls_ccl/_x/link/int/xclbin_orig.xml -o /home/linker/hls_ccl/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [14:16:29] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 39521 ; free virtual = 245888
INFO: [v++ 60-1443] [14:16:29] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [14:16:30] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.14 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 39500 ; free virtual = 245867
INFO: [v++ 60-1443] [14:16:30] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_gen3x16_xdma_1_202211_1 -s -g --remote_ip_cache /home/linker/hls_ccl/.ipcache --trace_memory DDR[0] --output_dir /home/linker/hls_ccl/_x/link/int --log_dir /home/linker/hls_ccl/_x/logs/link --report_dir /home/linker/hls_ccl/_x/reports/link --config /home/linker/hls_ccl/_x/link/int/vplConfig.ini -k /home/linker/hls_ccl/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/linker/hls_ccl/_x/link --no-info --iprepo /home/linker/hls_ccl/_x/link/int/xo/ip_repo/xilinx_com_hls_CCL_1_0 --messageDb /home/linker/hls_ccl/_x/link/run_link/vpl.pb /home/linker/hls_ccl/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link

****** vpl v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/linker/hls_ccl/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2023.1
INFO: [VPL 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/linker/hls_ccl/_x/link/vivado/vpl/.local/hw_platform
[14:16:37] Run vpl: Step create_project: Started
Creating Vivado project.
[14:16:40] Run vpl: Step create_project: Completed
[14:16:40] Run vpl: Step create_bd: Started
[14:16:56] Run vpl: Step create_bd: Completed
[14:16:56] Run vpl: Step update_bd: Started
WARNING: [VPL-1] Memory profiling was requested on DDR[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on DDR[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Profiling of HBM is not supported.
WARNING: [VPL-1] Memory profiling was requested on HOST[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[2] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[3] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[4] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[5] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] The use of profile options turned on trace, which uses a memory resource in one SLR; however kernels or compute units could potentially be located in multiple SLRs. This may impact timing due to SLR crossing. To improve timing, please consider implementing trace memory in every SLRs used via the linker option: --profile.trace_memory <memory>:<SLR>. SLRs present on the design : SLR0 SLR1 SLR2
[14:18:06] Run vpl: Step update_bd: Completed
[14:18:06] Run vpl: Step generate_target: Started
[14:19:21] Run vpl: Step generate_target: RUNNING...
[14:19:23] Run vpl: Step generate_target: Completed
[14:19:23] Run vpl: Step config_hw_runs: Started
[14:19:24] Run vpl: Step config_hw_runs: Completed
[14:19:24] Run vpl: Step synth: Started
[14:19:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[14:20:25] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[14:20:55] Top-level synthesis in progress.
[14:21:20] Run vpl: Step synth: Completed
[14:21:20] Run vpl: Step impl: Started
[14:26:52] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 10m 21s 

[14:26:52] Starting logic optimization..
[14:27:22] Phase 1 Generate And Synthesize MIG Cores
[14:29:22] Phase 2 Generate And Synthesize Debug Cores
[14:30:22] Phase 3 Retarget
[14:30:52] Phase 4 Constant propagation
[14:30:52] Phase 5 Sweep
[14:31:23] Phase 6 BUFG optimization
[14:31:23] Phase 7 Shift Register Optimization
[14:31:53] Phase 8 Post Processing Netlist
[14:32:23] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 05m 31s 

[14:32:23] Starting logic placement..
[14:32:23] Phase 1 Placer Initialization
[14:32:23] Phase 1.1 Placer Initialization Netlist Sorting
[14:34:23] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[14:35:23] Phase 1.3 Build Placer Netlist Model
[14:36:54] Phase 1.4 Constrain Clocks/Macros
[14:36:54] Phase 2 Global Placement
[14:36:54] Phase 2.1 Floorplanning
[14:37:24] Phase 2.1.1 Partition Driven Placement
[14:37:24] Phase 2.1.1.1 PBP: Partition Driven Placement
[14:37:54] Phase 2.1.1.2 PBP: Clock Region Placement
[14:38:24] Phase 2.1.1.3 PBP: Compute Congestion
[14:38:24] Phase 2.1.1.4 PBP: UpdateTiming
[14:38:24] Phase 2.1.1.5 PBP: Add part constraints
[14:38:54] Phase 2.2 Physical Synthesis After Floorplan
[14:38:54] Phase 2.3 Update Timing before SLR Path Opt
[14:38:54] Phase 2.4 Post-Processing in Floorplanning
[14:38:54] Phase 2.5 Global Placement Core
[14:46:57] Phase 2.5.1 UpdateTiming Before Physical Synthesis
[14:46:57] Phase 2.5.2 Physical Synthesis In Placer
[14:48:27] Phase 3 Detail Placement
[14:48:27] Phase 3.1 Commit Multi Column Macros
[14:48:57] Phase 3.2 Commit Most Macros & LUTRAMs
[14:49:27] Phase 3.3 Small Shape DP
[14:49:27] Phase 3.3.1 Small Shape Clustering
[14:49:57] Phase 3.3.2 Flow Legalize Slice Clusters
[14:49:57] Phase 3.3.3 Slice Area Swap
[14:49:57] Phase 3.3.3.1 Slice Area Swap Initial
[14:50:28] Phase 3.4 Place Remaining
[14:50:58] Phase 3.5 Re-assign LUT pins
[14:50:58] Phase 3.6 Pipeline Register Optimization
[14:50:58] Phase 3.7 Fast Optimization
[14:51:28] Phase 4 Post Placement Optimization and Clean-Up
[14:51:28] Phase 4.1 Post Commit Optimization
[14:52:28] Phase 4.1.1 Post Placement Optimization
[14:52:28] Phase 4.1.1.1 BUFG Insertion
[14:52:28] Phase 1 Physical Synthesis Initialization
[14:52:58] Phase 4.1.1.2 BUFG Replication
[14:52:58] Phase 4.1.1.3 Post Placement Timing Optimization
[14:53:59] Phase 4.1.1.4 Replication
[14:54:59] Phase 4.2 Post Placement Cleanup
[14:54:59] Phase 4.3 Placer Reporting
[14:54:59] Phase 4.3.1 Print Estimated Congestion
[14:54:59] Phase 4.4 Final Placement Cleanup
[14:57:00] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 24m 36s 

[14:57:00] Starting logic routing..
[14:57:30] Phase 1 Build RT Design
[14:59:00] Phase 2 Router Initialization
[14:59:00] Phase 2.1 Fix Topology Constraints
[14:59:00] Phase 2.2 Pre Route Cleanup
[14:59:00] Phase 2.3 Global Clock Net Routing
[14:59:30] Phase 2.4 Update Timing
[15:00:31] Phase 2.5 Update Timing for Bus Skew
[15:00:31] Phase 2.5.1 Update Timing
[15:01:01] Phase 3 Initial Routing
[15:01:01] Phase 3.1 Global Routing
[15:01:31] Phase 4 Rip-up And Reroute
[15:01:31] Phase 4.1 Global Iteration 0
[15:06:33] Phase 4.2 Global Iteration 1
[15:07:03] Phase 4.3 Global Iteration 2
[15:08:03] Phase 5 Delay and Skew Optimization
[15:08:03] Phase 5.1 Delay CleanUp
[15:08:03] Phase 5.1.1 Update Timing
[15:08:33] Phase 5.1.2 Update Timing
[15:09:03] Phase 5.2 Clock Skew Optimization
[15:09:03] Phase 6 Post Hold Fix
[15:09:03] Phase 6.1 Hold Fix Iter
[15:09:03] Phase 6.1.1 Update Timing
[15:09:34] Phase 7 Leaf Clock Prog Delay Opt
[15:10:04] Phase 8 Route finalize
[15:10:04] Phase 9 Verifying routed nets
[15:10:34] Phase 10 Depositing Routes
[15:10:34] Phase 11 Resolve XTalk
[15:10:34] Phase 12 Post Router Timing
[15:10:34] Phase 12.1 Update Timing
[15:11:04] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 14m 04s 

[15:11:04] Starting bitstream generation..
[15:11:04] Phase 13 Post-Route Event Processing
[15:17:36] Creating bitmap...
[15:22:38] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[15:22:38] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 11m 33s 
Check VPL, containing 15 checks, has run: 0 errors, 1 warning violation, 2 advisory violations
WARNING: [PROFILING-04] You did not specify more than one SLR for tracing. This could impact timing.
ADVISORY: [AUTO-FREQ-SCALING-08] For clock clk_kernel_00_unbuffered_net, the auto scaled frequency 311.1 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 300.0 MHz.
ADVISORY: [AUTO-FREQ-SCALING-08] For clock hbm_aclk, the auto scaled frequency 454.3 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 450.0 MHz.
[15:23:15] Run vpl: Step impl: Completed
[15:23:16] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [15:23:16] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:18 ; elapsed = 01:06:46 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 23118 ; free virtual = 232831
INFO: [v++ 60-1443] [15:23:16] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: ulp_ucs/aclk_kernel_01 = 500, Kernel (DATA) clock: ulp_ucs/aclk_kernel_00 = 300
INFO: [v++ 60-1453] Command Line: cf2sw -force-enable-memory DDR[0] -a /home/linker/hls_ccl/_x/link/int/address_map.xml -sdsl /home/linker/hls_ccl/_x/link/int/sdsl.dat -xclbin /home/linker/hls_ccl/_x/link/int/xclbin_orig.xml -rtd /home/linker/hls_ccl/_x/link/int/kernels.rtd -o /home/linker/hls_ccl/_x/link/int/kernels.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [15:23:18] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 23149 ; free virtual = 232864
INFO: [v++ 60-1443] [15:23:18] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/linker/hls_ccl/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/linker/hls_ccl/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/linker/hls_ccl/_x/link/int/kernels.rtd --append-section :JSON:/home/linker/hls_ccl/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/linker/hls_ccl/_x/link/int/kernels_xml.rtd --add-section BUILD_METADATA:JSON:/home/linker/hls_ccl/_x/link/int/kernels_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/linker/hls_ccl/_x/link/int/kernels.xml --add-section SYSTEM_METADATA:RAW:/home/linker/hls_ccl/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u280_gen3x16_xdma_1_202211_1 --output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
XRT Build Version: 2.15.225 (2023.1)
       Build Date: 2023-05-03 10:13:19
          Hash ID: adf27adb3cfadc6e4c41d6db814159f1329b24f3
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 1016 bytes
Format : JSON
File   : '/home/linker/hls_ccl/_x/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 55449442 bytes
Format : RAW
File   : '/home/linker/hls_ccl/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/linker/hls_ccl/_x/link/int/kernels_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3218 bytes
Format : JSON
File   : '/home/linker/hls_ccl/_x/link/int/kernels_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 15190 bytes
Format : RAW
File   : '/home/linker/hls_ccl/_x/link/int/kernels.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 30464 bytes
Format : RAW
File   : '/home/linker/hls_ccl/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (55530421 bytes) to the output file: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [15:23:18] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 23096 ; free virtual = 232863
INFO: [v++ 60-1443] [15:23:18] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.info --input /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [15:23:18] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.29 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 23101 ; free virtual = 232868
INFO: [v++ 60-1443] [15:23:18] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [15:23:18] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 23101 ; free virtual = 232868
Check POST-VPL, containing 1 checks, has run: 0 errors
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/linker/hls_ccl/_x/reports/link/system_estimate_kernels.xtxt
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.ltx
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/linker/hls_ccl/_x/reports/link/v++_link_kernels_guidance.html
	Timing Report: /home/linker/hls_ccl/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/linker/hls_ccl/_x/logs/link/vivado.log
	Steps Log File: /home/linker/hls_ccl/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 7m 14s
INFO: [v++ 60-1653] Closing dispatch client.
g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/host.o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.o -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/app_hw -Itemp -lxrt_coreutil -L./home/linker/hls_ccl/inc -L/opt/xilinx/Vitis_HLS/2023.1/lib -L/opt/xilinx/xrt/lib 


##########################################################################################################################
[15:23:28] run the code


[INFO] Running test for mode: hw
[INFO] Commandline arguments:
[    ] XCL bibnary file/home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
[    ] Input files
[INFO] CSV-file has correct format
[INFO] Number of edges: 24 number of nodes: 11
[INFO] Opening the target device: 0
[INFO] Loading XCLbin: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
[INFO] Size of egdes:  96 Bytes
[    ] Size of scores: 96 Bytes
[    ] Size of labels: 44 Bytes
[INFO] Allocate Buffer in Global Memory
[INFO] Fill input Buffers with data from CSV-file
[INFO] Synchronize input buffer data to device global memory
[INFO] Execute Kernel
[INFO] Read back data from Kernel
[INFO] Validate results
[    ]
[INFO] TEST PASSED
[    ]
[INFO] All results of the kernel match the expected results

[15:23:34] copy results back to condor/results




##########################################################################################################################
##########################################################################################################################
##########################################################################################################################



[15:23:35] kernel 2048
[15:23:35] make clean - to make sure that the code is compiled with the new parameters
[15:23:35] make - compile the code

g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/host.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/host.o
g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.o
v++ -g -c -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	-k CCL \
       	-I /home/linker/hls_ccl/inc /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/kernels
	Log files: /home/linker/hls_ccl/_x/logs/kernels
Running Dispatch Server on port: 16881
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary, at Wed Aug 14 15:23:51 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/kernels/v++_compile_kernels_guidance.html', at Wed Aug 14 15:23:51 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-242] Creating kernel: 'CCL'

===>The following messages were generated while  performing high-level synthesis for kernel: CCL Log file: /home/linker/hls_ccl/_x/kernels/CCL/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_16_1'
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 9, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_62_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_62_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_79_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_108_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_108_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_22_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/linker/hls_ccl/_x/reports/kernels/system_estimate_kernels.xtxt
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 0s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -g -l -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	/home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/link
	Log files: /home/linker/hls_ccl/_x/logs/link
Running Dispatch Server on port: 3153
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.link_summary, at Wed Aug 14 15:24:52 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/link/v++_link_kernels_guidance.html', at Wed Aug 14 15:24:52 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 82-4274] Default memory will be used for trace offload
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [15:24:54] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -keep -memory-for-trace DDR[0] --config /home/linker/hls_ccl/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target hw --output_dir /home/linker/hls_ccl/_x/link/int --temp_dir /home/linker/hls_ccl/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [15:24:55] build_xd_ip_db started: /opt/xilinx/Vitis/2023.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/linker/hls_ccl/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/linker/hls_ccl/_x/link/sys_link/iprepo/xilinx_com_hls_CCL_1_0,CCL -o /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [15:24:59] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 27242 ; free virtual = 237110
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [15:24:59] cfgen started: /opt/xilinx/Vitis/2023.1/bin/cfgen  -nk CCL:1:CCL -sp CCL.in_edge_from:HBM[0] -sp CCL.in_edge_to:HBM[1] -sp CCL.in_scores:HBM[2] -sp CCL.out_labels:HBM[0] -dpa_mem_offload true -dmclkid 0 -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, num: 1  {CCL}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_from, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_to, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_scores, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: out_labels, sptag: HBM[0]
INFO: [SYSTEM_LINK 82-37] [15:25:03] cfgen finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 27231 ; free virtual = 237099
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [15:25:03] cf2bd started: /opt/xilinx/Vitis/2023.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd --temp_dir /home/linker/hls_ccl/_x/link/sys_link --output_dir /home/linker/hls_ccl/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [15:25:05] cf2bd finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 27213 ; free virtual = 237086
INFO: [v++ 60-1441] [15:25:05] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 27275 ; free virtual = 237148
INFO: [v++ 60-1443] [15:25:05] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/linker/hls_ccl/_x/link/int/sdsl.dat -rtd /home/linker/hls_ccl/_x/link/int/cf2sw.rtd -nofilter /home/linker/hls_ccl/_x/link/int/cf2sw_full.rtd -xclbin /home/linker/hls_ccl/_x/link/int/xclbin_orig.xml -o /home/linker/hls_ccl/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [15:25:07] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 27271 ; free virtual = 237145
INFO: [v++ 60-1443] [15:25:07] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [15:25:08] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.14 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 27249 ; free virtual = 237123
INFO: [v++ 60-1443] [15:25:08] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_gen3x16_xdma_1_202211_1 -s -g --remote_ip_cache /home/linker/hls_ccl/.ipcache --trace_memory DDR[0] --output_dir /home/linker/hls_ccl/_x/link/int --log_dir /home/linker/hls_ccl/_x/logs/link --report_dir /home/linker/hls_ccl/_x/reports/link --config /home/linker/hls_ccl/_x/link/int/vplConfig.ini -k /home/linker/hls_ccl/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/linker/hls_ccl/_x/link --no-info --iprepo /home/linker/hls_ccl/_x/link/int/xo/ip_repo/xilinx_com_hls_CCL_1_0 --messageDb /home/linker/hls_ccl/_x/link/run_link/vpl.pb /home/linker/hls_ccl/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link

****** vpl v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/linker/hls_ccl/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2023.1
INFO: [VPL 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/linker/hls_ccl/_x/link/vivado/vpl/.local/hw_platform
[15:25:15] Run vpl: Step create_project: Started
Creating Vivado project.
[15:25:18] Run vpl: Step create_project: Completed
[15:25:18] Run vpl: Step create_bd: Started
[15:25:34] Run vpl: Step create_bd: Completed
[15:25:34] Run vpl: Step update_bd: Started
WARNING: [VPL-1] Memory profiling was requested on DDR[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on DDR[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Profiling of HBM is not supported.
WARNING: [VPL-1] Memory profiling was requested on HOST[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[2] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[3] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[4] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[5] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] The use of profile options turned on trace, which uses a memory resource in one SLR; however kernels or compute units could potentially be located in multiple SLRs. This may impact timing due to SLR crossing. To improve timing, please consider implementing trace memory in every SLRs used via the linker option: --profile.trace_memory <memory>:<SLR>. SLRs present on the design : SLR0 SLR1 SLR2
[15:26:49] Run vpl: Step update_bd: Completed
[15:26:49] Run vpl: Step generate_target: Started
[15:28:04] Run vpl: Step generate_target: RUNNING...
[15:28:10] Run vpl: Step generate_target: Completed
[15:28:10] Run vpl: Step config_hw_runs: Started
[15:28:11] Run vpl: Step config_hw_runs: Completed
[15:28:11] Run vpl: Step synth: Started
[15:28:42] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[15:29:02] Run vpl: Step synth: Completed
[15:29:02] Run vpl: Step impl: Started
[15:35:04] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 09m 55s 

[15:35:04] Starting logic optimization..
[15:35:34] Phase 1 Generate And Synthesize MIG Cores
[15:37:34] Phase 2 Generate And Synthesize Debug Cores
[15:38:34] Phase 3 Retarget
[15:38:34] Phase 4 Constant propagation
[15:39:04] Phase 5 Sweep
[15:39:34] Phase 6 BUFG optimization
[15:39:34] Phase 7 Shift Register Optimization
[15:39:34] Phase 8 Post Processing Netlist
[15:40:35] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 05m 30s 

[15:40:35] Starting logic placement..
[15:40:35] Phase 1 Placer Initialization
[15:40:35] Phase 1.1 Placer Initialization Netlist Sorting
[15:42:35] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[15:43:05] Phase 1.3 Build Placer Netlist Model
[15:44:35] Phase 1.4 Constrain Clocks/Macros
[15:45:05] Phase 2 Global Placement
[15:45:05] Phase 2.1 Floorplanning
[15:45:35] Phase 2.1.1 Partition Driven Placement
[15:45:35] Phase 2.1.1.1 PBP: Partition Driven Placement
[15:46:06] Phase 2.1.1.2 PBP: Clock Region Placement
[15:46:36] Phase 2.1.1.3 PBP: Compute Congestion
[15:46:36] Phase 2.1.1.4 PBP: UpdateTiming
[15:46:36] Phase 2.1.1.5 PBP: Add part constraints
[15:47:06] Phase 2.2 Physical Synthesis After Floorplan
[15:47:06] Phase 2.3 Update Timing before SLR Path Opt
[15:47:06] Phase 2.4 Post-Processing in Floorplanning
[15:47:06] Phase 2.5 Global Placement Core
[15:55:38] Phase 2.5.1 UpdateTiming Before Physical Synthesis
[15:55:38] Phase 2.5.2 Physical Synthesis In Placer
[15:57:09] Phase 3 Detail Placement
[15:57:39] Phase 3.1 Commit Multi Column Macros
[15:57:39] Phase 3.2 Commit Most Macros & LUTRAMs
[15:58:09] Phase 3.3 Small Shape DP
[15:58:09] Phase 3.3.1 Small Shape Clustering
[15:58:39] Phase 3.3.2 Flow Legalize Slice Clusters
[15:58:39] Phase 3.3.3 Slice Area Swap
[15:58:39] Phase 3.3.3.1 Slice Area Swap Initial
[15:59:09] Phase 3.4 Place Remaining
[15:59:39] Phase 3.5 Re-assign LUT pins
[15:59:39] Phase 3.6 Pipeline Register Optimization
[15:59:39] Phase 3.7 Fast Optimization
[16:00:40] Phase 4 Post Placement Optimization and Clean-Up
[16:00:40] Phase 4.1 Post Commit Optimization
[16:01:10] Phase 4.1.1 Post Placement Optimization
[16:01:10] Phase 4.1.1.1 BUFG Insertion
[16:01:10] Phase 1 Physical Synthesis Initialization
[16:01:40] Phase 4.1.1.2 BUFG Replication
[16:01:40] Phase 4.1.1.3 Post Placement Timing Optimization
[16:03:40] Phase 4.1.1.4 Replication
[16:04:11] Phase 4.2 Post Placement Cleanup
[16:04:11] Phase 4.3 Placer Reporting
[16:04:11] Phase 4.3.1 Print Estimated Congestion
[16:04:41] Phase 4.4 Final Placement Cleanup
[16:06:41] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 26m 06s 

[16:06:41] Starting logic routing..
[16:07:11] Phase 1 Build RT Design
[16:08:12] Phase 2 Router Initialization
[16:08:42] Phase 2.1 Fix Topology Constraints
[16:08:42] Phase 2.2 Pre Route Cleanup
[16:08:42] Phase 2.3 Global Clock Net Routing
[16:09:12] Phase 2.4 Update Timing
[16:10:12] Phase 2.5 Update Timing for Bus Skew
[16:10:12] Phase 2.5.1 Update Timing
[16:10:43] Phase 3 Initial Routing
[16:10:43] Phase 3.1 Global Routing
[16:11:43] Phase 4 Rip-up And Reroute
[16:11:43] Phase 4.1 Global Iteration 0
[16:18:45] Phase 4.2 Global Iteration 1
[16:19:15] Phase 4.3 Global Iteration 2
[16:20:16] Phase 5 Delay and Skew Optimization
[16:20:16] Phase 5.1 Delay CleanUp
[16:20:16] Phase 5.1.1 Update Timing
[16:20:46] Phase 5.1.2 Update Timing
[16:21:16] Phase 5.2 Clock Skew Optimization
[16:21:16] Phase 6 Post Hold Fix
[16:21:16] Phase 6.1 Hold Fix Iter
[16:21:16] Phase 6.1.1 Update Timing
[16:21:46] Phase 7 Leaf Clock Prog Delay Opt
[16:22:16] Phase 8 Route finalize
[16:22:46] Phase 9 Verifying routed nets
[16:22:46] Phase 10 Depositing Routes
[16:23:16] Phase 11 Resolve XTalk
[16:23:16] Phase 12 Post Router Timing
[16:23:16] Phase 12.1 Update Timing
[16:23:47] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 17m 05s 

[16:23:47] Starting bitstream generation..
[16:23:47] Phase 13 Post-Route Event Processing
[16:30:18] Creating bitmap...
[16:35:20] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[16:35:20] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 11m 33s 
Check VPL, containing 15 checks, has run: 0 errors, 1 warning violation, 2 advisory violations
WARNING: [PROFILING-04] You did not specify more than one SLR for tracing. This could impact timing.
ADVISORY: [AUTO-FREQ-SCALING-08] For clock clk_kernel_00_unbuffered_net, the auto scaled frequency 318.5 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 300.0 MHz.
ADVISORY: [AUTO-FREQ-SCALING-08] For clock hbm_aclk, the auto scaled frequency 454.7 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 450.0 MHz.
[16:35:57] Run vpl: Step impl: Completed
[16:35:58] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [16:35:58] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:19 ; elapsed = 01:10:51 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 28898 ; free virtual = 242156
INFO: [v++ 60-1443] [16:35:58] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: ulp_ucs/aclk_kernel_01 = 500, Kernel (DATA) clock: ulp_ucs/aclk_kernel_00 = 300
INFO: [v++ 60-1453] Command Line: cf2sw -force-enable-memory DDR[0] -a /home/linker/hls_ccl/_x/link/int/address_map.xml -sdsl /home/linker/hls_ccl/_x/link/int/sdsl.dat -xclbin /home/linker/hls_ccl/_x/link/int/xclbin_orig.xml -rtd /home/linker/hls_ccl/_x/link/int/kernels.rtd -o /home/linker/hls_ccl/_x/link/int/kernels.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [16:36:00] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 28988 ; free virtual = 242246
INFO: [v++ 60-1443] [16:36:00] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/linker/hls_ccl/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/linker/hls_ccl/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/linker/hls_ccl/_x/link/int/kernels.rtd --append-section :JSON:/home/linker/hls_ccl/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/linker/hls_ccl/_x/link/int/kernels_xml.rtd --add-section BUILD_METADATA:JSON:/home/linker/hls_ccl/_x/link/int/kernels_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/linker/hls_ccl/_x/link/int/kernels.xml --add-section SYSTEM_METADATA:RAW:/home/linker/hls_ccl/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u280_gen3x16_xdma_1_202211_1 --output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
XRT Build Version: 2.15.225 (2023.1)
       Build Date: 2023-05-03 10:13:19
          Hash ID: adf27adb3cfadc6e4c41d6db814159f1329b24f3
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 1016 bytes
Format : JSON
File   : '/home/linker/hls_ccl/_x/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 56091378 bytes
Format : RAW
File   : '/home/linker/hls_ccl/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/linker/hls_ccl/_x/link/int/kernels_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3218 bytes
Format : JSON
File   : '/home/linker/hls_ccl/_x/link/int/kernels_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 15190 bytes
Format : RAW
File   : '/home/linker/hls_ccl/_x/link/int/kernels.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 30464 bytes
Format : RAW
File   : '/home/linker/hls_ccl/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (56172357 bytes) to the output file: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [16:36:00] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.09 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 28949 ; free virtual = 242261
INFO: [v++ 60-1443] [16:36:00] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.info --input /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [16:36:01] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.29 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 28959 ; free virtual = 242270
INFO: [v++ 60-1443] [16:36:01] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [16:36:01] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 28959 ; free virtual = 242270
Check POST-VPL, containing 1 checks, has run: 0 errors
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/linker/hls_ccl/_x/reports/link/system_estimate_kernels.xtxt
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.ltx
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/linker/hls_ccl/_x/reports/link/v++_link_kernels_guidance.html
	Timing Report: /home/linker/hls_ccl/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/linker/hls_ccl/_x/logs/link/vivado.log
	Steps Log File: /home/linker/hls_ccl/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 11m 18s
INFO: [v++ 60-1653] Closing dispatch client.
g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/host.o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.o -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/app_hw -Itemp -lxrt_coreutil -L./home/linker/hls_ccl/inc -L/opt/xilinx/Vitis_HLS/2023.1/lib -L/opt/xilinx/xrt/lib 


##########################################################################################################################
[16:36:11] run the code


[INFO] Running test for mode: hw
[INFO] Commandline arguments:
[    ] XCL bibnary file/home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
[    ] Input files
[INFO] CSV-file has correct format
[INFO] Number of edges: 24 number of nodes: 11
[INFO] Opening the target device: 0
[INFO] Loading XCLbin: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
[INFO] Size of egdes:  96 Bytes
[    ] Size of scores: 96 Bytes
[    ] Size of labels: 44 Bytes
[INFO] Allocate Buffer in Global Memory
[INFO] Fill input Buffers with data from CSV-file
[INFO] Synchronize input buffer data to device global memory
[INFO] Execute Kernel
[INFO] Read back data from Kernel
[INFO] Validate results
[    ]
[INFO] TEST PASSED
[    ]
[INFO] All results of the kernel match the expected results

[16:36:16] copy results back to condor/results

execute ./condor_scale_maxNodes.sh for HW-execution
copy each kernel into inc-directory
make clean - to make sure that the code is compiled with the new parameters
make - compile the code
run the code
copy results back to condor/results



##########################################################################################################################
##########################################################################################################################
##########################################################################################################################



[16:51:48] kernel 4096
[16:51:48] make clean - to make sure that the code is compiled with the new parameters
[16:51:48] make - compile the code

g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/host.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/host.o
g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.o
v++ -g -c -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	-k CCL \
       	-I /home/linker/hls_ccl/inc /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/kernels
	Log files: /home/linker/hls_ccl/_x/logs/kernels
Running Dispatch Server on port: 10471
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary, at Wed Aug 14 16:52:04 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/kernels/v++_compile_kernels_guidance.html', at Wed Aug 14 16:52:04 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-242] Creating kernel: 'CCL'

===>The following messages were generated while  performing high-level synthesis for kernel: CCL Log file: /home/linker/hls_ccl/_x/kernels/CCL/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_16_1'
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 11, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_53_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_62_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_62_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_79_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_96_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_108_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_108_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_22_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/linker/hls_ccl/_x/reports/kernels/system_estimate_kernels.xtxt
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 0s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -g -l -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	/home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/link
	Log files: /home/linker/hls_ccl/_x/logs/link
Running Dispatch Server on port: 29699
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.link_summary, at Wed Aug 14 16:53:05 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/link/v++_link_kernels_guidance.html', at Wed Aug 14 16:53:05 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 82-4274] Default memory will be used for trace offload
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [16:53:07] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -keep -memory-for-trace DDR[0] --config /home/linker/hls_ccl/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target hw --output_dir /home/linker/hls_ccl/_x/link/int --temp_dir /home/linker/hls_ccl/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [16:53:08] build_xd_ip_db started: /opt/xilinx/Vitis/2023.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/linker/hls_ccl/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/linker/hls_ccl/_x/link/sys_link/iprepo/xilinx_com_hls_CCL_1_0,CCL -o /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [16:53:12] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 32684 ; free virtual = 242474
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [16:53:12] cfgen started: /opt/xilinx/Vitis/2023.1/bin/cfgen  -nk CCL:1:CCL -sp CCL.in_edge_from:HBM[0] -sp CCL.in_edge_to:HBM[1] -sp CCL.in_scores:HBM[2] -sp CCL.out_labels:HBM[0] -dpa_mem_offload true -dmclkid 0 -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, num: 1  {CCL}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_from, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_to, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_scores, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: out_labels, sptag: HBM[0]
INFO: [SYSTEM_LINK 82-37] [16:53:16] cfgen finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 32656 ; free virtual = 242480
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [16:53:16] cf2bd started: /opt/xilinx/Vitis/2023.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd --temp_dir /home/linker/hls_ccl/_x/link/sys_link --output_dir /home/linker/hls_ccl/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [16:53:18] cf2bd finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 32640 ; free virtual = 242470
INFO: [v++ 60-1441] [16:53:18] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 32702 ; free virtual = 242532
INFO: [v++ 60-1443] [16:53:18] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/linker/hls_ccl/_x/link/int/sdsl.dat -rtd /home/linker/hls_ccl/_x/link/int/cf2sw.rtd -nofilter /home/linker/hls_ccl/_x/link/int/cf2sw_full.rtd -xclbin /home/linker/hls_ccl/_x/link/int/xclbin_orig.xml -o /home/linker/hls_ccl/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [16:53:20] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 32681 ; free virtual = 242523
INFO: [v++ 60-1443] [16:53:20] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [16:53:20] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.16 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 32666 ; free virtual = 242509
INFO: [v++ 60-1443] [16:53:20] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_gen3x16_xdma_1_202211_1 -s -g --remote_ip_cache /home/linker/hls_ccl/.ipcache --trace_memory DDR[0] --output_dir /home/linker/hls_ccl/_x/link/int --log_dir /home/linker/hls_ccl/_x/logs/link --report_dir /home/linker/hls_ccl/_x/reports/link --config /home/linker/hls_ccl/_x/link/int/vplConfig.ini -k /home/linker/hls_ccl/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/linker/hls_ccl/_x/link --no-info --iprepo /home/linker/hls_ccl/_x/link/int/xo/ip_repo/xilinx_com_hls_CCL_1_0 --messageDb /home/linker/hls_ccl/_x/link/run_link/vpl.pb /home/linker/hls_ccl/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link

****** vpl v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/linker/hls_ccl/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2023.1
INFO: [VPL 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/linker/hls_ccl/_x/link/vivado/vpl/.local/hw_platform
[16:53:28] Run vpl: Step create_project: Started
Creating Vivado project.
[16:53:31] Run vpl: Step create_project: Completed
[16:53:31] Run vpl: Step create_bd: Started
[16:53:49] Run vpl: Step create_bd: Completed
[16:53:49] Run vpl: Step update_bd: Started
WARNING: [VPL-1] Memory profiling was requested on DDR[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on DDR[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Profiling of HBM is not supported.
WARNING: [VPL-1] Memory profiling was requested on HOST[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[2] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[3] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[4] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[5] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] The use of profile options turned on trace, which uses a memory resource in one SLR; however kernels or compute units could potentially be located in multiple SLRs. This may impact timing due to SLR crossing. To improve timing, please consider implementing trace memory in every SLRs used via the linker option: --profile.trace_memory <memory>:<SLR>. SLRs present on the design : SLR0 SLR1 SLR2
[16:55:04] Run vpl: Step update_bd: Completed
[16:55:04] Run vpl: Step generate_target: Started
[16:56:20] Run vpl: Step generate_target: RUNNING...
[16:56:22] Run vpl: Step generate_target: Completed
[16:56:22] Run vpl: Step config_hw_runs: Started
[16:56:23] Run vpl: Step config_hw_runs: Completed
[16:56:23] Run vpl: Step synth: Started
[16:56:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[16:57:24] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[16:57:54] Top-level synthesis in progress.
[16:58:28] Run vpl: Step synth: Completed
[16:58:28] Run vpl: Step impl: Started
[17:04:30] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 11m 08s 

[17:04:30] Starting logic optimization..
[17:05:00] Phase 1 Generate And Synthesize MIG Cores
[17:07:00] Phase 2 Generate And Synthesize Debug Cores
[17:08:00] Phase 3 Retarget
[17:08:31] Phase 4 Constant propagation
[17:08:31] Phase 5 Sweep
[17:09:01] Phase 6 BUFG optimization
[17:09:01] Phase 7 Shift Register Optimization
[17:09:31] Phase 8 Post Processing Netlist
[17:10:01] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 05m 31s 

[17:10:01] Starting logic placement..
[17:10:31] Phase 1 Placer Initialization
[17:10:31] Phase 1.1 Placer Initialization Netlist Sorting
[17:12:31] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[17:13:02] Phase 1.3 Build Placer Netlist Model
[17:15:02] Phase 1.4 Constrain Clocks/Macros
[17:15:02] Phase 2 Global Placement
[17:15:02] Phase 2.1 Floorplanning
[17:15:32] Phase 2.1.1 Partition Driven Placement
[17:15:32] Phase 2.1.1.1 PBP: Partition Driven Placement
[17:16:02] Phase 2.1.1.2 PBP: Clock Region Placement
[17:16:32] Phase 2.1.1.3 PBP: Compute Congestion
[17:16:32] Phase 2.1.1.4 PBP: UpdateTiming
[17:17:03] Phase 2.1.1.5 PBP: Add part constraints
[17:17:03] Phase 2.2 Physical Synthesis After Floorplan
[17:17:33] Phase 2.3 Update Timing before SLR Path Opt
[17:17:33] Phase 2.4 Post-Processing in Floorplanning
[17:17:33] Phase 2.5 Global Placement Core
[17:26:05] Phase 2.5.1 UpdateTiming Before Physical Synthesis
[17:26:05] Phase 2.5.2 Physical Synthesis In Placer
[17:27:36] Phase 3 Detail Placement
[17:27:36] Phase 3.1 Commit Multi Column Macros
[17:27:36] Phase 3.2 Commit Most Macros & LUTRAMs
[17:28:36] Phase 3.3 Small Shape DP
[17:28:36] Phase 3.3.1 Small Shape Clustering
[17:29:06] Phase 3.3.2 Flow Legalize Slice Clusters
[17:29:06] Phase 3.3.3 Slice Area Swap
[17:29:06] Phase 3.3.3.1 Slice Area Swap Initial
[17:29:36] Phase 3.4 Place Remaining
[17:29:36] Phase 3.5 Re-assign LUT pins
[17:30:07] Phase 3.6 Pipeline Register Optimization
[17:30:07] Phase 3.7 Fast Optimization
[17:30:37] Phase 4 Post Placement Optimization and Clean-Up
[17:30:37] Phase 4.1 Post Commit Optimization
[17:31:37] Phase 4.1.1 Post Placement Optimization
[17:31:37] Phase 4.1.1.1 BUFG Insertion
[17:31:37] Phase 1 Physical Synthesis Initialization
[17:32:07] Phase 4.1.1.2 BUFG Replication
[17:32:07] Phase 4.1.1.3 Post Placement Timing Optimization
[17:33:07] Phase 4.1.1.4 Replication
[17:33:38] Phase 4.2 Post Placement Cleanup
[17:34:08] Phase 4.3 Placer Reporting
[17:34:08] Phase 4.3.1 Print Estimated Congestion
[17:34:08] Phase 4.4 Final Placement Cleanup
[17:36:08] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 26m 07s 

[17:36:08] Starting logic routing..
[17:36:38] Phase 1 Build RT Design
[17:37:39] Phase 2 Router Initialization
[17:37:39] Phase 2.1 Fix Topology Constraints
[17:37:39] Phase 2.2 Pre Route Cleanup
[17:38:09] Phase 2.3 Global Clock Net Routing
[17:38:39] Phase 2.4 Update Timing
[17:39:39] Phase 2.5 Update Timing for Bus Skew
[17:39:39] Phase 2.5.1 Update Timing
[17:40:09] Phase 3 Initial Routing
[17:40:09] Phase 3.1 Global Routing
[17:40:40] Phase 4 Rip-up And Reroute
[17:40:40] Phase 4.1 Global Iteration 0
[17:45:41] Phase 4.2 Global Iteration 1
[17:46:11] Phase 4.3 Global Iteration 2
[17:47:12] Phase 5 Delay and Skew Optimization
[17:47:12] Phase 5.1 Delay CleanUp
[17:47:12] Phase 5.1.1 Update Timing
[17:47:12] Phase 5.1.2 Update Timing
[17:47:42] Phase 5.2 Clock Skew Optimization
[17:48:12] Phase 6 Post Hold Fix
[17:48:12] Phase 6.1 Hold Fix Iter
[17:48:12] Phase 6.1.1 Update Timing
[17:48:42] Phase 7 Leaf Clock Prog Delay Opt
[17:48:42] Phase 8 Route finalize
[17:49:12] Phase 9 Verifying routed nets
[17:49:12] Phase 10 Depositing Routes
[17:49:42] Phase 11 Resolve XTalk
[17:49:42] Phase 12 Post Router Timing
[17:49:42] Phase 12.1 Update Timing
[17:50:12] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 14m 04s 

[17:50:12] Starting bitstream generation..
[17:50:12] Phase 13 Post-Route Event Processing
[17:56:44] Creating bitmap...
[18:01:16] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[18:01:16] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 11m 03s 
Check VPL, containing 15 checks, has run: 0 errors, 1 warning violation, 2 advisory violations
WARNING: [PROFILING-04] You did not specify more than one SLR for tracing. This could impact timing.
ADVISORY: [AUTO-FREQ-SCALING-08] For clock clk_kernel_00_unbuffered_net, the auto scaled frequency 317.1 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 300.0 MHz.
ADVISORY: [AUTO-FREQ-SCALING-08] For clock hbm_aclk, the auto scaled frequency 454.3 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 450.0 MHz.
[18:01:52] Run vpl: Step impl: Completed
[18:01:52] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [18:01:52] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:19 ; elapsed = 01:08:32 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 33502 ; free virtual = 242426
INFO: [v++ 60-1443] [18:01:52] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: ulp_ucs/aclk_kernel_01 = 500, Kernel (DATA) clock: ulp_ucs/aclk_kernel_00 = 300
INFO: [v++ 60-1453] Command Line: cf2sw -force-enable-memory DDR[0] -a /home/linker/hls_ccl/_x/link/int/address_map.xml -sdsl /home/linker/hls_ccl/_x/link/int/sdsl.dat -xclbin /home/linker/hls_ccl/_x/link/int/xclbin_orig.xml -rtd /home/linker/hls_ccl/_x/link/int/kernels.rtd -o /home/linker/hls_ccl/_x/link/int/kernels.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [18:01:54] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 33502 ; free virtual = 242426
INFO: [v++ 60-1443] [18:01:54] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/linker/hls_ccl/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/linker/hls_ccl/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/linker/hls_ccl/_x/link/int/kernels.rtd --append-section :JSON:/home/linker/hls_ccl/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/linker/hls_ccl/_x/link/int/kernels_xml.rtd --add-section BUILD_METADATA:JSON:/home/linker/hls_ccl/_x/link/int/kernels_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/linker/hls_ccl/_x/link/int/kernels.xml --add-section SYSTEM_METADATA:RAW:/home/linker/hls_ccl/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u280_gen3x16_xdma_1_202211_1 --output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
XRT Build Version: 2.15.225 (2023.1)
       Build Date: 2023-05-03 10:13:19
          Hash ID: adf27adb3cfadc6e4c41d6db814159f1329b24f3
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 1016 bytes
Format : JSON
File   : '/home/linker/hls_ccl/_x/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 56752878 bytes
Format : RAW
File   : '/home/linker/hls_ccl/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/linker/hls_ccl/_x/link/int/kernels_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3218 bytes
Format : JSON
File   : '/home/linker/hls_ccl/_x/link/int/kernels_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 15190 bytes
Format : RAW
File   : '/home/linker/hls_ccl/_x/link/int/kernels.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 30468 bytes
Format : RAW
File   : '/home/linker/hls_ccl/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (56833861 bytes) to the output file: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [18:01:54] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.09 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 33446 ; free virtual = 242425
INFO: [v++ 60-1443] [18:01:54] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.info --input /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [18:01:55] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.33 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 33447 ; free virtual = 242425
INFO: [v++ 60-1443] [18:01:55] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [18:01:55] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 33447 ; free virtual = 242425
Check POST-VPL, containing 1 checks, has run: 0 errors
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/linker/hls_ccl/_x/reports/link/system_estimate_kernels.xtxt
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.ltx
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/linker/hls_ccl/_x/reports/link/v++_link_kernels_guidance.html
	Timing Report: /home/linker/hls_ccl/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/linker/hls_ccl/_x/logs/link/vivado.log
	Steps Log File: /home/linker/hls_ccl/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 8m 59s
INFO: [v++ 60-1653] Closing dispatch client.
g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/host.o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.o -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/app_hw -Itemp -lxrt_coreutil -L./home/linker/hls_ccl/inc -L/opt/xilinx/Vitis_HLS/2023.1/lib -L/opt/xilinx/xrt/lib 


##########################################################################################################################
[18:02:05] run the code


[INFO] Running test for mode: hw
[INFO] Commandline arguments:
[    ] XCL bibnary file/home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
[    ] Input files
[INFO] CSV-file has correct format
[INFO] Number of edges: 24 number of nodes: 11
[INFO] Opening the target device: 0
[INFO] Loading XCLbin: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
[INFO] Size of egdes:  96 Bytes
[    ] Size of scores: 96 Bytes
[    ] Size of labels: 44 Bytes
[INFO] Allocate Buffer in Global Memory
[INFO] Fill input Buffers with data from CSV-file
[INFO] Synchronize input buffer data to device global memory
[INFO] Execute Kernel
[INFO] Read back data from Kernel
[INFO] Validate results
[    ]
[INFO] TEST PASSED
[    ]
[INFO] All results of the kernel match the expected results

[18:02:10] copy results back to condor/results




##########################################################################################################################
##########################################################################################################################
##########################################################################################################################



[18:02:11] kernel 8192
[18:02:11] make clean - to make sure that the code is compiled with the new parameters
[18:02:11] make - compile the code

g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/host.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/host.o
g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.o
v++ -g -c -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	-k CCL \
       	-I /home/linker/hls_ccl/inc /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/kernels
	Log files: /home/linker/hls_ccl/_x/logs/kernels
Running Dispatch Server on port: 25483
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary, at Wed Aug 14 18:02:28 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/kernels/v++_compile_kernels_guidance.html', at Wed Aug 14 18:02:28 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-242] Creating kernel: 'CCL'

===>The following messages were generated while  performing high-level synthesis for kernel: CCL Log file: /home/linker/hls_ccl/_x/kernels/CCL/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_16_1'
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 9, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_53_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_62_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_62_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_79_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_96_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_108_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_108_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_22_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/linker/hls_ccl/_x/reports/kernels/system_estimate_kernels.xtxt
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 0s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -g -l -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	/home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/link
	Log files: /home/linker/hls_ccl/_x/logs/link
Running Dispatch Server on port: 16401
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.link_summary, at Wed Aug 14 18:03:28 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/link/v++_link_kernels_guidance.html', at Wed Aug 14 18:03:28 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 82-4274] Default memory will be used for trace offload
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [18:03:31] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -keep -memory-for-trace DDR[0] --config /home/linker/hls_ccl/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target hw --output_dir /home/linker/hls_ccl/_x/link/int --temp_dir /home/linker/hls_ccl/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [18:03:31] build_xd_ip_db started: /opt/xilinx/Vitis/2023.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/linker/hls_ccl/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/linker/hls_ccl/_x/link/sys_link/iprepo/xilinx_com_hls_CCL_1_0,CCL -o /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [18:03:35] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 37696 ; free virtual = 246774
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [18:03:35] cfgen started: /opt/xilinx/Vitis/2023.1/bin/cfgen  -nk CCL:1:CCL -sp CCL.in_edge_from:HBM[0] -sp CCL.in_edge_to:HBM[1] -sp CCL.in_scores:HBM[2] -sp CCL.out_labels:HBM[0] -dpa_mem_offload true -dmclkid 0 -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, num: 1  {CCL}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_from, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_to, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_scores, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: out_labels, sptag: HBM[0]
INFO: [SYSTEM_LINK 82-37] [18:03:39] cfgen finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 37689 ; free virtual = 246767
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [18:03:39] cf2bd started: /opt/xilinx/Vitis/2023.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd --temp_dir /home/linker/hls_ccl/_x/link/sys_link --output_dir /home/linker/hls_ccl/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [18:03:41] cf2bd finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 37663 ; free virtual = 246745
INFO: [v++ 60-1441] [18:03:41] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 37725 ; free virtual = 246807
INFO: [v++ 60-1443] [18:03:41] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/linker/hls_ccl/_x/link/int/sdsl.dat -rtd /home/linker/hls_ccl/_x/link/int/cf2sw.rtd -nofilter /home/linker/hls_ccl/_x/link/int/cf2sw_full.rtd -xclbin /home/linker/hls_ccl/_x/link/int/xclbin_orig.xml -o /home/linker/hls_ccl/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [18:03:43] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 37717 ; free virtual = 246801
INFO: [v++ 60-1443] [18:03:43] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [18:03:44] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.14 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 37706 ; free virtual = 246790
INFO: [v++ 60-1443] [18:03:44] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_gen3x16_xdma_1_202211_1 -s -g --remote_ip_cache /home/linker/hls_ccl/.ipcache --trace_memory DDR[0] --output_dir /home/linker/hls_ccl/_x/link/int --log_dir /home/linker/hls_ccl/_x/logs/link --report_dir /home/linker/hls_ccl/_x/reports/link --config /home/linker/hls_ccl/_x/link/int/vplConfig.ini -k /home/linker/hls_ccl/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/linker/hls_ccl/_x/link --no-info --iprepo /home/linker/hls_ccl/_x/link/int/xo/ip_repo/xilinx_com_hls_CCL_1_0 --messageDb /home/linker/hls_ccl/_x/link/run_link/vpl.pb /home/linker/hls_ccl/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link

****** vpl v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/linker/hls_ccl/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2023.1
INFO: [VPL 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/linker/hls_ccl/_x/link/vivado/vpl/.local/hw_platform
[18:03:51] Run vpl: Step create_project: Started
Creating Vivado project.
[18:03:54] Run vpl: Step create_project: Completed
[18:03:54] Run vpl: Step create_bd: Started
[18:04:10] Run vpl: Step create_bd: Completed
[18:04:10] Run vpl: Step update_bd: Started
WARNING: [VPL-1] Memory profiling was requested on DDR[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on DDR[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Profiling of HBM is not supported.
WARNING: [VPL-1] Memory profiling was requested on HOST[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[2] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[3] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[4] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[5] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] The use of profile options turned on trace, which uses a memory resource in one SLR; however kernels or compute units could potentially be located in multiple SLRs. This may impact timing due to SLR crossing. To improve timing, please consider implementing trace memory in every SLRs used via the linker option: --profile.trace_memory <memory>:<SLR>. SLRs present on the design : SLR0 SLR1 SLR2
[18:05:18] Run vpl: Step update_bd: Completed
[18:05:18] Run vpl: Step generate_target: Started
[18:06:34] Run vpl: Step generate_target: Completed
[18:06:34] Run vpl: Step config_hw_runs: Started
[18:06:35] Run vpl: Step config_hw_runs: Completed
[18:06:35] Run vpl: Step synth: Started
[18:07:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[18:07:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[18:08:07] Top-level synthesis in progress.
[18:08:37] Run vpl: Step synth: Completed
[18:08:37] Run vpl: Step impl: Started
[18:14:09] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 10m 24s 

[18:14:09] Starting logic optimization..
[18:14:39] Phase 1 Generate And Synthesize MIG Cores
[18:16:39] Phase 2 Generate And Synthesize Debug Cores
[18:17:39] Phase 3 Retarget
[18:18:09] Phase 4 Constant propagation
[18:18:09] Phase 5 Sweep
[18:18:40] Phase 6 BUFG optimization
[18:18:40] Phase 7 Shift Register Optimization
[18:19:10] Phase 8 Post Processing Netlist
[18:19:40] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 05m 31s 

[18:19:40] Starting logic placement..
[18:19:40] Phase 1 Placer Initialization
[18:19:40] Phase 1.1 Placer Initialization Netlist Sorting
[18:21:40] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[18:22:40] Phase 1.3 Build Placer Netlist Model
[18:24:11] Phase 1.4 Constrain Clocks/Macros
[18:24:11] Phase 2 Global Placement
[18:24:11] Phase 2.1 Floorplanning
[18:24:41] Phase 2.1.1 Partition Driven Placement
[18:24:41] Phase 2.1.1.1 PBP: Partition Driven Placement
[18:25:11] Phase 2.1.1.2 PBP: Clock Region Placement
[18:25:41] Phase 2.1.1.3 PBP: Discrete Incremental
[18:25:41] Phase 2.1.1.4 PBP: Compute Congestion
[18:25:41] Phase 2.1.1.5 PBP: Macro Placement
[18:25:41] Phase 2.1.1.6 PBP: UpdateTiming
[18:26:11] Phase 2.1.1.7 PBP: Add part constraints
[18:26:11] Phase 2.2 Physical Synthesis After Floorplan
[18:26:11] Phase 2.3 Update Timing before SLR Path Opt
[18:26:41] Phase 2.4 Post-Processing in Floorplanning
[18:26:41] Phase 2.5 Global Placement Core
[18:33:43] Phase 2.5.1 UpdateTiming Before Physical Synthesis
[18:33:43] Phase 2.5.2 Physical Synthesis In Placer
[18:35:44] Phase 3 Detail Placement
[18:35:44] Phase 3.1 Commit Multi Column Macros
[18:35:44] Phase 3.2 Commit Most Macros & LUTRAMs
[18:36:44] Phase 3.3 Small Shape DP
[18:36:44] Phase 3.3.1 Small Shape Clustering
[18:36:44] Phase 3.3.2 Flow Legalize Slice Clusters
[18:37:15] Phase 3.3.3 Slice Area Swap
[18:37:15] Phase 3.3.3.1 Slice Area Swap Initial
[18:37:45] Phase 3.4 Place Remaining
[18:37:45] Phase 3.5 Re-assign LUT pins
[18:38:15] Phase 3.6 Pipeline Register Optimization
[18:38:15] Phase 3.7 Fast Optimization
[18:38:45] Phase 4 Post Placement Optimization and Clean-Up
[18:38:45] Phase 4.1 Post Commit Optimization
[18:39:45] Phase 4.1.1 Post Placement Optimization
[18:39:45] Phase 4.1.1.1 BUFG Insertion
[18:39:45] Phase 1 Physical Synthesis Initialization
[18:40:15] Phase 4.1.1.2 BUFG Replication
[18:40:15] Phase 4.1.1.3 Post Placement Timing Optimization
[18:42:46] Phase 4.1.1.4 Replication
[18:43:46] Phase 4.2 Post Placement Cleanup
[18:43:46] Phase 4.3 Placer Reporting
[18:43:46] Phase 4.3.1 Print Estimated Congestion
[18:43:46] Phase 4.4 Final Placement Cleanup
[18:45:47] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 26m 07s 

[18:45:47] Starting logic routing..
[18:46:17] Phase 1 Build RT Design
[18:47:48] Phase 2 Router Initialization
[18:47:48] Phase 2.1 Fix Topology Constraints
[18:47:48] Phase 2.2 Pre Route Cleanup
[18:47:48] Phase 2.3 Global Clock Net Routing
[18:48:18] Phase 2.4 Update Timing
[18:49:18] Phase 2.5 Update Timing for Bus Skew
[18:49:18] Phase 2.5.1 Update Timing
[18:49:48] Phase 3 Initial Routing
[18:49:48] Phase 3.1 Global Routing
[18:50:19] Phase 4 Rip-up And Reroute
[18:50:19] Phase 4.1 Global Iteration 0
[18:57:21] Phase 4.2 Global Iteration 1
[18:58:21] Phase 4.3 Global Iteration 2
[18:59:21] Phase 4.4 Global Iteration 3
[18:59:51] Phase 5 Delay and Skew Optimization
[18:59:51] Phase 5.1 Delay CleanUp
[18:59:51] Phase 5.1.1 Update Timing
[19:00:22] Phase 5.1.2 Update Timing
[19:00:22] Phase 5.2 Clock Skew Optimization
[19:00:52] Phase 6 Post Hold Fix
[19:00:52] Phase 6.1 Hold Fix Iter
[19:00:52] Phase 6.1.1 Update Timing
[19:01:22] Phase 7 Leaf Clock Prog Delay Opt
[19:01:52] Phase 8 Route finalize
[19:01:52] Phase 9 Verifying routed nets
[19:01:52] Phase 10 Depositing Routes
[19:02:22] Phase 11 Resolve XTalk
[19:02:22] Phase 12 Post Router Timing
[19:02:22] Phase 12.1 Update Timing
[19:03:23] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 17m 35s 

[19:03:23] Starting bitstream generation..
[19:03:23] Phase 13 Post-Route Event Processing
[19:09:24] Creating bitmap...
[19:13:56] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[19:13:56] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 10m 33s 
Check VPL, containing 15 checks, has run: 0 errors, 1 warning violation, 2 advisory violations
WARNING: [PROFILING-04] You did not specify more than one SLR for tracing. This could impact timing.
ADVISORY: [AUTO-FREQ-SCALING-08] For clock clk_kernel_00_unbuffered_net, the auto scaled frequency 321.2 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 300.0 MHz.
ADVISORY: [AUTO-FREQ-SCALING-08] For clock hbm_aclk, the auto scaled frequency 461.8 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 450.0 MHz.
[19:14:27] Run vpl: Step impl: Completed
[19:14:28] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [19:14:28] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:20 ; elapsed = 01:10:45 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 32588 ; free virtual = 242783
INFO: [v++ 60-1443] [19:14:28] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: ulp_ucs/aclk_kernel_01 = 500, Kernel (DATA) clock: ulp_ucs/aclk_kernel_00 = 300
INFO: [v++ 60-1453] Command Line: cf2sw -force-enable-memory DDR[0] -a /home/linker/hls_ccl/_x/link/int/address_map.xml -sdsl /home/linker/hls_ccl/_x/link/int/sdsl.dat -xclbin /home/linker/hls_ccl/_x/link/int/xclbin_orig.xml -rtd /home/linker/hls_ccl/_x/link/int/kernels.rtd -o /home/linker/hls_ccl/_x/link/int/kernels.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [19:14:30] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 32589 ; free virtual = 242784
INFO: [v++ 60-1443] [19:14:30] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/linker/hls_ccl/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/linker/hls_ccl/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/linker/hls_ccl/_x/link/int/kernels.rtd --append-section :JSON:/home/linker/hls_ccl/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/linker/hls_ccl/_x/link/int/kernels_xml.rtd --add-section BUILD_METADATA:JSON:/home/linker/hls_ccl/_x/link/int/kernels_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/linker/hls_ccl/_x/link/int/kernels.xml --add-section SYSTEM_METADATA:RAW:/home/linker/hls_ccl/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u280_gen3x16_xdma_1_202211_1 --output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
XRT Build Version: 2.15.225 (2023.1)
       Build Date: 2023-05-03 10:13:19
          Hash ID: adf27adb3cfadc6e4c41d6db814159f1329b24f3
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 1016 bytes
Format : JSON
File   : '/home/linker/hls_ccl/_x/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 57261446 bytes
Format : RAW
File   : '/home/linker/hls_ccl/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/linker/hls_ccl/_x/link/int/kernels_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3218 bytes
Format : JSON
File   : '/home/linker/hls_ccl/_x/link/int/kernels_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 15190 bytes
Format : RAW
File   : '/home/linker/hls_ccl/_x/link/int/kernels.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 30472 bytes
Format : RAW
File   : '/home/linker/hls_ccl/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (57342429 bytes) to the output file: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [19:14:30] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.09 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 32533 ; free virtual = 242783
INFO: [v++ 60-1443] [19:14:30] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.info --input /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [19:14:30] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.29 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 32528 ; free virtual = 242778
INFO: [v++ 60-1443] [19:14:30] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [19:14:30] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 32528 ; free virtual = 242778
Check POST-VPL, containing 1 checks, has run: 0 errors
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/linker/hls_ccl/_x/reports/link/system_estimate_kernels.xtxt
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.ltx
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/linker/hls_ccl/_x/reports/link/v++_link_kernels_guidance.html
	Timing Report: /home/linker/hls_ccl/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/linker/hls_ccl/_x/logs/link/vivado.log
	Steps Log File: /home/linker/hls_ccl/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 11m 12s
INFO: [v++ 60-1653] Closing dispatch client.
g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/host.o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.o -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/app_hw -Itemp -lxrt_coreutil -L./home/linker/hls_ccl/inc -L/opt/xilinx/Vitis_HLS/2023.1/lib -L/opt/xilinx/xrt/lib 


##########################################################################################################################
[19:14:41] run the code


[INFO] Running test for mode: hw
[INFO] Commandline arguments:
[    ] XCL bibnary file/home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
[    ] Input files
[INFO] CSV-file has correct format
[INFO] Number of edges: 24 number of nodes: 11
[INFO] Opening the target device: 0
[INFO] Loading XCLbin: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
[INFO] Size of egdes:  96 Bytes
[    ] Size of scores: 96 Bytes
[    ] Size of labels: 44 Bytes
[INFO] Allocate Buffer in Global Memory
[INFO] Fill input Buffers with data from CSV-file
[INFO] Synchronize input buffer data to device global memory
[INFO] Execute Kernel
[INFO] Read back data from Kernel
[INFO] Validate results
[    ]
[INFO] TEST PASSED
[    ]
[INFO] All results of the kernel match the expected results

[19:14:46] copy results back to condor/results




##########################################################################################################################
##########################################################################################################################
##########################################################################################################################



[19:14:47] kernel 16384
[19:14:47] make clean - to make sure that the code is compiled with the new parameters
[19:14:47] make - compile the code

g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/host.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/host.o
g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.o
v++ -g -c -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	-k CCL \
       	-I /home/linker/hls_ccl/inc /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/kernels
	Log files: /home/linker/hls_ccl/_x/logs/kernels
Running Dispatch Server on port: 28489
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary, at Wed Aug 14 19:15:03 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/kernels/v++_compile_kernels_guidance.html', at Wed Aug 14 19:15:03 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-242] Creating kernel: 'CCL'

===>The following messages were generated while  performing high-level synthesis for kernel: CCL Log file: /home/linker/hls_ccl/_x/kernels/CCL/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_16_1'
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 9, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_53_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_62_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_62_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_79_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_96_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_108_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_108_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_22_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/linker/hls_ccl/_x/reports/kernels/system_estimate_kernels.xtxt
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 59s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -g -l -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	/home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/link
	Log files: /home/linker/hls_ccl/_x/logs/link
Running Dispatch Server on port: 18035
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.link_summary, at Wed Aug 14 19:16:04 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/link/v++_link_kernels_guidance.html', at Wed Aug 14 19:16:04 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 82-4274] Default memory will be used for trace offload
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [19:16:06] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -keep -memory-for-trace DDR[0] --config /home/linker/hls_ccl/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target hw --output_dir /home/linker/hls_ccl/_x/link/int --temp_dir /home/linker/hls_ccl/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [19:16:07] build_xd_ip_db started: /opt/xilinx/Vitis/2023.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/linker/hls_ccl/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/linker/hls_ccl/_x/link/sys_link/iprepo/xilinx_com_hls_CCL_1_0,CCL -o /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [19:16:11] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 36734 ; free virtual = 247084
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [19:16:11] cfgen started: /opt/xilinx/Vitis/2023.1/bin/cfgen  -nk CCL:1:CCL -sp CCL.in_edge_from:HBM[0] -sp CCL.in_edge_to:HBM[1] -sp CCL.in_scores:HBM[2] -sp CCL.out_labels:HBM[0] -dpa_mem_offload true -dmclkid 0 -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, num: 1  {CCL}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_from, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_to, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_scores, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: out_labels, sptag: HBM[0]
INFO: [SYSTEM_LINK 82-37] [19:16:14] cfgen finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 36727 ; free virtual = 247077
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [19:16:14] cf2bd started: /opt/xilinx/Vitis/2023.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd --temp_dir /home/linker/hls_ccl/_x/link/sys_link --output_dir /home/linker/hls_ccl/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [19:16:16] cf2bd finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 36721 ; free virtual = 247076
INFO: [v++ 60-1441] [19:16:16] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 36783 ; free virtual = 247139
INFO: [v++ 60-1443] [19:16:16] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/linker/hls_ccl/_x/link/int/sdsl.dat -rtd /home/linker/hls_ccl/_x/link/int/cf2sw.rtd -nofilter /home/linker/hls_ccl/_x/link/int/cf2sw_full.rtd -xclbin /home/linker/hls_ccl/_x/link/int/xclbin_orig.xml -o /home/linker/hls_ccl/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [19:16:18] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 36778 ; free virtual = 247134
INFO: [v++ 60-1443] [19:16:18] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [19:16:19] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.13 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 36764 ; free virtual = 247120
INFO: [v++ 60-1443] [19:16:19] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_gen3x16_xdma_1_202211_1 -s -g --remote_ip_cache /home/linker/hls_ccl/.ipcache --trace_memory DDR[0] --output_dir /home/linker/hls_ccl/_x/link/int --log_dir /home/linker/hls_ccl/_x/logs/link --report_dir /home/linker/hls_ccl/_x/reports/link --config /home/linker/hls_ccl/_x/link/int/vplConfig.ini -k /home/linker/hls_ccl/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/linker/hls_ccl/_x/link --no-info --iprepo /home/linker/hls_ccl/_x/link/int/xo/ip_repo/xilinx_com_hls_CCL_1_0 --messageDb /home/linker/hls_ccl/_x/link/run_link/vpl.pb /home/linker/hls_ccl/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link

****** vpl v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/linker/hls_ccl/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2023.1
INFO: [VPL 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/linker/hls_ccl/_x/link/vivado/vpl/.local/hw_platform
[19:16:26] Run vpl: Step create_project: Started
Creating Vivado project.
[19:16:29] Run vpl: Step create_project: Completed
[19:16:29] Run vpl: Step create_bd: Started
[19:16:45] Run vpl: Step create_bd: Completed
[19:16:45] Run vpl: Step update_bd: Started
WARNING: [VPL-1] Memory profiling was requested on DDR[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on DDR[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Profiling of HBM is not supported.
WARNING: [VPL-1] Memory profiling was requested on HOST[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[2] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[3] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[4] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[5] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] The use of profile options turned on trace, which uses a memory resource in one SLR; however kernels or compute units could potentially be located in multiple SLRs. This may impact timing due to SLR crossing. To improve timing, please consider implementing trace memory in every SLRs used via the linker option: --profile.trace_memory <memory>:<SLR>. SLRs present on the design : SLR0 SLR1 SLR2
[19:17:53] Run vpl: Step update_bd: Completed
[19:17:53] Run vpl: Step generate_target: Started
[19:19:08] Run vpl: Step generate_target: Completed
[19:19:08] Run vpl: Step config_hw_runs: Started
[19:19:09] Run vpl: Step config_hw_runs: Completed
[19:19:09] Run vpl: Step synth: Started
[19:19:40] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:20:10] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:20:40] Block-level synthesis in progress, 1 of 1 jobs complete, 0 jobs running.
[19:21:11] Top-level synthesis in progress.
[19:21:26] Run vpl: Step synth: Completed
[19:21:26] Run vpl: Step impl: Started
[19:26:58] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 10m 38s 

[19:26:58] Starting logic optimization..
[19:27:28] Phase 1 Generate And Synthesize MIG Cores
[19:29:28] Phase 2 Generate And Synthesize Debug Cores
[19:30:28] Phase 3 Retarget
[19:30:28] Phase 4 Constant propagation
[19:30:58] Phase 5 Sweep
[19:31:28] Phase 6 BUFG optimization
[19:31:28] Phase 7 Shift Register Optimization
[19:31:28] Phase 8 Post Processing Netlist
[19:32:29] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 05m 31s 

[19:32:29] Starting logic placement..
[19:32:29] Phase 1 Placer Initialization
[19:32:29] Phase 1.1 Placer Initialization Netlist Sorting
[19:34:29] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[19:34:59] Phase 1.3 Build Placer Netlist Model
[19:36:29] Phase 1.4 Constrain Clocks/Macros
[19:36:29] Phase 2 Global Placement
[19:37:00] Phase 2.1 Floorplanning
[19:37:00] Phase 2.1.1 Partition Driven Placement
[19:37:00] Phase 2.1.1.1 PBP: Partition Driven Placement
[19:38:00] Phase 2.1.1.2 PBP: Clock Region Placement
[19:38:30] Phase 2.1.1.3 PBP: Compute Congestion
[19:38:30] Phase 2.1.1.4 PBP: UpdateTiming
[19:38:30] Phase 2.1.1.5 PBP: Add part constraints
[19:38:30] Phase 2.2 Physical Synthesis After Floorplan
[19:39:00] Phase 2.3 Update Timing before SLR Path Opt
[19:39:00] Phase 2.4 Post-Processing in Floorplanning
[19:39:00] Phase 2.5 Global Placement Core
[19:46:02] Phase 2.5.1 UpdateTiming Before Physical Synthesis
[19:46:02] Phase 2.5.2 Physical Synthesis In Placer
[19:48:03] Phase 3 Detail Placement
[19:48:03] Phase 3.1 Commit Multi Column Macros
[19:48:03] Phase 3.2 Commit Most Macros & LUTRAMs
[19:49:03] Phase 3.3 Small Shape DP
[19:49:03] Phase 3.3.1 Small Shape Clustering
[19:49:03] Phase 3.3.2 Flow Legalize Slice Clusters
[19:49:03] Phase 3.3.3 Slice Area Swap
[19:49:33] Phase 3.3.3.1 Slice Area Swap Initial
[19:49:33] Phase 3.4 Place Remaining
[19:50:03] Phase 3.5 Re-assign LUT pins
[19:50:03] Phase 3.6 Pipeline Register Optimization
[19:50:03] Phase 3.7 Fast Optimization
[19:51:04] Phase 4 Post Placement Optimization and Clean-Up
[19:51:04] Phase 4.1 Post Commit Optimization
[19:51:34] Phase 4.1.1 Post Placement Optimization
[19:51:34] Phase 4.1.1.1 BUFG Insertion
[19:51:34] Phase 1 Physical Synthesis Initialization
[19:52:04] Phase 4.1.1.2 BUFG Replication
[19:52:04] Phase 4.1.1.3 Post Placement Timing Optimization
[19:55:05] Phase 4.1.1.4 Replication
[19:55:35] Phase 4.2 Post Placement Cleanup
[19:56:05] Phase 4.3 Placer Reporting
[19:56:05] Phase 4.3.1 Print Estimated Congestion
[19:56:05] Phase 4.4 Final Placement Cleanup
[19:58:06] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 25m 37s 

[19:58:06] Starting logic routing..
[19:58:36] Phase 1 Build RT Design
[19:59:36] Phase 2 Router Initialization
[19:59:36] Phase 2.1 Fix Topology Constraints
[20:00:06] Phase 2.2 Pre Route Cleanup
[20:00:06] Phase 2.3 Global Clock Net Routing
[20:00:37] Phase 2.4 Update Timing
[20:01:37] Phase 2.5 Update Timing for Bus Skew
[20:01:37] Phase 2.5.1 Update Timing
[20:02:07] Phase 3 Initial Routing
[20:02:07] Phase 3.1 Global Routing
[20:02:37] Phase 4 Rip-up And Reroute
[20:02:37] Phase 4.1 Global Iteration 0
[20:07:09] Phase 4.2 Global Iteration 1
[20:07:09] Phase 4.3 Global Iteration 2
[20:08:39] Phase 5 Delay and Skew Optimization
[20:08:39] Phase 5.1 Delay CleanUp
[20:08:39] Phase 5.1.1 Update Timing
[20:09:09] Phase 5.1.2 Update Timing
[20:09:39] Phase 5.2 Clock Skew Optimization
[20:09:39] Phase 6 Post Hold Fix
[20:09:39] Phase 6.1 Hold Fix Iter
[20:09:39] Phase 6.1.1 Update Timing
[20:10:10] Phase 7 Leaf Clock Prog Delay Opt
[20:10:40] Phase 8 Route finalize
[20:10:40] Phase 9 Verifying routed nets
[20:10:40] Phase 10 Depositing Routes
[20:11:10] Phase 11 Resolve XTalk
[20:11:10] Phase 12 Post Router Timing
[20:11:10] Phase 12.1 Update Timing
[20:11:40] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 13m 34s 

[20:11:40] Starting bitstream generation..
[20:11:40] Phase 13 Post-Route Event Processing
[20:18:12] Creating bitmap...
[20:23:14] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[20:23:14] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 11m 33s 
Check VPL, containing 15 checks, has run: 0 errors, 1 warning violation, 2 advisory violations
ADVISORY: [AUTO-FREQ-SCALING-08] For clock clk_kernel_00_unbuffered_net, the auto scaled frequency 302.9 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 300.0 MHz.
ADVISORY: [AUTO-FREQ-SCALING-08] For clock hbm_aclk, the auto scaled frequency 457.6 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 450.0 MHz.
WARNING: [PROFILING-04] You did not specify more than one SLR for tracing. This could impact timing.
[20:23:24] Run vpl: Step impl: Completed
[20:23:25] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [20:23:25] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:18 ; elapsed = 01:07:06 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 31196 ; free virtual = 242672
INFO: [v++ 60-1443] [20:23:25] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: ulp_ucs/aclk_kernel_01 = 500, Kernel (DATA) clock: ulp_ucs/aclk_kernel_00 = 300
INFO: [v++ 60-1453] Command Line: cf2sw -force-enable-memory DDR[0] -a /home/linker/hls_ccl/_x/link/int/address_map.xml -sdsl /home/linker/hls_ccl/_x/link/int/sdsl.dat -xclbin /home/linker/hls_ccl/_x/link/int/xclbin_orig.xml -rtd /home/linker/hls_ccl/_x/link/int/kernels.rtd -o /home/linker/hls_ccl/_x/link/int/kernels.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [20:23:27] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 31209 ; free virtual = 242685
INFO: [v++ 60-1443] [20:23:27] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/linker/hls_ccl/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/linker/hls_ccl/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/linker/hls_ccl/_x/link/int/kernels.rtd --append-section :JSON:/home/linker/hls_ccl/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/linker/hls_ccl/_x/link/int/kernels_xml.rtd --add-section BUILD_METADATA:JSON:/home/linker/hls_ccl/_x/link/int/kernels_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/linker/hls_ccl/_x/link/int/kernels.xml --add-section SYSTEM_METADATA:RAW:/home/linker/hls_ccl/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u280_gen3x16_xdma_1_202211_1 --output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
XRT Build Version: 2.15.225 (2023.1)
       Build Date: 2023-05-03 10:13:19
          Hash ID: adf27adb3cfadc6e4c41d6db814159f1329b24f3
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 1016 bytes
Format : JSON
File   : '/home/linker/hls_ccl/_x/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 57980182 bytes
Format : RAW
File   : '/home/linker/hls_ccl/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/linker/hls_ccl/_x/link/int/kernels_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3218 bytes
Format : JSON
File   : '/home/linker/hls_ccl/_x/link/int/kernels_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 15190 bytes
Format : RAW
File   : '/home/linker/hls_ccl/_x/link/int/kernels.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 30473 bytes
Format : RAW
File   : '/home/linker/hls_ccl/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (58061173 bytes) to the output file: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [20:23:27] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.09 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 31150 ; free virtual = 242681
INFO: [v++ 60-1443] [20:23:27] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.info --input /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [20:23:27] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.32 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 31149 ; free virtual = 242680
INFO: [v++ 60-1443] [20:23:27] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [20:23:27] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 31149 ; free virtual = 242680
Check POST-VPL, containing 1 checks, has run: 0 errors
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/linker/hls_ccl/_x/reports/link/system_estimate_kernels.xtxt
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.ltx
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/linker/hls_ccl/_x/reports/link/v++_link_kernels_guidance.html
	Timing Report: /home/linker/hls_ccl/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/linker/hls_ccl/_x/logs/link/vivado.log
	Steps Log File: /home/linker/hls_ccl/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 7m 33s
INFO: [v++ 60-1653] Closing dispatch client.
g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/host.o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.o -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/app_hw -Itemp -lxrt_coreutil -L./home/linker/hls_ccl/inc -L/opt/xilinx/Vitis_HLS/2023.1/lib -L/opt/xilinx/xrt/lib 


##########################################################################################################################
[20:23:37] run the code


[INFO] Running test for mode: hw
[INFO] Commandline arguments:
[    ] XCL bibnary file/home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
[    ] Input files
[INFO] CSV-file has correct format
[INFO] Number of edges: 24 number of nodes: 11
[INFO] Opening the target device: 0
[INFO] Loading XCLbin: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
[INFO] Size of egdes:  96 Bytes
[    ] Size of scores: 96 Bytes
[    ] Size of labels: 44 Bytes
[INFO] Allocate Buffer in Global Memory
[INFO] Fill input Buffers with data from CSV-file
[INFO] Synchronize input buffer data to device global memory
[INFO] Execute Kernel
[INFO] Read back data from Kernel
[INFO] Validate results
[    ]
[INFO] TEST PASSED
[    ]
[INFO] All results of the kernel match the expected results

[20:23:43] copy results back to condor/results




##########################################################################################################################
##########################################################################################################################
##########################################################################################################################



[20:23:44] kernel 32768
[20:23:44] make clean - to make sure that the code is compiled with the new parameters
[20:23:44] make - compile the code

g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/host.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/host.o
g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.o
v++ -g -c -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	-k CCL \
       	-I /home/linker/hls_ccl/inc /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/kernels
	Log files: /home/linker/hls_ccl/_x/logs/kernels
Running Dispatch Server on port: 6749
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary, at Wed Aug 14 20:24:00 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/kernels/v++_compile_kernels_guidance.html', at Wed Aug 14 20:24:00 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-242] Creating kernel: 'CCL'

===>The following messages were generated while  performing high-level synthesis for kernel: CCL Log file: /home/linker/hls_ccl/_x/kernels/CCL/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_16_1'
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 9, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_53_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_62_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_62_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_79_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_96_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_108_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_108_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_22_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/linker/hls_ccl/_x/reports/kernels/system_estimate_kernels.xtxt
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 59s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -g -l -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	/home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/link
	Log files: /home/linker/hls_ccl/_x/logs/link
Running Dispatch Server on port: 13423
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.link_summary, at Wed Aug 14 20:25:00 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/link/v++_link_kernels_guidance.html', at Wed Aug 14 20:25:00 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 82-4274] Default memory will be used for trace offload
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [20:25:03] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -keep -memory-for-trace DDR[0] --config /home/linker/hls_ccl/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target hw --output_dir /home/linker/hls_ccl/_x/link/int --temp_dir /home/linker/hls_ccl/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [20:25:03] build_xd_ip_db started: /opt/xilinx/Vitis/2023.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/linker/hls_ccl/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/linker/hls_ccl/_x/link/sys_link/iprepo/xilinx_com_hls_CCL_1_0,CCL -o /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [20:25:07] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 35330 ; free virtual = 246965
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [20:25:07] cfgen started: /opt/xilinx/Vitis/2023.1/bin/cfgen  -nk CCL:1:CCL -sp CCL.in_edge_from:HBM[0] -sp CCL.in_edge_to:HBM[1] -sp CCL.in_scores:HBM[2] -sp CCL.out_labels:HBM[0] -dpa_mem_offload true -dmclkid 0 -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, num: 1  {CCL}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_from, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_to, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_scores, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: out_labels, sptag: HBM[0]
INFO: [SYSTEM_LINK 82-37] [20:25:11] cfgen finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 35318 ; free virtual = 246954
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [20:25:11] cf2bd started: /opt/xilinx/Vitis/2023.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd --temp_dir /home/linker/hls_ccl/_x/link/sys_link --output_dir /home/linker/hls_ccl/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [20:25:13] cf2bd finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 35311 ; free virtual = 246951
INFO: [v++ 60-1441] [20:25:13] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 35373 ; free virtual = 247013
INFO: [v++ 60-1443] [20:25:13] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/linker/hls_ccl/_x/link/int/sdsl.dat -rtd /home/linker/hls_ccl/_x/link/int/cf2sw.rtd -nofilter /home/linker/hls_ccl/_x/link/int/cf2sw_full.rtd -xclbin /home/linker/hls_ccl/_x/link/int/xclbin_orig.xml -o /home/linker/hls_ccl/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [20:25:15] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 35379 ; free virtual = 247020
INFO: [v++ 60-1443] [20:25:15] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [20:25:15] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.15 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 35365 ; free virtual = 247006
INFO: [v++ 60-1443] [20:25:15] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_gen3x16_xdma_1_202211_1 -s -g --remote_ip_cache /home/linker/hls_ccl/.ipcache --trace_memory DDR[0] --output_dir /home/linker/hls_ccl/_x/link/int --log_dir /home/linker/hls_ccl/_x/logs/link --report_dir /home/linker/hls_ccl/_x/reports/link --config /home/linker/hls_ccl/_x/link/int/vplConfig.ini -k /home/linker/hls_ccl/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/linker/hls_ccl/_x/link --no-info --iprepo /home/linker/hls_ccl/_x/link/int/xo/ip_repo/xilinx_com_hls_CCL_1_0 --messageDb /home/linker/hls_ccl/_x/link/run_link/vpl.pb /home/linker/hls_ccl/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link

****** vpl v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/linker/hls_ccl/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2023.1
INFO: [VPL 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/linker/hls_ccl/_x/link/vivado/vpl/.local/hw_platform
[20:25:23] Run vpl: Step create_project: Started
Creating Vivado project.
[20:25:26] Run vpl: Step create_project: Completed
[20:25:26] Run vpl: Step create_bd: Started
[20:25:42] Run vpl: Step create_bd: Completed
[20:25:42] Run vpl: Step update_bd: Started
WARNING: [VPL-1] Memory profiling was requested on DDR[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on DDR[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Profiling of HBM is not supported.
WARNING: [VPL-1] Memory profiling was requested on HOST[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[2] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[3] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[4] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[5] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] The use of profile options turned on trace, which uses a memory resource in one SLR; however kernels or compute units could potentially be located in multiple SLRs. This may impact timing due to SLR crossing. To improve timing, please consider implementing trace memory in every SLRs used via the linker option: --profile.trace_memory <memory>:<SLR>. SLRs present on the design : SLR0 SLR1 SLR2
[20:26:49] Run vpl: Step update_bd: Completed
[20:26:49] Run vpl: Step generate_target: Started
[20:28:05] Run vpl: Step generate_target: Completed
[20:28:05] Run vpl: Step config_hw_runs: Started
[20:28:06] Run vpl: Step config_hw_runs: Completed
[20:28:06] Run vpl: Step synth: Started
[20:28:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:29:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:29:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:30:06] Top-level synthesis in progress.
[20:30:36] Top-level synthesis in progress.
[20:30:41] Run vpl: Step synth: Completed
[20:30:41] Run vpl: Step impl: Started
[20:36:12] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 10m 56s 

[20:36:12] Starting logic optimization..
[20:36:42] Phase 1 Generate And Synthesize MIG Cores
[20:38:43] Phase 2 Generate And Synthesize Debug Cores
[20:39:43] Phase 3 Retarget
[20:39:43] Phase 4 Constant propagation
[20:40:13] Phase 5 Sweep
[20:40:43] Phase 6 BUFG optimization
[20:40:43] Phase 7 Shift Register Optimization
[20:40:43] Phase 8 Post Processing Netlist
[20:41:43] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 05m 31s 

[20:41:43] Starting logic placement..
[20:41:43] Phase 1 Placer Initialization
[20:41:43] Phase 1.1 Placer Initialization Netlist Sorting
[20:43:44] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[20:44:14] Phase 1.3 Build Placer Netlist Model
[20:45:44] Phase 1.4 Constrain Clocks/Macros
[20:46:14] Phase 2 Global Placement
[20:46:14] Phase 2.1 Floorplanning
[20:46:44] Phase 2.1.1 Partition Driven Placement
[20:46:44] Phase 2.1.1.1 PBP: Partition Driven Placement
[20:47:15] Phase 2.1.1.2 PBP: Clock Region Placement
[20:47:45] Phase 2.1.1.3 PBP: Discrete Incremental
[20:47:45] Phase 2.1.1.4 PBP: Compute Congestion
[20:47:45] Phase 2.1.1.5 PBP: Macro Placement
[20:47:45] Phase 2.1.1.6 PBP: UpdateTiming
[20:48:15] Phase 2.1.1.7 PBP: Add part constraints
[20:48:15] Phase 2.2 Physical Synthesis After Floorplan
[20:48:45] Phase 2.3 Update Timing before SLR Path Opt
[20:48:45] Phase 2.4 Post-Processing in Floorplanning
[20:48:45] Phase 2.5 Global Placement Core
[20:56:17] Phase 2.5.1 UpdateTiming Before Physical Synthesis
[20:56:17] Phase 2.5.2 Physical Synthesis In Placer
[20:58:18] Phase 3 Detail Placement
[20:58:48] Phase 3.1 Commit Multi Column Macros
[20:58:48] Phase 3.2 Commit Most Macros & LUTRAMs
[20:59:49] Phase 3.3 Small Shape DP
[20:59:49] Phase 3.3.1 Small Shape Clustering
[20:59:49] Phase 3.3.2 Flow Legalize Slice Clusters
[20:59:49] Phase 3.3.3 Slice Area Swap
[20:59:49] Phase 3.3.3.1 Slice Area Swap Initial
[21:00:19] Phase 3.4 Place Remaining
[21:00:49] Phase 3.5 Re-assign LUT pins
[21:01:19] Phase 3.6 Pipeline Register Optimization
[21:01:19] Phase 3.7 Fast Optimization
[21:01:49] Phase 4 Post Placement Optimization and Clean-Up
[21:01:49] Phase 4.1 Post Commit Optimization
[21:02:49] Phase 4.1.1 Post Placement Optimization
[21:02:49] Phase 4.1.1.1 BUFG Insertion
[21:02:49] Phase 1 Physical Synthesis Initialization
[21:03:20] Phase 4.1.1.2 BUFG Replication
[21:03:20] Phase 4.1.1.3 Post Placement Timing Optimization
[21:06:51] Phase 4.1.1.4 Replication
[21:07:51] Phase 4.2 Post Placement Cleanup
[21:07:51] Phase 4.3 Placer Reporting
[21:07:51] Phase 4.3.1 Print Estimated Congestion
[21:07:51] Phase 4.4 Final Placement Cleanup
[21:14:53] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 33m 09s 

[21:14:53] Starting logic routing..
[21:15:23] Phase 1 Build RT Design
[21:16:54] Phase 2 Router Initialization
[21:16:54] Phase 2.1 Fix Topology Constraints
[21:16:54] Phase 2.2 Pre Route Cleanup
[21:16:54] Phase 2.3 Global Clock Net Routing
[21:17:24] Phase 2.4 Update Timing
[21:18:24] Phase 2.5 Update Timing for Bus Skew
[21:18:24] Phase 2.5.1 Update Timing
[21:18:54] Phase 3 Initial Routing
[21:18:54] Phase 3.1 Global Routing
[21:19:55] Phase 4 Rip-up And Reroute
[21:19:55] Phase 4.1 Global Iteration 0
[21:24:26] Phase 4.2 Global Iteration 1
[21:25:57] Phase 4.3 Global Iteration 2
[21:26:57] Phase 4.4 Global Iteration 3
[21:27:27] Phase 5 Delay and Skew Optimization
[21:27:27] Phase 5.1 Delay CleanUp
[21:27:27] Phase 5.1.1 Update Timing
[21:27:57] Phase 5.1.2 Update Timing
[21:27:57] Phase 5.1.3 Update Timing
[21:28:27] Phase 5.2 Clock Skew Optimization
[21:28:27] Phase 6 Post Hold Fix
[21:28:27] Phase 6.1 Hold Fix Iter
[21:28:27] Phase 6.1.1 Update Timing
[21:28:58] Phase 7 Leaf Clock Prog Delay Opt
[21:34:29] Phase 7.1 Delay CleanUp
[21:34:29] Phase 7.1.1 Update Timing
[21:34:59] Phase 7.1.2 Update Timing
[21:35:30] Phase 7.1.3 Update Timing
[21:35:30] Phase 7.2 Hold Fix Iter
[21:35:30] Phase 7.2.1 Update Timing
[21:36:30] Phase 8 Route finalize
[21:37:00] Phase 9 Verifying routed nets
[21:37:00] Phase 10 Depositing Routes
[21:37:30] Phase 11 Resolve XTalk
[21:37:30] Phase 12 Post Router Timing
[21:37:30] Phase 12.1 Update Timing
[21:38:31] Phase 13 Physical Synthesis in Router
[21:38:31] Phase 13.1 Physical Synthesis Initialization
[21:39:01] Phase 13.2 Critical Path Optimization
[21:39:31] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 24m 37s 

[21:39:31] Starting bitstream generation..
[21:39:31] Phase 14 Post-Route Event Processing
[21:46:03] Creating bitmap...
[21:51:05] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[21:51:05] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 11m 33s 
Check VPL, containing 15 checks, has run: 0 errors, 2 warning violations, 1 advisory violation
ADVISORY: [AUTO-FREQ-SCALING-08] For clock hbm_aclk, the auto scaled frequency 469.2 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 450.0 MHz.
WARNING: [PROFILING-04] You did not specify more than one SLR for tracing. This could impact timing.
WARNING: [AUTO-FREQ-SCALING-04] One or more timing paths failed timing requirements. The kernel clock ulp_ucs/aclk_kernel_00 has an original frequency equal to 300.000000 MHz. The frequency has been automatically changed to 225.7 MHz to enable proper functionality. The clock Id is 0.
[21:51:41] Run vpl: Step impl: Completed
[21:51:42] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [21:51:42] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:25 ; elapsed = 01:26:27 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 30439 ; free virtual = 243249
INFO: [v++ 60-1443] [21:51:42] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: ulp_ucs/aclk_kernel_01 = 500, Kernel (DATA) clock: ulp_ucs/aclk_kernel_00 = 225
INFO: [v++ 60-1453] Command Line: cf2sw -force-enable-memory DDR[0] -a /home/linker/hls_ccl/_x/link/int/address_map.xml -sdsl /home/linker/hls_ccl/_x/link/int/sdsl.dat -xclbin /home/linker/hls_ccl/_x/link/int/xclbin_orig.xml -rtd /home/linker/hls_ccl/_x/link/int/kernels.rtd -o /home/linker/hls_ccl/_x/link/int/kernels.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [21:51:44] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 30444 ; free virtual = 243254
INFO: [v++ 60-1443] [21:51:44] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/linker/hls_ccl/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/linker/hls_ccl/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/linker/hls_ccl/_x/link/int/kernels.rtd --append-section :JSON:/home/linker/hls_ccl/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/linker/hls_ccl/_x/link/int/kernels_xml.rtd --add-section BUILD_METADATA:JSON:/home/linker/hls_ccl/_x/link/int/kernels_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/linker/hls_ccl/_x/link/int/kernels.xml --add-section SYSTEM_METADATA:RAW:/home/linker/hls_ccl/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u280_gen3x16_xdma_1_202211_1 --output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
XRT Build Version: 2.15.225 (2023.1)
       Build Date: 2023-05-03 10:13:19
          Hash ID: adf27adb3cfadc6e4c41d6db814159f1329b24f3
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 1016 bytes
Format : JSON
File   : '/home/linker/hls_ccl/_x/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 63699614 bytes
Format : RAW
File   : '/home/linker/hls_ccl/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/linker/hls_ccl/_x/link/int/kernels_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3218 bytes
Format : JSON
File   : '/home/linker/hls_ccl/_x/link/int/kernels_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 15190 bytes
Format : RAW
File   : '/home/linker/hls_ccl/_x/link/int/kernels.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 30478 bytes
Format : RAW
File   : '/home/linker/hls_ccl/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (63780605 bytes) to the output file: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [21:51:44] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 30390 ; free virtual = 243261
INFO: [v++ 60-1443] [21:51:44] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.info --input /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [21:51:44] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.31 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 30390 ; free virtual = 243260
INFO: [v++ 60-1443] [21:51:44] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [21:51:44] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 30390 ; free virtual = 243260
Check POST-VPL, containing 1 checks, has run: 0 errors
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/linker/hls_ccl/_x/reports/link/system_estimate_kernels.xtxt
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.ltx
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/linker/hls_ccl/_x/reports/link/v++_link_kernels_guidance.html
	Timing Report: /home/linker/hls_ccl/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/linker/hls_ccl/_x/logs/link/vivado.log
	Steps Log File: /home/linker/hls_ccl/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 26m 54s
INFO: [v++ 60-1653] Closing dispatch client.
g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/host.o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.o -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/app_hw -Itemp -lxrt_coreutil -L./home/linker/hls_ccl/inc -L/opt/xilinx/Vitis_HLS/2023.1/lib -L/opt/xilinx/xrt/lib 


##########################################################################################################################
[21:51:55] run the code


[INFO] Running test for mode: hw
[INFO] Commandline arguments:
[    ] XCL bibnary file/home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
[    ] Input files
[INFO] CSV-file has correct format
[INFO] Number of edges: 24 number of nodes: 11
[INFO] Opening the target device: 0
[INFO] Loading XCLbin: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
[INFO] Size of egdes:  96 Bytes
[    ] Size of scores: 96 Bytes
[    ] Size of labels: 44 Bytes
[INFO] Allocate Buffer in Global Memory
[INFO] Fill input Buffers with data from CSV-file
[INFO] Synchronize input buffer data to device global memory
[INFO] Execute Kernel
[INFO] Read back data from Kernel
[INFO] Validate results
[    ]
[INFO] TEST PASSED
[    ]
[INFO] All results of the kernel match the expected results

[21:52:00] copy results back to condor/results




##########################################################################################################################
##########################################################################################################################
##########################################################################################################################



[21:52:01] kernel 65536
[21:52:01] make clean - to make sure that the code is compiled with the new parameters
[21:52:01] make - compile the code

g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/host.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/host.o
g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.o
v++ -g -c -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	-k CCL \
       	-I /home/linker/hls_ccl/inc /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/kernels
	Log files: /home/linker/hls_ccl/_x/logs/kernels
Running Dispatch Server on port: 32407
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary, at Wed Aug 14 21:52:18 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/kernels/v++_compile_kernels_guidance.html', at Wed Aug 14 21:52:18 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-242] Creating kernel: 'CCL'

===>The following messages were generated while  performing high-level synthesis for kernel: CCL Log file: /home/linker/hls_ccl/_x/kernels/CCL/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_16_1'
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 9, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_53_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_62_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_62_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_79_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_96_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_108_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_108_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_22_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/linker/hls_ccl/_x/reports/kernels/system_estimate_kernels.xtxt
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 59s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -g -l -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	/home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/link
	Log files: /home/linker/hls_ccl/_x/logs/link
Running Dispatch Server on port: 19467
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.link_summary, at Wed Aug 14 21:53:18 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/link/v++_link_kernels_guidance.html', at Wed Aug 14 21:53:18 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 82-4274] Default memory will be used for trace offload
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [21:53:20] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -keep -memory-for-trace DDR[0] --config /home/linker/hls_ccl/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target hw --output_dir /home/linker/hls_ccl/_x/link/int --temp_dir /home/linker/hls_ccl/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [21:53:21] build_xd_ip_db started: /opt/xilinx/Vitis/2023.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/linker/hls_ccl/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/linker/hls_ccl/_x/link/sys_link/iprepo/xilinx_com_hls_CCL_1_0,CCL -o /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [21:53:24] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 34518 ; free virtual = 247501
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [21:53:25] cfgen started: /opt/xilinx/Vitis/2023.1/bin/cfgen  -nk CCL:1:CCL -sp CCL.in_edge_from:HBM[0] -sp CCL.in_edge_to:HBM[1] -sp CCL.in_scores:HBM[2] -sp CCL.out_labels:HBM[0] -dpa_mem_offload true -dmclkid 0 -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, num: 1  {CCL}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_from, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_to, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_scores, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: out_labels, sptag: HBM[0]
INFO: [SYSTEM_LINK 82-37] [21:53:28] cfgen finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 34515 ; free virtual = 247499
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [21:53:28] cf2bd started: /opt/xilinx/Vitis/2023.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd --temp_dir /home/linker/hls_ccl/_x/link/sys_link --output_dir /home/linker/hls_ccl/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [21:53:30] cf2bd finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 34502 ; free virtual = 247490
INFO: [v++ 60-1441] [21:53:30] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 34564 ; free virtual = 247552
INFO: [v++ 60-1443] [21:53:30] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/linker/hls_ccl/_x/link/int/sdsl.dat -rtd /home/linker/hls_ccl/_x/link/int/cf2sw.rtd -nofilter /home/linker/hls_ccl/_x/link/int/cf2sw_full.rtd -xclbin /home/linker/hls_ccl/_x/link/int/xclbin_orig.xml -o /home/linker/hls_ccl/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [21:53:32] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 34563 ; free virtual = 247552
INFO: [v++ 60-1443] [21:53:32] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [21:53:32] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.15 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 34545 ; free virtual = 247534
INFO: [v++ 60-1443] [21:53:32] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_gen3x16_xdma_1_202211_1 -s -g --remote_ip_cache /home/linker/hls_ccl/.ipcache --trace_memory DDR[0] --output_dir /home/linker/hls_ccl/_x/link/int --log_dir /home/linker/hls_ccl/_x/logs/link --report_dir /home/linker/hls_ccl/_x/reports/link --config /home/linker/hls_ccl/_x/link/int/vplConfig.ini -k /home/linker/hls_ccl/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/linker/hls_ccl/_x/link --no-info --iprepo /home/linker/hls_ccl/_x/link/int/xo/ip_repo/xilinx_com_hls_CCL_1_0 --messageDb /home/linker/hls_ccl/_x/link/run_link/vpl.pb /home/linker/hls_ccl/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link

****** vpl v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/linker/hls_ccl/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2023.1
INFO: [VPL 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/linker/hls_ccl/_x/link/vivado/vpl/.local/hw_platform
[21:53:40] Run vpl: Step create_project: Started
Creating Vivado project.
[21:53:43] Run vpl: Step create_project: Completed
[21:53:43] Run vpl: Step create_bd: Started
[21:53:58] Run vpl: Step create_bd: Completed
[21:53:58] Run vpl: Step update_bd: Started
WARNING: [VPL-1] Memory profiling was requested on DDR[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on DDR[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Profiling of HBM is not supported.
WARNING: [VPL-1] Memory profiling was requested on HOST[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[2] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[3] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[4] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[5] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] The use of profile options turned on trace, which uses a memory resource in one SLR; however kernels or compute units could potentially be located in multiple SLRs. This may impact timing due to SLR crossing. To improve timing, please consider implementing trace memory in every SLRs used via the linker option: --profile.trace_memory <memory>:<SLR>. SLRs present on the design : SLR0 SLR1 SLR2
[21:55:06] Run vpl: Step update_bd: Completed
[21:55:06] Run vpl: Step generate_target: Started
[21:56:21] Run vpl: Step generate_target: Completed
[21:56:21] Run vpl: Step config_hw_runs: Started
[21:56:22] Run vpl: Step config_hw_runs: Completed
[21:56:22] Run vpl: Step synth: Started
[21:56:53] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:57:23] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:57:53] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:58:23] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:58:53] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:59:23] Top-level synthesis in progress.
[21:59:50] Run vpl: Step synth: Completed
[21:59:50] Run vpl: Step impl: Started
[22:05:52] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 12m 18s 

[22:05:52] Starting logic optimization..
[22:05:52] Phase 1 Generate And Synthesize MIG Cores
[22:07:52] Phase 2 Generate And Synthesize Debug Cores
[22:08:52] Phase 3 Retarget
[22:09:22] Phase 4 Constant propagation
[22:09:22] Phase 5 Sweep
[22:09:52] Phase 6 BUFG optimization
[22:09:52] Phase 7 Shift Register Optimization
[22:10:22] Phase 8 Post Processing Netlist
[22:10:53] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 05m 00s 

[22:10:53] Starting logic placement..
[22:11:23] Phase 1 Placer Initialization
[22:11:23] Phase 1.1 Placer Initialization Netlist Sorting
[22:12:53] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[22:13:53] Phase 1.3 Build Placer Netlist Model
[22:15:23] Phase 1.4 Constrain Clocks/Macros
[22:15:23] Phase 2 Global Placement
[22:15:23] Phase 2.1 Floorplanning
[22:15:54] Phase 2.1.1 Partition Driven Placement
[22:15:54] Phase 2.1.1.1 PBP: Partition Driven Placement
[22:16:54] Phase 2.1.1.2 PBP: Clock Region Placement
[22:17:24] Phase 2.1.1.3 PBP: Discrete Incremental
[22:17:24] Phase 2.1.1.4 PBP: Compute Congestion
[22:17:24] Phase 2.1.1.5 PBP: Macro Placement
[22:17:54] Phase 2.1.1.6 PBP: UpdateTiming
[22:17:54] Phase 2.1.1.7 PBP: Add part constraints
[22:17:54] Phase 2.2 Physical Synthesis After Floorplan
[22:18:24] Phase 2.3 Update Timing before SLR Path Opt
[22:18:24] Phase 2.4 Post-Processing in Floorplanning
[22:18:24] Phase 2.5 Global Placement Core
[22:26:27] Phase 2.5.1 UpdateTiming Before Physical Synthesis
[22:26:27] Phase 2.5.2 Physical Synthesis In Placer
[22:28:28] Phase 3 Detail Placement
[22:28:28] Phase 3.1 Commit Multi Column Macros
[22:28:28] Phase 3.2 Commit Most Macros & LUTRAMs
[22:29:28] Phase 3.3 Small Shape DP
[22:29:28] Phase 3.3.1 Small Shape Clustering
[22:29:58] Phase 3.3.2 Flow Legalize Slice Clusters
[22:29:58] Phase 3.3.3 Slice Area Swap
[22:29:58] Phase 3.3.3.1 Slice Area Swap Initial
[22:30:29] Phase 3.4 Place Remaining
[22:30:59] Phase 3.5 Re-assign LUT pins
[22:30:59] Phase 3.6 Pipeline Register Optimization
[22:30:59] Phase 3.7 Fast Optimization
[22:31:59] Phase 4 Post Placement Optimization and Clean-Up
[22:31:59] Phase 4.1 Post Commit Optimization
[22:32:59] Phase 4.1.1 Post Placement Optimization
[22:32:59] Phase 4.1.1.1 BUFG Insertion
[22:32:59] Phase 1 Physical Synthesis Initialization
[22:33:30] Phase 4.1.1.2 BUFG Replication
[22:33:30] Phase 4.1.1.3 Post Placement Timing Optimization
[22:37:01] Phase 4.1.1.4 Replication
[22:38:01] Phase 4.2 Post Placement Cleanup
[22:38:01] Phase 4.3 Placer Reporting
[22:38:31] Phase 4.3.1 Print Estimated Congestion
[22:38:31] Phase 4.4 Final Placement Cleanup
[22:44:33] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 33m 40s 

[22:44:33] Starting logic routing..
[22:45:04] Phase 1 Build RT Design
[22:46:34] Phase 2 Router Initialization
[22:46:34] Phase 2.1 Fix Topology Constraints
[22:46:34] Phase 2.2 Pre Route Cleanup
[22:46:34] Phase 2.3 Global Clock Net Routing
[22:47:04] Phase 2.4 Update Timing
[22:48:05] Phase 2.5 Update Timing for Bus Skew
[22:48:05] Phase 2.5.1 Update Timing
[22:48:35] Phase 3 Initial Routing
[22:48:35] Phase 3.1 Global Routing
[22:50:05] Phase 4 Rip-up And Reroute
[22:50:05] Phase 4.1 Global Iteration 0
[22:54:37] Phase 4.2 Global Iteration 1
[22:55:37] Phase 4.3 Global Iteration 2
[22:56:38] Phase 4.4 Global Iteration 3
[22:57:38] Phase 5 Delay and Skew Optimization
[22:57:38] Phase 5.1 Delay CleanUp
[22:57:38] Phase 5.1.1 Update Timing
[22:57:38] Phase 5.1.2 Update Timing
[22:58:08] Phase 5.1.3 Update Timing
[22:58:38] Phase 5.2 Clock Skew Optimization
[22:58:38] Phase 6 Post Hold Fix
[22:58:38] Phase 6.1 Hold Fix Iter
[22:58:38] Phase 6.1.1 Update Timing
[22:59:39] Phase 7 Leaf Clock Prog Delay Opt
[23:04:41] Phase 7.1 Delay CleanUp
[23:04:41] Phase 7.1.1 Update Timing
[23:05:11] Phase 7.1.2 Update Timing
[23:05:41] Phase 7.1.3 Update Timing
[23:05:41] Phase 7.2 Hold Fix Iter
[23:05:41] Phase 7.2.1 Update Timing
[23:07:11] Phase 8 Route finalize
[23:07:11] Phase 9 Verifying routed nets
[23:07:11] Phase 10 Depositing Routes
[23:07:42] Phase 11 Resolve XTalk
[23:07:42] Phase 12 Post Router Timing
[23:07:42] Phase 12.1 Update Timing
[23:08:42] Phase 13 Physical Synthesis in Router
[23:08:42] Phase 13.1 Physical Synthesis Initialization
[23:09:12] Phase 13.2 Critical Path Optimization
[23:10:13] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 25m 39s 

[23:10:13] Starting bitstream generation..
[23:10:13] Phase 14 Post-Route Event Processing
[23:16:45] Creating bitmap...
[23:21:47] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[23:21:47] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 11m 34s 
Check VPL, containing 15 checks, has run: 0 errors, 2 warning violations, 1 advisory violation
WARNING: [AUTO-FREQ-SCALING-04] One or more timing paths failed timing requirements. The kernel clock ulp_ucs/aclk_kernel_00 has an original frequency equal to 300.000000 MHz. The frequency has been automatically changed to 140.8 MHz to enable proper functionality. The clock Id is 0.
ADVISORY: [AUTO-FREQ-SCALING-08] For clock hbm_aclk, the auto scaled frequency 470.8 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 450.0 MHz.
WARNING: [PROFILING-04] You did not specify more than one SLR for tracing. This could impact timing.
[23:22:22] Run vpl: Step impl: Completed
[23:22:22] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [23:22:22] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:27 ; elapsed = 01:28:50 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 28843 ; free virtual = 243062
INFO: [v++ 60-1443] [23:22:22] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: ulp_ucs/aclk_kernel_01 = 500, Kernel (DATA) clock: ulp_ucs/aclk_kernel_00 = 140
INFO: [v++ 60-1453] Command Line: cf2sw -force-enable-memory DDR[0] -a /home/linker/hls_ccl/_x/link/int/address_map.xml -sdsl /home/linker/hls_ccl/_x/link/int/sdsl.dat -xclbin /home/linker/hls_ccl/_x/link/int/xclbin_orig.xml -rtd /home/linker/hls_ccl/_x/link/int/kernels.rtd -o /home/linker/hls_ccl/_x/link/int/kernels.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [23:22:24] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 28838 ; free virtual = 243057
INFO: [v++ 60-1443] [23:22:24] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/linker/hls_ccl/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/linker/hls_ccl/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/linker/hls_ccl/_x/link/int/kernels.rtd --append-section :JSON:/home/linker/hls_ccl/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/linker/hls_ccl/_x/link/int/kernels_xml.rtd --add-section BUILD_METADATA:JSON:/home/linker/hls_ccl/_x/link/int/kernels_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/linker/hls_ccl/_x/link/int/kernels.xml --add-section SYSTEM_METADATA:RAW:/home/linker/hls_ccl/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u280_gen3x16_xdma_1_202211_1 --output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
XRT Build Version: 2.15.225 (2023.1)
       Build Date: 2023-05-03 10:13:19
          Hash ID: adf27adb3cfadc6e4c41d6db814159f1329b24f3
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 1016 bytes
Format : JSON
File   : '/home/linker/hls_ccl/_x/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 67050694 bytes
Format : RAW
File   : '/home/linker/hls_ccl/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/linker/hls_ccl/_x/link/int/kernels_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3218 bytes
Format : JSON
File   : '/home/linker/hls_ccl/_x/link/int/kernels_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 15190 bytes
Format : RAW
File   : '/home/linker/hls_ccl/_x/link/int/kernels.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 30492 bytes
Format : RAW
File   : '/home/linker/hls_ccl/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (67131701 bytes) to the output file: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [23:22:24] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 28780 ; free virtual = 243063
INFO: [v++ 60-1443] [23:22:24] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.info --input /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [23:22:24] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.34 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 28782 ; free virtual = 243064
INFO: [v++ 60-1443] [23:22:24] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [23:22:25] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 28782 ; free virtual = 243064
Check POST-VPL, containing 1 checks, has run: 0 errors
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/linker/hls_ccl/_x/reports/link/system_estimate_kernels.xtxt
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.ltx
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/linker/hls_ccl/_x/reports/link/v++_link_kernels_guidance.html
	Timing Report: /home/linker/hls_ccl/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/linker/hls_ccl/_x/logs/link/vivado.log
	Steps Log File: /home/linker/hls_ccl/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 29m 17s
INFO: [v++ 60-1653] Closing dispatch client.
g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/host.o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.o -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/app_hw -Itemp -lxrt_coreutil -L./home/linker/hls_ccl/inc -L/opt/xilinx/Vitis_HLS/2023.1/lib -L/opt/xilinx/xrt/lib 


##########################################################################################################################
[23:22:35] run the code


[INFO] Running test for mode: hw
[INFO] Commandline arguments:
[    ] XCL bibnary file/home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
[    ] Input files
[INFO] CSV-file has correct format
[INFO] Number of edges: 24 number of nodes: 11
[INFO] Opening the target device: 0
[INFO] Loading XCLbin: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
[INFO] Size of egdes:  96 Bytes
[    ] Size of scores: 96 Bytes
[    ] Size of labels: 44 Bytes
[INFO] Allocate Buffer in Global Memory
[INFO] Fill input Buffers with data from CSV-file
[INFO] Synchronize input buffer data to device global memory
[INFO] Execute Kernel
[INFO] Read back data from Kernel
[INFO] Validate results
[    ]
[INFO] TEST PASSED
[    ]
[INFO] All results of the kernel match the expected results

[23:22:41] copy results back to condor/results




##########################################################################################################################
##########################################################################################################################
##########################################################################################################################



[23:22:41] kernel 131072
[23:22:41] make clean - to make sure that the code is compiled with the new parameters
[23:22:42] make - compile the code

g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/host.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/host.o
g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.o
v++ -g -c -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	-k CCL \
       	-I /home/linker/hls_ccl/inc /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/kernels
	Log files: /home/linker/hls_ccl/_x/logs/kernels
Running Dispatch Server on port: 28357
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary, at Wed Aug 14 23:22:58 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/kernels/v++_compile_kernels_guidance.html', at Wed Aug 14 23:22:58 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-242] Creating kernel: 'CCL'

===>The following messages were generated while  performing high-level synthesis for kernel: CCL Log file: /home/linker/hls_ccl/_x/kernels/CCL/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_16_1'
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 9, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_53_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_62_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_62_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_79_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_96_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_108_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_108_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_22_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/linker/hls_ccl/_x/reports/kernels/system_estimate_kernels.xtxt
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 59s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -g -l -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	/home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/link
	Log files: /home/linker/hls_ccl/_x/logs/link
Running Dispatch Server on port: 14431
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.link_summary, at Wed Aug 14 23:23:59 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/link/v++_link_kernels_guidance.html', at Wed Aug 14 23:23:59 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 82-4274] Default memory will be used for trace offload
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [23:24:01] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -keep -memory-for-trace DDR[0] --config /home/linker/hls_ccl/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target hw --output_dir /home/linker/hls_ccl/_x/link/int --temp_dir /home/linker/hls_ccl/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [23:24:02] build_xd_ip_db started: /opt/xilinx/Vitis/2023.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/linker/hls_ccl/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/linker/hls_ccl/_x/link/sys_link/iprepo/xilinx_com_hls_CCL_1_0,CCL -o /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [23:24:05] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 32927 ; free virtual = 247348
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [23:24:05] cfgen started: /opt/xilinx/Vitis/2023.1/bin/cfgen  -nk CCL:1:CCL -sp CCL.in_edge_from:HBM[0] -sp CCL.in_edge_to:HBM[1] -sp CCL.in_scores:HBM[2] -sp CCL.out_labels:HBM[0] -dpa_mem_offload true -dmclkid 0 -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, num: 1  {CCL}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_from, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_to, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_scores, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: out_labels, sptag: HBM[0]
INFO: [SYSTEM_LINK 82-37] [23:24:09] cfgen finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 32929 ; free virtual = 247350
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [23:24:09] cf2bd started: /opt/xilinx/Vitis/2023.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd --temp_dir /home/linker/hls_ccl/_x/link/sys_link --output_dir /home/linker/hls_ccl/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [23:24:11] cf2bd finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 32912 ; free virtual = 247339
INFO: [v++ 60-1441] [23:24:11] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 32974 ; free virtual = 247401
INFO: [v++ 60-1443] [23:24:11] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/linker/hls_ccl/_x/link/int/sdsl.dat -rtd /home/linker/hls_ccl/_x/link/int/cf2sw.rtd -nofilter /home/linker/hls_ccl/_x/link/int/cf2sw_full.rtd -xclbin /home/linker/hls_ccl/_x/link/int/xclbin_orig.xml -o /home/linker/hls_ccl/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [23:24:13] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 32975 ; free virtual = 247402
INFO: [v++ 60-1443] [23:24:13] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [23:24:13] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.14 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 32957 ; free virtual = 247384
INFO: [v++ 60-1443] [23:24:13] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_gen3x16_xdma_1_202211_1 -s -g --remote_ip_cache /home/linker/hls_ccl/.ipcache --trace_memory DDR[0] --output_dir /home/linker/hls_ccl/_x/link/int --log_dir /home/linker/hls_ccl/_x/logs/link --report_dir /home/linker/hls_ccl/_x/reports/link --config /home/linker/hls_ccl/_x/link/int/vplConfig.ini -k /home/linker/hls_ccl/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/linker/hls_ccl/_x/link --no-info --iprepo /home/linker/hls_ccl/_x/link/int/xo/ip_repo/xilinx_com_hls_CCL_1_0 --messageDb /home/linker/hls_ccl/_x/link/run_link/vpl.pb /home/linker/hls_ccl/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link

****** vpl v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/linker/hls_ccl/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2023.1
INFO: [VPL 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/linker/hls_ccl/_x/link/vivado/vpl/.local/hw_platform
[23:24:21] Run vpl: Step create_project: Started
Creating Vivado project.
[23:24:24] Run vpl: Step create_project: Completed
[23:24:24] Run vpl: Step create_bd: Started
[23:24:40] Run vpl: Step create_bd: Completed
[23:24:40] Run vpl: Step update_bd: Started
WARNING: [VPL-1] Memory profiling was requested on DDR[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on DDR[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Profiling of HBM is not supported.
WARNING: [VPL-1] Memory profiling was requested on HOST[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[2] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[3] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[4] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[5] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] The use of profile options turned on trace, which uses a memory resource in one SLR; however kernels or compute units could potentially be located in multiple SLRs. This may impact timing due to SLR crossing. To improve timing, please consider implementing trace memory in every SLRs used via the linker option: --profile.trace_memory <memory>:<SLR>. SLRs present on the design : SLR0 SLR1 SLR2
[23:25:47] Run vpl: Step update_bd: Completed
[23:25:47] Run vpl: Step generate_target: Started
[23:27:02] Run vpl: Step generate_target: Completed
[23:27:02] Run vpl: Step config_hw_runs: Started
[23:27:03] Run vpl: Step config_hw_runs: Completed
[23:27:03] Run vpl: Step synth: Started
[23:27:34] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:28:04] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:28:34] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:29:04] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:29:34] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:30:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:30:35] Top-level synthesis in progress.
[23:31:05] Top-level synthesis in progress.
[23:31:11] Run vpl: Step synth: Completed
[23:31:11] Run vpl: Step impl: Started
[23:37:13] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 12m 58s 

[23:37:13] Starting logic optimization..
[23:37:13] Phase 1 Generate And Synthesize MIG Cores
[23:39:43] Phase 2 Generate And Synthesize Debug Cores
[23:40:44] Phase 3 Retarget
[23:40:44] Phase 4 Constant propagation
[23:41:14] Phase 5 Sweep
[23:41:44] Phase 6 BUFG optimization
[23:41:44] Phase 7 Shift Register Optimization
[23:41:44] Phase 8 Post Processing Netlist
[23:42:38] Run vpl: Step impl: Failed
[23:42:38] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 05m 25s 

[23:42:38] Starting logic placement..
[23:42:38] Run vpl: FINISHED. Run Status: impl ERROR

===>The following messages were generated while processing /home/linker/hls_ccl/_x/link/vivado/vpl/prj/prj.runs/impl_1 :
ERROR: [VPL UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB18 and RAMB36/FIFO cells than are available in Pblock 'pblock_dynamic_region'. This design requires 5691 of such cell types but only 3552 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 6156 of such cell types but only 4032 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB36/FIFO cells than are available in Pblock 'pblock_dynamic_region'. This design requires 2845 of such cell types but only 1776 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB36/FIFO cells than are available in the target device. This design requires 3074 of such cell types but only 2016 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36E2 over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB36E2 cells than are available in Pblock 'pblock_dynamic_region'. This design requires 2845 of such cell types but only 1776 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36E2 over-utilized in Top Level Design (This design requires more RAMB36E2 cells than are available in the target device. This design requires 3074 of such cell types but only 2016 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL 4-23] Error(s) found during DRC. Placer not run.

===>The following messages were generated while  creating FPGA bitstream. Log file: /home/linker/hls_ccl/_x/link/vivado/vpl/runme.log :
ERROR: [VPL 12-13638] Failed runs(s) : 'impl_1'
ERROR: [VPL 60-773] In '/home/linker/hls_ccl/_x/link/vivado/vpl/vivado.log', caught Tcl error:  ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.
WARNING: [VPL 60-732] Link warning: The available BRAMs may not be sufficient to accommodate the kernels
ERROR: [VPL 60-704] Integration error, Failed to complete hardware generation. The run name is 'impl_1'. An error stack with function names and arguments may be available in the 'vivado.log'.
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [23:42:38] Run run_link: Step vpl: Failed
Time (s): cpu = 00:00:06 ; elapsed = 00:18:25 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 27620 ; free virtual = 242948
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.
make: *** [Makefile:84: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin] Error 1


##########################################################################################################################
[23:42:48] run the code


[INFO] Running test for mode: hw
./run_test.sh: line 13: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/app_hw: No such file or directory
mv: cannot stat '*.csv': No such file or directory
mv: cannot stat '*.run_summary': No such file or directory

[23:42:48] copy results back to condor/results




##########################################################################################################################
##########################################################################################################################
##########################################################################################################################



[23:42:48] kernel 262144
[23:42:48] make clean - to make sure that the code is compiled with the new parameters
[23:42:48] make - compile the code

g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/host.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/host.o
g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.o
v++ -g -c -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	-k CCL \
       	-I /home/linker/hls_ccl/inc /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/kernels
	Log files: /home/linker/hls_ccl/_x/logs/kernels
Running Dispatch Server on port: 24623
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary, at Wed Aug 14 23:43:05 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/kernels/v++_compile_kernels_guidance.html', at Wed Aug 14 23:43:05 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-242] Creating kernel: 'CCL'

===>The following messages were generated while  performing high-level synthesis for kernel: CCL Log file: /home/linker/hls_ccl/_x/kernels/CCL/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_16_1'
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 9, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_53_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_62_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_62_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_79_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_96_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_108_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_108_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_22_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/linker/hls_ccl/_x/reports/kernels/system_estimate_kernels.xtxt
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 0s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -g -l -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	/home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/link
	Log files: /home/linker/hls_ccl/_x/logs/link
Running Dispatch Server on port: 22815
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.link_summary, at Wed Aug 14 23:44:07 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/link/v++_link_kernels_guidance.html', at Wed Aug 14 23:44:07 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 82-4274] Default memory will be used for trace offload
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [23:44:09] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -keep -memory-for-trace DDR[0] --config /home/linker/hls_ccl/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target hw --output_dir /home/linker/hls_ccl/_x/link/int --temp_dir /home/linker/hls_ccl/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [23:44:09] build_xd_ip_db started: /opt/xilinx/Vitis/2023.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/linker/hls_ccl/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/linker/hls_ccl/_x/link/sys_link/iprepo/xilinx_com_hls_CCL_1_0,CCL -o /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [23:44:13] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 32851 ; free virtual = 247317
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [23:44:13] cfgen started: /opt/xilinx/Vitis/2023.1/bin/cfgen  -nk CCL:1:CCL -sp CCL.in_edge_from:HBM[0] -sp CCL.in_edge_to:HBM[1] -sp CCL.in_scores:HBM[2] -sp CCL.out_labels:HBM[0] -dpa_mem_offload true -dmclkid 0 -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, num: 1  {CCL}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_from, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_to, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_scores, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: out_labels, sptag: HBM[0]
INFO: [SYSTEM_LINK 82-37] [23:44:17] cfgen finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 32840 ; free virtual = 247306
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [23:44:17] cf2bd started: /opt/xilinx/Vitis/2023.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd --temp_dir /home/linker/hls_ccl/_x/link/sys_link --output_dir /home/linker/hls_ccl/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [23:44:19] cf2bd finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 32827 ; free virtual = 247298
INFO: [v++ 60-1441] [23:44:19] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 32889 ; free virtual = 247360
INFO: [v++ 60-1443] [23:44:19] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/linker/hls_ccl/_x/link/int/sdsl.dat -rtd /home/linker/hls_ccl/_x/link/int/cf2sw.rtd -nofilter /home/linker/hls_ccl/_x/link/int/cf2sw_full.rtd -xclbin /home/linker/hls_ccl/_x/link/int/xclbin_orig.xml -o /home/linker/hls_ccl/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [23:44:21] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 32885 ; free virtual = 247357
INFO: [v++ 60-1443] [23:44:21] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [23:44:21] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.14 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 32865 ; free virtual = 247336
INFO: [v++ 60-1443] [23:44:21] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_gen3x16_xdma_1_202211_1 -s -g --remote_ip_cache /home/linker/hls_ccl/.ipcache --trace_memory DDR[0] --output_dir /home/linker/hls_ccl/_x/link/int --log_dir /home/linker/hls_ccl/_x/logs/link --report_dir /home/linker/hls_ccl/_x/reports/link --config /home/linker/hls_ccl/_x/link/int/vplConfig.ini -k /home/linker/hls_ccl/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/linker/hls_ccl/_x/link --no-info --iprepo /home/linker/hls_ccl/_x/link/int/xo/ip_repo/xilinx_com_hls_CCL_1_0 --messageDb /home/linker/hls_ccl/_x/link/run_link/vpl.pb /home/linker/hls_ccl/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link

****** vpl v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/linker/hls_ccl/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2023.1
INFO: [VPL 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/linker/hls_ccl/_x/link/vivado/vpl/.local/hw_platform
[23:44:29] Run vpl: Step create_project: Started
Creating Vivado project.
[23:44:32] Run vpl: Step create_project: Completed
[23:44:32] Run vpl: Step create_bd: Started
[23:44:48] Run vpl: Step create_bd: Completed
[23:44:48] Run vpl: Step update_bd: Started
WARNING: [VPL-1] Memory profiling was requested on DDR[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on DDR[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Profiling of HBM is not supported.
WARNING: [VPL-1] Memory profiling was requested on HOST[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[2] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[3] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[4] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[5] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] The use of profile options turned on trace, which uses a memory resource in one SLR; however kernels or compute units could potentially be located in multiple SLRs. This may impact timing due to SLR crossing. To improve timing, please consider implementing trace memory in every SLRs used via the linker option: --profile.trace_memory <memory>:<SLR>. SLRs present on the design : SLR0 SLR1 SLR2
[23:45:55] Run vpl: Step update_bd: Completed
[23:45:55] Run vpl: Step generate_target: Started
[23:47:11] Run vpl: Step generate_target: RUNNING...
[23:47:11] Run vpl: Step generate_target: Completed
[23:47:11] Run vpl: Step config_hw_runs: Started
[23:47:12] Run vpl: Step config_hw_runs: Completed
[23:47:12] Run vpl: Step synth: Started
[23:47:43] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:48:13] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:48:43] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:49:13] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:49:43] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:50:13] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:50:43] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:51:13] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:51:43] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:52:14] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:52:44] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:53:14] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:53:44] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:54:14] Block-level synthesis in progress, 1 of 1 jobs complete, 0 jobs running.
[23:54:44] Top-level synthesis in progress.
[23:55:02] Run vpl: Step synth: Completed
[23:55:02] Run vpl: Step impl: Started
[00:01:33] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 17m 11s 

[00:01:33] Starting logic optimization..
[00:01:33] Phase 1 Generate And Synthesize MIG Cores
[00:04:04] Phase 2 Generate And Synthesize Debug Cores
[00:05:04] Phase 3 Retarget
[00:05:34] Phase 4 Constant propagation
[00:05:34] Phase 5 Sweep
[00:06:04] Phase 6 BUFG optimization
[00:06:04] Phase 7 Shift Register Optimization
[00:06:04] Phase 8 Post Processing Netlist
[00:07:04] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 05m 31s 

[00:07:04] Starting logic placement..
[00:07:07] Run vpl: Step impl: Failed
[00:07:08] Run vpl: FINISHED. Run Status: impl ERROR

===>The following messages were generated while processing /home/linker/hls_ccl/_x/link/vivado/vpl/prj/prj.runs/impl_1 :
ERROR: [VPL UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB18 and RAMB36/FIFO cells than are available in Pblock 'pblock_dynamic_region'. This design requires 11835 of such cell types but only 3552 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 12300 of such cell types but only 4032 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB36/FIFO cells than are available in Pblock 'pblock_dynamic_region'. This design requires 5917 of such cell types but only 1776 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB36/FIFO cells than are available in the target device. This design requires 6146 of such cell types but only 2016 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36E2 over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB36E2 cells than are available in Pblock 'pblock_dynamic_region'. This design requires 5917 of such cell types but only 1776 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36E2 over-utilized in Top Level Design (This design requires more RAMB36E2 cells than are available in the target device. This design requires 6146 of such cell types but only 2016 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL 4-23] Error(s) found during DRC. Placer not run.

===>The following messages were generated while  creating FPGA bitstream. Log file: /home/linker/hls_ccl/_x/link/vivado/vpl/runme.log :
ERROR: [VPL 12-13638] Failed runs(s) : 'impl_1'
ERROR: [VPL 60-773] In '/home/linker/hls_ccl/_x/link/vivado/vpl/vivado.log', caught Tcl error:  ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.
WARNING: [VPL 60-732] Link warning: The available BRAMs may not be sufficient to accommodate the kernels
ERROR: [VPL 60-704] Integration error, Failed to complete hardware generation. The run name is 'impl_1'. An error stack with function names and arguments may be available in the 'vivado.log'.
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [00:07:08] Run run_link: Step vpl: Failed
Time (s): cpu = 00:10:30 ; elapsed = 00:22:47 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 31571 ; free virtual = 247312
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.
make: *** [Makefile:84: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin] Error 1


##########################################################################################################################
[00:07:08] run the code


[INFO] Running test for mode: hw
./run_test.sh: line 13: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/app_hw: No such file or directory
mv: cannot stat '*.csv': No such file or directory
mv: cannot stat '*.run_summary': No such file or directory

[00:07:08] copy results back to condor/results




##########################################################################################################################
##########################################################################################################################
##########################################################################################################################



[00:07:08] kernel 524288
[00:07:08] make clean - to make sure that the code is compiled with the new parameters
[00:07:09] make - compile the code

g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/host.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/host.o
g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.o
v++ -g -c -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	-k CCL \
       	-I /home/linker/hls_ccl/inc /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/kernels
	Log files: /home/linker/hls_ccl/_x/logs/kernels
Running Dispatch Server on port: 6585
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary, at Thu Aug 15 00:07:25 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/kernels/v++_compile_kernels_guidance.html', at Thu Aug 15 00:07:25 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-242] Creating kernel: 'CCL'

===>The following messages were generated while  performing high-level synthesis for kernel: CCL Log file: /home/linker/hls_ccl/_x/kernels/CCL/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_16_1'
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 9, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_53_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_62_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_62_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_79_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_96_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_108_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_108_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_22_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/linker/hls_ccl/_x/reports/kernels/system_estimate_kernels.xtxt
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 3s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -g -l -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	/home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/link
	Log files: /home/linker/hls_ccl/_x/logs/link
Running Dispatch Server on port: 23855
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.link_summary, at Thu Aug 15 00:08:29 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/link/v++_link_kernels_guidance.html', at Thu Aug 15 00:08:29 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 82-4274] Default memory will be used for trace offload
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [00:08:31] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -keep -memory-for-trace DDR[0] --config /home/linker/hls_ccl/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target hw --output_dir /home/linker/hls_ccl/_x/link/int --temp_dir /home/linker/hls_ccl/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [00:08:32] build_xd_ip_db started: /opt/xilinx/Vitis/2023.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/linker/hls_ccl/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/linker/hls_ccl/_x/link/sys_link/iprepo/xilinx_com_hls_CCL_1_0,CCL -o /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [00:08:36] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 32619 ; free virtual = 247300
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [00:08:36] cfgen started: /opt/xilinx/Vitis/2023.1/bin/cfgen  -nk CCL:1:CCL -sp CCL.in_edge_from:HBM[0] -sp CCL.in_edge_to:HBM[1] -sp CCL.in_scores:HBM[2] -sp CCL.out_labels:HBM[0] -dpa_mem_offload true -dmclkid 0 -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, num: 1  {CCL}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_from, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_to, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_scores, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: out_labels, sptag: HBM[0]
INFO: [SYSTEM_LINK 82-37] [00:08:39] cfgen finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 32613 ; free virtual = 247294
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [00:08:39] cf2bd started: /opt/xilinx/Vitis/2023.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd --temp_dir /home/linker/hls_ccl/_x/link/sys_link --output_dir /home/linker/hls_ccl/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [00:08:41] cf2bd finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 32610 ; free virtual = 247296
INFO: [v++ 60-1441] [00:08:41] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 32672 ; free virtual = 247358
INFO: [v++ 60-1443] [00:08:41] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/linker/hls_ccl/_x/link/int/sdsl.dat -rtd /home/linker/hls_ccl/_x/link/int/cf2sw.rtd -nofilter /home/linker/hls_ccl/_x/link/int/cf2sw_full.rtd -xclbin /home/linker/hls_ccl/_x/link/int/xclbin_orig.xml -o /home/linker/hls_ccl/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [00:08:44] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 32670 ; free virtual = 247357
INFO: [v++ 60-1443] [00:08:44] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [00:08:44] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.14 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 32652 ; free virtual = 247339
INFO: [v++ 60-1443] [00:08:44] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_gen3x16_xdma_1_202211_1 -s -g --remote_ip_cache /home/linker/hls_ccl/.ipcache --trace_memory DDR[0] --output_dir /home/linker/hls_ccl/_x/link/int --log_dir /home/linker/hls_ccl/_x/logs/link --report_dir /home/linker/hls_ccl/_x/reports/link --config /home/linker/hls_ccl/_x/link/int/vplConfig.ini -k /home/linker/hls_ccl/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/linker/hls_ccl/_x/link --no-info --iprepo /home/linker/hls_ccl/_x/link/int/xo/ip_repo/xilinx_com_hls_CCL_1_0 --messageDb /home/linker/hls_ccl/_x/link/run_link/vpl.pb /home/linker/hls_ccl/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link

****** vpl v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/linker/hls_ccl/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2023.1
INFO: [VPL 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/linker/hls_ccl/_x/link/vivado/vpl/.local/hw_platform
[00:08:51] Run vpl: Step create_project: Started
Creating Vivado project.
[00:08:54] Run vpl: Step create_project: Completed
[00:08:54] Run vpl: Step create_bd: Started
[00:09:11] Run vpl: Step create_bd: Completed
[00:09:11] Run vpl: Step update_bd: Started
WARNING: [VPL-1] Memory profiling was requested on DDR[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on DDR[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Profiling of HBM is not supported.
WARNING: [VPL-1] Memory profiling was requested on HOST[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[2] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[3] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[4] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[5] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] The use of profile options turned on trace, which uses a memory resource in one SLR; however kernels or compute units could potentially be located in multiple SLRs. This may impact timing due to SLR crossing. To improve timing, please consider implementing trace memory in every SLRs used via the linker option: --profile.trace_memory <memory>:<SLR>. SLRs present on the design : SLR0 SLR1 SLR2
[00:10:18] Run vpl: Step update_bd: Completed
[00:10:18] Run vpl: Step generate_target: Started
[00:11:34] Run vpl: Step generate_target: RUNNING...
[00:11:34] Run vpl: Step generate_target: Completed
[00:11:34] Run vpl: Step config_hw_runs: Started
[00:11:35] Run vpl: Step config_hw_runs: Completed
[00:11:35] Run vpl: Step synth: Started
[00:12:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:12:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:13:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:13:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:14:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:14:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:15:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:15:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:16:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:16:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:17:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:17:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:18:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:18:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:19:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:19:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:20:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:20:38] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:21:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:21:38] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:22:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:22:38] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:23:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:23:38] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:24:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:24:38] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:25:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:25:38] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:26:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:26:38] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:27:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:27:39] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:28:09] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:28:39] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:29:09] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:29:39] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:30:09] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:30:39] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:31:09] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:31:39] Block-level synthesis in progress, 1 of 1 jobs complete, 0 jobs running.
[00:32:09] Top-level synthesis in progress.
[00:32:26] Run vpl: Step synth: Completed
[00:32:26] Run vpl: Step impl: Started
[00:39:27] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 30m 43s 

[00:39:27] Starting logic optimization..
[00:39:27] Phase 1 Generate And Synthesize MIG Cores
[00:42:28] Phase 2 Generate And Synthesize Debug Cores
[00:43:28] Phase 3 Retarget
[00:43:58] Phase 4 Constant propagation
[00:43:58] Phase 5 Sweep
[00:44:28] Phase 6 BUFG optimization
[00:44:28] Phase 7 Shift Register Optimization
[00:44:59] Phase 8 Post Processing Netlist
[00:45:29] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 06m 01s 

[00:45:29] Starting logic placement..
[00:45:42] Run vpl: Step impl: Failed
[00:45:42] Run vpl: FINISHED. Run Status: impl ERROR

===>The following messages were generated while processing /home/linker/hls_ccl/_x/link/vivado/vpl/prj/prj.runs/impl_1 :
ERROR: [VPL UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB18 and RAMB36/FIFO cells than are available in Pblock 'pblock_dynamic_region'. This design requires 24667 of such cell types but only 3552 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 25132 of such cell types but only 4032 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB36/FIFO cells than are available in Pblock 'pblock_dynamic_region'. This design requires 12333 of such cell types but only 1776 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB36/FIFO cells than are available in the target device. This design requires 12562 of such cell types but only 2016 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36E2 over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB36E2 cells than are available in Pblock 'pblock_dynamic_region'. This design requires 12333 of such cell types but only 1776 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36E2 over-utilized in Top Level Design (This design requires more RAMB36E2 cells than are available in the target device. This design requires 12562 of such cell types but only 2016 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL 4-23] Error(s) found during DRC. Placer not run.

===>The following messages were generated while  creating FPGA bitstream. Log file: /home/linker/hls_ccl/_x/link/vivado/vpl/runme.log :
ERROR: [VPL 12-13638] Failed runs(s) : 'impl_1'
ERROR: [VPL 60-773] In '/home/linker/hls_ccl/_x/link/vivado/vpl/vivado.log', caught Tcl error:  ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.
WARNING: [VPL 60-732] Link warning: The available BRAMs may not be sufficient to accommodate the kernels
ERROR: [VPL 60-704] Integration error, Failed to complete hardware generation. The run name is 'impl_1'. An error stack with function names and arguments may be available in the 'vivado.log'.
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [00:45:42] Run run_link: Step vpl: Failed
Time (s): cpu = 00:00:08 ; elapsed = 00:36:58 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 26754 ; free virtual = 243047
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.
make: *** [Makefile:84: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin] Error 1


##########################################################################################################################
[00:45:52] run the code


[INFO] Running test for mode: hw
./run_test.sh: line 13: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/app_hw: No such file or directory
mv: cannot stat '*.csv': No such file or directory
mv: cannot stat '*.run_summary': No such file or directory

[00:45:52] copy results back to condor/results

