==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 0.916 seconds; peak allocated memory: 7.082 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.098 seconds; current allocated memory: 120.023 MB.
INFO: [HLS 200-10] Analyzing design file 'clu/can.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (clu/can.c:30:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu/can.c:53:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-3945] implicit declaration of function 'XCanFd_GetDlc2len' is invalid in C99 (clu/can.c:105:22)
WARNING: [HLS 207-4054] passing 'unsigned char *' to parameter of type 'char *' converts between pointers to integer types with different sign (clu/can.c:159:18)
INFO: [HLS 207-4414] passing argument to parameter 'data' here (clu/can.c:24:58)
ERROR: [HLS 207-3945] implicit declaration of function 'XCanFd_GetDlc2len' is invalid in C99 (clu/can.c:105:22)
WARNING: [HLS 207-5292] unused parameter 'FifoNo' (clu/can.c:68:7)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.387 seconds; current allocated memory: 0.836 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.935 seconds; peak allocated memory: 120.867 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.085 seconds; current allocated memory: 120.953 MB.
INFO: [HLS 200-10] Analyzing design file 'clu/can.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (clu/can.c:30:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu/can.c:53:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-3945] implicit declaration of function 'XCanFd_GetDlc2len' is invalid in C99 (clu/can.c:105:22)
WARNING: [HLS 207-4054] passing 'unsigned char *' to parameter of type 'char *' converts between pointers to integer types with different sign (clu/can.c:159:18)
INFO: [HLS 207-4414] passing argument to parameter 'data' here (clu/can.c:24:58)
ERROR: [HLS 207-3945] implicit declaration of function 'XCanFd_GetDlc2len' is invalid in C99 (clu/can.c:105:22)
WARNING: [HLS 207-5292] unused parameter 'FifoNo' (clu/can.c:68:7)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.732 seconds; current allocated memory: 0.457 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.217 seconds; peak allocated memory: 121.406 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.074 seconds; current allocated memory: 120.258 MB.
INFO: [HLS 200-10] Analyzing design file 'clu/can.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (clu/can.c:30:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu/can.c:53:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
ERROR: [HLS 207-1249] function definition is not allowed here (clu/can.c:104:3)
WARNING: [HLS 207-3945] implicit declaration of function 'XCanFd_GetDlc2len' is invalid in C99 (clu/can.c:179:22)
WARNING: [HLS 207-4054] passing 'unsigned char *' to parameter of type 'char *' converts between pointers to integer types with different sign (clu/can.c:233:18)
INFO: [HLS 207-4414] passing argument to parameter 'data' here (clu/can.c:24:58)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.672 seconds; current allocated memory: 0.270 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.073 seconds; peak allocated memory: 120.531 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.051 seconds; current allocated memory: 120.770 MB.
INFO: [HLS 200-10] Analyzing design file 'clu/can.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (clu/can.c:103:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu/can.c:126:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4054] passing 'unsigned char *' to parameter of type 'char *' converts between pointers to integer types with different sign (clu/can.c:233:18)
INFO: [HLS 207-4414] passing argument to parameter 'data' here (clu/can.c:97:58)
WARNING: [HLS 207-5292] unused parameter 'FifoNo' (clu/can.c:141:7)
INFO: [HLS 200-10] Analyzing design file 'clu/clu.c' ... 
WARNING: [HLS 207-3946] implicitly declaring library function 'memcpy' with type 'void *(void *, const void *, unsigned long)' (clu/clu.c:16:2)
INFO: [HLS 207-4260] include the header <string.h> or explicitly provide a declaration for 'memcpy' (clu/clu.c:16:2)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu/clu.c:16:9)
WARNING: [HLS 207-5546] '#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1' (clu/clu.c:28:9)
ERROR: [HLS 207-3946] implicitly declaring library function 'memcpy' with type 'void *(void *, const void *, unsigned long)' (clu/clu.c:16:2)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.254 seconds; current allocated memory: 0.824 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.634 seconds; peak allocated memory: 121.590 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.068 seconds; current allocated memory: 120.211 MB.
INFO: [HLS 200-10] Analyzing design file 'clu/can.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (clu/can.c:103:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu/can.c:126:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4054] passing 'unsigned char *' to parameter of type 'char *' converts between pointers to integer types with different sign (clu/can.c:233:18)
INFO: [HLS 207-4414] passing argument to parameter 'data' here (clu/can.c:97:58)
WARNING: [HLS 207-5292] unused parameter 'FifoNo' (clu/can.c:141:7)
INFO: [HLS 200-10] Analyzing design file 'clu/clu.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu/clu.c:18:9)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-5546] '#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1' (clu/clu.c:30:9)
INFO: [HLS 200-10] Analyzing design file 'clu/dlin.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (clu/dlin.c:98:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu/dlin.c:120:11)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (clu/dlin.c:121:5)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (clu/dlin.c:256:55)
INFO: [HLS 207-4414] passing argument to parameter 'linbase' here (clu/dlin.c:209:38)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (clu/dlin.c:256:73)
INFO: [HLS 200-10] Analyzing design file 'clu/uart.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (clu/uart.c:132:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu/uart.c:154:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.353 seconds; current allocated memory: 121.512 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_ddr' (clu/can.c:97:0)
INFO: [HLS 214-178] Inlining function 'XCanFd_GetDlc2len' into 'recvFrame_logic' (clu/can.c:145:0)
INFO: [HLS 214-178] Inlining function 'CanFd_Recv_Sequential' into 'can' (clu/can.c:271:0)
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'ddr_write' (clu/uart.c:126:0)
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_lin_ddr' (clu/dlin.c:92:0)
INFO: [HLS 214-178] Inlining function 'read_lin_reg' into 'single_lin_process' (clu/dlin.c:133:0)
INFO: [HLS 214-178] Inlining function 'write_lin_reg' into 'single_lin_process' (clu/dlin.c:133:0)
INFO: [HLS 214-178] Inlining function 'dlin_FSM' into 'dlin' (clu/dlin.c:253:0)
INFO: [HLS 214-178] Inlining function 'can' into 'clu' (clu/clu.c:27:0)
INFO: [HLS 214-178] Inlining function 'uart' into 'clu' (clu/clu.c:27:0)
INFO: [HLS 214-178] Inlining function 'dlin' into 'clu' (clu/clu.c:27:0)
WARNING: [HLS 214-203] Replacing invalid offset value '96' with '56' for s_axilite port 'uart_ddr'. (clu/clu.c:23:63)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(clu/can.c:103:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu/can.c:103:2)
INFO: [HLS 214-115] Multiple burst writes of length 92 and bit width 8 in loop 'anonymous'(clu/can.c:126:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu/can.c:126:3)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 in loop 'anonymous'(clu/clu.c:18:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu/clu.c:18:2)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(clu/uart.c:132:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu/uart.c:132:2)
INFO: [HLS 214-115] Multiple burst writes of length 204 and bit width 8 in loop 'anonymous'(clu/uart.c:154:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu/uart.c:154:3)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(clu/dlin.c:98:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu/dlin.c:98:2)
INFO: [HLS 214-115] Multiple burst writes of length 28 and bit width 8 in loop 'anonymous'(clu/dlin.c:120:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu/dlin.c:120:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.832 seconds; current allocated memory: 123.656 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 123.684 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 130.844 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 133.734 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'ddr_write.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'ddr_write.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_1' (clu/dlin.c:79) in function 'single_lin_process.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_206_1' (clu/can.c:146) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_220_2' (clu/can.c:146) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu/clu.c:13) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu/clu.c:13) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu/clu.c:13) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu/clu.c:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu/clu.c:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu/clu.c:13) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (clu/can.c:150:46) to (clu/can.c:203:7) in function 'recvFrame_logic.1'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.463 seconds; current allocated memory: 158.031 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.first_timestamp' (clu/uart.c:186:40)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.first_time' (clu/uart.c:187:35)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (clu/uart.c:188:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (clu/uart.c:189:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (clu/uart.c:190:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (clu/uart.c:191:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (clu/uart.c:192:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (clu/uart.c:193:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (clu/uart.c:194:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (clu/uart.c:195:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (clu/uart.c:196:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (clu/uart.c:197:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (clu/uart.c:203:39)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.fifo_index' (clu/uart.c:204:34)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Header.pkt_len_bytes' (clu/uart.c:205:39)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (clu/uart.c:206:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (clu/uart.c:207:29)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (clu/dlin.c:158:30)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:179:23)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:182:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:183:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:184:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:185:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:186:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:187:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:188:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:189:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:190:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:191:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:192:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:193:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:195:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:196:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:197:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:198:19)
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (clu/dlin.c:203:29)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:153:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:158:20)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:165:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:166:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:167:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:168:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:186:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:187:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:188:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:189:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:190:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:191:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:192:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:193:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:194:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:195:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:196:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:197:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:199:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:201:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:210:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:211:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:212:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:213:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:223:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:224:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:225:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:226:32)
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.fifo_index' (clu/uart.c:160:32)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Header.pkt_len_bytes' (clu/uart.c:161:37)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.first_time' (clu/uart.c:162:32)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.first_timestamp' (clu/uart.c:163:37)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.991 seconds; current allocated memory: 278.508 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clu' ...
WARNING: [SYN 201-103] Legalizing function name 'ddr_write.1_Pipeline_1' to 'ddr_write_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ddr_write.1_Pipeline_2' to 'ddr_write_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ddr_write.1' to 'ddr_write_1'.
WARNING: [SYN 201-103] Legalizing function name 'uart_data_read.1' to 'uart_data_read_1'.
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1_Pipeline_VITIS_LOOP_176_1' to 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_lin_ddr.1' to 'write_lin_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1' to 'single_lin_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_1' to 'recvFrame_logic_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_220_2' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_220_2'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_206_1' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_1' to 'write_ddr_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_2' to 'write_ddr_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1' to 'write_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1' to 'recvFrame_logic_1'.
WARNING: [SYN 201-506] An incorrect offset '56' is defined with AXILite port 'received_lin', and it will be replaced with a new offset '116'.
WARNING: [SYN 201-506] An incorrect offset '64' is defined with AXILite port 'can_en', and it will be replaced with a new offset '124'.
WARNING: [SYN 201-506] An incorrect offset '56' is defined with AXILite port 'uart_ddr', and it will be replaced with a new offset '132'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ddr_write_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.556 seconds; current allocated memory: 283.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.1 seconds; current allocated memory: 284.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ddr_write_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 285.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 285.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ddr_write_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 286.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.445 seconds; current allocated memory: 286.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uart_data_read_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 287.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 287.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_176_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 288.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 288.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 289.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.446 seconds; current allocated memory: 289.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.1ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'single_lin_process_1' consists of the following:	bus read operation ('lin_addr_addr_read', clu/dlin.c:81) on port 'lin_addr' (clu/dlin.c:81) [44]  (7.3 ns)
	blocking operation 0.8 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 290.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 290.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 290.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 290.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_220_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_220_2'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_220_2' (loop 'VITIS_LOOP_220_2'): Unable to schedule 'store' operation ('can_frame_addr_1_write_ln224', clu/can.c:224) of variable 'trunc_ln18', clu/can.c:224 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 12, loop 'VITIS_LOOP_220_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 291.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 291.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_1'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1' (loop 'VITIS_LOOP_206_1'): Unable to schedule 'store' operation ('can_frame_addr_4_write_ln211', clu/can.c:211) of variable 'trunc_ln21', clu/can.c:211 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_206_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 291.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 292.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 292.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 292.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 292.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 292.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 293.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.448 seconds; current allocated memory: 293.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.349 seconds; current allocated memory: 295.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 295.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.473 seconds; current allocated memory: 296.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 296.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ddr_write_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ddr_write_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ddr_write_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.854 seconds; current allocated memory: 298.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ddr_write_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ddr_write_1_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ddr_write_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 300.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ddr_write_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_uart_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_9ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ddr_write_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_ddr_write_1_ringbuffer_header_bytes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 302.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uart_data_read_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'internal_uart_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_9ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'uart_data_read_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_uart_data_read_1_PL_Ctrl_fifo_index_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_uart_data_read_1_PL_Ctrl_first_time_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_uart_data_read_1_PL_Ctrl_first_timestamp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_uart_data_read_1_uart_fifo_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_uart_data_read_1_PL_Header_pkt_len_bytes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.501 seconds; current allocated memory: 306.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1' pipeline 'VITIS_LOOP_176_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.565 seconds; current allocated memory: 309.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_lin_ddr_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 311.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'PL_Data' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_lin_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 315.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 318.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_220_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_220_2' pipeline 'VITIS_LOOP_220_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_220_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 319.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1' pipeline 'VITIS_LOOP_206_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 321.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.473 seconds; current allocated memory: 322.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 323.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.247 seconds; current allocated memory: 325.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'internal_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_recvFrame_logic_1_can_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 330.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/ps_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_can' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_uart' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_lin' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clu' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'mode_nr' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'can_ptr', 'uart_ptr', 'received_can', 'received_uart', 'lin_ptr', 'uart_en', 'lin_en', 'can_ddr', 'lin_ddr', 'received_lin', 'can_en' and 'uart_ddr' to AXI-Lite port EN.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.282 seconds; current allocated memory: 336.500 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.026 seconds; current allocated memory: 341.988 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.178 seconds; current allocated memory: 355.469 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for clu.
INFO: [VLOG 209-307] Generating Verilog RTL for clu.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 123.46 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 18 seconds. CPU system time: 2 seconds. Elapsed time: 32.924 seconds; current allocated memory: 235.289 MB.
INFO: [HLS 200-112] Total CPU user time: 20 seconds. Total CPU system time: 3 seconds. Total elapsed time: 45.473 seconds; peak allocated memory: 355.645 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.048 seconds; current allocated memory: 120.355 MB.
INFO: [HLS 200-10] Analyzing design file 'clu/can.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (clu/can.c:103:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu/can.c:126:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4054] passing 'unsigned char *' to parameter of type 'char *' converts between pointers to integer types with different sign (clu/can.c:233:18)
INFO: [HLS 207-4414] passing argument to parameter 'data' here (clu/can.c:97:58)
WARNING: [HLS 207-5292] unused parameter 'FifoNo' (clu/can.c:141:7)
INFO: [HLS 200-10] Analyzing design file 'clu/clu.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu/clu.c:18:9)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-5546] '#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1' (clu/clu.c:30:9)
INFO: [HLS 200-10] Analyzing design file 'clu/dlin.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (clu/dlin.c:98:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu/dlin.c:120:11)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (clu/dlin.c:121:5)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (clu/dlin.c:256:55)
INFO: [HLS 207-4414] passing argument to parameter 'linbase' here (clu/dlin.c:209:38)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (clu/dlin.c:256:73)
INFO: [HLS 200-10] Analyzing design file 'clu/uart.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (clu/uart.c:132:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu/uart.c:154:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.349 seconds; current allocated memory: 121.586 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_ddr' (clu/can.c:97:0)
INFO: [HLS 214-178] Inlining function 'XCanFd_GetDlc2len' into 'recvFrame_logic' (clu/can.c:145:0)
INFO: [HLS 214-178] Inlining function 'CanFd_Recv_Sequential' into 'can' (clu/can.c:271:0)
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_lin_ddr' (clu/dlin.c:92:0)
INFO: [HLS 214-178] Inlining function 'read_lin_reg' into 'single_lin_process' (clu/dlin.c:133:0)
INFO: [HLS 214-178] Inlining function 'write_lin_reg' into 'single_lin_process' (clu/dlin.c:133:0)
INFO: [HLS 214-178] Inlining function 'dlin_FSM' into 'dlin' (clu/dlin.c:253:0)
INFO: [HLS 214-178] Inlining function 'can' into 'clu' (clu/clu.c:27:0)
INFO: [HLS 214-178] Inlining function 'dlin' into 'clu' (clu/clu.c:27:0)
WARNING: [HLS 214-203] Replacing invalid offset value '96' with '56' for s_axilite port 'uart_ddr'. (clu/clu.c:23:63)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(clu/can.c:103:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu/can.c:103:2)
INFO: [HLS 214-115] Multiple burst writes of length 92 and bit width 8 in loop 'anonymous'(clu/can.c:126:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu/can.c:126:3)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 in loop 'anonymous'(clu/clu.c:18:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu/clu.c:18:2)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(clu/dlin.c:98:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu/dlin.c:98:2)
INFO: [HLS 214-115] Multiple burst writes of length 28 and bit width 8 in loop 'anonymous'(clu/dlin.c:120:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu/dlin.c:120:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.4 seconds; current allocated memory: 123.418 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 123.418 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 130.699 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 132.863 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_1' (clu/dlin.c:79) in function 'single_lin_process.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_206_1' (clu/can.c:146) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_220_2' (clu/can.c:146) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu/clu.c:13) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu/clu.c:13) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu/clu.c:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu/clu.c:13) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (clu/can.c:150:46) to (clu/can.c:203:7) in function 'recvFrame_logic.1'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 156.516 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (clu/dlin.c:158:30)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:179:23)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:182:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:183:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:184:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:185:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:186:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:187:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:188:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:189:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:190:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:191:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:192:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:193:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:195:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:196:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:197:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:198:19)
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (clu/dlin.c:203:29)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:153:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:158:20)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:165:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:166:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:167:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:168:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:186:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:187:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:188:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:189:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:190:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:191:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:192:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:193:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:194:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:195:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:196:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:197:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:199:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:201:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:210:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:211:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:212:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:213:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:223:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:224:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:225:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:226:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.696 seconds; current allocated memory: 241.145 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clu' ...
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1_Pipeline_VITIS_LOOP_176_1' to 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_lin_ddr.1' to 'write_lin_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1' to 'single_lin_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_1' to 'recvFrame_logic_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_220_2' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_220_2'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_206_1' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_1' to 'write_ddr_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_2' to 'write_ddr_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1' to 'write_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1' to 'recvFrame_logic_1'.
WARNING: [SYN 201-506] An incorrect offset '56' is defined with AXILite port 'received_lin', and it will be replaced with a new offset '116'.
WARNING: [SYN 201-506] An incorrect offset '64' is defined with AXILite port 'can_en', and it will be replaced with a new offset '124'.
WARNING: [SYN 201-506] An incorrect offset '56' is defined with AXILite port 'uart_ddr', and it will be replaced with a new offset '132'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_176_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 246.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 247.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 248.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.452 seconds; current allocated memory: 248.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.1ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'single_lin_process_1' consists of the following:	bus read operation ('lin_addr_addr_read', clu/dlin.c:81) on port 'lin_addr' (clu/dlin.c:81) [44]  (7.3 ns)
	blocking operation 0.8 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 249.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 250.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 250.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 250.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_220_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_220_2'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_220_2' (loop 'VITIS_LOOP_220_2'): Unable to schedule 'store' operation ('can_frame_addr_1_write_ln224', clu/can.c:224) of variable 'trunc_ln3', clu/can.c:224 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 12, loop 'VITIS_LOOP_220_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 250.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 250.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_1'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1' (loop 'VITIS_LOOP_206_1'): Unable to schedule 'store' operation ('can_frame_addr_4_write_ln211', clu/can.c:211) of variable 'trunc_ln6', clu/can.c:211 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_206_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 251.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 251.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 251.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 251.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 251.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 251.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 252.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 253.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.342 seconds; current allocated memory: 254.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 254.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.461 seconds; current allocated memory: 255.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 255.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1' pipeline 'VITIS_LOOP_176_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.491 seconds; current allocated memory: 257.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_lin_ddr_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_write_lin_ddr_1_ringbuffer_header_bytes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 260.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'PL_Data' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_lin_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 264.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 267.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_220_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_220_2' pipeline 'VITIS_LOOP_220_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_220_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 268.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1' pipeline 'VITIS_LOOP_206_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 270.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 271.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 272.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 274.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'internal_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_recvFrame_logic_1_can_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 279.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/ps_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_can' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_uart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_lin' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clu' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'mode_nr' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'can_ptr', 'uart_ptr', 'received_can', 'received_uart', 'lin_ptr', 'uart_en', 'lin_en', 'can_ddr', 'lin_ddr', 'received_lin', 'can_en' and 'uart_ddr' to AXI-Lite port EN.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.579 seconds; current allocated memory: 285.246 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.641 seconds; current allocated memory: 291.000 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.795 seconds; current allocated memory: 302.812 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for clu.
INFO: [VLOG 209-307] Generating Verilog RTL for clu.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 123.46 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14 seconds. CPU system time: 2 seconds. Elapsed time: 28 seconds; current allocated memory: 182.750 MB.
INFO: [HLS 200-112] Total CPU user time: 16 seconds. Total CPU system time: 3 seconds. Total elapsed time: 40.414 seconds; peak allocated memory: 303.117 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cl_2f/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 20.59 seconds; current allocated memory: 11.730 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 33.018 seconds; peak allocated memory: 132.102 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.108 seconds; current allocated memory: 127.289 MB.
INFO: [HLS 200-10] Analyzing design file 'clu/can.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (clu/can.c:103:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu/can.c:126:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4054] passing 'unsigned char *' to parameter of type 'char *' converts between pointers to integer types with different sign (clu/can.c:233:18)
INFO: [HLS 207-4414] passing argument to parameter 'data' here (clu/can.c:97:58)
WARNING: [HLS 207-5292] unused parameter 'FifoNo' (clu/can.c:141:7)
INFO: [HLS 200-10] Analyzing design file 'clu/clu.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu/clu.c:18:9)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-5546] '#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1' (clu/clu.c:30:9)
INFO: [HLS 200-10] Analyzing design file 'clu/dlin.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (clu/dlin.c:98:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu/dlin.c:120:11)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (clu/dlin.c:121:5)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (clu/dlin.c:256:55)
INFO: [HLS 207-4414] passing argument to parameter 'linbase' here (clu/dlin.c:209:38)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (clu/dlin.c:256:73)
INFO: [HLS 200-10] Analyzing design file 'clu/uart.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (clu/uart.c:132:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu/uart.c:154:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.946 seconds; current allocated memory: 128.324 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_ddr' (clu/can.c:97:0)
INFO: [HLS 214-178] Inlining function 'XCanFd_GetDlc2len' into 'recvFrame_logic' (clu/can.c:145:0)
INFO: [HLS 214-178] Inlining function 'CanFd_Recv_Sequential' into 'can' (clu/can.c:271:0)
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_lin_ddr' (clu/dlin.c:92:0)
INFO: [HLS 214-178] Inlining function 'read_lin_reg' into 'single_lin_process' (clu/dlin.c:133:0)
INFO: [HLS 214-178] Inlining function 'write_lin_reg' into 'single_lin_process' (clu/dlin.c:133:0)
INFO: [HLS 214-178] Inlining function 'dlin_FSM' into 'dlin' (clu/dlin.c:253:0)
INFO: [HLS 214-178] Inlining function 'can' into 'clu' (clu/clu.c:27:0)
INFO: [HLS 214-178] Inlining function 'dlin' into 'clu' (clu/clu.c:27:0)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(clu/can.c:103:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu/can.c:103:2)
INFO: [HLS 214-115] Multiple burst writes of length 92 and bit width 8 in loop 'anonymous'(clu/can.c:126:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu/can.c:126:3)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 in loop 'anonymous'(clu/clu.c:18:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu/clu.c:18:2)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(clu/dlin.c:98:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu/dlin.c:98:2)
INFO: [HLS 214-115] Multiple burst writes of length 28 and bit width 8 in loop 'anonymous'(clu/dlin.c:120:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu/dlin.c:120:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.803 seconds; current allocated memory: 130.324 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 130.387 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 137.301 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 139.652 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_1' (clu/dlin.c:79) in function 'single_lin_process.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_206_1' (clu/can.c:146) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_220_2' (clu/can.c:146) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu/clu.c:13) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu/clu.c:13) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu/clu.c:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu/clu.c:13) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (clu/can.c:150:46) to (clu/can.c:203:7) in function 'recvFrame_logic.1'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 163.410 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (clu/dlin.c:158:30)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:179:23)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:182:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:183:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:184:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:185:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:186:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:187:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:188:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:189:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:190:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:191:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:192:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:193:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:195:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:196:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:197:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:198:19)
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (clu/dlin.c:203:29)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:153:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:158:20)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:165:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:166:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:167:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:168:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:186:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:187:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:188:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:189:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:190:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:191:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:192:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:193:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:194:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:195:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:196:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:197:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:199:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:201:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:210:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:211:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:212:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:213:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:223:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:224:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:225:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:226:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.701 seconds; current allocated memory: 247.707 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clu' ...
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1_Pipeline_VITIS_LOOP_176_1' to 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_lin_ddr.1' to 'write_lin_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1' to 'single_lin_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_1' to 'recvFrame_logic_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_220_2' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_220_2'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_206_1' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_1' to 'write_ddr_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_2' to 'write_ddr_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1' to 'write_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1' to 'recvFrame_logic_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_176_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.402 seconds; current allocated memory: 252.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 253.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 255.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 255.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.1ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'single_lin_process_1' consists of the following:	bus read operation ('lin_addr_addr_read', clu/dlin.c:81) on port 'lin_addr' (clu/dlin.c:81) [44]  (7.3 ns)
	blocking operation 0.8 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 256.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 256.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 257.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 257.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_220_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_220_2'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_220_2' (loop 'VITIS_LOOP_220_2'): Unable to schedule 'store' operation ('can_frame_addr_1_write_ln224', clu/can.c:224) of variable 'trunc_ln3', clu/can.c:224 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 12, loop 'VITIS_LOOP_220_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 257.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 257.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_1'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1' (loop 'VITIS_LOOP_206_1'): Unable to schedule 'store' operation ('can_frame_addr_4_write_ln211', clu/can.c:211) of variable 'trunc_ln6', clu/can.c:211 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_206_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 257.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 258.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 258.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 258.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 258.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 258.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 259.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 259.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 260.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 261.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 261.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 262.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1' pipeline 'VITIS_LOOP_176_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 264.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_lin_ddr_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_write_lin_ddr_1_ringbuffer_header_bytes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 267.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'PL_Data' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_lin_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.458 seconds; current allocated memory: 271.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 274.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_220_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_220_2' pipeline 'VITIS_LOOP_220_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_220_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 275.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1' pipeline 'VITIS_LOOP_206_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 276.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 277.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 278.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 281.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'internal_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_recvFrame_logic_1_can_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.444 seconds; current allocated memory: 285.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/ps_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_can' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_uart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_lin' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clu' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'mode_nr' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'can_ptr', 'uart_ptr', 'lin_ptr', 'received_can', 'received_uart', 'received_lin', 'can_en', 'uart_en', 'lin_en', 'can_ddr', 'uart_ddr', 'lin_ddr' to AXI-Lite port EN.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.373 seconds; current allocated memory: 291.555 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.691 seconds; current allocated memory: 297.371 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.832 seconds; current allocated memory: 308.859 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for clu.
INFO: [VLOG 209-307] Generating Verilog RTL for clu.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 123.46 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14 seconds. CPU system time: 1 seconds. Elapsed time: 28.857 seconds; current allocated memory: 181.613 MB.
INFO: [HLS 200-112] Total CPU user time: 16 seconds. Total CPU system time: 2 seconds. Total elapsed time: 44.529 seconds; peak allocated memory: 308.938 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cl_2f/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 20.897 seconds; current allocated memory: 12.391 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 33.298 seconds; peak allocated memory: 132.773 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1.25 
INFO: [HLS 200-1510] Running: source ./cl_2f/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clu clu 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.104 seconds; current allocated memory: 129.133 MB.
INFO: [HLS 200-10] Analyzing design file 'clu/uart.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (clu/uart.c:132:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu/uart.c:154:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
INFO: [HLS 200-10] Analyzing design file 'clu/dlin.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (clu/dlin.c:98:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu/dlin.c:120:11)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (clu/dlin.c:121:5)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (clu/dlin.c:256:55)
INFO: [HLS 207-4414] passing argument to parameter 'linbase' here (clu/dlin.c:209:38)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (clu/dlin.c:256:73)
INFO: [HLS 200-10] Analyzing design file 'clu/clu.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu/clu.c:18:9)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-5546] '#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1' (clu/clu.c:30:9)
INFO: [HLS 200-10] Analyzing design file 'clu/can.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (clu/can.c:103:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu/can.c:126:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4054] passing 'unsigned char *' to parameter of type 'char *' converts between pointers to integer types with different sign (clu/can.c:233:18)
INFO: [HLS 207-4414] passing argument to parameter 'data' here (clu/can.c:97:58)
WARNING: [HLS 207-5292] unused parameter 'FifoNo' (clu/can.c:141:7)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.93 seconds; current allocated memory: 130.938 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_ddr' (clu/can.c:97:0)
INFO: [HLS 214-178] Inlining function 'XCanFd_GetDlc2len' into 'recvFrame_logic' (clu/can.c:145:0)
INFO: [HLS 214-178] Inlining function 'CanFd_Recv_Sequential' into 'can' (clu/can.c:271:0)
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_lin_ddr' (clu/dlin.c:92:0)
INFO: [HLS 214-178] Inlining function 'read_lin_reg' into 'single_lin_process' (clu/dlin.c:133:0)
INFO: [HLS 214-178] Inlining function 'write_lin_reg' into 'single_lin_process' (clu/dlin.c:133:0)
INFO: [HLS 214-178] Inlining function 'dlin_FSM' into 'dlin' (clu/dlin.c:253:0)
INFO: [HLS 214-178] Inlining function 'can' into 'clu' (clu/clu.c:27:0)
INFO: [HLS 214-178] Inlining function 'dlin' into 'clu' (clu/clu.c:27:0)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(clu/can.c:103:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu/can.c:103:2)
INFO: [HLS 214-115] Multiple burst writes of length 92 and bit width 8 in loop 'anonymous'(clu/can.c:126:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu/can.c:126:3)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 in loop 'anonymous'(clu/clu.c:18:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu/clu.c:18:2)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(clu/dlin.c:98:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu/dlin.c:98:2)
INFO: [HLS 214-115] Multiple burst writes of length 28 and bit width 8 in loop 'anonymous'(clu/dlin.c:120:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu/dlin.c:120:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.29 seconds; current allocated memory: 132.668 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 132.668 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 139.691 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 142.141 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_1' (clu/dlin.c:79) in function 'single_lin_process.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_206_1' (clu/can.c:146) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_220_2' (clu/can.c:146) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu/clu.c:13) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu/clu.c:13) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu/clu.c:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu/clu.c:13) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (clu/can.c:150:46) to (clu/can.c:203:7) in function 'recvFrame_logic.1'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 165.789 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (clu/dlin.c:158:30)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:179:23)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:182:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:183:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:184:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:185:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:186:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:187:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:188:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:189:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:190:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:191:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:192:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:193:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:195:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:196:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:197:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:198:19)
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (clu/dlin.c:203:29)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:153:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:158:20)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:165:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:166:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:167:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:168:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:186:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:187:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:188:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:189:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:190:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:191:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:192:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:193:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:194:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:195:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:196:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:197:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:199:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:201:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:210:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:211:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:212:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:213:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:223:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:224:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:225:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:226:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.73 seconds; current allocated memory: 250.086 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clu' ...
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1_Pipeline_VITIS_LOOP_176_1' to 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_lin_ddr.1' to 'write_lin_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1' to 'single_lin_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_1' to 'recvFrame_logic_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_220_2' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_220_2'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_206_1' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_1' to 'write_ddr_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_2' to 'write_ddr_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1' to 'write_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1' to 'recvFrame_logic_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_176_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.514 seconds; current allocated memory: 255.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 256.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 257.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.468 seconds; current allocated memory: 257.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (9.55ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [HLS 200-1016] The critical path in module 'single_lin_process_1' consists of the following:	bus read operation ('lin_addr_addr_read', clu/dlin.c:81) on port 'lin_addr' (clu/dlin.c:81) [44]  (8.75 ns)
	blocking operation 0.8 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 258.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 258.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 258.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 259.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_220_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_220_2'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_220_2' (loop 'VITIS_LOOP_220_2'): Unable to schedule 'store' operation ('can_frame_addr_1_write_ln224', clu/can.c:224) of variable 'trunc_ln3', clu/can.c:224 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_220_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 259.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 259.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_1'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1' (loop 'VITIS_LOOP_206_1'): Unable to schedule 'store' operation ('can_frame_addr_4_write_ln211', clu/can.c:211) of variable 'trunc_ln6', clu/can.c:211 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_206_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 260.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 260.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 260.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 260.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 260.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 260.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 261.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 261.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 263.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 263.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.496 seconds; current allocated memory: 264.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 264.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1' pipeline 'VITIS_LOOP_176_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.541 seconds; current allocated memory: 266.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_lin_ddr_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_write_lin_ddr_1_ringbuffer_header_bytes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 269.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'PL_Data' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_lin_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.453 seconds; current allocated memory: 273.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.384 seconds; current allocated memory: 276.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_220_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_220_2' pipeline 'VITIS_LOOP_220_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_220_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 277.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1' pipeline 'VITIS_LOOP_206_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 278.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 280.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 281.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 283.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'internal_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_recvFrame_logic_1_can_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 287.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/ps_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_can' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_uart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_lin' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clu' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'mode_nr' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'can_ptr', 'uart_ptr', 'lin_ptr', 'received_can', 'received_uart', 'received_lin', 'can_en', 'uart_en', 'lin_en', 'can_ddr', 'uart_ddr', 'lin_ddr' to AXI-Lite port EN.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.792 seconds; current allocated memory: 293.578 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.704 seconds; current allocated memory: 299.961 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.618 seconds; current allocated memory: 311.672 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for clu.
INFO: [VLOG 209-307] Generating Verilog RTL for clu.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 104.71 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14 seconds. CPU system time: 2 seconds. Elapsed time: 30.368 seconds; current allocated memory: 182.742 MB.
INFO: [HLS 200-112] Total CPU user time: 16 seconds. Total CPU system time: 3 seconds. Total elapsed time: 46.565 seconds; peak allocated memory: 311.914 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./cl_2f/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clu clu 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.084 seconds; current allocated memory: 121.496 MB.
INFO: [HLS 200-10] Analyzing design file 'clu/can.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (clu/can.c:103:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu/can.c:126:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4054] passing 'unsigned char *' to parameter of type 'char *' converts between pointers to integer types with different sign (clu/can.c:233:18)
INFO: [HLS 207-4414] passing argument to parameter 'data' here (clu/can.c:97:58)
WARNING: [HLS 207-5292] unused parameter 'FifoNo' (clu/can.c:141:7)
INFO: [HLS 200-10] Analyzing design file 'clu/clu.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu/clu.c:18:9)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-5546] '#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1' (clu/clu.c:30:9)
INFO: [HLS 200-10] Analyzing design file 'clu/dlin.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (clu/dlin.c:100:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu/dlin.c:122:11)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (clu/dlin.c:123:5)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (clu/dlin.c:258:55)
INFO: [HLS 207-4414] passing argument to parameter 'linbase' here (clu/dlin.c:211:38)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (clu/dlin.c:258:73)
INFO: [HLS 200-10] Analyzing design file 'clu/uart.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (clu/uart.c:132:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu/uart.c:154:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.917 seconds; current allocated memory: 122.660 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_ddr' (clu/can.c:97:0)
INFO: [HLS 214-178] Inlining function 'XCanFd_GetDlc2len' into 'recvFrame_logic' (clu/can.c:145:0)
INFO: [HLS 214-178] Inlining function 'CanFd_Recv_Sequential' into 'can' (clu/can.c:271:0)
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_lin_ddr' (clu/dlin.c:94:0)
INFO: [HLS 214-178] Inlining function 'write_lin_reg' into 'single_lin_process' (clu/dlin.c:135:0)
INFO: [HLS 214-178] Inlining function 'dlin_FSM' into 'dlin' (clu/dlin.c:255:0)
INFO: [HLS 214-178] Inlining function 'can' into 'clu' (clu/clu.c:27:0)
INFO: [HLS 214-178] Inlining function 'dlin' into 'clu' (clu/clu.c:27:0)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(clu/can.c:103:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu/can.c:103:2)
INFO: [HLS 214-115] Multiple burst writes of length 92 and bit width 8 in loop 'anonymous'(clu/can.c:126:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu/can.c:126:3)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 in loop 'anonymous'(clu/clu.c:18:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu/clu.c:18:2)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(clu/dlin.c:100:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu/dlin.c:100:2)
INFO: [HLS 214-115] Multiple burst writes of length 28 and bit width 8 in loop 'anonymous'(clu/dlin.c:122:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu/dlin.c:122:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.089 seconds; current allocated memory: 124.211 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 124.273 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 131.637 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 133.875 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_178_1' (clu/dlin.c:180) in function 'single_lin_process.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_206_1' (clu/can.c:146) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_220_2' (clu/can.c:146) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu/clu.c:13) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu/clu.c:13) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu/clu.c:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu/clu.c:13) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (clu/can.c:150:46) to (clu/can.c:203:7) in function 'recvFrame_logic.1'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.411 seconds; current allocated memory: 157.539 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (clu/dlin.c:160:30)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:181:23)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:184:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:185:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:186:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:187:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:188:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:189:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:190:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:191:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:192:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:193:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:194:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:195:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:197:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:198:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:199:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:200:19)
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (clu/dlin.c:205:29)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:153:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:158:20)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:165:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:166:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:167:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:168:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:186:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:187:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:188:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:189:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:190:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:191:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:192:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:193:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:194:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:195:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:196:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:197:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:199:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:201:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:210:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:211:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:212:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:213:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:223:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:224:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:225:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:226:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.795 seconds; current allocated memory: 250.695 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clu' ...
WARNING: [SYN 201-103] Legalizing function name 'read_lin_reg.1' to 'read_lin_reg_1'.
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1_Pipeline_VITIS_LOOP_178_1' to 'single_lin_process_1_Pipeline_VITIS_LOOP_178_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_lin_ddr.1' to 'write_lin_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1' to 'single_lin_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_1' to 'recvFrame_logic_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_220_2' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_220_2'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_206_1' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_1' to 'write_ddr_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_2' to 'write_ddr_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1' to 'write_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1' to 'recvFrame_logic_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_lin_reg_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_lin_reg.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 9, function 'read_lin_reg.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.565 seconds; current allocated memory: 255.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 256.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1_Pipeline_VITIS_LOOP_178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_178_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_178_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 257.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 257.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 258.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 258.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.361 seconds; current allocated memory: 260.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.427 seconds; current allocated memory: 260.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 260.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 260.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_220_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_220_2'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_220_2' (loop 'VITIS_LOOP_220_2'): Unable to schedule 'store' operation ('can_frame_addr_1_write_ln224', clu/can.c:224) of variable 'trunc_ln3', clu/can.c:224 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 12, loop 'VITIS_LOOP_220_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 261.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 261.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_1'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1' (loop 'VITIS_LOOP_206_1'): Unable to schedule 'store' operation ('can_frame_addr_4_write_ln211', clu/can.c:211) of variable 'trunc_ln6', clu/can.c:211 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_206_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 261.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 261.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 261.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 261.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 262.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 262.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 262.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 263.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 264.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 264.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.479 seconds; current allocated memory: 265.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 265.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_lin_reg_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_lin_reg_1' pipeline 'read_lin_reg.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_lin_reg_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 267.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1_Pipeline_VITIS_LOOP_178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'single_lin_process_1_Pipeline_VITIS_LOOP_178_1' pipeline 'VITIS_LOOP_178_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1_Pipeline_VITIS_LOOP_178_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 270.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_lin_ddr_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_write_lin_ddr_1_ringbuffer_header_bytes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 273.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'PL_Data_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'PL_Data_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_lin_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.514 seconds; current allocated memory: 277.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 279.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_220_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_220_2' pipeline 'VITIS_LOOP_220_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_220_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 280.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1' pipeline 'VITIS_LOOP_206_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 282.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.487 seconds; current allocated memory: 283.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.506 seconds; current allocated memory: 284.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 287.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'internal_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_recvFrame_logic_1_can_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.444 seconds; current allocated memory: 291.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/ps_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_can' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_uart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_lin' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clu' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'mode_nr' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'can_ptr', 'uart_ptr', 'lin_ptr', 'received_can', 'received_uart', 'received_lin', 'can_en', 'uart_en', 'lin_en', 'can_ddr', 'uart_ddr', 'lin_ddr' to AXI-Lite port EN.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.087 seconds; current allocated memory: 297.438 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.059 seconds; current allocated memory: 303.332 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.696 seconds; current allocated memory: 315.539 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for clu.
INFO: [VLOG 209-307] Generating Verilog RTL for clu.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15 seconds. CPU system time: 2 seconds. Elapsed time: 33.078 seconds; current allocated memory: 194.066 MB.
INFO: [HLS 200-112] Total CPU user time: 17 seconds. Total CPU system time: 3 seconds. Total elapsed time: 46.138 seconds; peak allocated memory: 315.594 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./cl_2f/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clu clu 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cl_2f/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 25.752 seconds; current allocated memory: 11.793 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 40.829 seconds; peak allocated memory: 138.547 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./cl_2f/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clu clu 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.055 seconds; current allocated memory: 126.309 MB.
INFO: [HLS 200-10] Analyzing design file 'clu/can.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (clu/can.c:103:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu/can.c:126:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4054] passing 'unsigned char *' to parameter of type 'char *' converts between pointers to integer types with different sign (clu/can.c:235:18)
INFO: [HLS 207-4414] passing argument to parameter 'data' here (clu/can.c:97:58)
WARNING: [HLS 207-5292] unused parameter 'FifoNo' (clu/can.c:141:7)
INFO: [HLS 200-10] Analyzing design file 'clu/clu.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu/clu.c:18:9)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-5546] '#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1' (clu/clu.c:30:9)
INFO: [HLS 200-10] Analyzing design file 'clu/dlin.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (clu/dlin.c:100:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu/dlin.c:122:11)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (clu/dlin.c:123:5)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (clu/dlin.c:258:55)
INFO: [HLS 207-4414] passing argument to parameter 'linbase' here (clu/dlin.c:211:38)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (clu/dlin.c:258:73)
INFO: [HLS 200-10] Analyzing design file 'clu/uart.c' ... 
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (clu/uart.c:132:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu/uart.c:154:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.011 seconds; current allocated memory: 128.617 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_ddr' (clu/can.c:97:0)
INFO: [HLS 214-178] Inlining function 'XCanFd_GetDlc2len' into 'recvFrame_logic' (clu/can.c:145:0)
INFO: [HLS 214-178] Inlining function 'CanFd_Recv_Sequential' into 'can' (clu/can.c:273:0)
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_lin_ddr' (clu/dlin.c:94:0)
INFO: [HLS 214-178] Inlining function 'write_lin_reg' into 'single_lin_process' (clu/dlin.c:135:0)
INFO: [HLS 214-178] Inlining function 'dlin_FSM' into 'dlin' (clu/dlin.c:255:0)
INFO: [HLS 214-178] Inlining function 'can' into 'clu' (clu/clu.c:27:0)
INFO: [HLS 214-178] Inlining function 'dlin' into 'clu' (clu/clu.c:27:0)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(clu/can.c:103:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu/can.c:103:2)
INFO: [HLS 214-115] Multiple burst writes of length 92 and bit width 8 in loop 'anonymous'(clu/can.c:126:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu/can.c:126:3)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 in loop 'anonymous'(clu/clu.c:18:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu/clu.c:18:2)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(clu/dlin.c:100:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu/dlin.c:100:2)
INFO: [HLS 214-115] Multiple burst writes of length 28 and bit width 8 in loop 'anonymous'(clu/dlin.c:122:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu/dlin.c:122:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.255 seconds; current allocated memory: 130.402 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 130.480 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 137.820 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 140.012 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_178_1' (clu/dlin.c:180) in function 'single_lin_process.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu/clu.c:13) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu/clu.c:13) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu/clu.c:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu/clu.c:13) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (clu/can.c:150:46) to (clu/can.c:203:7) in function 'recvFrame_logic.1'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 163.773 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (clu/dlin.c:160:30)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:181:23)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:184:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:185:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:186:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:187:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:188:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:189:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:190:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:191:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:192:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:193:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:194:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:195:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:197:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:198:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:199:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (clu/dlin.c:200:19)
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (clu/dlin.c:205:29)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:153:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:158:20)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:165:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:166:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:167:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:168:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:186:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:187:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:188:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:189:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:190:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:191:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:192:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:193:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:194:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:195:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:196:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:197:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:199:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:201:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:211:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:212:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:213:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:214:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:225:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:226:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:227:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (clu/can.c:228:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.672 seconds; current allocated memory: 256.695 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clu' ...
WARNING: [SYN 201-103] Legalizing function name 'read_lin_reg.1' to 'read_lin_reg_1'.
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1_Pipeline_VITIS_LOOP_178_1' to 'single_lin_process_1_Pipeline_VITIS_LOOP_178_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_lin_ddr.1' to 'write_lin_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1' to 'single_lin_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_1' to 'recvFrame_logic_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_221_2' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_221_2'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_206_1' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_1' to 'write_ddr_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_2' to 'write_ddr_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1' to 'write_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1' to 'recvFrame_logic_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_lin_reg_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_lin_reg.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 9, function 'read_lin_reg.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 261.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 262.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1_Pipeline_VITIS_LOOP_178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_178_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_178_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 263.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 263.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 264.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 264.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 265.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.426 seconds; current allocated memory: 266.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 266.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 266.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_221_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_221_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 12, loop 'VITIS_LOOP_221_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 266.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 266.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 11, loop 'VITIS_LOOP_206_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 267.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 267.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 267.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 267.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 267.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 267.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 268.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 268.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 270.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 270.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.461 seconds; current allocated memory: 271.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 271.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_lin_reg_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_lin_reg_1' pipeline 'read_lin_reg.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_lin_reg_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.476 seconds; current allocated memory: 273.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1_Pipeline_VITIS_LOOP_178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'single_lin_process_1_Pipeline_VITIS_LOOP_178_1' pipeline 'VITIS_LOOP_178_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1_Pipeline_VITIS_LOOP_178_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 275.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_lin_ddr_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_write_lin_ddr_1_ringbuffer_header_bytes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 278.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'PL_Data_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'PL_Data_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_lin_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 282.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.401 seconds; current allocated memory: 285.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_221_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_221_2' pipeline 'VITIS_LOOP_221_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_221_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 285.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1' pipeline 'VITIS_LOOP_206_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 287.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.458 seconds; current allocated memory: 288.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 289.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dropped_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 292.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'internal_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_recvFrame_logic_1_can_frame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.457 seconds; current allocated memory: 296.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/ps_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_can' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_uart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_lin' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clu' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'mode_nr' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'can_ptr', 'uart_ptr', 'lin_ptr', 'received_can', 'received_uart', 'received_lin', 'can_en', 'uart_en', 'lin_en', 'can_ddr', 'uart_ddr', 'lin_ddr' to AXI-Lite port EN.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'clu/m_axi_uart_addr_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'clu/m_axi_uart_addr_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3 seconds; current allocated memory: 302.633 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.686 seconds; current allocated memory: 308.203 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.761 seconds; current allocated memory: 320.547 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for clu.
INFO: [VLOG 209-307] Generating Verilog RTL for clu.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15 seconds. CPU system time: 2 seconds. Elapsed time: 28.494 seconds; current allocated memory: 194.348 MB.
INFO: [HLS 200-112] Total CPU user time: 17 seconds. Total CPU system time: 3 seconds. Total elapsed time: 43.747 seconds; peak allocated memory: 320.699 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./cl_2f/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clu clu 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cl_2f/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 20.905 seconds; current allocated memory: 12.746 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 36.047 seconds; peak allocated memory: 141.988 MB.
