<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/stm32f3/include/stm32f334x8.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a30e12735c0f66a1b81301f99f029264.html">stm32f3</a></li><li class="navelem"><a class="el" href="dir_ac8531b55f8d2373159248efb2e15c89.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f334x8.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f334x8_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#ifndef STM32F334x8_H</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define STM32F334x8_H</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga45a97e4bb8b6ce7c334acc5f45ace3ba">   66</a></span>&#160;<span class="preprocessor">#define __CM4_REV                 0x0001  </span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">   67</a></span>&#160;<span class="preprocessor">#define __MPU_PRESENT             0       </span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">   68</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS          4       </span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">   69</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig    0       </span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gac1ba8a48ca926bddc88be9bfd7d42641">   70</a></span>&#160;<span class="preprocessor">#define __FPU_PRESENT             1       </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">   84</a></span>&#160;<span class="preprocessor">typedef enum</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;{</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/******  Cortex-M4 Processor Exceptions Numbers ****************************************************************/</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">   87</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>         = -14,    </div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">   88</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>       = -12,    </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">   89</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>               = -11,    </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">   90</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>             = -10,    </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">   91</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                 = -5,     </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">   92</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>           = -4,     </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">   93</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                 = -2,     </div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">   94</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                = -1,     </div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/******  STM32 specific Interrupt Numbers **********************************************************************/</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">   96</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a>                   = 0,      </div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">   97</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a>                    = 1,      </div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">   98</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a>             = 2,      </div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">   99</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a>               = 3,      </div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">  100</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a>                  = 4,      </div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">  101</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a>                    = 5,      </div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">  102</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a>                  = 6,      </div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">  103</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a>                  = 7,      </div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae64d8fb6f0a1b39a3d8ac8febc0d8b22">  104</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae64d8fb6f0a1b39a3d8ac8febc0d8b22">EXTI2_TSC_IRQn</a>              = 8,      </div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">  105</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a>                  = 9,      </div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">  106</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a>                  = 10,     </div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">  107</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a>          = 11,     </div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">  108</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a>          = 12,     </div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">  109</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a>          = 13,     </div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">  110</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a>          = 14,     </div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">  111</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a>          = 15,     </div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">  112</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a>          = 16,     </div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">  113</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a>          = 17,     </div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a">  114</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a">ADC1_2_IRQn</a>                 = 18,     </div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a83c774bf31025f1d73374029d6eb2176">  115</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a83c774bf31025f1d73374029d6eb2176">CAN_TX_IRQn</a>                 = 19,     </div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a534671c2e3067c7b3912dbefda3e9e5c">  116</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a534671c2e3067c7b3912dbefda3e9e5c">CAN_RX0_IRQn</a>                = 20,     </div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9aef9e4f6f534b79f7d94db2d9eb7554">  117</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9aef9e4f6f534b79f7d94db2d9eb7554">CAN_RX1_IRQn</a>                = 21,     </div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af8ae58e900d43046a6959e6d5b2f26fb">  118</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af8ae58e900d43046a6959e6d5b2f26fb">CAN_SCE_IRQn</a>                = 22,     </div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">  119</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a>                = 23,     </div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e">  120</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e">TIM1_BRK_TIM15_IRQn</a>         = 24,     </div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646">  121</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646">TIM1_UP_TIM16_IRQn</a>          = 25,     </div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5e8877dfe9231e48010f08246bb2b05c">  122</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5e8877dfe9231e48010f08246bb2b05c">TIM1_TRG_COM_TIM17_IRQn</a>     = 26,     </div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">  123</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a>                = 27,     </div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">  124</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a>                   = 28,     </div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">  125</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a>                   = 29,     </div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">  126</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a>                = 31,     </div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">  127</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a>                = 32,     </div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">  128</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                   = 35,     </div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">  129</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                 = 37,     </div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">  130</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>                 = 38,     </div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">  131</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a>                 = 39,     </div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">  132</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a>              = 40,     </div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">  133</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a>              = 41,     </div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af22bf2f61dd8abc29340d0824e205f4e">  134</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af22bf2f61dd8abc29340d0824e205f4e">TIM6_DAC1_IRQn</a>              = 54,     </div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab411cd655108f79a7648bf5067906ee2">  135</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab411cd655108f79a7648bf5067906ee2">TIM7_DAC2_IRQn</a>              = 55,     </div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a40c0519ba4c65202ea0daefff69ddb51">  136</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a40c0519ba4c65202ea0daefff69ddb51">COMP2_IRQn</a>                  = 64,     </div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3414343307c991802f031db26cc6ced7">  137</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3414343307c991802f031db26cc6ced7">COMP4_6_IRQn</a>                = 65,     </div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b978110864579ba10f940b7df51cccc">  138</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b978110864579ba10f940b7df51cccc">HRTIM1_Master_IRQn</a>          = 67,     </div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a973dd47d56931829ab3a6df0cca6f5fd">  139</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a973dd47d56931829ab3a6df0cca6f5fd">HRTIM1_TIMA_IRQn</a>            = 68,     </div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12f4da1d5067b86e3133a6cf9d060817">  140</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12f4da1d5067b86e3133a6cf9d060817">HRTIM1_TIMB_IRQn</a>            = 69,     </div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abcbb84b9bea44c27220e07bd6bf77c1f">  141</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abcbb84b9bea44c27220e07bd6bf77c1f">HRTIM1_TIMC_IRQn</a>            = 70,     </div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abb075f2d3fd2249f11f598cfb06e34dd">  142</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abb075f2d3fd2249f11f598cfb06e34dd">HRTIM1_TIMD_IRQn</a>            = 71,     </div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee9cb26353d0038254be1d089df2be0e">  143</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee9cb26353d0038254be1d089df2be0e">HRTIM1_TIME_IRQn</a>            = 72,     </div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4aa636e8851d8aff81131064af5c3519">  144</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4aa636e8851d8aff81131064af5c3519">HRTIM1_FLT_IRQn</a>             = 73,     </div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">  145</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a>                    = 81      </div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;} <a class="code" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="core__cm4_8h.html">core_cm4.h</a>&quot;</span>            <span class="comment">/* Cortex-M4 processor and core peripherals */</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;{</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__cpu__msp430__common.html#ga7b95d35c813eaa3d8a27cd007c692a49">ISR</a>;              </div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caa4fe81a2a70fb56b8e15785301bc7eb2">IER</a>;              </div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;               </div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR;             </div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  uint32_t      RESERVED0;        </div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMPR1;            </div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMPR2;            </div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  uint32_t      RESERVED1;        </div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TR1;              </div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TR2;              </div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TR3;              </div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  uint32_t      RESERVED2;        </div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR1;             </div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR2;             </div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR3;             </div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR4;             </div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;               </div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  uint32_t      RESERVED3;        </div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  uint32_t      RESERVED4;        </div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JSQR;             </div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  uint32_t      RESERVED5[4];     </div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OFR1;             </div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OFR2;             </div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OFR3;             </div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OFR4;             </div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  uint32_t      RESERVED6[4];     </div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR1;             </div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR2;             </div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR3;             </div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR4;             </div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  uint32_t      RESERVED7[4];     </div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AWD2CR;           </div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AWD3CR;           </div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  uint32_t      RESERVED8;        </div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  uint32_t      RESERVED9;        </div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DIFSEL;           </div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CALFACT;          </div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;} <a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a>;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;{</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;            </div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  uint32_t      RESERVED;       </div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;            </div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CDR;            </div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;} <a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a>;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;{</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIR;  </div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDTR; </div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDLR; </div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDHR; </div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;} <a class="code" href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a>;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;{</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RIR;  </div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDTR; </div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDLR; </div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDHR; </div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;} <a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a>;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;{</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FR1; </div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FR2; </div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;} <a class="code" href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a>;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;{</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98">MCR</a>;                 </div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251cab11810deb50e765a9fc2189cc8dedee0">MSR</a>;                 </div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              TSR;                 </div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              RF0R;                </div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              RF1R;                </div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caa4fe81a2a70fb56b8e15785301bc7eb2">IER</a>;                 </div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              ESR;                 </div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              BTR;                 </div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  uint32_t                   RESERVED0[88];       </div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <a class="code" href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a>      sTxMailBox[3];       </div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a>    sFIFOMailBox[2];     </div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  uint32_t                   RESERVED1[12];       </div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              FMR;                 </div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              FM1R;                </div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  uint32_t                   RESERVED2;           </div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              FS1R;                </div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  uint32_t                   RESERVED3;           </div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              FFA1R;               </div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  uint32_t                   RESERVED4;           </div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              FA1R;                </div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  uint32_t                   RESERVED5[8];        </div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <a class="code" href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a> sFilterRegister[28]; </div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;} <a class="code" href="struct_c_a_n___type_def.html">CAN_TypeDef</a>;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;{</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;    </div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;} <a class="code" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a>;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;{</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;          </div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  IDR;         </div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  uint8_t       RESERVED0;   </div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  uint16_t      RESERVED1;   </div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;          </div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  uint32_t      RESERVED2;   </div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t INIT;        </div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t POL;         </div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;} <a class="code" href="struct_c_r_c___type_def.html">CRC_TypeDef</a>;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;{</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;       </div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWTRIGR;  </div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12R1;  </div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12L1;  </div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8R1;   </div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12R2;  </div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12L2;  </div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8R2;   </div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12RD;  </div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12LD;  </div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8RD;   </div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DOR1;     </div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DOR2;     </div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>;       </div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;} <a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a>;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;{</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDCODE;  </div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;      </div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1FZ;  </div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2FZ;  </div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;}<a class="code" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a>;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;{</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;          </div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNDTR;        </div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CPAR;         </div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMAR;         </div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;} <a class="code" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;{</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__cpu__msp430__common.html#ga7b95d35c813eaa3d8a27cd007c692a49">ISR</a>;    </div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IFCR;   </div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;} <a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;{</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMR;        </div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EMR;        </div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTSR;       </div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTSR;       </div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWIER;      </div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PR;         </div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  uint32_t      RESERVED1;  </div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  uint32_t      RESERVED2;  </div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMR2;       </div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EMR2;       </div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTSR2;      </div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTSR2;      </div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWIER2;     </div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PR2;        </div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;}<a class="code" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a>;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;{</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACR;          </div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t KEYR;         </div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPTKEYR;      </div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>;           </div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;           </div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AR;           </div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  uint32_t      RESERVED;     </div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OBR;          </div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WRPR;         </div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;} <a class="code" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a>;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;{</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RDP;          </div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USER;         </div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  uint16_t RESERVED0;         </div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  uint16_t RESERVED1;         </div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WRP0;         </div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WRP1;         </div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WRP2;         </div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WRP3;         </div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;} <a class="code" href="struct_o_b___type_def.html">OB_TypeDef</a>;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;{</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MODER;        </div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OTYPER;       </div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OSPEEDR;      </div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUPDR;        </div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDR;          </div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="tests_2driver__lis3dh_2main_8c.html#a72366fc02d79d6eaf8e65bfe4a8b560d">ODR</a>;          </div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t BSRRL;        </div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t BSRRH;        </div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LCKR;         </div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AFR[2];       </div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BRR;          </div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;}<a class="code" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;{</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;        </div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;} <a class="code" href="struct_o_p_a_m_p___type_def.html">OPAMP_TypeDef</a>;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">/* HRTIM master registers definition */</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___master___type_def.html">  438</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;{</div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___master___type_def.html#a27af4e9f888f0b7b1e8da7e002d98798">  440</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___master___type_def.html#a27af4e9f888f0b7b1e8da7e002d98798">MCR</a>;            </div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___master___type_def.html#a524e134cec519206cb41d0545e382978">  441</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___master___type_def.html#a524e134cec519206cb41d0545e382978">MISR</a>;           </div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___master___type_def.html#a3c63e23e3bcb2cd51646002911405d54">  442</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___master___type_def.html#a3c63e23e3bcb2cd51646002911405d54">MICR</a>;           </div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___master___type_def.html#ad42581571d923c54d9573f0cd66e380f">  443</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___master___type_def.html#ad42581571d923c54d9573f0cd66e380f">MDIER</a>;          </div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___master___type_def.html#a0465de102b796f73f17dfe7e88d9d85e">  444</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___master___type_def.html#a0465de102b796f73f17dfe7e88d9d85e">MCNTR</a>;          </div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___master___type_def.html#ad30d075d6199cc9fa8b9bb90cbe4b631">  445</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___master___type_def.html#ad30d075d6199cc9fa8b9bb90cbe4b631">MPER</a>;           </div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___master___type_def.html#a84f8332c921c937347b2695717f309fd">  446</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___master___type_def.html#a84f8332c921c937347b2695717f309fd">MREP</a>;           </div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___master___type_def.html#afcea0265eb206c6aaf68ef3d3b22aefe">  447</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___master___type_def.html#afcea0265eb206c6aaf68ef3d3b22aefe">MCMP1R</a>;         </div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___master___type_def.html#af86c61a5d38a4fc9cef942a12744486b">  448</a></span>&#160;  uint32_t      <a class="code" href="struct_h_r_t_i_m___master___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a>;     </div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___master___type_def.html#abb1dedb840292e8557cbb9448e28d035">  449</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___master___type_def.html#abb1dedb840292e8557cbb9448e28d035">MCMP2R</a>;         </div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___master___type_def.html#a9fa36b9015cab479586177451cf2410c">  450</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___master___type_def.html#a9fa36b9015cab479586177451cf2410c">MCMP3R</a>;         </div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___master___type_def.html#ad8c9ecfd94b961ab9230ad90ec9e2027">  451</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___master___type_def.html#ad8c9ecfd94b961ab9230ad90ec9e2027">MCMP4R</a>;         </div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___master___type_def.html#aad3feeb342cb1b610e1d1cc3ba6b1f46">  452</a></span>&#160;  uint32_t      RESERVED1[20];  </div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;}<a class="code" href="struct_h_r_t_i_m___master___type_def.html">HRTIM_Master_TypeDef</a>;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">/* HRTIM Timer A to E registers definition */</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html">  456</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;{</div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#a060da3ec26c85eb3ef64b50dcd14b91f">  458</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#a060da3ec26c85eb3ef64b50dcd14b91f">TIMxCR</a>;     </div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#a5b578ebd9a6ec5da66798dc7a3453f4e">  459</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#a5b578ebd9a6ec5da66798dc7a3453f4e">TIMxISR</a>;    </div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#a6d09f095c7632ad7ac48b348d734818f">  460</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#a6d09f095c7632ad7ac48b348d734818f">TIMxICR</a>;    </div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#ac958e2010a06cf867e061d328458389c">  461</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#ac958e2010a06cf867e061d328458389c">TIMxDIER</a>;   </div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#adb89668ffdc8bd00b2382dc9532614e0">  462</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#adb89668ffdc8bd00b2382dc9532614e0">CNTxR</a>;      </div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#a853e7ebf605585017dcd4d6df1d80f5b">  463</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#a853e7ebf605585017dcd4d6df1d80f5b">PERxR</a>;      </div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#ae8c3ea512bf1f88597ee95fecbe92081">  464</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#ae8c3ea512bf1f88597ee95fecbe92081">REPxR</a>;      </div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#afe7b9a6dc9a2d2065fac824231b22221">  465</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#afe7b9a6dc9a2d2065fac824231b22221">CMP1xR</a>;     </div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#a4d82f9a0f2cd9fe3d26ec272728810a5">  466</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#a4d82f9a0f2cd9fe3d26ec272728810a5">CMP1CxR</a>;    </div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#ab7cabe716f2dc9dcff3eab06a5a987bc">  467</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#ab7cabe716f2dc9dcff3eab06a5a987bc">CMP2xR</a>;     </div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#a157990ebc5f51a3c43b0d4dd317e444a">  468</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#a157990ebc5f51a3c43b0d4dd317e444a">CMP3xR</a>;     </div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#adbc088e70c4b1e787e40e9b159dee87c">  469</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#adbc088e70c4b1e787e40e9b159dee87c">CMP4xR</a>;     </div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#aee01add8751c200022c389a5ffed95f7">  470</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#aee01add8751c200022c389a5ffed95f7">CPT1xR</a>;     </div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#ae3fe904fe296dcfab94f0be9cbfee2d8">  471</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#ae3fe904fe296dcfab94f0be9cbfee2d8">CPT2xR</a>;     </div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#aaf946a75b3ea025a50d591c0ec0fc79c">  472</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#aaf946a75b3ea025a50d591c0ec0fc79c">DTxR</a>;       </div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#a3c8fa17b933f3a35376fed37d21305dd">  473</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#a3c8fa17b933f3a35376fed37d21305dd">SETx1R</a>;     </div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#a91f27f126117fa3e81bbdf07af2087da">  474</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#a91f27f126117fa3e81bbdf07af2087da">RSTx1R</a>;     </div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#a0cd77a782de3159644c338fb02c68738">  475</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#a0cd77a782de3159644c338fb02c68738">SETx2R</a>;     </div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#a77259ad89cc75621bae19f36f15a1f81">  476</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#a77259ad89cc75621bae19f36f15a1f81">RSTx2R</a>;     </div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#a7d7607fc7fed3c39c540aa7c15f7a81e">  477</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#a7d7607fc7fed3c39c540aa7c15f7a81e">EEFxR1</a>;     </div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#ae12acf680bca5dbb90058747ae3bcc4a">  478</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#ae12acf680bca5dbb90058747ae3bcc4a">EEFxR2</a>;     </div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#a2ce5dc08111ac3b18acfc9a2c2953e38">  479</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#a2ce5dc08111ac3b18acfc9a2c2953e38">RSTxR</a>;      </div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#ae0cdb8d7079d34d08019013708524ed7">  480</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#ae0cdb8d7079d34d08019013708524ed7">CHPxR</a>;      </div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#a8aa829c29f3d207b7f1f32470536f5b2">  481</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#a8aa829c29f3d207b7f1f32470536f5b2">CPT1xCR</a>;    </div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#a7040b06fd536d8f287546f0a0eb510d6">  482</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#a7040b06fd536d8f287546f0a0eb510d6">CPT2xCR</a>;    </div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#a2940b6ea0d39280d7cca26eb6d21360b">  483</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#a2940b6ea0d39280d7cca26eb6d21360b">OUTxR</a>;      </div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#ab5ed3ef41c4b0e86fa0e121d7fc131fa">  484</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#ab5ed3ef41c4b0e86fa0e121d7fc131fa">FLTxR</a>;      </div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#a92bdd34d0bb3e2d14a3ce60040036510">  485</a></span>&#160;  uint32_t      RESERVED0[5];  </div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;}<a class="code" href="struct_h_r_t_i_m___timerx___type_def.html">HRTIM_Timerx_TypeDef</a>;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">/* HRTIM common register definition */</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html">  489</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;{</div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#ab0ec7102960640751d44e92ddac994f0">  491</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;        </div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#afdfa307571967afb1d97943e982b6586">  492</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;        </div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">  493</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;        </div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">  494</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a>;        </div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">  495</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;        </div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#afc5ef1c5458b8a7ac6c8863d28b27dd5">  496</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#afc5ef1c5458b8a7ac6c8863d28b27dd5">OENR</a>;       </div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#a7cb85e2fd497a237e79c9186126aa724">  497</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#a7cb85e2fd497a237e79c9186126aa724">ODISR</a>;      </div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#ad2aa25a673795d239f734fac724b951c">  498</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#ad2aa25a673795d239f734fac724b951c">ODSR</a>;       </div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#a59ee6f009f22c99c36ce9d88dd06ddbe">  499</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#a59ee6f009f22c99c36ce9d88dd06ddbe">BMCR</a>;       </div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#a84e9db011efdd326e15cd9674b30054f">  500</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#a84e9db011efdd326e15cd9674b30054f">BMTRGR</a>;     </div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#a5f76c87441492093bd632d713c89d9d3">  501</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#a5f76c87441492093bd632d713c89d9d3">BMCMPR</a>;     </div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#ae15915e8ff644336733d181a454b17bd">  502</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#ae15915e8ff644336733d181a454b17bd">BMPER</a>;      </div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#a48a5f8e4c02d8e41596bdff333177498">  503</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#a48a5f8e4c02d8e41596bdff333177498">EECR1</a>;      </div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#a3b3f0b8ec006dbb237f9c16035766b6c">  504</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#a3b3f0b8ec006dbb237f9c16035766b6c">EECR2</a>;      </div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#a57c44d1e154eb75315aeef860ed11dad">  505</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#a57c44d1e154eb75315aeef860ed11dad">EECR3</a>;      </div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#aacbe476531b58a0e8360492230a03a01">  506</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#aacbe476531b58a0e8360492230a03a01">ADC1R</a>;      </div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#a2ac635511bbff207404bd3e465032b4e">  507</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#a2ac635511bbff207404bd3e465032b4e">ADC2R</a>;      </div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#adf2cb7f242d627665317368440c5b5a7">  508</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#adf2cb7f242d627665317368440c5b5a7">ADC3R</a>;      </div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#a7f1f50645491b933f71da46cfdef294a">  509</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#a7f1f50645491b933f71da46cfdef294a">ADC4R</a>;      </div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#a14af2b504fddf7fdcc5383978150920a">  510</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#a14af2b504fddf7fdcc5383978150920a">DLLCR</a>;      </div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#a8dd084304cf733865fe18ede4125b7e9">  511</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#a8dd084304cf733865fe18ede4125b7e9">FLTINR1</a>;    </div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#aecabd09452968fbf0098aa167f339403">  512</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#aecabd09452968fbf0098aa167f339403">FLTINR2</a>;    </div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#aad1d8ec61774affdaf09ffc7273eb692">  513</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#aad1d8ec61774affdaf09ffc7273eb692">BDMUPR</a>;     </div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#a737debf663d629e67ad479eb42e70c8b">  514</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#a737debf663d629e67ad479eb42e70c8b">BDTAUPR</a>;    </div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#a7972a41b72702e8a2b21d480496bb422">  515</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#a7972a41b72702e8a2b21d480496bb422">BDTBUPR</a>;    </div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#a7f6b436ee4900bf2160ef4862fd4885f">  516</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#a7f6b436ee4900bf2160ef4862fd4885f">BDTCUPR</a>;    </div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#a81448e385f4f6d97f1efc0a2500e080c">  517</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#a81448e385f4f6d97f1efc0a2500e080c">BDTDUPR</a>;    </div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#ab3ab3aa298624d406260cfcf2719e466">  518</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#ab3ab3aa298624d406260cfcf2719e466">BDTEUPR</a>;    </div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#a83465ff744a5a6e46b45d3a7af9edacc">  519</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#a83465ff744a5a6e46b45d3a7af9edacc">BDMADR</a>;     </div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;}<a class="code" href="struct_h_r_t_i_m___common___type_def.html">HRTIM_Common_TypeDef</a>;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">/* HRTIM  register definition */</span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___type_def.html">  523</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___type_def.html#a27c6894cc174e9eedd9edf3ecc2218d1">  524</a></span>&#160;  <a class="code" href="struct_h_r_t_i_m___master___type_def.html">HRTIM_Master_TypeDef</a> <a class="code" href="struct_h_r_t_i_m___type_def.html#a27c6894cc174e9eedd9edf3ecc2218d1">sMasterRegs</a>;</div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___type_def.html#ab342601e04a868915b4103846bc7c0a5">  525</a></span>&#160;  <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html">HRTIM_Timerx_TypeDef</a> sTimerxRegs[5];</div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___type_def.html#a9fb9bf452db7e75dfbef9b90e8afdc29">  526</a></span>&#160;  uint32_t             RESERVED0[32];</div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___type_def.html#a24af2b3bd670eee7db5af9e263d2fdcf">  527</a></span>&#160;  <a class="code" href="struct_h_r_t_i_m___common___type_def.html">HRTIM_Common_TypeDef</a> <a class="code" href="struct_h_r_t_i_m___type_def.html#a24af2b3bd670eee7db5af9e263d2fdcf">sCommonRegs</a>;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;}<a class="code" href="struct_h_r_t_i_m___type_def.html">HRTIM_TypeDef</a>;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;{</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR1;      </div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR;        </div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTICR[4];  </div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR2;      </div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED0;   </div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED1;   </div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED2;   </div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED4;   </div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED5;  </div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED6;   </div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED7;  </div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED8;  </div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED9;   </div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED10;  </div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED11;  </div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED12;  </div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED13;  </div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR3;      </div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;} <a class="code" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a>;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;{</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;      </div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;      </div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OAR1;     </div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OAR2;     </div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMINGR;  </div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMEOUTR; </div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__cpu__msp430__common.html#ga7b95d35c813eaa3d8a27cd007c692a49">ISR</a>;      </div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR;      </div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PECR;     </div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXDR;     </div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXDR;     </div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;}<a class="code" href="struct_i2_c___type_def.html">I2C_TypeDef</a>;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;{</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t KR;   </div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PR;   </div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RLR;  </div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>;   </div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WINR; </div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;} <a class="code" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a>;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;{</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;   </div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;  </div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;} <a class="code" href="struct_p_w_r___type_def.html">PWR_TypeDef</a>;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;{</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;         </div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR;       </div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CIR;        </div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2RSTR;   </div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1RSTR;   </div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHBENR;     </div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2ENR;    </div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1ENR;    </div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BDCR;       </div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;        </div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHBRSTR;    </div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR2;      </div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR3;      </div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;} <a class="code" href="struct_r_c_c___type_def.html">RCC_TypeDef</a>;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;{</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TR;         </div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;         </div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;         </div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__cpu__msp430__common.html#ga7b95d35c813eaa3d8a27cd007c692a49">ISR</a>;        </div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRER;       </div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WUTR;       </div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  uint32_t RESERVED0;       </div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMAR;     </div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMBR;     </div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WPR;        </div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SSR;        </div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTR;     </div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSTR;       </div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSDR;       </div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSSSR;      </div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CALR;       </div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAFCR;      </div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMASSR;   </div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMBSSR;   </div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  uint32_t RESERVED7;       </div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP0R;      </div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP1R;      </div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP2R;      </div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP3R;      </div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP4R;      </div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP5R;      </div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP6R;      </div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP7R;      </div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP8R;      </div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP9R;      </div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP10R;     </div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP11R;     </div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP12R;     </div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP13R;     </div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP14R;     </div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP15R;     </div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;} <a class="code" href="struct_r_t_c___type_def.html">RTC_TypeDef</a>;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;{</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;      </div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;      </div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>;       </div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;       </div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRCPR;    </div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXCRCR;   </div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXCRCR;   </div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;} <a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a>;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;{</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;         </div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;         </div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMCR;        </div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DIER;        </div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>;          </div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EGR;         </div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCMR1;       </div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCMR2;       </div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCER;        </div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNT;         </div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PSC;         </div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ARR;         </div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR;         </div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR[4];      </div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BDTR;        </div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCR;         </div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMAR;        </div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OR;          </div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCMR3;       </div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR5;        </div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR6;        </div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;} <a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;{</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;            </div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caa4fe81a2a70fb56b8e15785301bc7eb2">IER</a>;           </div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR;           </div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__cpu__msp430__common.html#ga7b95d35c813eaa3d8a27cd007c692a49">ISR</a>;           </div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IOHCR;         </div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  uint32_t      RESERVED1;     </div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IOASCR;        </div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;  uint32_t      RESERVED2;     </div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IOSCR;         </div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  uint32_t      RESERVED3;     </div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IOCCR;         </div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;  uint32_t      RESERVED4;     </div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IOGCSR;        </div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IOGXCR[8];     </div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;} <a class="code" href="struct_t_s_c___type_def.html">TSC_TypeDef</a>;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;{</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;    </div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;    </div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR3;    </div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BRR;    </div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GTPR;   </div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTOR;   </div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RQR;    </div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__cpu__msp430__common.html#ga7b95d35c813eaa3d8a27cd007c692a49">ISR</a>;    </div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR;    </div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RDR;    </div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  uint16_t  RESERVED1;  </div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TDR;    </div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  uint16_t  RESERVED2;  </div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;} <a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a>;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;{</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;   </div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFR;  </div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>;   </div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;} <a class="code" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a>;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;</div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">  762</a></span>&#160;<span class="preprocessor">#define FLASH_BASE            ((uint32_t)0x08000000) </span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gabea1f1810ebeac402164b42ab54bcdf9">  763</a></span>&#160;<span class="preprocessor">#define CCMDATARAM_BASE       ((uint32_t)0x10000000) </span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">  764</a></span>&#160;<span class="preprocessor">#define SRAM_BASE             ((uint32_t)0x20000000) </span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">  765</a></span>&#160;<span class="preprocessor">#define PERIPH_BASE           ((uint32_t)0x40000000) </span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaf98d1f99ecd952ee59e80b345d835bb0">  767</a></span>&#160;<span class="preprocessor">#define CCMDATARAM_BB_BASE    ((uint32_t)0x12000000) </span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad3548b6e2f017f39d399358f3ac98454">  768</a></span>&#160;<span class="preprocessor">#define SRAM_BB_BASE          ((uint32_t)0x22000000) </span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">  769</a></span>&#160;<span class="preprocessor">#define PERIPH_BB_BASE        ((uint32_t)0x42000000) </span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">  773</a></span>&#160;<span class="preprocessor">#define APB1PERIPH_BASE       PERIPH_BASE</span></div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">  774</a></span>&#160;<span class="preprocessor">#define APB2PERIPH_BASE       (PERIPH_BASE + 0x00010000)</span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">  775</a></span>&#160;<span class="preprocessor">#define AHB1PERIPH_BASE       (PERIPH_BASE + 0x00020000)</span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">  776</a></span>&#160;<span class="preprocessor">#define AHB2PERIPH_BASE       (PERIPH_BASE + 0x08000000)</span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaa27ad599cc2a027bb88877fec324bbf4">  777</a></span>&#160;<span class="preprocessor">#define AHB3PERIPH_BASE       (PERIPH_BASE + 0x10000000)</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;</div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga00d0fe6ad532ab32f0f81cafca8d3aa5">  780</a></span>&#160;<span class="preprocessor">#define TIM2_BASE             (APB1PERIPH_BASE + 0x00000000)</span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaf0c34a518f87e1e505cd2332e989564a">  781</a></span>&#160;<span class="preprocessor">#define TIM3_BASE             (APB1PERIPH_BASE + 0x00000400)</span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8268ec947929f192559f28c6bf7d1eac">  782</a></span>&#160;<span class="preprocessor">#define TIM6_BASE             (APB1PERIPH_BASE + 0x00001000)</span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga0ebf54364c6a2be6eb19ded6b18b6387">  783</a></span>&#160;<span class="preprocessor">#define TIM7_BASE             (APB1PERIPH_BASE + 0x00001400)</span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022">  784</a></span>&#160;<span class="preprocessor">#define RTC_BASE              (APB1PERIPH_BASE + 0x00002800)</span></div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga9a5bf4728ab93dea5b569f5b972cbe62">  785</a></span>&#160;<span class="preprocessor">#define WWDG_BASE             (APB1PERIPH_BASE + 0x00002C00)</span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55">  786</a></span>&#160;<span class="preprocessor">#define IWDG_BASE             (APB1PERIPH_BASE + 0x00003000)</span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090">  787</a></span>&#160;<span class="preprocessor">#define USART2_BASE           (APB1PERIPH_BASE + 0x00004400)</span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gabe0d6539ac0026d598274ee7f45b0251">  788</a></span>&#160;<span class="preprocessor">#define USART3_BASE           (APB1PERIPH_BASE + 0x00004800)</span></div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3">  789</a></span>&#160;<span class="preprocessor">#define I2C1_BASE             (APB1PERIPH_BASE + 0x00005400)</span></div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gacbe030cda8eb3031d55a759612a9042d">  790</a></span>&#160;<span class="preprocessor">#define CAN_BASE              (APB1PERIPH_BASE + 0x00006400)</span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">  791</a></span>&#160;<span class="preprocessor">#define PWR_BASE              (APB1PERIPH_BASE + 0x00007000)</span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga3383b83a296ce0a5386a0d94195e8a99">  792</a></span>&#160;<span class="preprocessor">#define DAC1_BASE             (APB1PERIPH_BASE + 0x00007400)</span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gae3d9eee4bd868a6c81d535a624dfd1c5">  793</a></span>&#160;<span class="preprocessor">#define DAC2_BASE             (APB1PERIPH_BASE + 0x00009800)</span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38">  794</a></span>&#160;<span class="preprocessor">#define DAC_BASE               DAC1_BASE</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;</div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">  797</a></span>&#160;<span class="preprocessor">#define SYSCFG_BASE           (APB2PERIPH_BASE + 0x00000000)</span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gacb8799f3d5301795f51e3b87d345cd50">  798</a></span>&#160;<span class="preprocessor">#define COMP2_BASE            (APB2PERIPH_BASE + 0x00000020)</span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gae765c109890bab4e790212ac88e21614">  799</a></span>&#160;<span class="preprocessor">#define COMP4_BASE            (APB2PERIPH_BASE + 0x00000028)</span></div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga13db28c300cdbbec4837aed842666526">  800</a></span>&#160;<span class="preprocessor">#define COMP6_BASE            (APB2PERIPH_BASE + 0x00000030)</span></div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaa9f5d2999c6918e385d7a526c4f6b1d3">  801</a></span>&#160;<span class="preprocessor">#define COMP_BASE             COMP2_BASE</span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gabf0535307a717feba8341e57647d2385">  802</a></span>&#160;<span class="preprocessor">#define OPAMP2_BASE           (APB2PERIPH_BASE + 0x0000003C)</span></div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga6e9722d15c7ed794f0eca9682f64c03c">  803</a></span>&#160;<span class="preprocessor">#define OPAMP_BASE            OPAMP2_BASE</span></div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga87371508b3bcdcd98cd1ec629be29061">  804</a></span>&#160;<span class="preprocessor">#define EXTI_BASE             (APB2PERIPH_BASE + 0x00000400)</span></div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaf8aa324ca5011b8173ab16585ed7324a">  805</a></span>&#160;<span class="preprocessor">#define TIM1_BASE             (APB2PERIPH_BASE + 0x00002C00)</span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">  806</a></span>&#160;<span class="preprocessor">#define SPI1_BASE             (APB2PERIPH_BASE + 0x00003000)</span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d">  807</a></span>&#160;<span class="preprocessor">#define USART1_BASE           (APB2PERIPH_BASE + 0x00003800)</span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga7ab42ce1846930569d742d339b554078">  808</a></span>&#160;<span class="preprocessor">#define TIM15_BASE            (APB2PERIPH_BASE + 0x00004000)</span></div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga16c97093a531d763b0794c3e6d09e1bf">  809</a></span>&#160;<span class="preprocessor">#define TIM16_BASE            (APB2PERIPH_BASE + 0x00004400)</span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaffbedbe30e8c4cffdea326d6c1800574">  810</a></span>&#160;<span class="preprocessor">#define TIM17_BASE            (APB2PERIPH_BASE + 0x00004800)</span></div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga1224e4c4295ab9c1d8699dc404a6a2ad">  811</a></span>&#160;<span class="preprocessor">#define HRTIM1_BASE           (APB2PERIPH_BASE + 0x00007400)</span></div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad026c82bd693f6704867fd7e52cd71f7">  812</a></span>&#160;<span class="preprocessor">#define HRTIM1_TIMA_BASE      (HRTIM1_BASE + 0x00000080)</span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga9d3854e3d0a2db8ec108ddf0ba106e72">  813</a></span>&#160;<span class="preprocessor">#define HRTIM1_TIMB_BASE      (HRTIM1_BASE + 0x00000100)</span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga77960fb8d664ed4ad9c8a00362a1e258">  814</a></span>&#160;<span class="preprocessor">#define HRTIM1_TIMC_BASE      (HRTIM1_BASE + 0x00000180)</span></div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga7a1056d7c6dc6a624cd603bea10dabcb">  815</a></span>&#160;<span class="preprocessor">#define HRTIM1_TIMD_BASE      (HRTIM1_BASE + 0x00000200)</span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gafd63b718c4bf422dc422c97c8101914c">  816</a></span>&#160;<span class="preprocessor">#define HRTIM1_TIME_BASE      (HRTIM1_BASE + 0x00000280)</span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga2f4f7b4b6a8abc912546135b98c7c98e">  817</a></span>&#160;<span class="preprocessor">#define HRTIM1_COMMON_BASE    (HRTIM1_BASE + 0x00000380)</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;</div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">  820</a></span>&#160;<span class="preprocessor">#define DMA1_BASE             (AHB1PERIPH_BASE + 0x00000000)</span></div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga888dbc1608243badeb3554ffedc7364c">  821</a></span>&#160;<span class="preprocessor">#define DMA1_Channel1_BASE    (AHB1PERIPH_BASE + 0x00000008)</span></div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga38a70090eef3687e83fa6ac0c6d22267">  822</a></span>&#160;<span class="preprocessor">#define DMA1_Channel2_BASE    (AHB1PERIPH_BASE + 0x0000001C)</span></div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga70b3d9f36ca9ce95b4e421c11154fe5d">  823</a></span>&#160;<span class="preprocessor">#define DMA1_Channel3_BASE    (AHB1PERIPH_BASE + 0x00000030)</span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga1adc93cd0baf0897202c71110e045692">  824</a></span>&#160;<span class="preprocessor">#define DMA1_Channel4_BASE    (AHB1PERIPH_BASE + 0x00000044)</span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac041a71cd6c1973964f847a68aa14478">  825</a></span>&#160;<span class="preprocessor">#define DMA1_Channel5_BASE    (AHB1PERIPH_BASE + 0x00000058)</span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga896c2c7585dd8bc3969cf8561f689d2d">  826</a></span>&#160;<span class="preprocessor">#define DMA1_Channel6_BASE    (AHB1PERIPH_BASE + 0x0000006C)</span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaeee0d1f77d0db1db533016a09351166c">  827</a></span>&#160;<span class="preprocessor">#define DMA1_Channel7_BASE    (AHB1PERIPH_BASE + 0x00000080)</span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">  828</a></span>&#160;<span class="preprocessor">#define RCC_BASE              (AHB1PERIPH_BASE + 0x00001000)</span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">  829</a></span>&#160;<span class="preprocessor">#define FLASH_R_BASE          (AHB1PERIPH_BASE + 0x00002000) </span></div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926">  830</a></span>&#160;<span class="preprocessor">#define OB_BASE               ((uint32_t)0x1FFFF800)     </span></div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e">  831</a></span>&#160;<span class="preprocessor">#define CRC_BASE              (AHB1PERIPH_BASE + 0x00003000)</span></div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga2bba7a31caeacaacd433abb71781e0af">  832</a></span>&#160;<span class="preprocessor">#define TSC_BASE              (AHB1PERIPH_BASE + 0x00004000)</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;</div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">  835</a></span>&#160;<span class="preprocessor">#define GPIOA_BASE            (AHB2PERIPH_BASE + 0x00000000)</span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">  836</a></span>&#160;<span class="preprocessor">#define GPIOB_BASE            (AHB2PERIPH_BASE + 0x00000400)</span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">  837</a></span>&#160;<span class="preprocessor">#define GPIOC_BASE            (AHB2PERIPH_BASE + 0x00000800)</span></div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">  838</a></span>&#160;<span class="preprocessor">#define GPIOD_BASE            (AHB2PERIPH_BASE + 0x00000C00)</span></div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga7f9a3f4223a1a784af464a114978d26e">  839</a></span>&#160;<span class="preprocessor">#define GPIOF_BASE            (AHB2PERIPH_BASE + 0x00001400)</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;</div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">  842</a></span>&#160;<span class="preprocessor">#define ADC1_BASE             (AHB3PERIPH_BASE + 0x00000000)</span></div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga6544abc57f9759f610eee09a02442ae6">  843</a></span>&#160;<span class="preprocessor">#define ADC2_BASE             (AHB3PERIPH_BASE + 0x00000100)</span></div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga82a8c8331458825f7506fa4dddb6e5ed">  844</a></span>&#160;<span class="preprocessor">#define ADC1_2_COMMON_BASE    (AHB3PERIPH_BASE + 0x00000300)</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;</div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">  846</a></span>&#160;<span class="preprocessor">#define DBGMCU_BASE           ((uint32_t)0xE0042000) </span></div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga7386336852ecc8ea26c4bee5cfbaf4ca">  854</a></span>&#160;<span class="preprocessor">#define HRTIM1              ((HRTIM_TypeDef *) HRTIM1_BASE)</span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga8d126738d4be730c795c6c9d77e9aa3d">  855</a></span>&#160;<span class="preprocessor">#define HRTIM1_TIMA         ((HRTIM_TIM_TypeDef *) HRTIM1_TIMA_BASE)</span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2bab3b4c0b3dad47558712011c985ce6">  856</a></span>&#160;<span class="preprocessor">#define HRTIM1_TIMB         ((HRTIM_TIM_TypeDef *) HRTIM1_TIMB_BASE)</span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga4acd4ab9cc088247327672900c8a3e8f">  857</a></span>&#160;<span class="preprocessor">#define HRTIM1_TIMC         ((HRTIM_TIM_TypeDef *) HRTIM1_TIMC_BASE)</span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaff1e5e112cf5d1eb35427de5e3f17435">  858</a></span>&#160;<span class="preprocessor">#define HRTIM1_TIMD         ((HRTIM_TIM_TypeDef *) HRTIM1_TIMD_BASE)</span></div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga7a6bc8dfbd7e86d3ee4f779de12e5f82">  859</a></span>&#160;<span class="preprocessor">#define HRTIM1_TIME         ((HRTIM_TIM_TypeDef *) HRTIM1_TIME_BASE)</span></div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf7b0f42b285f0ae4317e797542cc4987">  860</a></span>&#160;<span class="preprocessor">#define HRTIM1_COMMON       ((HRTIM_Common_TypeDef *) HRTIM1_COMMON_BASE)</span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">  861</a></span>&#160;<span class="preprocessor">#define TIM2                ((TIM_TypeDef *) TIM2_BASE)</span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9">  862</a></span>&#160;<span class="preprocessor">#define TIM3                ((TIM_TypeDef *) TIM3_BASE)</span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac7b4ed55f9201b498b38c962cca97314">  863</a></span>&#160;<span class="preprocessor">#define TIM6                ((TIM_TypeDef *) TIM6_BASE)</span></div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga49267c49946fd61db6af8b49bcf16394">  864</a></span>&#160;<span class="preprocessor">#define TIM7                ((TIM_TypeDef *) TIM7_BASE)</span></div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">  865</a></span>&#160;<span class="preprocessor">#define RTC                 ((RTC_TypeDef *) RTC_BASE)</span></div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga9821fd01757986612ddb8982e2fe27f1">  866</a></span>&#160;<span class="preprocessor">#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)</span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad16b79dd94ee85d261d08a8ee94187e7">  867</a></span>&#160;<span class="preprocessor">#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)</span></div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf114a9eab03ca08a6fb720e511595930">  868</a></span>&#160;<span class="preprocessor">#define USART2              ((USART_TypeDef *) USART2_BASE)</span></div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2350115553c1fe0a7bc14e6a7ec6a225">  869</a></span>&#160;<span class="preprocessor">#define USART3              ((USART_TypeDef *) USART3_BASE)</span></div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gab45d257574da6fe1f091cc45b7eda6cc">  870</a></span>&#160;<span class="preprocessor">#define I2C1                ((I2C_TypeDef *) I2C1_BASE)</span></div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga427a40e102258055c72607bf7b604549">  871</a></span>&#160;<span class="preprocessor">#define CAN                 ((CAN_TypeDef *) CAN_BASE)</span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">  872</a></span>&#160;<span class="preprocessor">#define PWR                 ((PWR_TypeDef *) PWR_BASE)</span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaffb5ff8779fa698f3c7165a617d56e4f">  873</a></span>&#160;<span class="preprocessor">#define DAC1                ((DAC_TypeDef *) DAC1_BASE)</span></div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad222814a0a0683908325a3b720f3379a">  874</a></span>&#160;<span class="preprocessor">#define DAC2                ((DAC_TypeDef *) DAC2_BASE)</span></div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga4aa2a4ab86ce00c23035e5cee2e7fc7e">  875</a></span>&#160;<span class="preprocessor">#define DAC                 ((DAC_TypeDef *) DAC_BASE)</span></div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga3c833fe1c486cb62250ccbca32899cb8">  876</a></span>&#160;<span class="preprocessor">#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)</span></div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga6985fa7e9bb3c2edf15b29b7af210a2b">  877</a></span>&#160;<span class="preprocessor">#define COMP2               ((COMP_TypeDef *) COMP2_BASE)</span></div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga69dc10f4226eadc618df274bb7810a0b">  878</a></span>&#160;<span class="preprocessor">#define COMP4               ((COMP_TypeDef *) COMP4_BASE)</span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga72fb7a5743a0c82c60e3c60dd84db39c">  879</a></span>&#160;<span class="preprocessor">#define COMP6               ((COMP_TypeDef *) COMP6_BASE)</span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga076912543697dbe4c46b79e8e44ad2fb">  880</a></span>&#160;<span class="preprocessor">#define COMP                ((COMP_TypeDef *) COMP_BASE)</span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gabc11c296d6d15ca861b6378bc056848e">  881</a></span>&#160;<span class="preprocessor">#define OPAMP2              ((OPAMP_TypeDef *) OPAMP2_BASE)</span></div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaaa993d5a85ac85c8abbd13e31d504bb6">  882</a></span>&#160;<span class="preprocessor">#define OPAMP               ((OPAMP_TypeDef *) OPAMP_BASE)</span></div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">  883</a></span>&#160;<span class="preprocessor">#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)</span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">  884</a></span>&#160;<span class="preprocessor">#define TIM1                ((TIM_TypeDef *) TIM1_BASE)</span></div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">  885</a></span>&#160;<span class="preprocessor">#define SPI1                ((SPI_TypeDef *) SPI1_BASE)</span></div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da">  886</a></span>&#160;<span class="preprocessor">#define USART1              ((USART_TypeDef *) USART1_BASE)</span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga87e4b442041d1c03a6af113fbe04a182">  887</a></span>&#160;<span class="preprocessor">#define TIM15               ((TIM_TypeDef *) TIM15_BASE)</span></div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga73ec606e7dacf17e18c661e8ff8c7c8d">  888</a></span>&#160;<span class="preprocessor">#define TIM16               ((TIM_TypeDef *) TIM16_BASE)</span></div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga65aea6c8b36439e44ad6cde0e6891aab">  889</a></span>&#160;<span class="preprocessor">#define TIM17               ((TIM_TypeDef *) TIM17_BASE)</span></div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga92ec6d9ec2251fda7d4ce09748cd74b4">  890</a></span>&#160;<span class="preprocessor">#define DBGMCU              ((DBGMCU_TypeDef *) DBGMCU_BASE)</span></div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">  891</a></span>&#160;<span class="preprocessor">#define DMA1                ((DMA_TypeDef *) DMA1_BASE)</span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac83c5be824be1c02716e2522e80ddf7a">  892</a></span>&#160;<span class="preprocessor">#define DMA1_Channel1       ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)</span></div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga23d7631dd10c645e06971b2543ba2949">  893</a></span>&#160;<span class="preprocessor">#define DMA1_Channel2       ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)</span></div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gacf7b6093a37b306d7f1f50b2f200f0d0">  894</a></span>&#160;<span class="preprocessor">#define DMA1_Channel3       ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)</span></div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad2c42743316bf64da557130061b1f56a">  895</a></span>&#160;<span class="preprocessor">#define DMA1_Channel4       ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)</span></div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga06ff98ddef3c962795d2e2444004abff">  896</a></span>&#160;<span class="preprocessor">#define DMA1_Channel5       ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)</span></div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac013c4376e4797831b5ddd2a09519df8">  897</a></span>&#160;<span class="preprocessor">#define DMA1_Channel6       ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)</span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga4f9c23b3d1add93ed206b5c9afa5cda3">  898</a></span>&#160;<span class="preprocessor">#define DMA1_Channel7       ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)</span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">  899</a></span>&#160;<span class="preprocessor">#define RCC                 ((RCC_TypeDef *) RCC_BASE)</span></div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">  900</a></span>&#160;<span class="preprocessor">#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)</span></div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3">  901</a></span>&#160;<span class="preprocessor">#define OB                  ((OB_TypeDef *) OB_BASE)</span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1">  902</a></span>&#160;<span class="preprocessor">#define CRC                 ((CRC_TypeDef *) CRC_BASE)</span></div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga42ba4ed22c45ffcf7f1c3ede1c761894">  903</a></span>&#160;<span class="preprocessor">#define TSC                 ((TSC_TypeDef *) TSC_BASE)</span></div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">  904</a></span>&#160;<span class="preprocessor">#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)</span></div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">  905</a></span>&#160;<span class="preprocessor">#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)</span></div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">  906</a></span>&#160;<span class="preprocessor">#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)</span></div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">  907</a></span>&#160;<span class="preprocessor">#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)</span></div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">  908</a></span>&#160;<span class="preprocessor">#define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)</span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a">  909</a></span>&#160;<span class="preprocessor">#define ADC1                ((ADC_TypeDef *) ADC1_BASE)</span></div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac5503ae96c26b4475226f96715a1bf1e">  910</a></span>&#160;<span class="preprocessor">#define ADC2                ((ADC_TypeDef *) ADC2_BASE)</span></div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga751ece6b1819dc3bf6e215e247cc3b57">  911</a></span>&#160;<span class="preprocessor">#define ADC1_2_COMMON       ((ADC_Common_TypeDef *) ADC1_2_COMMON_BASE)</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment">/*                         Peripheral Registers_Bits_Definition               */</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment">/*                        Analog to Digital Converter SAR (ADC)               */</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="comment">/********************  Bit definition for ADC_ISR register  ********************/</span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b5e680596a934588efc0f25cfbeb20e">  934</a></span>&#160;<span class="preprocessor">#define ADC_ISR_ADRD          ((uint32_t)0x00000001) </span></div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e8d87957a25e701a13575d635628d11">  935</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOSMP         ((uint32_t)0x00000002) </span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga949681e78b978c1ccd680f11137a1550">  936</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC           ((uint32_t)0x00000004) </span></div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56b6edb70e1c04c5e03a935d2c945f50">  937</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOS           ((uint32_t)0x00000008) </span></div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66f58970a53712eed20aaac04c6a6f61">  938</a></span>&#160;<span class="preprocessor">#define ADC_ISR_OVR           ((uint32_t)0x00000010) </span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga399f91d7a99478c39f3b1af135aa2d74">  939</a></span>&#160;<span class="preprocessor">#define ADC_ISR_JEOC          ((uint32_t)0x00000020) </span></div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada657b2ea5dcfce0c60ea6c9a0018da4">  940</a></span>&#160;<span class="preprocessor">#define ADC_ISR_JEOS          ((uint32_t)0x00000040) </span></div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a11e5b28a1002826ef26b0b272b239">  941</a></span>&#160;<span class="preprocessor">#define ADC_ISR_AWD1          ((uint32_t)0x00000080) </span></div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga914b7e03179cd60a8f24b3779b6bb696">  942</a></span>&#160;<span class="preprocessor">#define ADC_ISR_AWD2          ((uint32_t)0x00000100) </span></div><div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f54365f9b93d2d07f7e7bc32cf7468f">  943</a></span>&#160;<span class="preprocessor">#define ADC_ISR_AWD3          ((uint32_t)0x00000200) </span></div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d6a4052be04c997a1cab7082f27f6fc">  944</a></span>&#160;<span class="preprocessor">#define ADC_ISR_JQOVF         ((uint32_t)0x00000400) </span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_IER register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfa8cbfb81a1fdf57a7d11c2909731c2">  947</a></span>&#160;<span class="preprocessor">#define ADC_IER_RDY           ((uint32_t)0x00000001) </span></div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dc95e7d4a0abe7dd166d4e8a7926980">  948</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOSMP         ((uint32_t)0x00000002) </span></div><div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga767c96b00a96b71faa41fb6bb6438de8">  949</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC           ((uint32_t)0x00000004) </span></div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf02919d76e481143cba97393d34a20da">  950</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOS           ((uint32_t)0x00000008) </span></div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d5833608a54fb66537c8cfbbcee44a9">  951</a></span>&#160;<span class="preprocessor">#define ADC_IER_OVR           ((uint32_t)0x00000010) </span></div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf96ad3772c5d15526c625ad2ccd47983">  952</a></span>&#160;<span class="preprocessor">#define ADC_IER_JEOC          ((uint32_t)0x00000020) </span></div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecd65d64637ffec538205cccf257700b">  953</a></span>&#160;<span class="preprocessor">#define ADC_IER_JEOS          ((uint32_t)0x00000040) </span></div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ae4f086fac0dbe6e67900537edb013">  954</a></span>&#160;<span class="preprocessor">#define ADC_IER_AWD1          ((uint32_t)0x00000080) </span></div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7308dc63967af2eb490c057cf92bb862">  955</a></span>&#160;<span class="preprocessor">#define ADC_IER_AWD2          ((uint32_t)0x00000100) </span></div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga860b4564dfaa399f58db514f9b9e45e7">  956</a></span>&#160;<span class="preprocessor">#define ADC_IER_AWD3          ((uint32_t)0x00000200) </span></div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f1aaa21a8a07634ab28061fa27cc1bf">  957</a></span>&#160;<span class="preprocessor">#define ADC_IER_JQOVF         ((uint32_t)0x00000400) </span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_CR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">  960</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADEN          ((uint32_t)0x00000001) </span></div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">  961</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADDIS         ((uint32_t)0x00000002) </span></div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218">  962</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADSTART       ((uint32_t)0x00000004) </span></div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27b3e6a6bfa0c60d25674e43da3387ca">  963</a></span>&#160;<span class="preprocessor">#define ADC_CR_JADSTART      ((uint32_t)0x00000008) </span></div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">  964</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADSTP         ((uint32_t)0x00000010) </span></div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacae9f86a9852402b380d49f9781d75b9">  965</a></span>&#160;<span class="preprocessor">#define ADC_CR_JADSTP        ((uint32_t)0x00000020) </span></div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5be7ae16a57665a53f3efce3f8aeb493">  966</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADVREGEN      ((uint32_t)0x30000000) </span></div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9e547428b0798e4590c91f91f135e1f">  967</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADVREGEN_0    ((uint32_t)0x10000000) </span></div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d5194da2923b931e1b7c2f732960e5a">  968</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADVREGEN_1    ((uint32_t)0x20000000) </span></div><div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga602da64684da4f219320006e99afa3a6">  969</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADCALDIF      ((uint32_t)0x40000000) </span></div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a">  970</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADCAL         ((uint32_t)0x80000000) </span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_CFGR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ad505a73bda99d0d888aad0b0d78df5">  973</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_DMAEN     ((uint32_t)0x00000001) </span></div><div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54bcccd92a204be96e683968b57d6863">  974</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_DMACFG    ((uint32_t)0x00000002) </span></div><div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaa43af8cc44bfe846f5405967e420ba">  976</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_RES       ((uint32_t)0x00000018) </span></div><div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a16ca67d91b7088e166a482c8ccdafb">  977</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_RES_0     ((uint32_t)0x00000008) </span></div><div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e12f88cd7f5df295e7043bd30f4f37b">  978</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_RES_1     ((uint32_t)0x00000010) </span></div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed2f858a86778698f9294da72af89642">  980</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_ALIGN     ((uint32_t)0x00000020) </span></div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabde20461b88c714bd033532116a3aa6a">  982</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTSEL   ((uint32_t)0x000003C0) </span></div><div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3cb3b6f3c35f7b4193163f4f9d34415">  983</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTSEL_0 ((uint32_t)0x00000040) </span></div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fd9e517a88674014aab20101a7da115">  984</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTSEL_1 ((uint32_t)0x00000080) </span></div><div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7525758d4efc4c48107589b0944bb5ed">  985</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTSEL_2 ((uint32_t)0x00000100) </span></div><div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf1131ab203faacfae481746d06c7b91">  986</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTSEL_3 ((uint32_t)0x00000200) </span></div><div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf437add5f6ed735d2b68d90f567630df">  988</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTEN     ((uint32_t)0x00000C00) </span></div><div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa87582210aab60007d7e66b879c4c4cc">  989</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTEN_0   ((uint32_t)0x00000400) </span></div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga134b2b43983c99c5bab9ff2cea31c13d">  990</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTEN_1   ((uint32_t)0x00000800) </span></div><div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf19413a93e5983d4c2a3caa18c569b14">  992</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_OVRMOD    ((uint32_t)0x00001000) </span></div><div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga821c516b84062c1548d1ec679449ae5f">  993</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_CONT      ((uint32_t)0x00002000) </span></div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c745a8afc373cfb30d2eea5c3e2b539">  994</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_AUTDLY   ((uint32_t)0x00004000) </span></div><div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8ba299d4290343aabf6e2d3f03760db">  995</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_AUTOFF    ((uint32_t)0x00008000) </span></div><div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga213e7ac73ff5f6d57ef808b55a5d06d2">  996</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_DISCEN    ((uint32_t)0x00010000) </span></div><div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4896e6f24dae71bcf906f5621b4516d4">  998</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_DISCNUM   ((uint32_t)0x000E0000) </span></div><div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c0e780ad9f10c1c8e71e1fe03bd1f36">  999</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_DISCNUM_0 ((uint32_t)0x00020000) </span></div><div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2207a91c578ab4dfa0f6b2fbae8f3940"> 1000</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_DISCNUM_1 ((uint32_t)0x00040000) </span></div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7aad1441dd41ef4d4ce7ea365c5c5026"> 1001</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_DISCNUM_2 ((uint32_t)0x00080000) </span></div><div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9f75ebf90f85ba43654ce84312221a4"> 1003</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_JDISCEN   ((uint32_t)0x00100000) </span></div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae04353744e03fd108feb56f6a08bc2f0"> 1004</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_JQM       ((uint32_t)0x00200000) </span></div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9e80cddd31bb22e69abe0fa914515f4"> 1005</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1SGL   ((uint32_t)0x00400000) </span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa348e5a8262fa4004bca7049df8ec8a"> 1006</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1EN    ((uint32_t)0x00800000) </span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73249abd113dec0f23baad8ed97a519b"> 1007</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_JAWD1EN   ((uint32_t)0x01000000) </span></div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16ad6df507751f55e64b21412f34664b"> 1008</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_JAUTO     ((uint32_t)0x02000000) </span></div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95732299dd4eedd4c34b00eafe06ec02"> 1010</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1CH    ((uint32_t)0x7C000000) </span></div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1adfd1f80d0f1e91bdd4392b8bb58145"> 1011</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1CH_0  ((uint32_t)0x04000000) </span></div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8953ce1783e6b85f9f6cf98fb95148c"> 1012</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1CH_1  ((uint32_t)0x08000000) </span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ce31917ecfe6fda27195687ef008f2f"> 1013</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1CH_2  ((uint32_t)0x10000000) </span></div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae70f493fea6448e214aad775526fbf"> 1014</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1CH_3  ((uint32_t)0x20000000) </span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb51a00e42594b0c477a0d288963a8d3"> 1015</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1CH_4  ((uint32_t)0x40000000) </span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_SMPR1 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga027abde03e4ff1cae275fbea702d2095"> 1018</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP0     ((uint32_t)0x00000007) </span></div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac566e39c3b86efc909500a9588942413"> 1019</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP0_0   ((uint32_t)0x00000001) </span></div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1d81691982d91f9224767bb5784a391"> 1020</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP0_1   ((uint32_t)0x00000002) </span></div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4642472560d0667a1c61619184cbf028"> 1021</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP0_2   ((uint32_t)0x00000004) </span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8377a1e787d0c8e274d56780ef2a757b"> 1023</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP1     ((uint32_t)0x00000038) </span></div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dae73eb7d9bfa25033b021296f57083"> 1024</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP1_0   ((uint32_t)0x00000008) </span></div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fc93f54c3087634329ec7e864388c0a"> 1025</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP1_1   ((uint32_t)0x00000010) </span></div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01d9e4584f7c66fbdab22580ac297918"> 1026</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP1_2   ((uint32_t)0x00000020) </span></div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5588971a8a0f83018dee5df29dbd8616"> 1028</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP2     ((uint32_t)0x000001C0) </span></div><div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbd8fd3aa5b0fdf0feef37eab7289124"> 1029</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP2_0   ((uint32_t)0x00000040) </span></div><div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac570af6315b4fdda16202c59066a84f8"> 1030</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP2_1   ((uint32_t)0x00000080) </span></div><div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3c20e357f2b828bc648dd38fc949e9c"> 1031</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP2_2   ((uint32_t)0x00000100) </span></div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab22a34e787114885b112f3195b596e7a"> 1033</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP3     ((uint32_t)0x00000E00) </span></div><div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga135939802c1085c3ffe367f7eba4289b"> 1034</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP3_0   ((uint32_t)0x00000200) </span></div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e1af0b2b7284b7c5e6d22058da2e973"> 1035</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP3_1   ((uint32_t)0x00000400) </span></div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga027f68900560979cd0dac4c61d0328ed"> 1036</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP3_2   ((uint32_t)0x00000800) </span></div><div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab723bbe520a075dc05c051c5ff13c041"> 1038</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP4     ((uint32_t)0x00007000) </span></div><div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05f3bb7d0882d3652c15ff34fcc5e805"> 1039</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP4_0   ((uint32_t)0x00001000) </span></div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95745ecc6926a2eda3ae6121846dba99"> 1040</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP4_1   ((uint32_t)0x00002000) </span></div><div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b45c90f2b61502d246fb8ad87ec109c"> 1041</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP4_2   ((uint32_t)0x00004000) </span></div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45b3c4d93de2e7fd685f75e40e2231a"> 1043</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP5     ((uint32_t)0x00038000) </span></div><div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0167a630d2a1cfa980574c82d1aa6bbb"> 1044</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP5_0   ((uint32_t)0x00008000) </span></div><div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ab561bae47260b54f285d0e4b242e51"> 1045</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP5_1   ((uint32_t)0x00010000) </span></div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4f80920dd8e4bd26b117b2cecf7e135"> 1046</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP5_2   ((uint32_t)0x00020000) </span></div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga622869f20d0369d203d3fc59daa1005a"> 1048</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP6     ((uint32_t)0x001C0000) </span></div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d3d93662896f81d20d879d1e42f036a"> 1049</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP6_0   ((uint32_t)0x00040000) </span></div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d3a98cd87ebc60a90d91137462a5608"> 1050</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP6_1   ((uint32_t)0x00080000) </span></div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee77200264c0a8f0ab3c2eeb250e9e76"> 1051</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP6_2   ((uint32_t)0x00100000) </span></div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga109b3f5b8d67170f9eb030e7cb331ff7"> 1053</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP7     ((uint32_t)0x00E00000) </span></div><div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c8a6b2e2604fef144de8c9752743c6"> 1054</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP7_0   ((uint32_t)0x00200000) </span></div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b96aff1fdca529774066740e2ddcbfd"> 1055</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP7_1   ((uint32_t)0x00400000) </span></div><div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ed1fcfd6c79a585f8fd442595c81be6"> 1056</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP7_2   ((uint32_t)0x00800000) </span></div><div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2960f4d5bf5971024daf60f274361f04"> 1058</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP8     ((uint32_t)0x07000000) </span></div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21e61794b5b383f65324c3aae9a0049c"> 1059</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP8_0   ((uint32_t)0x01000000) </span></div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9109ccdc0dda8b90df6b0868a72155f4"> 1060</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP8_1   ((uint32_t)0x02000000) </span></div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6ccd76eb0915fef45bf6f4ea99e89c7"> 1061</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP8_2   ((uint32_t)0x04000000) </span></div><div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f1f5bfac98940216c68e1adb2f9763d"> 1063</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP9     ((uint32_t)0x38000000) </span></div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc9ae5d202932eac4af8975829111e0c"> 1064</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP9_0   ((uint32_t)0x08000000) </span></div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac1925c138e5abd9433e73c5b3858baa"> 1065</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP9_1   ((uint32_t)0x10000000) </span></div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e3d6ef8ed13f8bf9733179396f558a5"> 1066</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP9_2   ((uint32_t)0x20000000) </span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_SMPR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4510ca275d466ec70aea9351b7a2d812"> 1069</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP10     ((uint32_t)0x00000007) </span></div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa90001b735c95ca06dca6bf700d0173"> 1070</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP10_0   ((uint32_t)0x00000001) </span></div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05587e25c61d14798d00d8a30bc6c498"> 1071</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP10_1   ((uint32_t)0x00000002) </span></div><div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70984308f512e9b7a10011e63ca65c2a"> 1072</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP10_2   ((uint32_t)0x00000004) </span></div><div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b05a6e02802852a24805db90b978344"> 1074</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP11     ((uint32_t)0x00000038) </span></div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga265fe139ce6dfd47ca4473c4d80ddc90"> 1075</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP11_0   ((uint32_t)0x00000008) </span></div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefecb9bb78651cc7b304c36d263548db"> 1076</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP11_1   ((uint32_t)0x00000010) </span></div><div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga988324f5396237f5e76b523722bf1310"> 1077</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP11_2   ((uint32_t)0x00000020) </span></div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga414f0cdd54936a333a38594a0391f257"> 1079</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP12     ((uint32_t)0x000001C0) </span></div><div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd4c718978f3e26a8d84047b04bd47f9"> 1080</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP12_0   ((uint32_t)0x00000040) </span></div><div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86495f5aa7af0df7da24d8b5711f1185"> 1081</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP12_1   ((uint32_t)0x00000080) </span></div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6355cb0de0cdb69fdd30e659287f6f8f"> 1082</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP12_2   ((uint32_t)0x00000100) </span></div><div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b518835d8add9dd1c4abf2d66cc60aa"> 1084</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP13     ((uint32_t)0x00000E00) </span></div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7e510b90fb498bf5b23ee65bdc53daf"> 1085</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP13_0   ((uint32_t)0x00000200) </span></div><div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf38dc5713a9c0fbc671cad145f249353"> 1086</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP13_1   ((uint32_t)0x00000400) </span></div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56a3d0de3e5accfef6b5850887c8612f"> 1087</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP13_2   ((uint32_t)0x00000800) </span></div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80aef43bf273a0b1c1c8c95ea2a05997"> 1089</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP14     ((uint32_t)0x00007000) </span></div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga353f788547b29e390721512e38d76c91"> 1090</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP14_0   ((uint32_t)0x00001000) </span></div><div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabc05ded1a51181e5ea311a63a188f50"> 1091</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP14_1   ((uint32_t)0x00002000) </span></div><div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b820831ec934100caaddc5afca4d7fc"> 1092</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP14_2   ((uint32_t)0x00004000) </span></div><div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1b0faa04d1e41f0527e6a756c59cdb3"> 1094</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP15     ((uint32_t)0x00038000) </span></div><div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga487ac9b7be501d6d8801ccc524bfe2ee"> 1095</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP15_0   ((uint32_t)0x00008000) </span></div><div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbbf3e72ec6d557a5116fa5a54e95249"> 1096</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP15_1   ((uint32_t)0x00010000) </span></div><div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ddc4d71510edde082b2dd4c22e5cda1"> 1097</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP15_2   ((uint32_t)0x00020000) </span></div><div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57d8954f0fea7b23d0706547b888770e"> 1099</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP16     ((uint32_t)0x001C0000) </span></div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60e469c8aeddeb27c558976d051e6307"> 1100</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP16_0   ((uint32_t)0x00040000) </span></div><div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2513f71a928fa3e62ea36f09c5585195"> 1101</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP16_1   ((uint32_t)0x00080000) </span></div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e3edcfd7d8090fec74aa35bbeadf0e1"> 1102</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP16_2   ((uint32_t)0x00100000) </span></div><div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2d39fb0029e1ad687a974e951c3ccf"> 1104</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP17     ((uint32_t)0x00E00000) </span></div><div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9448346fb447544652f1a518f0ea645"> 1105</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP17_0   ((uint32_t)0x00200000) </span></div><div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1989f93787121ae0a6cd2257143b723d"> 1106</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP17_1   ((uint32_t)0x00400000) </span></div><div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bdc1745e62f43cc5959880378f56b60"> 1107</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP17_2   ((uint32_t)0x00800000) </span></div><div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34e96250f583a5233b45f03e30b74562"> 1109</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP18     ((uint32_t)0x07000000) </span></div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac13baec4186c21c810aeb72bfe17f89d"> 1110</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP18_0   ((uint32_t)0x01000000) </span></div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae385bc553afb94e021ec9ae9f5e12c11"> 1111</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP18_1   ((uint32_t)0x02000000) </span></div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac59c1ccdac1dac3bedcc4a119ed65128"> 1112</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP18_2   ((uint32_t)0x04000000) </span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_TR1 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba7b00a5ded63d156bf4d1bf6bf62ca8"> 1115</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1         ((uint32_t)0x00000FFF) </span></div><div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9da7b993b06b77effba5f2f411b5eef9"> 1116</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_0       ((uint32_t)0x00000001) </span></div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aae1040f7730eaa0e187e51564c8c1e"> 1117</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_1       ((uint32_t)0x00000002) </span></div><div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fa676b8632fc1481ea7eea37949d1f1"> 1118</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_2       ((uint32_t)0x00000004) </span></div><div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2eab5c680ef57576cb899b7a3ea85be"> 1119</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_3       ((uint32_t)0x00000008) </span></div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7b491b417bf3c634fa457479cf60d04"> 1120</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_4       ((uint32_t)0x00000010) </span></div><div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52262a8d95b8a14748dcc72b6ea96aaa"> 1121</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_5       ((uint32_t)0x00000020) </span></div><div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae3990d7c9b211b93d4bad5de08fa02c"> 1122</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_6       ((uint32_t)0x00000040) </span></div><div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa104e1362b305a5ca7f4ef659ade3902"> 1123</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_7       ((uint32_t)0x00000080) </span></div><div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga928806f57017847b5e7339a0a5f12dd8"> 1124</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_8       ((uint32_t)0x00000100) </span></div><div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d05c654d328d3707ed3e342a6bb2a09"> 1125</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_9       ((uint32_t)0x00000200) </span></div><div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabed073de1c8c1750e2b7bf83f433add0"> 1126</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_10      ((uint32_t)0x00000400) </span></div><div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5af7fc08b67c8e7b4a783dfc0d8b64a"> 1127</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_11      ((uint32_t)0x00000800) </span></div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90ad1cfd78eff67df0be5c4925676819"> 1129</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1         ((uint32_t)0x0FFF0000) </span></div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7810b13d98a10a6a0c0f42ec4d6c4f8"> 1130</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_0       ((uint32_t)0x00010000) </span></div><div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa75b052c1fa80b353a3e568d18f9bdf2"> 1131</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_1       ((uint32_t)0x00020000) </span></div><div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4a9d7a6c932a1161cae22bbd2c6345a"> 1132</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_2       ((uint32_t)0x00040000) </span></div><div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83aede5882699c1a14de192a9c9e2ff2"> 1133</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_3       ((uint32_t)0x00080000) </span></div><div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3273f19057accc4fa63f243c778f306a"> 1134</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_4       ((uint32_t)0x00100000) </span></div><div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0aa4102b39935decbe2dc083e587c5"> 1135</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_5       ((uint32_t)0x00200000) </span></div><div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72a957eeed81169f2aa46d86bfd24e5a"> 1136</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_6       ((uint32_t)0x00400000) </span></div><div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed5b90376957036f86287ff09a5a7b91"> 1137</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_7       ((uint32_t)0x00800000) </span></div><div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9961fcd4c1edf4fd76e422d814872da0"> 1138</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_8       ((uint32_t)0x01000000) </span></div><div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga778c964be610134e2f6ce2c7b7165512"> 1139</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_9       ((uint32_t)0x02000000) </span></div><div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0460165b5a95af7ccadc8971ac7c5df8"> 1140</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_10      ((uint32_t)0x04000000) </span></div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf69af30215febb5942d58939fed114"> 1141</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_11      ((uint32_t)0x08000000) </span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_TR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20840a5fcb23b91a8ac686e887d7d144"> 1144</a></span>&#160;<span class="preprocessor">#define ADC_TR2_LT2         ((uint32_t)0x000000FF) </span></div><div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34ecb878d29b2299faafb578852f8a47"> 1145</a></span>&#160;<span class="preprocessor">#define ADC_TR2_LT2_0       ((uint32_t)0x00000001) </span></div><div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3179a92dfb4f62017fd6dca5e7e47a0a"> 1146</a></span>&#160;<span class="preprocessor">#define ADC_TR2_LT2_1       ((uint32_t)0x00000002) </span></div><div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga508f2fd314abce9d0fd12a49f97cbe9d"> 1147</a></span>&#160;<span class="preprocessor">#define ADC_TR2_LT2_2       ((uint32_t)0x00000004) </span></div><div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52de181b6536eedc3c69bf8c1d21084d"> 1148</a></span>&#160;<span class="preprocessor">#define ADC_TR2_LT2_3       ((uint32_t)0x00000008) </span></div><div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3de4fd6ca585fa9a9089b66d7c49c597"> 1149</a></span>&#160;<span class="preprocessor">#define ADC_TR2_LT2_4       ((uint32_t)0x00000010) </span></div><div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d52b371e77f5d5946e086863a07b8d2"> 1150</a></span>&#160;<span class="preprocessor">#define ADC_TR2_LT2_5       ((uint32_t)0x00000020) </span></div><div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga077bff6b42847a0b971b72c917b99cd8"> 1151</a></span>&#160;<span class="preprocessor">#define ADC_TR2_LT2_6       ((uint32_t)0x00000040) </span></div><div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b77e5627dda6befdd9c78ce2a33bed5"> 1152</a></span>&#160;<span class="preprocessor">#define ADC_TR2_LT2_7       ((uint32_t)0x00000080) </span></div><div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga066b14e08b2f66cf148d43c61c68771f"> 1154</a></span>&#160;<span class="preprocessor">#define ADC_TR2_HT2         ((uint32_t)0x00FF0000) </span></div><div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74b3b1e829f61faaae29c3c2dda23eef"> 1155</a></span>&#160;<span class="preprocessor">#define ADC_TR2_HT2_0       ((uint32_t)0x00010000) </span></div><div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga026f0d39dff596f96ba18389e3e83c81"> 1156</a></span>&#160;<span class="preprocessor">#define ADC_TR2_HT2_1       ((uint32_t)0x00020000) </span></div><div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50c72193f37168c1cae5eef1df911935"> 1157</a></span>&#160;<span class="preprocessor">#define ADC_TR2_HT2_2       ((uint32_t)0x00040000) </span></div><div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2d41cb39ae353cdb6f3cb1a171a666a"> 1158</a></span>&#160;<span class="preprocessor">#define ADC_TR2_HT2_3       ((uint32_t)0x00080000) </span></div><div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb10f68b1827b5e65ed2a9caa71ee0db"> 1159</a></span>&#160;<span class="preprocessor">#define ADC_TR2_HT2_4       ((uint32_t)0x00100000) </span></div><div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga763c3cdad0768b82ce8f32367a2d8aa5"> 1160</a></span>&#160;<span class="preprocessor">#define ADC_TR2_HT2_5       ((uint32_t)0x00200000) </span></div><div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga845afafcc3c1121253967b5b565dd317"> 1161</a></span>&#160;<span class="preprocessor">#define ADC_TR2_HT2_6       ((uint32_t)0x00400000) </span></div><div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bea36851c36dc6ff4f6bac11629c5d8"> 1162</a></span>&#160;<span class="preprocessor">#define ADC_TR2_HT2_7       ((uint32_t)0x00800000) </span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_TR3 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e00ddb0cb78fce86eb721d8a328a7be"> 1165</a></span>&#160;<span class="preprocessor">#define ADC_TR3_LT3         ((uint32_t)0x000000FF) </span></div><div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9160eb1deeecf0c7597d911d088ab3b"> 1166</a></span>&#160;<span class="preprocessor">#define ADC_TR3_LT3_0       ((uint32_t)0x00000001) </span></div><div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b9e3760bafc3d0fa1e6c5b214091612"> 1167</a></span>&#160;<span class="preprocessor">#define ADC_TR3_LT3_1       ((uint32_t)0x00000002) </span></div><div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a0881b45f3505329b69150505fb5189"> 1168</a></span>&#160;<span class="preprocessor">#define ADC_TR3_LT3_2       ((uint32_t)0x00000004) </span></div><div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4f2c7bd5b0c9a2ce5c8667b1b4f823e"> 1169</a></span>&#160;<span class="preprocessor">#define ADC_TR3_LT3_3       ((uint32_t)0x00000008) </span></div><div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa21edb96d1dbc534a808bd30a51c7e93"> 1170</a></span>&#160;<span class="preprocessor">#define ADC_TR3_LT3_4       ((uint32_t)0x00000010) </span></div><div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae09e180af5af055ffd917d1396e07c33"> 1171</a></span>&#160;<span class="preprocessor">#define ADC_TR3_LT3_5       ((uint32_t)0x00000020) </span></div><div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98a6a325718e7104269f670bc5153a11"> 1172</a></span>&#160;<span class="preprocessor">#define ADC_TR3_LT3_6       ((uint32_t)0x00000040) </span></div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae40aaff0ba5d02e790c7cde568d20f9c"> 1173</a></span>&#160;<span class="preprocessor">#define ADC_TR3_LT3_7       ((uint32_t)0x00000080) </span></div><div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37b99aca9e1f5822d78fc7b6ec2698f7"> 1175</a></span>&#160;<span class="preprocessor">#define ADC_TR3_HT3         ((uint32_t)0x00FF0000) </span></div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66cc86fe36a74112a7b665bede79a65e"> 1176</a></span>&#160;<span class="preprocessor">#define ADC_TR3_HT3_0       ((uint32_t)0x00010000) </span></div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42f529e197af9adba119e8f4d976f8cd"> 1177</a></span>&#160;<span class="preprocessor">#define ADC_TR3_HT3_1       ((uint32_t)0x00020000) </span></div><div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga608732060caf630f1b0d757e16323ae6"> 1178</a></span>&#160;<span class="preprocessor">#define ADC_TR3_HT3_2       ((uint32_t)0x00040000) </span></div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga765b8dea81f4a9ff67d01ad7c20717ef"> 1179</a></span>&#160;<span class="preprocessor">#define ADC_TR3_HT3_3       ((uint32_t)0x00080000) </span></div><div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc5ee924871e9f36610345726a3780e0"> 1180</a></span>&#160;<span class="preprocessor">#define ADC_TR3_HT3_4       ((uint32_t)0x00100000) </span></div><div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23161cc0272314389f78b5ba9ed36ccc"> 1181</a></span>&#160;<span class="preprocessor">#define ADC_TR3_HT3_5       ((uint32_t)0x00200000) </span></div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1843adaf3799922879d63959750e519"> 1182</a></span>&#160;<span class="preprocessor">#define ADC_TR3_HT3_6       ((uint32_t)0x00400000) </span></div><div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga794f95d883970ea727a0b649543425f7"> 1183</a></span>&#160;<span class="preprocessor">#define ADC_TR3_HT3_7       ((uint32_t)0x00800000) </span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_SQR1 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc"> 1186</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L          ((uint32_t)0x0000000F) </span></div><div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c"> 1187</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L_0        ((uint32_t)0x00000001) </span></div><div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd"> 1188</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L_1        ((uint32_t)0x00000002) </span></div><div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558"> 1189</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L_2        ((uint32_t)0x00000004) </span></div><div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47"> 1190</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L_3        ((uint32_t)0x00000008) </span></div><div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55fed000d18748945c5ec1574e2aef2"> 1192</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ1        ((uint32_t)0x000007C0) </span></div><div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5007c22b52a990d59edc308db4aa7e0e"> 1193</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ1_0      ((uint32_t)0x00000040) </span></div><div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d39791a254c747d7fc563ef2835a25d"> 1194</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ1_1      ((uint32_t)0x00000080) </span></div><div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a53d42007635294719b5693c952d9a2"> 1195</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ1_2      ((uint32_t)0x00000100) </span></div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7d8280dceec8e6d639b833f4b95071b"> 1196</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ1_3      ((uint32_t)0x00000200) </span></div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a2c76753c6a1f558daf51306509b1ae"> 1197</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ1_4      ((uint32_t)0x00000400) </span></div><div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga646e3fc05e4474a9752a5d6cda422a39"> 1199</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ2        ((uint32_t)0x0001F000) </span></div><div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989924c002433367cc6f37b0c607b3ab"> 1200</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ2_0      ((uint32_t)0x00001000) </span></div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc7e21751a905a670a9063621539373b"> 1201</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ2_1      ((uint32_t)0x00002000) </span></div><div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4e1157841449c278c8bd4934ec4753f"> 1202</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ2_2      ((uint32_t)0x00004000) </span></div><div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga553275f2c613beab2dd8831c13bcbdee"> 1203</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ2_3      ((uint32_t)0x00008000) </span></div><div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85137fd8238de4ec77ae677bbe4a744b"> 1204</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ2_4      ((uint32_t)0x00010000) </span></div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c9ed3df07ad839d62ce3077fe8b69fe"> 1206</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ3        ((uint32_t)0x007C0000) </span></div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga568b56e302ddfbe111f40646687cff3b"> 1207</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ3_0      ((uint32_t)0x00040000) </span></div><div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09654a4d05c16c32e00747df3b95f73d"> 1208</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ3_1      ((uint32_t)0x00080000) </span></div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43e3000a620505c83df4a22ce5999a5f"> 1209</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ3_2      ((uint32_t)0x00100000) </span></div><div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a69f9692300a6928f1849270dba9f04"> 1210</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ3_3      ((uint32_t)0x00200000) </span></div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2fd07904b3f9cb2b40aa07f76e16e6a"> 1211</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ3_4      ((uint32_t)0x00400000) </span></div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ddd593a7e2fa60d950beddca3b11b5e"> 1213</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ4        ((uint32_t)0x1F000000) </span></div><div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eb003f3b7e8d3a230cf4142073530a4"> 1214</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ4_0      ((uint32_t)0x01000000) </span></div><div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44a1f4c32b74f4667792398a0d29136f"> 1215</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ4_1      ((uint32_t)0x02000000) </span></div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73931ce6ed6335310849923555adc310"> 1216</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ4_2      ((uint32_t)0x04000000) </span></div><div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga801e01f1894057870a05a1c9972d814a"> 1217</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ4_3      ((uint32_t)0x08000000) </span></div><div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85fa5c7dca8607c798ab9c2f759707ec"> 1218</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ4_4      ((uint32_t)0x10000000) </span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_SQR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dfb1c31c13669683c09eed0907333c0"> 1221</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ5        ((uint32_t)0x0000001F) </span></div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ac54c7cf718ace4ea1da71f92a7f7e9"> 1222</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ5_0      ((uint32_t)0x00000001) </span></div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca546c00944585ead8ac5cc31ca12e5"> 1223</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ5_1      ((uint32_t)0x00000002) </span></div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f73b3de68f2443e1cff75b6a191654"> 1224</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ5_2      ((uint32_t)0x00000004) </span></div><div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ab3e92554b922734bd18089a6e8ad36"> 1225</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ5_3      ((uint32_t)0x00000008) </span></div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3de0cbaeece893f7520c4461035e4e70"> 1226</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ5_4      ((uint32_t)0x00000010) </span></div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba11f0cdf47b3290e7a6bd4c25eeae9c"> 1228</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ6        ((uint32_t)0x000007C0) </span></div><div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ae942db459355fae1c00115036f8960"> 1229</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ6_0      ((uint32_t)0x00000040) </span></div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga020e35f63b9c49018bf98e46cf854ded"> 1230</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ6_1      ((uint32_t)0x00000080) </span></div><div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50c52bce328fdd2bb57e243ea617554c"> 1231</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ6_2      ((uint32_t)0x00000100) </span></div><div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4877dfb909e7df70c52261f8d51e32c"> 1232</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ6_3      ((uint32_t)0x00000200) </span></div><div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52e5ac2144b1253dcc5c1ab28177ca20"> 1233</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ6_4      ((uint32_t)0x00000400) </span></div><div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f66f702fc124040956117f20ef8df4"> 1235</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7        ((uint32_t)0x0001F000) </span></div><div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12bbc822c10582a80f7e20a11038ce96"> 1236</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_0      ((uint32_t)0x00001000) </span></div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d0d7daf3b6db6ff4fa382495f6127c6"> 1237</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_1      ((uint32_t)0x00002000) </span></div><div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74bda24f18a95261661a944cecf45a52"> 1238</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_2      ((uint32_t)0x00004000) </span></div><div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2697675d008dda4e6a4905fc0f8d22af"> 1239</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_3      ((uint32_t)0x00008000) </span></div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c46dd0f30ef85094ca0cde2e8c00dac"> 1240</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_4      ((uint32_t)0x00010000) </span></div><div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga308ec58a8d20dcb3a348c30c332a0a8e"> 1242</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8        ((uint32_t)0x007C0000) </span></div><div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858717a28d6c26612ad4ced46863ba13"> 1243</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_0      ((uint32_t)0x00040000) </span></div><div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d06168a43b4845409f2fb9193ee474a"> 1244</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_1      ((uint32_t)0x00080000) </span></div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5eaea65d6719a8199639ec30bb8a07b"> 1245</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_2      ((uint32_t)0x00100000) </span></div><div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23e22da18926dd107adc69282a445412"> 1246</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_3      ((uint32_t)0x00200000) </span></div><div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacadd092f31f37bb129065be175673c63"> 1247</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_4      ((uint32_t)0x00400000) </span></div><div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5d91ecfc3d40cc6b1960544e526eb91"> 1249</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9        ((uint32_t)0x1F000000) </span></div><div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace032949b436d9af8a20ea10a349d55b"> 1250</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_0      ((uint32_t)0x01000000) </span></div><div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf43f1c5de0e73d6159fabc3681b891"> 1251</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_1      ((uint32_t)0x02000000) </span></div><div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3389c07a9de242151ffa434908fee39d"> 1252</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_2      ((uint32_t)0x04000000) </span></div><div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13f30540b9f2d33640ea7d9652dc3c71"> 1253</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_3      ((uint32_t)0x08000000) </span></div><div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga910e5bda9852d49117b76b0d9f420ef2"> 1254</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_4      ((uint32_t)0x10000000) </span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_SQR3 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f3069fb9d69bfc49bcd3baef5bfb263"> 1257</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ10       ((uint32_t)0x0000001F) </span></div><div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2447e3d0233b503d22c25a008dbd6bb2"> 1258</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ10_0     ((uint32_t)0x00000001) </span></div><div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga746fb81840cfee527ad71abeea7e16c1"> 1259</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ10_1     ((uint32_t)0x00000002) </span></div><div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad868e3e146ea4018c6712b7b5e5c917c"> 1260</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ10_2     ((uint32_t)0x00000004) </span></div><div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43376bf9f160fb90ace40cf271ac98b9"> 1261</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ10_3     ((uint32_t)0x00000008) </span></div><div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf540f93e6895ca3a0d924c07281c3231"> 1262</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ10_4     ((uint32_t)0x00000010) </span></div><div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadddb5c25b3defb1a7d65a7df1bb73b5b"> 1264</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ11       ((uint32_t)0x000007C0) </span></div><div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac65dc4b1ae0f46728af8625948d5c9c7"> 1265</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ11_0     ((uint32_t)0x00000040) </span></div><div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dc0f722bf58a73bd56cf871d2c6944d"> 1266</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ11_1     ((uint32_t)0x00000080) </span></div><div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5931d581d840109eb43b27e1e9700196"> 1267</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ11_2     ((uint32_t)0x00000100) </span></div><div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fd2cba7aa9266b5c230cf72ced3213d"> 1268</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ11_3     ((uint32_t)0x00000200) </span></div><div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a3df184578b8142e10d85420a539c7a"> 1269</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ11_4     ((uint32_t)0x00000400) </span></div><div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3637e441983200bdc8f6cb84343d28cd"> 1271</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ12       ((uint32_t)0x0001F000) </span></div><div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb9b4a95a41b45efdfbabb2c254dff54"> 1272</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ12_0     ((uint32_t)0x00001000) </span></div><div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04b51fe9857ed674dddf0eb3cf7bd1aa"> 1273</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ12_1     ((uint32_t)0x00002000) </span></div><div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad492e4d36d0b1fb6c5a48887d772ea18"> 1274</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ12_2     ((uint32_t)0x00004000) </span></div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3daa0897dd698b9a92289657a509211"> 1275</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ12_3     ((uint32_t)0x00008000) </span></div><div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74472cf9b337b11e7394093712ab81ee"> 1276</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ12_4     ((uint32_t)0x00010000) </span></div><div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2022339e35fd5ad394f97d7ed366744a"> 1278</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ13       ((uint32_t)0x007C0000) </span></div><div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16e5fdee0cfa529866eca8e180e2b161"> 1279</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ13_0     ((uint32_t)0x00040000) </span></div><div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab70798c880e1700cac17e94fb40c4483"> 1280</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ13_1     ((uint32_t)0x00080000) </span></div><div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ea63a5a3a1c982315000e969bf8abec"> 1281</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ13_2     ((uint32_t)0x00100000) </span></div><div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0720de5979c486b7960776eb283fc62d"> 1282</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ13_3     ((uint32_t)0x00200000) </span></div><div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga615dd2c11f0feb9e5685a45665f2c2aa"> 1283</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ13_4     ((uint32_t)0x00400000) </span></div><div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad92b69d99317c86074d8ea5f609f771"> 1285</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ14       ((uint32_t)0x1F000000) </span></div><div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b5a60e0c94439eb67525d5c732a44c4"> 1286</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ14_0     ((uint32_t)0x01000000) </span></div><div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad7e61eea0ba54638c751726ee89e357"> 1287</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ14_1     ((uint32_t)0x02000000) </span></div><div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3dcdbc780621a3f3c0d038eb6c48344"> 1288</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ14_2     ((uint32_t)0x04000000) </span></div><div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab43ad0f13dfcd3ee9685d5631e94d4e0"> 1289</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ14_3     ((uint32_t)0x08000000) </span></div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9599ba53b387f33bf3156b5609d5c39e"> 1290</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ14_4     ((uint32_t)0x10000000) </span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_SQR4 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2214f5bb73203af67652390fe61449d0"> 1293</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ15       ((uint32_t)0x0000001F) </span></div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e7757a178103514b6bb17a2d5829f44"> 1294</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ15_0     ((uint32_t)0x00000001) </span></div><div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecc393f44825a919be717c9aa0af726b"> 1295</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ15_1     ((uint32_t)0x00000002) </span></div><div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe8d627766e2892795485ad4258d1a8a"> 1296</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ15_2     ((uint32_t)0x00000004) </span></div><div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad04e2f3a5921812cbc9bd1725e877f3d"> 1297</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ15_3     ((uint32_t)0x00000008) </span></div><div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48b1d4173373befa56ba07cb4d6efa9e"> 1298</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ15_4     ((uint32_t)0x00000010) </span></div><div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2103c1c0afcda507339ba3aa355de327"> 1300</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ16       ((uint32_t)0x000007C0) </span></div><div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c87c49d25dd3aa26ab0d3565847d06c"> 1301</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ16_0     ((uint32_t)0x00000040) </span></div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8b4799f17a5bd7488a2ea22e05dee36"> 1302</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ16_1     ((uint32_t)0x00000080) </span></div><div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03206a57021b7acf10821cfcd0646a8b"> 1303</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ16_2     ((uint32_t)0x00000100) </span></div><div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga955130a7bd74a23fed2e3520356a0b3c"> 1304</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ16_3     ((uint32_t)0x00000200) </span></div><div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc929a12c1f98b9df7a5cdcf76d7632"> 1305</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ16_4     ((uint32_t)0x00000400) </span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_DR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdf410a1bf14e651c908b2e09f0fc85f"> 1307</a></span>&#160;<span class="preprocessor">#define ADC_DR_RDATA        ((uint32_t)0x0000FFFF) </span></div><div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44b7525357056053fe08e522151538e0"> 1308</a></span>&#160;<span class="preprocessor">#define ADC_DR_RDATA_0      ((uint32_t)0x00000001) </span></div><div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95e07977aa60f36227625a1388dbf062"> 1309</a></span>&#160;<span class="preprocessor">#define ADC_DR_RDATA_1      ((uint32_t)0x00000002) </span></div><div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d373e0cc37348b8890e0e9237ddc0f7"> 1310</a></span>&#160;<span class="preprocessor">#define ADC_DR_RDATA_2      ((uint32_t)0x00000004) </span></div><div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72c110a83edbc4eed3503577b4dea182"> 1311</a></span>&#160;<span class="preprocessor">#define ADC_DR_RDATA_3      ((uint32_t)0x00000008) </span></div><div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8920d0dacd4be84100805eddcffd76e9"> 1312</a></span>&#160;<span class="preprocessor">#define ADC_DR_RDATA_4      ((uint32_t)0x00000010) </span></div><div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga533de8c0bad97cca2ee56d24856d79fb"> 1313</a></span>&#160;<span class="preprocessor">#define ADC_DR_RDATA_5      ((uint32_t)0x00000020) </span></div><div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4be9fdacefbfb9aa761deac19746e742"> 1314</a></span>&#160;<span class="preprocessor">#define ADC_DR_RDATA_6      ((uint32_t)0x00000040) </span></div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf7ed60b10cf90d85eae39b2aa7fe913"> 1315</a></span>&#160;<span class="preprocessor">#define ADC_DR_RDATA_7      ((uint32_t)0x00000080) </span></div><div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa14a45a442ba4b271a3346d8b9016f73"> 1316</a></span>&#160;<span class="preprocessor">#define ADC_DR_RDATA_8      ((uint32_t)0x00000100) </span></div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c965f964e86fee7381c9ffe4011a0bb"> 1317</a></span>&#160;<span class="preprocessor">#define ADC_DR_RDATA_9      ((uint32_t)0x00000200) </span></div><div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc918b73020f3878533c6b22848543b3"> 1318</a></span>&#160;<span class="preprocessor">#define ADC_DR_RDATA_10     ((uint32_t)0x00000400) </span></div><div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf68443923f8a0f35bf6b64734a8bc1be"> 1319</a></span>&#160;<span class="preprocessor">#define ADC_DR_RDATA_11     ((uint32_t)0x00000800) </span></div><div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2031fb78cc5837294d2de09d338fa02"> 1320</a></span>&#160;<span class="preprocessor">#define ADC_DR_RDATA_12     ((uint32_t)0x00001000) </span></div><div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae90fb09c612b3b23359138b9f1adca50"> 1321</a></span>&#160;<span class="preprocessor">#define ADC_DR_RDATA_13     ((uint32_t)0x00002000) </span></div><div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa572c13c354c1976063fcffbd0454295"> 1322</a></span>&#160;<span class="preprocessor">#define ADC_DR_RDATA_14     ((uint32_t)0x00004000) </span></div><div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50881c9403cdcf7a6c44a70ef0a03c42"> 1323</a></span>&#160;<span class="preprocessor">#define ADC_DR_RDATA_15     ((uint32_t)0x00008000) </span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_JSQR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232"> 1326</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JL         ((uint32_t)0x00000003) </span></div><div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58"> 1327</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_0       ((uint32_t)0x00000001) </span></div><div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e"> 1328</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_1       ((uint32_t)0x00000002) </span></div><div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8097124ae6a0a332d6fa66a494910b96"> 1330</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL    ((uint32_t)0x0000003C) </span></div><div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcbc123a8fab93405a5defde61fc5c0b"> 1331</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_0  ((uint32_t)0x00000004) </span></div><div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17e399d531a12e42861ea7749bde5dc1"> 1332</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_1  ((uint32_t)0x00000008) </span></div><div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c313e13190298bb35cc7f2c0af33bcf"> 1333</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_2  ((uint32_t)0x00000010) </span></div><div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4ed510fc95d191754a981fc26a2a3e7"> 1334</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_3  ((uint32_t)0x00000020) </span></div><div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad27b9dc322ac84ef5fc8b80094ae4e3d"> 1336</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTEN     ((uint32_t)0x000000C0) </span></div><div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f52a4af826de1bcfa5cd6db9d3e7ce8"> 1337</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTEN_0   ((uint32_t)0x00000040) </span></div><div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e81ea3a379455b49cc3d40fb431cbb6"> 1338</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTEN_1   ((uint32_t)0x00000080) </span></div><div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2"> 1340</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1       ((uint32_t)0x00001F00) </span></div><div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ea38b080462c4571524b5fcbfed292"> 1341</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_0     ((uint32_t)0x00000100) </span></div><div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabae36d7655fb1dce11e60ffa8e57b509"> 1342</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_1     ((uint32_t)0x00000200) </span></div><div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3e7a96d33f640444b40b70e9ee28671"> 1343</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_2     ((uint32_t)0x00000400) </span></div><div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6066a6aef47f317a5df0c9bbf59121fb"> 1344</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_3     ((uint32_t)0x00000800) </span></div><div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2c4baf98380a477cebb01be3e8f0594"> 1345</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_4     ((uint32_t)0x00001000) </span></div><div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4"> 1347</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2       ((uint32_t)0x0007C000) </span></div><div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabf0889d056b56e4a113142b3694166d"> 1348</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_0     ((uint32_t)0x00004000) </span></div><div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga048f97e9e332adb21eca27b647af1378"> 1349</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_1     ((uint32_t)0x00008000) </span></div><div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18bee187ed94e73b16eeea7501394581"> 1350</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_2     ((uint32_t)0x00010000) </span></div><div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b031d11b56e49b2c28c1a79136b48a"> 1351</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_3     ((uint32_t)0x00020000) </span></div><div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064d6ccde30a22430c658b8efc431e59"> 1352</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_4     ((uint32_t)0x00040000) </span></div><div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9"> 1354</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3       ((uint32_t)0x01F00000) </span></div><div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12fbc27c3543f23125f632dfa60fdc98"> 1355</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_0     ((uint32_t)0x00100000) </span></div><div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169ec7d371e3ee897b73c3ad84b6ed32"> 1356</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_1     ((uint32_t)0x00200000) </span></div><div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga693542d5a536304f364476589ba0bec9"> 1357</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_2     ((uint32_t)0x00400000) </span></div><div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga139ddd01c0faf219dca844477453149e"> 1358</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_3     ((uint32_t)0x00800000) </span></div><div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1452b8cf4acc90fb522d90751043aac"> 1359</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_4     ((uint32_t)0x01000000) </span></div><div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4"> 1361</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4       ((uint32_t)0x7C000000) </span></div><div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13e250d329673c02f7a0d24d25e83649"> 1362</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_0     ((uint32_t)0x04000000) </span></div><div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30dad81d708c35136e2da4e96cfe07b7"> 1363</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_1     ((uint32_t)0x08000000) </span></div><div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ceab97acb95b31cb7448c9da38fc11a"> 1364</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_2     ((uint32_t)0x10000000) </span></div><div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52f6571e7efed6a0f72df19c66d3c917"> 1365</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_3     ((uint32_t)0x20000000) </span></div><div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede3a17ef541039943d9dcd85df223ca"> 1366</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_4     ((uint32_t)0x40000000) </span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_OFR1 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga700209a12e66924a0fea72afd6e4bc1f"> 1369</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1    ((uint32_t)0x00000FFF) </span></div><div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5213c3bd815c20ed779ad375dee3771f"> 1370</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_0  ((uint32_t)0x00000001) </span></div><div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fe487e2a9ac6c29d0a32dc556515c54"> 1371</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_1  ((uint32_t)0x00000002) </span></div><div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace9be16d1121ae0468126a2af3005dc7"> 1372</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_2  ((uint32_t)0x00000004) </span></div><div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ffaa1433d64fe20128707c46a4100c8"> 1373</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_3  ((uint32_t)0x00000008) </span></div><div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee81078fcb1cac2dd87c4039a4b8e22a"> 1374</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_4  ((uint32_t)0x00000010) </span></div><div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e60e5e3fee0182d6861c48ec507a42b"> 1375</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_5  ((uint32_t)0x00000020) </span></div><div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b537eee8b5d56c59b49a47f8f4cc2c2"> 1376</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_6  ((uint32_t)0x00000040) </span></div><div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada5c06e2c758ce50fc86aa925e199aef"> 1377</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_7  ((uint32_t)0x00000080) </span></div><div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga892746923b1357d2d72ac7f679afc5e1"> 1378</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_8  ((uint32_t)0x00000100) </span></div><div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeff933e766afe682e11a1de5050830c3"> 1379</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_9  ((uint32_t)0x00000200) </span></div><div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab3de2a27e58d9864c56a9b750f3f3e7"> 1380</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_10 ((uint32_t)0x00000400) </span></div><div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ad9524f45565cc5ab562a793fe6beb7"> 1381</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_11 ((uint32_t)0x00000800) </span></div><div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e94005518a839badc98d9713de326ee"> 1383</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_CH     ((uint32_t)0x7C000000) </span></div><div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6771691b66263d52d2237c02e028c9ca"> 1384</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_CH_0  ((uint32_t)0x04000000) </span></div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28da6c98439636c6b3d62124b2ddf340"> 1385</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_CH_1  ((uint32_t)0x08000000) </span></div><div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c32b982991b0a905496e92670bab448"> 1386</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_CH_2  ((uint32_t)0x10000000) </span></div><div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2207887ce2435a8928e4018b6f9ed4b9"> 1387</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_CH_3  ((uint32_t)0x20000000) </span></div><div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ac01cb6adf46ec13ebf4e3d553e4aa1"> 1388</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_CH_4  ((uint32_t)0x40000000) </span></div><div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47e0d0a06ebf3276d9c278ef3e7ccbc7"> 1390</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_EN ((uint32_t)0x80000000) </span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_OFR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f9cf8ee9926eef711e304d59baee6ba"> 1393</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2    ((uint32_t)0x00000FFF) </span></div><div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fed0b6e4a2e124d5d43237645c2602f"> 1394</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_0  ((uint32_t)0x00000001) </span></div><div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86682d244766d197e1184c786aff6ace"> 1395</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_1  ((uint32_t)0x00000002) </span></div><div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3131174158542048297b73f14b3a58d"> 1396</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_2  ((uint32_t)0x00000004) </span></div><div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6d4eba692aad2900d92a81b0f041254"> 1397</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_3  ((uint32_t)0x00000008) </span></div><div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28fd43478059f95548cd9b2f446b4e0b"> 1398</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_4  ((uint32_t)0x00000010) </span></div><div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e93ffc6e4b2d5841fcd707c523a3358"> 1399</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_5  ((uint32_t)0x00000020) </span></div><div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad855e14e2662d3a652392af262c8dec8"> 1400</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_6  ((uint32_t)0x00000040) </span></div><div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga039e13998a97d231eb9bc2f715fe8964"> 1401</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_7  ((uint32_t)0x00000080) </span></div><div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b59a99a69695331d7a6f131703e05c6"> 1402</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_8  ((uint32_t)0x00000100) </span></div><div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0ca18400591614b66a04645b2159c23"> 1403</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_9  ((uint32_t)0x00000200) </span></div><div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacca7eeac7b9b2f38c1cdea8d5667be75"> 1404</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_10 ((uint32_t)0x00000400) </span></div><div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a806040986c09e143b5487179321802"> 1405</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_11 ((uint32_t)0x00000800) </span></div><div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9809eba930562b84811df0a2f3eee9b"> 1407</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_CH     ((uint32_t)0x7C000000) </span></div><div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1dc052ac4abb4db53d9985b228ad701"> 1408</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_CH_0  ((uint32_t)0x04000000) </span></div><div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad971b55b660ad3ec7b454d3e1177e1a7"> 1409</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_CH_1  ((uint32_t)0x08000000) </span></div><div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f8e1fc9496f1ae21bb90d3147b63fa"> 1410</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_CH_2  ((uint32_t)0x10000000) </span></div><div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2a4088f69ffb20ac59a3149d09ce52a"> 1411</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_CH_3  ((uint32_t)0x20000000) </span></div><div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0226029046cf5cb2982ee7050eb69653"> 1412</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_CH_4  ((uint32_t)0x40000000) </span></div><div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa62e3d8b41cd41757a43db423f4ff4b4"> 1414</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_EN ((uint32_t)0x80000000) </span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_OFR3 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaedba293d9d47927aa9ce1ac190f96fa"> 1417</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3    ((uint32_t)0x00000FFF) </span></div><div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41999486ba29e575fd31138826485023"> 1418</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_0  ((uint32_t)0x00000001) </span></div><div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ece298a4bb5043e942196bcdde97702"> 1419</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_1  ((uint32_t)0x00000002) </span></div><div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ae6d0bed882f993185c347e5cf3b1b"> 1420</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_2  ((uint32_t)0x00000004) </span></div><div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d99180a56c89859c60910a70cda955b"> 1421</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_3  ((uint32_t)0x00000008) </span></div><div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6099b9c5f8ab2677f64a5b2baefec4c9"> 1422</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_4  ((uint32_t)0x00000010) </span></div><div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaecf54b4c5545403792c77252f44f15"> 1423</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_5  ((uint32_t)0x00000020) </span></div><div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a862af4dfcbb5e950e5e1a3a935918d"> 1424</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_6  ((uint32_t)0x00000040) </span></div><div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31a5710d601d40283e67f6df9ced666c"> 1425</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_7  ((uint32_t)0x00000080) </span></div><div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9694bacc932fcb34f019426890ca8e6b"> 1426</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_8  ((uint32_t)0x00000100) </span></div><div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c320788c0c762d67622d7a64f9c3fc"> 1427</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_9  ((uint32_t)0x00000200) </span></div><div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf80af40e83e0c3b58ebc26f1db242018"> 1428</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_10 ((uint32_t)0x00000400) </span></div><div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f2fa7ab450277a0bdf1c950816446c7"> 1429</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_11 ((uint32_t)0x00000800) </span></div><div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3cb20595be89277a7c2421268fd5fdb"> 1431</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_CH     ((uint32_t)0x7C000000) </span></div><div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10219b5b71df792c91e0c0225c54553a"> 1432</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_CH_0  ((uint32_t)0x04000000) </span></div><div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga588c61f2002a84aa6e9e9d2bdf16869d"> 1433</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_CH_1  ((uint32_t)0x08000000) </span></div><div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16d8df2d7afe5329e166204a09fa34da"> 1434</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_CH_2  ((uint32_t)0x10000000) </span></div><div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dab5a0c331787fdd6b3d7c644591605"> 1435</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_CH_3  ((uint32_t)0x20000000) </span></div><div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19b05333761452e464db71b14c95dac7"> 1436</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_CH_4  ((uint32_t)0x40000000) </span></div><div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabccd9667b6e724480b2bb17c893a58f6"> 1438</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_EN ((uint32_t)0x80000000) </span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_OFR4 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga442c9a6b73fff3f4068d82ee3dd3e15a"> 1441</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4    ((uint32_t)0x00000FFF) </span></div><div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26450a24b51cd7bc4dcc68ffaad82c88"> 1442</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_0  ((uint32_t)0x00000001) </span></div><div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga288943fe7b92dab8bd9bb56d9d9d6017"> 1443</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_1  ((uint32_t)0x00000002) </span></div><div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd522b3a85763b7d41ea5ce0daeab25c"> 1444</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_2  ((uint32_t)0x00000004) </span></div><div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dd66b711d801739c47a7a84dbd56c88"> 1445</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_3  ((uint32_t)0x00000008) </span></div><div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace023a4ddcc9763bbc5893dcc492f962"> 1446</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_4  ((uint32_t)0x00000010) </span></div><div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace7caf0abbccacefb50fa570b51c6f8a"> 1447</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_5  ((uint32_t)0x00000020) </span></div><div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99b14202b4f786dd15843fc46ee56b7f"> 1448</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_6  ((uint32_t)0x00000040) </span></div><div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga702e9d09f3d40b021d37228990ce3328"> 1449</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_7  ((uint32_t)0x00000080) </span></div><div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc7a0d2a6d1dabad9338a992be5efc03"> 1450</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_8  ((uint32_t)0x00000100) </span></div><div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51ee576252d705d94389050950fa366b"> 1451</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_9  ((uint32_t)0x00000200) </span></div><div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04dd8fc20a4972efea31f769581e7281"> 1452</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_10 ((uint32_t)0x00000400) </span></div><div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d5b45f4eadb682bc747dcd2fcc972b1"> 1453</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_11 ((uint32_t)0x00000800) </span></div><div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc90e672f9041a75ddeceaff3b04947b"> 1455</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_CH     ((uint32_t)0x7C000000) </span></div><div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ecdfa92877cf83783f1f17f5b7a0fcc"> 1456</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_CH_0  ((uint32_t)0x04000000) </span></div><div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d46cbe6b27cd681be2722f4579c9b87"> 1457</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_CH_1  ((uint32_t)0x08000000) </span></div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63f2ba426a708b67c23976659bae1cf4"> 1458</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_CH_2  ((uint32_t)0x10000000) </span></div><div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1b03079a82bf8cbf7dea7b68e35075b"> 1459</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_CH_3  ((uint32_t)0x20000000) </span></div><div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78250ff66fd8c6a6c58f918ffc01a160"> 1460</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_CH_4  ((uint32_t)0x40000000) </span></div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f297640e000ec5c19b03bc7a1f02ead"> 1462</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_EN ((uint32_t)0x80000000) </span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_JDR1 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558"> 1465</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA      ((uint32_t)0x0000FFFF) </span></div><div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20bbc6ec9c0b29091f695ee8ba777395"> 1466</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_0    ((uint32_t)0x00000001) </span></div><div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa35739c9b06dca1ad930886d4bd1f92c"> 1467</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_1    ((uint32_t)0x00000002) </span></div><div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3488e839fd87aa40dfb50fafd204e1e3"> 1468</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_2    ((uint32_t)0x00000004) </span></div><div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga323fee0db075c5bc82666f1e5b55d015"> 1469</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_3    ((uint32_t)0x00000008) </span></div><div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac483ac3f0c8fd824c98e229356c0df95"> 1470</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_4    ((uint32_t)0x00000010) </span></div><div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdf982e6d802d5d6ad7f9c6f9623b908"> 1471</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_5    ((uint32_t)0x00000020) </span></div><div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab00d61a3e0b153d6c9b5c560e01af221"> 1472</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_6    ((uint32_t)0x00000040) </span></div><div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cccca124d592de2e91fbdf48d2e6ba4"> 1473</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_7    ((uint32_t)0x00000080) </span></div><div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf36494ccaf087750af50052b8e71c7c0"> 1474</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_8    ((uint32_t)0x00000100) </span></div><div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0970efab81e06caab040e9246858303f"> 1475</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_9    ((uint32_t)0x00000200) </span></div><div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga630211e05706fbead495f471a6c45b0f"> 1476</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_10   ((uint32_t)0x00000400) </span></div><div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13a1885ff70859484dea35c92911f88f"> 1477</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_11   ((uint32_t)0x00000800) </span></div><div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03be91eae8c5f91923d3f6be1a7e3000"> 1478</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_12   ((uint32_t)0x00001000) </span></div><div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga939a254473cbeb48a4f5409aff03a22b"> 1479</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_13   ((uint32_t)0x00002000) </span></div><div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78a999861d07b26419eac3f7864e8582"> 1480</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_14   ((uint32_t)0x00004000) </span></div><div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4906ba5c48cd848b1b2c5f364aa41d09"> 1481</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_15   ((uint32_t)0x00008000) </span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_JDR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fbd8801b9c60269ca477062985a08e8"> 1484</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA      ((uint32_t)0x0000FFFF) </span></div><div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga452e02ccb000386a15d20ed728b2849c"> 1485</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_0    ((uint32_t)0x00000001) </span></div><div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5035246176ff6e3302e6b7fc6884d68e"> 1486</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_1    ((uint32_t)0x00000002) </span></div><div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f5ea74c57bae6a39c9cfa543c035169"> 1487</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_2    ((uint32_t)0x00000004) </span></div><div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0398cf9899f443e76d726ce5916798e"> 1488</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_3    ((uint32_t)0x00000008) </span></div><div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8480ad41a2510c157c549a433b07e441"> 1489</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_4    ((uint32_t)0x00000010) </span></div><div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf330256dd858cc83f00b3701486be8d"> 1490</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_5    ((uint32_t)0x00000020) </span></div><div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6057cdf9911b02a12098a0f08182a8c0"> 1491</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_6    ((uint32_t)0x00000040) </span></div><div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3619875334b6279ea0079f207b056c33"> 1492</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_7    ((uint32_t)0x00000080) </span></div><div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fb58fcc7145a25828db2689897ec623"> 1493</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_8    ((uint32_t)0x00000100) </span></div><div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99fc2cf74cd39e4b873ad82adaf5b918"> 1494</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_9    ((uint32_t)0x00000200) </span></div><div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c42f0f147c8a3d624922e573ed7fb33"> 1495</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_10   ((uint32_t)0x00000400) </span></div><div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11e9130a6d87c6a24ffb363d1d6e2b22"> 1496</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_11   ((uint32_t)0x00000800) </span></div><div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e0829c58969816523108f2740f6bf36"> 1497</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_12   ((uint32_t)0x00001000) </span></div><div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45cb477791616e2376dffdafa8153f5f"> 1498</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_13   ((uint32_t)0x00002000) </span></div><div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a073f02125354e5e67e88ed6a0c6eb9"> 1499</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_14   ((uint32_t)0x00004000) </span></div><div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb24f0641ef9363be2a9cb4351b445cb"> 1500</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_15   ((uint32_t)0x00008000) </span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_JDR3 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae84e9e5928bb9ed1aef6c83089fb5ef"> 1503</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA      ((uint32_t)0x0000FFFF) </span></div><div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac62aae27b59bf2695d133c1dff18b78a"> 1504</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_0    ((uint32_t)0x00000001) </span></div><div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8662a7a910bb25f0b188777e2ff87dc9"> 1505</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_1    ((uint32_t)0x00000002) </span></div><div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92d6bac4b8a03dbd68c2b6b7b1b5742f"> 1506</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_2    ((uint32_t)0x00000004) </span></div><div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3b59ce244d62fb46cb393d135482c81"> 1507</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_3    ((uint32_t)0x00000008) </span></div><div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40d3508ec373817749115447a3b81d4a"> 1508</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_4    ((uint32_t)0x00000010) </span></div><div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08d5a0a35f3bcc74082a789c776bc2d8"> 1509</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_5    ((uint32_t)0x00000020) </span></div><div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec18427b22b891d653b476f019f63a5c"> 1510</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_6    ((uint32_t)0x00000040) </span></div><div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad4525dc2e44f745e2fafee6af9a60d8"> 1511</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_7    ((uint32_t)0x00000080) </span></div><div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae032db7d495b77190b7bf0796a701de4"> 1512</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_8    ((uint32_t)0x00000100) </span></div><div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5ee7b3e3c0a305fe0298cefcd85d16f"> 1513</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_9    ((uint32_t)0x00000200) </span></div><div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga905d55a8d0a16d5d4f905f6d6e602f05"> 1514</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_10   ((uint32_t)0x00000400) </span></div><div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94208bd20c01aa52303e1abf35308e69"> 1515</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_11   ((uint32_t)0x00000800) </span></div><div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6f17b2482956c86526fda4f4e0a0dce"> 1516</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_12   ((uint32_t)0x00001000) </span></div><div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92ba57f97141b32cb4e899f7e15a82ac"> 1517</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_13   ((uint32_t)0x00002000) </span></div><div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94bd5f6ba03eec068ccc134b341ede83"> 1518</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_14   ((uint32_t)0x00004000) </span></div><div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db9970b6020ec225c127b8bcf129d4d"> 1519</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_15   ((uint32_t)0x00008000) </span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_JDR4 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d8fafdad1fb1bb0f761fd833e7b0c1"> 1522</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA      ((uint32_t)0x0000FFFF) </span></div><div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55faccfece20f539ec023dfccc4236ec"> 1523</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_0    ((uint32_t)0x00000001) </span></div><div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf987953abf8b057cd48b26684ad7677e"> 1524</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_1    ((uint32_t)0x00000002) </span></div><div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacbebed8b24a63db6bb3d25a4ca4f364"> 1525</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_2    ((uint32_t)0x00000004) </span></div><div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81c24e98224492dbfacb519d2ee1349e"> 1526</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_3    ((uint32_t)0x00000008) </span></div><div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89adb17d7dfceee6e4cc2c7ce17d5058"> 1527</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_4    ((uint32_t)0x00000010) </span></div><div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga799950b05cc6785b033678a90480f2f9"> 1528</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_5    ((uint32_t)0x00000020) </span></div><div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab04a89c2e10c31ce3d111da8413c9c3d"> 1529</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_6    ((uint32_t)0x00000040) </span></div><div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b06de2d4b10e5454971446bf5779a75"> 1530</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_7    ((uint32_t)0x00000080) </span></div><div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea8ede58d7ed87682155b50e89feefd8"> 1531</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_8    ((uint32_t)0x00000100) </span></div><div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f456cdb859f59db600d839564b0ae5"> 1532</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_9    ((uint32_t)0x00000200) </span></div><div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a566158f0b14ad5ef30f55d4fbf33e0"> 1533</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_10   ((uint32_t)0x00000400) </span></div><div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46adc997e8faec19dfb8ff9f179c38b4"> 1534</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_11   ((uint32_t)0x00000800) </span></div><div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdf1ea5e9919cd63dda2cf87d213e745"> 1535</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_12   ((uint32_t)0x00001000) </span></div><div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3795a00aa85dfebe400656601c01287b"> 1536</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_13   ((uint32_t)0x00002000) </span></div><div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b33dbd0c18e498c04b30a3780338cea"> 1537</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_14   ((uint32_t)0x00004000) </span></div><div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7e8a3c7d3e2eb6d2414edf694aa62c4"> 1538</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_15   ((uint32_t)0x00008000) </span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_AWD2CR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64f2ff6a85748943d4f2c45813222d66"> 1541</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH    ((uint32_t)0x0007FFFE) </span></div><div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd3ac73479e69a95097301f82149ff6f"> 1542</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_0  ((uint32_t)0x00000002) </span></div><div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbded0e6f8693b64865e54209a190442"> 1543</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_1  ((uint32_t)0x00000004) </span></div><div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf7c7776e6383aaaf1b35d8363e6405"> 1544</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_2  ((uint32_t)0x00000008) </span></div><div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf5af3cbdf3b150e4127ad0540a9e4c9"> 1545</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_3  ((uint32_t)0x00000010) </span></div><div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a851caa977d3fbd98529662f70d905b"> 1546</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_4  ((uint32_t)0x00000020) </span></div><div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e4831e19fb2cccb4636b5be9e06c09e"> 1547</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_5  ((uint32_t)0x00000040) </span></div><div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e7b90dada15c9e4fe90905362cd60e6"> 1548</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_6  ((uint32_t)0x00000080) </span></div><div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c76da903e269a6aefe0a47fb5883f9c"> 1549</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_7  ((uint32_t)0x00000100) </span></div><div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1844287d4ae6c6d5bde6fdc83f9da633"> 1550</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_8  ((uint32_t)0x00000200) </span></div><div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b882a89cba4eb2d09dde3ff58a4be4"> 1551</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_9  ((uint32_t)0x00000400) </span></div><div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefd9de42f1d351ae398c15f248f5c320"> 1552</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_10 ((uint32_t)0x00000800) </span></div><div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ae9ca5224499a762297a5cb49c7a6da"> 1553</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_11 ((uint32_t)0x00001000) </span></div><div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e7823a49ef25c0d34b283c22b77bc1"> 1554</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_12 ((uint32_t)0x00002000) </span></div><div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ef49e72526ac2d27a0da3c29386bbbf"> 1555</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_13 ((uint32_t)0x00004000) </span></div><div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5beaff04c063ecc2a61a642337e785e1"> 1556</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_14 ((uint32_t)0x00008000) </span></div><div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90a40519b8ff3af80aed59d38b1ac8e9"> 1557</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_15 ((uint32_t)0x00010000) </span></div><div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf56cfd88d9320ab98505317c9a93735"> 1558</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_16 ((uint32_t)0x00020000) </span></div><div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga663d5e6406051947ef94c8573032993c"> 1559</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_17 ((uint32_t)0x00030000) </span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_AWD3CR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d897f4cff317a185a26376161349de"> 1562</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH    ((uint32_t)0x0007FFFE) </span></div><div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19e35d6d73c8775cae09e11340d3290d"> 1563</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_0  ((uint32_t)0x00000002) </span></div><div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b2a5b362c41ec27a36885a6e3652220"> 1564</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_1  ((uint32_t)0x00000004) </span></div><div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4fc30b341dc0b888486c56c031583a4"> 1565</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_2  ((uint32_t)0x00000008) </span></div><div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad648e2ed7a860dc84519a181a604cc6d"> 1566</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_3  ((uint32_t)0x00000010) </span></div><div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21773d70cff14af2cf94a2e51c7805c3"> 1567</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_4  ((uint32_t)0x00000020) </span></div><div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71b05e7b856f38aae4ebeaa715d81d7b"> 1568</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_5  ((uint32_t)0x00000040) </span></div><div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03fb456336aa5a568c10f2cc11943021"> 1569</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_6  ((uint32_t)0x00000080) </span></div><div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb8ea2b437b1a6347a0dd1df05235ddf"> 1570</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_7  ((uint32_t)0x00000100) </span></div><div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd495e164cd4e2e130e249609fde008f"> 1571</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_8  ((uint32_t)0x00000200) </span></div><div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac393d55175c4cb35e808846985e80c3b"> 1572</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_9  ((uint32_t)0x00000400) </span></div><div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a129326f31ee47afa9bb833e2e23c93"> 1573</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_10 ((uint32_t)0x00000800) </span></div><div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12c579bee34393faeb1462600d2ee8d7"> 1574</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_11 ((uint32_t)0x00001000) </span></div><div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73bd81db538bf5d021c775791ec47a35"> 1575</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_12 ((uint32_t)0x00002000) </span></div><div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f1bdeef70f333bd1c162cc38f2861ef"> 1576</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_13 ((uint32_t)0x00004000) </span></div><div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9444d38dd0a96a3efbb9f92d3130216"> 1577</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_14 ((uint32_t)0x00008000) </span></div><div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f8a16f13baf0a58af615c583fe3a6e3"> 1578</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_15 ((uint32_t)0x00010000) </span></div><div class="line"><a name="l01579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4071535e5e60489200d74f0461b59235"> 1579</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_16 ((uint32_t)0x00020000) </span></div><div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd055292e3768cfd376f0adea054e6aa"> 1580</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_17 ((uint32_t)0x00030000) </span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_DIFSEL register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f425cee1f82c1082295777f1867c16f"> 1583</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL    ((uint32_t)0x0007FFFE) </span></div><div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee2eaeb1a88b51e1b785a0420a58115a"> 1584</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_0  ((uint32_t)0x00000002) </span></div><div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bd0b54b767025544ff7645ce1aaa50a"> 1585</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_1  ((uint32_t)0x00000004) </span></div><div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ec5288a30f5ab50ffdd5c79863fcba1"> 1586</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_2  ((uint32_t)0x00000008) </span></div><div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga398389af74f8095a18043723451a14f7"> 1587</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_3  ((uint32_t)0x00000010) </span></div><div class="line"><a name="l01588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7fd69e3369f1d13272927f8e2c2759b"> 1588</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_4  ((uint32_t)0x00000020) </span></div><div class="line"><a name="l01589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f261bac8f9c86242262860054913203"> 1589</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_5  ((uint32_t)0x00000040) </span></div><div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27206fd77df1a23754dd3b2518c20dfc"> 1590</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_6  ((uint32_t)0x00000080) </span></div><div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga834268a915e0229c8179fc4ba93f6088"> 1591</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_7  ((uint32_t)0x00000100) </span></div><div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ff7cc8024909322977ed6679b8df1ba"> 1592</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_8  ((uint32_t)0x00000200) </span></div><div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae00ffe8068b0b4b6f18917c523205190"> 1593</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_9  ((uint32_t)0x00000400) </span></div><div class="line"><a name="l01594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3232bc80445814d64ee9c5cb699768e"> 1594</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_10 ((uint32_t)0x00000800) </span></div><div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2f5e1b9ac5ee675837c681e9f6652b0"> 1595</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_11 ((uint32_t)0x00001000) </span></div><div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba46b34438edcef1c54312c4ef8a159"> 1596</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_12 ((uint32_t)0x00002000) </span></div><div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39be3ac6fc0fb8842affc0ad6b678998"> 1597</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_13 ((uint32_t)0x00004000) </span></div><div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga253efbdf46719ba8675acad710b9cef3"> 1598</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_14 ((uint32_t)0x00008000) </span></div><div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92967f5d6f44e43793c64640cde44a2b"> 1599</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_15 ((uint32_t)0x00010000) </span></div><div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6f016421b21840137b9886f062caf81"> 1600</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_16 ((uint32_t)0x00020000) </span></div><div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc036ba777e7813b77f96f0c88675361"> 1601</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_17 ((uint32_t)0x00030000) </span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_CALFACT register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf2aa49ef5e2e03a137e7d42fd1eae1"> 1604</a></span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_S   ((uint32_t)0x0000007F) </span></div><div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga932a8aebb82a20d467d8b12b3e72781d"> 1605</a></span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_S_0 ((uint32_t)0x00000001) </span></div><div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga159578db6da1268f63b94f8a07c5ac30"> 1606</a></span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_S_1 ((uint32_t)0x00000002) </span></div><div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bd7f26e0de08556dabfa25c54eef2b6"> 1607</a></span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_S_2 ((uint32_t)0x00000004) </span></div><div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbdcfba4320c6174860080e3db340a47"> 1608</a></span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_S_3 ((uint32_t)0x00000008) </span></div><div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga007a6cc2763d222cc020003f700635a7"> 1609</a></span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_S_4 ((uint32_t)0x00000010) </span></div><div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae664b900c2418dbd3218d607fa9a378"> 1610</a></span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_S_5 ((uint32_t)0x00000020) </span></div><div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43be120d3a9e72df2c10f295a2a7fa44"> 1611</a></span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_S_6 ((uint32_t)0x00000040) </span></div><div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2ee31087e62977a5e488d40edf7c057"> 1612</a></span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_D   ((uint32_t)0x007F0000) </span></div><div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ec4921a37f4ed0651ec050fbe37f229"> 1613</a></span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_D_0 ((uint32_t)0x00010000) </span></div><div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf40dcda5498d6f21e17c0e2944f6121b"> 1614</a></span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_D_1 ((uint32_t)0x00020000) </span></div><div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga671ddf6a4870847d36f555ca9e7b1351"> 1615</a></span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_D_2 ((uint32_t)0x00040000) </span></div><div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga897d1455ac6f2fcbe8815f9b6ee7c867"> 1616</a></span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_D_3 ((uint32_t)0x00080000) </span></div><div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe02daf2126d428bd2a86d9388b41d3e"> 1617</a></span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_D_4 ((uint32_t)0x00100000) </span></div><div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31b36b568f797f326cf01a1e51ca7a25"> 1618</a></span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_D_5 ((uint32_t)0x00200000) </span></div><div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41084de6d3e108e3831c75316deff899"> 1619</a></span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_D_6 ((uint32_t)0x00400000) </span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="preprocessor"></span><span class="comment">/*************************  ADC Common registers  *****************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="comment">/********************  Bit definition for ADC12_CSR register  ********************/</span></div><div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bef3b100f2281f2fd9fc7a39883bbf1"> 1623</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_MST         ((uint32_t)0x00000001) </span></div><div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f65d64222fa7cdcf7031df403b4f0f9"> 1624</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_EOSMP_MST   ((uint32_t)0x00000002) </span></div><div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bd7daa35451395a7a96d1b7d9db2be9"> 1625</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_EOC_MST     ((uint32_t)0x00000004) </span></div><div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12ee69d328e967adf0a6a110b82c83f3"> 1626</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_EOS_MST     ((uint32_t)0x00000008) </span></div><div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga814501c059a868012879954b01c91bf4"> 1627</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_OVR_MST     ((uint32_t)0x00000010) </span></div><div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa02815cadbc7eae67964241d394a3ef5"> 1628</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_JEOC_MST    ((uint32_t)0x00000020) </span></div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf3afc1cf80c49a2e22147139e1aace7"> 1629</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_JEOS_MST    ((uint32_t)0x00000040) </span></div><div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34c0fbdccc5319be4a4fa02d2313f46a"> 1630</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_AWD1_MST          ((uint32_t)0x00000080) </span></div><div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb15670cd8247a996e9a449107d4aaf4"> 1631</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_AWD2_MST          ((uint32_t)0x00000100) </span></div><div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00d1cc31fef8c207ebef1a8850032abf"> 1632</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_AWD3_MST          ((uint32_t)0x00000200) </span></div><div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabea329265e555eac3d203b69ff16441a"> 1633</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_JQOVF_MST         ((uint32_t)0x00000400) </span></div><div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24c3545a1a27a393d4850316e76b9eca"> 1634</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_SLV         ((uint32_t)0x00010000) </span></div><div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4108fbbc1cd068ff86f05a5a9c8b12a7"> 1635</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_EOSMP_SLV   ((uint32_t)0x00020000) </span></div><div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9c14535d8ef80d79f58bf85e8dbe699"> 1636</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_EOC_SLV     ((uint32_t)0x00040000) </span></div><div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a7552c4498af384791b51efbcb1a07f"> 1637</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_EOS_SLV     ((uint32_t)0x00080000) </span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_OVR_SLV     ((uint32_t)0x00100000) </span></div><div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae37b352a9a304d009fdf7d9a5216a6da"> 1639</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_JEOC_SLV    ((uint32_t)0x00200000) </span></div><div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e7691f334f6045acfc6074412c2e6e3"> 1640</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_JEOS_SLV    ((uint32_t)0x00400000) </span></div><div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4154cdfee6668b9938503e643ba55be"> 1641</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_AWD1_SLV          ((uint32_t)0x00800000) </span></div><div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c509f7841a090716141a49c6494aec4"> 1642</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_AWD2_SLV          ((uint32_t)0x01000000) </span></div><div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad976ae35704216d1dc0ffcbcb66bd52f"> 1643</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_AWD3_SLV          ((uint32_t)0x02000000) </span></div><div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ff8c1853e03eff852b39b6544c48b6a"> 1644</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_JQOVF_SLV         ((uint32_t)0x04000000) </span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC34_CSR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f0fdc7e669d7c30630b2f4cd7763c70"> 1647</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_MST         ((uint32_t)0x00000001) </span></div><div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad81a1bed9455543c373f68f321180ac6"> 1648</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_EOSMP_MST   ((uint32_t)0x00000002) </span></div><div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5367c1630aaacf60d8dc951239812820"> 1649</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_EOC_MST     ((uint32_t)0x00000004) </span></div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f6ecc4e4b2c2e15e192ba083e453088"> 1650</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_EOS_MST     ((uint32_t)0x00000008) </span></div><div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fd068f14edf55a57278d8e6c765df97"> 1651</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_OVR_MST     ((uint32_t)0x00000010) </span></div><div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf741eae08a2662f0e54836596f25621e"> 1652</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_JEOC_MST    ((uint32_t)0x00000020) </span></div><div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14ca152802e2ab7127b865d3a545948c"> 1653</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_JEOS_MST    ((uint32_t)0x00000040) </span></div><div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2f0aa06c26b85a3b3c7c3f66da62ec1"> 1654</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_AWD1_MST          ((uint32_t)0x00000080) </span></div><div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb6b4b288612eb7047de9c2a5ec374a8"> 1655</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_AWD2_MST          ((uint32_t)0x00000100) </span></div><div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30e1f0f09f0f335e3d6dc56db38c5b85"> 1656</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_AWD3_MST          ((uint32_t)0x00000200) </span></div><div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff8418adaa21928492f439c7071efa69"> 1657</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_JQOVF_MST         ((uint32_t)0x00000400) </span></div><div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa18a9626395502d869ac4b83148fe1ef"> 1658</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_SLV         ((uint32_t)0x00010000) </span></div><div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6fc90df8b3484af097d53c53e0f02a7"> 1659</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_EOSMP_SLV   ((uint32_t)0x00020000) </span></div><div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e5bd1f1ea6e76442e893e2d6decb6b5"> 1660</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_EOC_SLV     ((uint32_t)0x00040000) </span></div><div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56e39ffb8d1631017a690fb51feed869"> 1661</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_EOS_SLV     ((uint32_t)0x00080000) </span></div><div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72791ec1d152889a3be0c118685b6dd1"> 1662</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_OVR_SLV     ((uint32_t)0x00100000) </span></div><div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc607956ca7befafdb105bdc4adb50e2"> 1663</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_JEOC_SLV    ((uint32_t)0x00200000) </span></div><div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac04f59f024235dd9262e844691d1b4f5"> 1664</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_JEOS_SLV    ((uint32_t)0x00400000) </span></div><div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23ebfab5076db2435f95298fdcf2e19a"> 1665</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_AWD1_SLV          ((uint32_t)0x00800000) </span></div><div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4fb6ad02d77bb44d8397e4e51e24b68"> 1666</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_AWD2_SLV          ((uint32_t)0x01000000) </span></div><div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadcaa0db682d3f5dfaacc77ce2d86fdc"> 1667</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_AWD3_SLV          ((uint32_t)0x02000000) </span></div><div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad79fae6a166799f668a7c804546230c"> 1668</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_JQOVF_SLV         ((uint32_t)0x04000000) </span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_CCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga955ccefa3d5625f51ee9e578c72d582a"> 1671</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_MULTI             ((uint32_t)0x0000001F) </span></div><div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ef708c352c0011a648072ef2483d371"> 1672</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_MULTI_0           ((uint32_t)0x00000001) </span></div><div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga780b213ca8486ed9914e495334eda19a"> 1673</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_MULTI_1           ((uint32_t)0x00000002) </span></div><div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d3bd814ad07af96cbd0ab080fa6e90e"> 1674</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_MULTI_2           ((uint32_t)0x00000004) </span></div><div class="line"><a name="l01675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b007c468ecbe29024735e2da09fd279"> 1675</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_MULTI_3           ((uint32_t)0x00000008) </span></div><div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab33d9e767ce5b7d2151a85d755794c26"> 1676</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_MULTI_4           ((uint32_t)0x00000010) </span></div><div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b518db5e3bba79174cc53a50160f407"> 1677</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_DELAY             ((uint32_t)0x00000F00) </span></div><div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44ecb64a2ecd6d01b2f2f2db1296382"> 1678</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_DELAY_0           ((uint32_t)0x00000100) </span></div><div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab931fa9870fc93e5ad617b8d8951b48b"> 1679</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_DELAY_1           ((uint32_t)0x00000200) </span></div><div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga492bbe3c5407d8bfd966d61e5d626355"> 1680</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_DELAY_2           ((uint32_t)0x00000400) </span></div><div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbf3d91d43a8566326873bb8e2e25ae1"> 1681</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_DELAY_3           ((uint32_t)0x00000800) </span></div><div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d869e54f91af8ff9d08274c851fd7de"> 1682</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_DMACFG            ((uint32_t)0x00002000) </span></div><div class="line"><a name="l01683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4eebcd3d27d5683ef6751e4b729e78a9"> 1683</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_MDMA              ((uint32_t)0x0000C000) </span></div><div class="line"><a name="l01684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e33bf4a3cd3b989b2a6d19ed65bb855"> 1684</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_MDMA_0            ((uint32_t)0x00004000) </span></div><div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae421fe0fa716650db959cfe95b38a762"> 1685</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_MDMA_1            ((uint32_t)0x00008000) </span></div><div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9c8f9fe7da3e516a98535f99886c957"> 1686</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_CKMODE            ((uint32_t)0x00030000) </span></div><div class="line"><a name="l01687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf0e76adae5c4f1c25f204b31815043d"> 1687</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_CKMODE_0          ((uint32_t)0x00010000) </span></div><div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga971a791f1ba4d04486b022ba21b78829"> 1688</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_CKMODE_1          ((uint32_t)0x00020000) </span></div><div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd87521723804aa36f3527ada870abd0"> 1689</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_VREFEN            ((uint32_t)0x00400000) </span></div><div class="line"><a name="l01690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91f265c652914c875af02de737e2ccc6"> 1690</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_TSEN              ((uint32_t)0x00800000) </span></div><div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a6bb100332083c01fdef937d4e7491b"> 1691</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_VBATEN            ((uint32_t)0x01000000) </span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_CDR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4d6b45a163ffb627d3422f713054ae1"> 1694</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_MST         ((uint32_t)0x0000FFFF) </span></div><div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga728cf4c07eb1e255eb0427f0130067a1"> 1695</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_MST_0       ((uint32_t)0x00000001) </span></div><div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bef7634d30022fe857dd1bdf948817c"> 1696</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_MST_1       ((uint32_t)0x00000002) </span></div><div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8be1e3d8b8a4a52910bd4378fb06b1b2"> 1697</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_MST_2       ((uint32_t)0x00000004) </span></div><div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4529b821ab50967e9cdff9762b66ba9"> 1698</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_MST_3       ((uint32_t)0x00000008) </span></div><div class="line"><a name="l01699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9c5d110098be0c42626f3a4d4572d4f"> 1699</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_MST_4       ((uint32_t)0x00000010) </span></div><div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1815d2cf462650bf8311f2a6aeb55ab1"> 1700</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_MST_5       ((uint32_t)0x00000020) </span></div><div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2459fd6a92172147bb2cb52b4ddad938"> 1701</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_MST_6       ((uint32_t)0x00000040) </span></div><div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga396763b4334e8afb073d141686a40d20"> 1702</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_MST_7       ((uint32_t)0x00000080) </span></div><div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05476240cbab9059534a8c309cb94f55"> 1703</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_MST_8       ((uint32_t)0x00000100) </span></div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga395efd36ee787bbbb2df383f1b16949f"> 1704</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_MST_9       ((uint32_t)0x00000200) </span></div><div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeb6d58b904c5eb0b5ea45b4567cfb6b"> 1705</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_MST_10      ((uint32_t)0x00000400) </span></div><div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1e58ddd3be14b11a8aef6811a7510fc"> 1706</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_MST_11      ((uint32_t)0x00000800) </span></div><div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c871cd91be0003372f9ca22dab9d2ec"> 1707</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_MST_12      ((uint32_t)0x00001000) </span></div><div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70d04dc5be3e671e5c458126d555a3db"> 1708</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_MST_13      ((uint32_t)0x00002000) </span></div><div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b124bd7669cd7164d999802bd5d07c0"> 1709</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_MST_14      ((uint32_t)0x00004000) </span></div><div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabce8baa7d716f8daabd862e31463aff0"> 1710</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_MST_15      ((uint32_t)0x00008000) </span></div><div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65379aa62f8abfc23295b2e1bf6d50bd"> 1712</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_SLV         ((uint32_t)0xFFFF0000) </span></div><div class="line"><a name="l01713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb62d3eecf35333578534a3df784bdd2"> 1713</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_SLV_0       ((uint32_t)0x00010000) </span></div><div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4ea595ef812f00220ba29e55fdbb5ff"> 1714</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_SLV_1       ((uint32_t)0x00020000) </span></div><div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3d8ebb6233876da2493c83c6b628826"> 1715</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_SLV_2       ((uint32_t)0x00040000) </span></div><div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72c41371948f2c3632c3271fb0bd971a"> 1716</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_SLV_3       ((uint32_t)0x00080000) </span></div><div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga638d9dcf84e9656f3294d336530de099"> 1717</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_SLV_4       ((uint32_t)0x00100000) </span></div><div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7065de22edd4aa4fa918a59db7023a63"> 1718</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_SLV_5       ((uint32_t)0x00200000) </span></div><div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03932684894b9c0271e82ffa549e243f"> 1719</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_SLV_6       ((uint32_t)0x00400000) </span></div><div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28dc35417a52215a5017b74b04320f95"> 1720</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_SLV_7       ((uint32_t)0x00800000) </span></div><div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa84e8dd9aab670ce89a892430282d179"> 1721</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_SLV_8       ((uint32_t)0x01000000) </span></div><div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga666f2b1def7bf6567d35c79234c58439"> 1722</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_SLV_9       ((uint32_t)0x02000000) </span></div><div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac19fc0eeb52ae405af6418556b58bc06"> 1723</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_SLV_10      ((uint32_t)0x04000000) </span></div><div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace8ca3537c691c13ee8ae8415589bf81"> 1724</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_SLV_11      ((uint32_t)0x08000000) </span></div><div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace29dc800545e67f06d799d0a65b8735"> 1725</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_SLV_12      ((uint32_t)0x10000000) </span></div><div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffdd9e1b7cd6ed4b511ce3d73f472af9"> 1726</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_SLV_13      ((uint32_t)0x20000000) </span></div><div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf998d70f0433906bc6c2dbf2199eee80"> 1727</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_SLV_14      ((uint32_t)0x40000000) </span></div><div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37a72c12bf7551bf0394b8526448c453"> 1728</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_SLV_15      ((uint32_t)0x80000000) </span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="comment">/*                      Analog Comparators (COMP)                             */</span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="comment">/**********************  Bit definition for COMP2_CSR register  ***************/</span></div><div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5897033ac4cc32dc933eaf703844e348"> 1736</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2EN               ((uint32_t)0x00000001) </span></div><div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d060161900b10ab0cdd28f6d7266ed7"> 1737</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2INSEL            ((uint32_t)0x00400070) </span></div><div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec36efcf19ddec7cff3d2eb960e71c93"> 1738</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2INSEL_0          ((uint32_t)0x00000010) </span></div><div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05a54f0e0ecb259d45e07ec48c7a7368"> 1739</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2INSEL_1          ((uint32_t)0x00000020) </span></div><div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bf418bfbf4af129e80a462968a13f20"> 1740</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2INSEL_2          ((uint32_t)0x00000040) </span></div><div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf266b0fad4931c2d619227e31c4a9aa5"> 1741</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2INSEL_3          ((uint32_t)0x00400000) </span></div><div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8bd2412cdc46fee6dd3e795718f17cf"> 1742</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2OUTSEL           ((uint32_t)0x00003C00) </span></div><div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8e07ea9d71f018e17a797fbfefb94d5"> 1743</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2OUTSEL_0         ((uint32_t)0x00000400) </span></div><div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac36c414cd25fb031eba290d31ba30e06"> 1744</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2OUTSEL_1         ((uint32_t)0x00000800) </span></div><div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae854e2fc7d70b06a51dad780c6349dc4"> 1745</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2OUTSEL_2         ((uint32_t)0x00001000) </span></div><div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e167c7e84cc1ca896765643526c859f"> 1746</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2OUTSEL_3         ((uint32_t)0x00002000) </span></div><div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03589b8dbd37f816df45e5d14b1ad1f5"> 1747</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2POL              ((uint32_t)0x00008000) </span></div><div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga827d0a754b170a20e6cd8f3020f217ba"> 1748</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2BLANKING         ((uint32_t)0x000C0000) </span></div><div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a85e8c5753e6a665b334e8a32a6de56"> 1749</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2BLANKING_0       ((uint32_t)0x00040000) </span></div><div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga963a9a78bd2467b85cce876b8b8e0dcd"> 1750</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2BLANKING_1       ((uint32_t)0x00080000) </span></div><div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96ddf746ca5483ac46edec3a99b85726"> 1751</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2BLANKING_2       ((uint32_t)0x00100000) </span></div><div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga420e4f186a04b9fdfc4a135f9e24b640"> 1752</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2OUT              ((uint32_t)0x40000000) </span></div><div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabffedf615b3581d136dbad4cd35e85de"> 1753</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2LOCK             ((uint32_t)0x80000000) </span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="preprocessor"></span><span class="comment">/**********************  Bit definition for COMP4_CSR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59b7229518ed8c5f534a3f7c57e04715"> 1756</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4EN               ((uint32_t)0x00000001) </span></div><div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ad3522581c426c0ed857f85488c02c9"> 1757</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4INSEL            ((uint32_t)0x00400070) </span></div><div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cca917c814232b368f37d44dfda261d"> 1758</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4INSEL_0          ((uint32_t)0x00000010) </span></div><div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7168f174b4228de4ab885ed49b96b9b0"> 1759</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4INSEL_1          ((uint32_t)0x00000020) </span></div><div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab984c86f10f0a7dde1bac5b2d88f7437"> 1760</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4INSEL_2          ((uint32_t)0x00000040) </span></div><div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22f07487fda552da61c4e79660046991"> 1761</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4INSEL_3          ((uint32_t)0x00400000) </span></div><div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae277cbe27ec6cf7bf7332c7629f14b78"> 1762</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4OUTSEL           ((uint32_t)0x00003C00) </span></div><div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d9dea63d877f5fafe6d80b2e8fec20a"> 1763</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4OUTSEL_0         ((uint32_t)0x00000400) </span></div><div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89c79c5bfeb006ad6ba24e21221bb140"> 1764</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4OUTSEL_1         ((uint32_t)0x00000800) </span></div><div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421652babd84020545bdd9b7be82c1c8"> 1765</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4OUTSEL_2         ((uint32_t)0x00001000) </span></div><div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad10481d7a68086edfdca1b21646a85b"> 1766</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4OUTSEL_3         ((uint32_t)0x00002000) </span></div><div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga982ddac561f5ae8d68688c06fc1995ef"> 1767</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4POL              ((uint32_t)0x00008000) </span></div><div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b2ff8448f7d283a9719ef5277d5ea0a"> 1768</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4BLANKING         ((uint32_t)0x000C0000) </span></div><div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2d60db0657325680f88b7e40b06c301"> 1769</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4BLANKING_0       ((uint32_t)0x00040000) </span></div><div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75bbb1b25e8a4bd641045dc60c505505"> 1770</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4BLANKING_1       ((uint32_t)0x00080000) </span></div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ebdc02eb9019f61a07b8a66fb35f3d9"> 1771</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4BLANKING_2       ((uint32_t)0x00100000) </span></div><div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga157d1b521d443b25ec01c3af4250cebf"> 1772</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4OUT              ((uint32_t)0x40000000) </span></div><div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad12e79c44a06316d29ad77b961477793"> 1773</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4LOCK             ((uint32_t)0x80000000) </span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="preprocessor"></span><span class="comment">/**********************  Bit definition for COMP6_CSR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73d7e2a219c30cb2a8d62a98ef857d82"> 1776</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6EN               ((uint32_t)0x00000001) </span></div><div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fc3e29f5e76cf9ff5061c5e01193e7e"> 1777</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6INSEL            ((uint32_t)0x00400070) </span></div><div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96f5714c0207a0eb41a74b7860248f41"> 1778</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6INSEL_0          ((uint32_t)0x00000010) </span></div><div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803fbfa2046113b8583b6faa34dfd43c"> 1779</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6INSEL_1          ((uint32_t)0x00000020) </span></div><div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c4f7922a4feca797e7695d3e65d9891"> 1780</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6INSEL_2          ((uint32_t)0x00000040) </span></div><div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30372ad4c2f183146d76dea17de0287f"> 1781</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6INSEL_3          ((uint32_t)0x00400000) </span></div><div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9cc487fa96f8997e56b1cddc2ee904"> 1782</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6OUTSEL           ((uint32_t)0x00003C00) </span></div><div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ab27b6c9ced0ede365783d348236a5e"> 1783</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6OUTSEL_0         ((uint32_t)0x00000400) </span></div><div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga725f8845d2313c73e998a6bfeb46bf02"> 1784</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6OUTSEL_1         ((uint32_t)0x00000800) </span></div><div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93d01be5e7e168ab6427710c2c772092"> 1785</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6OUTSEL_2         ((uint32_t)0x00001000) </span></div><div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga593f05052fc00c594ca7ab70923a0f40"> 1786</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6OUTSEL_3         ((uint32_t)0x00002000) </span></div><div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4159ebf47cfad0198a93eedfb9ad76fd"> 1787</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6POL              ((uint32_t)0x00008000) </span></div><div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf533632333d2b9e74e458534f9a249ef"> 1788</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6BLANKING         ((uint32_t)0x000C0000) </span></div><div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4db80e05224fb5a60754d12eef57f06"> 1789</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6BLANKING_0       ((uint32_t)0x00040000) </span></div><div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4c4da074defb146bbd4a630b9a97748"> 1790</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6BLANKING_1       ((uint32_t)0x00080000) </span></div><div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga238ca9a024e7cb7b5c4e3dcd4a8ffc44"> 1791</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6BLANKING_2       ((uint32_t)0x00100000) </span></div><div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab07208510ca32da7fe9c68e4a79ddead"> 1792</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6OUT              ((uint32_t)0x40000000) </span></div><div class="line"><a name="l01793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa88e288fab3f74504454b2c96e2798ca"> 1793</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6LOCK             ((uint32_t)0x80000000) </span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="preprocessor"></span><span class="comment">/**********************  Bit definition for COMP_CSR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56475caab652fe73308671a6a77be093"> 1796</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxEN               ((uint32_t)0x00000001) </span></div><div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5677bac995118577541d2dffb27e9394"> 1797</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxINSEL            ((uint32_t)0x00400070) </span></div><div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc530e69bacce1456936eaaf5f4e594b"> 1798</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxINSEL_0          ((uint32_t)0x00000010) </span></div><div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga586e48bf5545849689c3ff26a2f0a86e"> 1799</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxINSEL_1          ((uint32_t)0x00000020) </span></div><div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga949a4d6495f17673ea30fdb264a1681a"> 1800</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxINSEL_2          ((uint32_t)0x00000040) </span></div><div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc7a32c02add366a49ca71301fedf6a4"> 1801</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxINSEL_3          ((uint32_t)0x00400000) </span></div><div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0616cef280e58d33ca06ff51a09ed71a"> 1802</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxOUTSEL           ((uint32_t)0x00003C00) </span></div><div class="line"><a name="l01803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fd4d92cc58c4012080d53e9ca89a8b1"> 1803</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxOUTSEL_0         ((uint32_t)0x00000400) </span></div><div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f758a713daa97c360170ebd6fe4a279"> 1804</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxOUTSEL_1         ((uint32_t)0x00000800) </span></div><div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46660410b9fb7f55ece6777572f49877"> 1805</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxOUTSEL_2         ((uint32_t)0x00001000) </span></div><div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39220bcc955d459d1ab8453c7f671049"> 1806</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxOUTSEL_3         ((uint32_t)0x00002000) </span></div><div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b2a5e0838dcc6f9148abb79dfa05cb9"> 1807</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxPOL              ((uint32_t)0x00008000) </span></div><div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3540b035dee1124a3a6773e1c5649af5"> 1808</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxBLANKING         ((uint32_t)0x000C0000) </span></div><div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb3988a44b095a3b792af6eebadb977c"> 1809</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxBLANKING_0       ((uint32_t)0x00040000) </span></div><div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a2b9b9e87bc886e47c8a43f5aa5d462"> 1810</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxBLANKING_1       ((uint32_t)0x00080000) </span></div><div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad5f3c87b4efa3205a669ccbefe0d16"> 1811</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxBLANKING_2       ((uint32_t)0x00100000) </span></div><div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a9869e3b9befff9c2ea84285fffd0b9"> 1812</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxOUT              ((uint32_t)0x40000000) </span></div><div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad31c0e08dcf7ca57bdd1e420ee77a1d1"> 1813</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxLOCK             ((uint32_t)0x80000000) </span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="comment">/*                     Operational Amplifier (OPAMP)                          */</span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="comment">/*********************  Bit definition for OPAMP2_CSR register  ***************/</span></div><div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c6de54344755bcc953b79ea577a1ea7"> 1821</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_OPAMP2EN               ((uint32_t)0x00000001) </span></div><div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49d35cad769b6a6395f0404a59463476"> 1822</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_FORCEVP                ((uint32_t)0x00000002) </span></div><div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77246620071c627adfd6b8b57f37b1b6"> 1823</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_VPSEL                  ((uint32_t)0x0000000C) </span></div><div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ab2e3d8517e6353f00b6228066d3d85"> 1824</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_VPSEL_0                ((uint32_t)0x00000004) </span></div><div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga177ddb221878dd6f40c5187daa71c6fa"> 1825</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_VPSEL_1                ((uint32_t)0x00000008) </span></div><div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga992aee87662e9ce16f20d8b8e1e4aa41"> 1826</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_VMSEL                  ((uint32_t)0x00000060) </span></div><div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga342d1c6cab886eda343ea75523c12260"> 1827</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_VMSEL_0                ((uint32_t)0x00000020) </span></div><div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ce54682cf57c873d8d16049024925d2"> 1828</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_VMSEL_1                ((uint32_t)0x00000040) </span></div><div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8451f06e7c264a5ebbe7e1dcfd4b0fa2"> 1829</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_TCMEN                  ((uint32_t)0x00000080) </span></div><div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb16816bf475eca0907f6958afa78686"> 1830</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_VMSSEL                 ((uint32_t)0x00000100) </span></div><div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37db6fc71724909a5269661819dca494"> 1831</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_VPSSEL                 ((uint32_t)0x00000600) </span></div><div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5e900ce0bbbca96d792178567f82300"> 1832</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_VPSSEL_0               ((uint32_t)0x00000200) </span></div><div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4ecce5cacef318c0a86b762c2303038"> 1833</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_VPSSEL_1               ((uint32_t)0x00000400) </span></div><div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4759e9791164fc2981f9c7ea01f26130"> 1834</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_CALON                  ((uint32_t)0x00000800) </span></div><div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa298f782dc28b6efb7154619bed7928f"> 1835</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_CALSEL                 ((uint32_t)0x00003000) </span></div><div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eb7a607f4b70a4a4beae9afbff5385b"> 1836</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_CALSEL_0               ((uint32_t)0x00001000) </span></div><div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85dc03c6fbf019a997c1e03c7c078851"> 1837</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_CALSEL_1               ((uint32_t)0x00002000) </span></div><div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0422a537329ed9109fb88bab47ecac1"> 1838</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_PGGAIN                 ((uint32_t)0x0003C000) </span></div><div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72fe5c691a4517116374f74126a5d990"> 1839</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_PGGAIN_0               ((uint32_t)0x00004000) </span></div><div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace741b153f9f224a041a306db31cd892"> 1840</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_PGGAIN_1               ((uint32_t)0x00008000) </span></div><div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa455b5617bae215c1103e9f2dd6c80f4"> 1841</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_PGGAIN_2               ((uint32_t)0x00010000) </span></div><div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga923577c4117dc1bb906787ff0cc817ea"> 1842</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_PGGAIN_3               ((uint32_t)0x00020000) </span></div><div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c3c842e7589141e6fb1d9d047595341"> 1843</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_USERTRIM               ((uint32_t)0x00040000) </span></div><div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa95f40204533e688890ecedc14b78e88"> 1844</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_TRIMOFFSETP            ((uint32_t)0x00F80000) </span></div><div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacec5db41804bc0da914743f10fb7ab4e"> 1845</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_TRIMOFFSETN            ((uint32_t)0x1F000000) </span></div><div class="line"><a name="l01846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52e2cabfa945436b058990b1280319ca"> 1846</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_TSTREF                 ((uint32_t)0x20000000) </span></div><div class="line"><a name="l01847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga886c33ff536455d434a1ab87a885bd10"> 1847</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_OUTCAL                 ((uint32_t)0x40000000) </span></div><div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeddcd2a05c59593c3ebecabb9420028f"> 1848</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_LOCK                   ((uint32_t)0x80000000) </span></div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="preprocessor"></span><span class="comment">/*********************  Bit definition for OPAMPx_CSR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga544aac1da6f16f4eb187e6851b7711f6"> 1851</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPAMPxEN               ((uint32_t)0x00000001) </span></div><div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7d6c40d15a61d513be01e5de7ddb024"> 1852</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_FORCEVP                ((uint32_t)0x00000002) </span></div><div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1adc457f5800c654905ebe4463082910"> 1853</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_VPSEL                  ((uint32_t)0x0000000C) </span></div><div class="line"><a name="l01854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa24b92e92e7f1dca05a5fc30bb3b957a"> 1854</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_VPSEL_0                ((uint32_t)0x00000004) </span></div><div class="line"><a name="l01855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea743edc65d0145113c254a103e0dac0"> 1855</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_VPSEL_1                ((uint32_t)0x00000008) </span></div><div class="line"><a name="l01856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8d844900337686f187b0d8053dff917"> 1856</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_VMSEL                  ((uint32_t)0x00000060) </span></div><div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a48fd6fc77e092ad4573e86fbeb8e1e"> 1857</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_VMSEL_0                ((uint32_t)0x00000020) </span></div><div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46f1f7f5183b41b90fb25cfe3e920460"> 1858</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_VMSEL_1                ((uint32_t)0x00000040) </span></div><div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4565893eacb34304347abbc0e08734b3"> 1859</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_TCMEN                  ((uint32_t)0x00000080) </span></div><div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84b944390e1ca9a40c7585c241767435"> 1860</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_VMSSEL                 ((uint32_t)0x00000100) </span></div><div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b84f467d939ae5d9c96cc4b1d3e0f04"> 1861</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_VPSSEL                 ((uint32_t)0x00000600) </span></div><div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30a771216b7213379dfee7cfda44f751"> 1862</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_VPSSEL_0               ((uint32_t)0x00000200) </span></div><div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac98231ccef7de5d8ed25ecd8c8beeaed"> 1863</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_VPSSEL_1               ((uint32_t)0x00000400) </span></div><div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7956ed2599bdd9e6527507e543dd687"> 1864</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_CALON                  ((uint32_t)0x00000800) </span></div><div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac544abc19652bb44e316ffbbbb9e0a40"> 1865</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_CALSEL                 ((uint32_t)0x00003000) </span></div><div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f60b4b65477d8de6e33eb9f64ba5166"> 1866</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_CALSEL_0               ((uint32_t)0x00001000) </span></div><div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16084e089d25214e5d630aa8865f44a4"> 1867</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_CALSEL_1               ((uint32_t)0x00002000) </span></div><div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74ac9ae3fa7fe42f154d0daa42789b29"> 1868</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_PGGAIN                 ((uint32_t)0x0003C000) </span></div><div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0d5b9c273620fd0b3c441d522c415e7"> 1869</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_PGGAIN_0               ((uint32_t)0x00004000) </span></div><div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0fde506981f9a5a0d6a195e25b68d99"> 1870</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_PGGAIN_1               ((uint32_t)0x00008000) </span></div><div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbae1e9ab6290905ad2746e5a65b02c1"> 1871</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_PGGAIN_2               ((uint32_t)0x00010000) </span></div><div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab79f8bb0f05c2dfbc680ad2ffd35a5b0"> 1872</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_PGGAIN_3               ((uint32_t)0x00020000) </span></div><div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bcad44dbf70db471e1cdc52aa3875be"> 1873</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_USERTRIM               ((uint32_t)0x00040000) </span></div><div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1210111606434d3b4c42d5713f973d24"> 1874</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_TRIMOFFSETP            ((uint32_t)0x00F80000) </span></div><div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1783452a7722b5741aee68bd2a3ed423"> 1875</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_TRIMOFFSETN            ((uint32_t)0x1F000000) </span></div><div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eb815c097d49149c9523e400f1a6195"> 1876</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_TSTREF                 ((uint32_t)0x20000000) </span></div><div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga251244aeb21f424531aba6a95a867969"> 1877</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OUTCAL                 ((uint32_t)0x40000000) </span></div><div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d4932fe6f09234544a198e3945bf229"> 1878</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_LOCK                   ((uint32_t)0x80000000) </span></div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="comment">/*                   Controller Area Network (CAN )                           */</span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="comment">/*******************  Bit definition for CAN_MCR register  ********************/</span></div><div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf12be5661908dbe38aa14cd4c3a356"> 1886</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_INRQ                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf9602dfb2f95b481b6e642b95991176"> 1887</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_SLEEP                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35e7e66f9cd8cb6efa6a80367d2294a9"> 1888</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_TXFP                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga501125ff257a7d02c35a0d6dcbaa2ba8"> 1889</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_RFLM                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2774f04e286942d36a5b6135c8028049"> 1890</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_NART                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2745f1a565c3f2ec5b16612d1fd66e0"> 1891</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_AWUM                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7aff5c0a3ead7f937849ab66eba7490"> 1892</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_ABOM                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32b2eda9cad8a969c5d2349bd1d853bb"> 1893</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_TTCM                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410fdbad37a9dbda508b8c437277e79f"> 1894</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_RESET                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_MSR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2871cee90ebecb760bab16e9c039b682"> 1897</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_INAK                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1611badb362f0fd9047af965509f074"> 1898</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_SLAK                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c424768e9e963402f37cb95ae87a1ae"> 1899</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_ERRI                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f4c753b96d21c5001b39ad5b08519fc"> 1900</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_WKUI                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47ab62ae123c791de27ad05dde5bee91"> 1901</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_SLAKI                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga651580d35b658e90ea831cb13b8a8988"> 1902</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_TXM                         ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67f8e1140b0304930d5b4f2a041a7884"> 1903</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_RXM                         ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf68038824bb78c4a5c4dee1730848f69"> 1904</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_SAMP                        ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6564a1d2f23f246053188a454264eb4b"> 1905</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_RX                          ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TSR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a4809b8908618df57e6393cc7fe0f52"> 1908</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_RQCP0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacedb237b31d29aef7f38475e9a6b297"> 1909</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TXOK0                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b94ea5001d70a26ec32d9dc6ff76e47"> 1910</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_ALST0                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga805d2dab5b1d4618492b1cf2a3f5e1e0"> 1911</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TERR0                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdac6b87a303b0d0ec9b0d94a54ae31f"> 1912</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_ABRQ0                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd3118dec59c3a45d2f262b090699538"> 1913</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_RQCP1                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea918e510c5471b1ac797350b7950151"> 1914</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TXOK1                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a34d996177f23148c9b4cd6b0a80529"> 1915</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_ALST1                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b01eca562bdb60e5416840fca47fff6"> 1916</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TERR1                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c44a4e585b3ab1c37a6c2c28c90d6cd"> 1917</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_ABRQ1                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cf9e83cec96164f1dadf4e43411ebf0"> 1918</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_RQCP2                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga782c591bb204d751b470dd53a37d240e"> 1919</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TXOK2                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75db1172038ebd72db1ed2fedc6108ff"> 1920</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_ALST2                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26a85626eb26bf99413ba80c676d0af8"> 1921</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TERR2                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a3b7e4be7cebb35ad66cb85b82901bb"> 1922</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_ABRQ2                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l01923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac00145ea43822f362f3d473bba62fa13"> 1923</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_CODE                        ((uint32_t)0x03000000)        </span></div><div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61ab11e97b42c5210109516e30af9b05"> 1925</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TME                         ((uint32_t)0x1C000000)        </span></div><div class="line"><a name="l01926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7500e491fe82e67ed5d40759e8a50f0"> 1926</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TME0                        ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba2b51def4b1683fd050e43045306ea"> 1927</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TME1                        ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6523fac51d3aed2e36de4c2f07c2a21"> 1928</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TME2                        ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96c6453caa447cc4a9961d6ee5dea74e"> 1930</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_LOW                         ((uint32_t)0xE0000000)        </span></div><div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ff582efea1d7be2d1de7a1fd1a2b65"> 1931</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_LOW0                        ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1e550c2e6a5f8425322f9943fd7c7ed"> 1932</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_LOW1                        ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd1db2c2ce76b732fdb71df65fb8124f"> 1933</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_LOW2                        ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RF0R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e23f3d7947e58531524d77b5c4741cc"> 1936</a></span>&#160;<span class="preprocessor">#define  CAN_RF0R_FMP0                       ((uint32_t)0x00000003)        </span></div><div class="line"><a name="l01937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae934674f6e22a758e430f32cfc386d70"> 1937</a></span>&#160;<span class="preprocessor">#define  CAN_RF0R_FULL0                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a3d15b3abab8199c16e26a3dffdc8b8"> 1938</a></span>&#160;<span class="preprocessor">#define  CAN_RF0R_FOVR0                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74d2db4b9b7d52712e47557dcc61964d"> 1939</a></span>&#160;<span class="preprocessor">#define  CAN_RF0R_RFOM0                      ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RF1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f9254d05043df6f21bf96234a03f72f"> 1942</a></span>&#160;<span class="preprocessor">#define  CAN_RF1R_FMP1                       ((uint32_t)0x00000003)        </span></div><div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdaa12fe4d14254cc4a6a4de749a7d0a"> 1943</a></span>&#160;<span class="preprocessor">#define  CAN_RF1R_FULL1                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5eeaabd4db3825bc53d860aca8d7590"> 1944</a></span>&#160;<span class="preprocessor">#define  CAN_RF1R_FOVR1                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6930f860de4a90e3344e63fbc209b9ab"> 1945</a></span>&#160;<span class="preprocessor">#define  CAN_RF1R_RFOM1                      ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CAN_IER register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe027af7acd051f5a52db78608a36e26"> 1948</a></span>&#160;<span class="preprocessor">#define  CAN_IER_TMEIE                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59eecd1bb7d1d0e17422a26ae89cf39d"> 1949</a></span>&#160;<span class="preprocessor">#define  CAN_IER_FMPIE0                      ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf926ae29d98a8b72ef48f001fda07fc3"> 1950</a></span>&#160;<span class="preprocessor">#define  CAN_IER_FFIE0                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c423699fdcd2ddddb3046a368505679"> 1951</a></span>&#160;<span class="preprocessor">#define  CAN_IER_FOVIE0                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b8492d1b8ce13fead7869a0e4ef39ed"> 1952</a></span>&#160;<span class="preprocessor">#define  CAN_IER_FMPIE1                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5a7e9d13e8d96bef2ac1972520b1c4f"> 1953</a></span>&#160;<span class="preprocessor">#define  CAN_IER_FFIE1                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3734d9bf5cd08ff219b2d8c2f8300dbf"> 1954</a></span>&#160;<span class="preprocessor">#define  CAN_IER_FOVIE1                      ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa80103eca53d74a2b047f761336918e3"> 1955</a></span>&#160;<span class="preprocessor">#define  CAN_IER_EWGIE                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e3307992cabee858287305a64e5031b"> 1956</a></span>&#160;<span class="preprocessor">#define  CAN_IER_EPVIE                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d953fd5b625af04f95f5414259769ef"> 1957</a></span>&#160;<span class="preprocessor">#define  CAN_IER_BOFIE                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81514ecf1b6596e9930906779c4bdf39"> 1958</a></span>&#160;<span class="preprocessor">#define  CAN_IER_LECIE                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga962968c3ee1f70c714a5b12442369d9a"> 1959</a></span>&#160;<span class="preprocessor">#define  CAN_IER_ERRIE                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37f3438e80288c1791de27042df9838e"> 1960</a></span>&#160;<span class="preprocessor">#define  CAN_IER_WKUIE                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82389b79f21410f5d5f6bef38d192812"> 1961</a></span>&#160;<span class="preprocessor">#define  CAN_IER_SLKIE                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CAN_ESR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c0c02829fb41ac2a1b1852c19931de8"> 1964</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_EWGF                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga633c961d528cbf8093b0e05e92225ff0"> 1965</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_EPVF                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga619d49f67f1835a7efc457205fea1225"> 1966</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_BOFF                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f86741dd89034900e300499ae2272e"> 1968</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_LEC                         ((uint32_t)0x00000070)        </span></div><div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga054ebb41578d890d4d9dffb4828f02e7"> 1969</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_LEC_0                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae570e9ba39dbe11808db929392250cf4"> 1970</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_LEC_1                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4998e7bfd002999413c68107911c6e8c"> 1971</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_LEC_2                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3de2080f48cc851c20d920acfd1737d"> 1973</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_TEC                         ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0df5b2ea3f419182e9bd885f55ee5dc9"> 1974</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_REC                         ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_BTR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96a5522b4c06551856f7185bdd448b02"> 1977</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_BRP                         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d7ae8f06f8fbbf5dcfbbbb887057be9"> 1978</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_TS1                         ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga164ffd2240a76982894ce41143a12d82"> 1979</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_TS1_0                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4365204ebb29eb5595027a4ee9c5f0d"> 1980</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_TS1_1                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43dc43f11ee173cf07f77aa6e41f1275"> 1981</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_TS1_2                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a5cd639329fe3eef8cde846247a4be9"> 1982</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_TS1_3                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac006aa2ab26c50227ccaa18e0a79bff3"> 1983</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_TS2                         ((uint32_t)0x00700000)        </span></div><div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee307fe50e8d3cfdc9513da803808880"> 1984</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_TS2_0                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33265730e1d25198d9fb4347bdce8019"> 1985</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_TS2_1                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac4720d91283fc1fc74c1f0baaa8a3da"> 1986</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_TS2_2                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04c8b91ddacdcbb779bae42398c94cf2"> 1987</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_SJW                         ((uint32_t)0x03000000)        </span></div><div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ae9e8258ef5c241733f6d58eb2a4e4"> 1988</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_SJW_0                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8178f0abe0f854f4503ded1ad1adb531"> 1989</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_SJW_1                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c0a81d8dcde61a1f2772232f5343b8"> 1990</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_LBKM                        ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa36bc23e833190cbee9b8cf5cf49159d"> 1991</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_SILM                        ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TI0R register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b79cbb7ebb7f3419aa6ac04bd76899a"> 1995</a></span>&#160;<span class="preprocessor">#define  CAN_TI0R_TXRQ                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5556f2ceb5b71b8afa76a18a31cbb6a"> 1996</a></span>&#160;<span class="preprocessor">#define  CAN_TI0R_RTR                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06f761a877f8ad39f878284f69119c0b"> 1997</a></span>&#160;<span class="preprocessor">#define  CAN_TI0R_IDE                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga894df6ad0d2976fe643dcb77052672f5"> 1998</a></span>&#160;<span class="preprocessor">#define  CAN_TI0R_EXID                       ((uint32_t)0x001FFFF8)        </span></div><div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d3b5882e1f9f76f5cfebffb5bc2f717"> 1999</a></span>&#160;<span class="preprocessor">#define  CAN_TI0R_STID                       ((uint32_t)0xFFE00000)        </span></div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TDT0R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf812eaee11f12863773b3f8e95ae6e2"> 2002</a></span>&#160;<span class="preprocessor">#define  CAN_TDT0R_DLC                       ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2d329960b527a62fab099a084bfa906"> 2003</a></span>&#160;<span class="preprocessor">#define  CAN_TDT0R_TGT                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga104ba91151bf88edd44593b1690b879a"> 2004</a></span>&#160;<span class="preprocessor">#define  CAN_TDT0R_TIME                      ((uint32_t)0xFFFF0000)        </span></div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TDL0R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadec3350607b41410ddb6e00a71a4384e"> 2007</a></span>&#160;<span class="preprocessor">#define  CAN_TDL0R_DATA0                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cd20d218027e7432178c67414475830"> 2008</a></span>&#160;<span class="preprocessor">#define  CAN_TDL0R_DATA1                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa04384f0a7c5026c91a33a005c755d68"> 2009</a></span>&#160;<span class="preprocessor">#define  CAN_TDL0R_DATA2                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga283a1bfa52851ea4ee45f45817985752"> 2010</a></span>&#160;<span class="preprocessor">#define  CAN_TDL0R_DATA3                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TDH0R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0114ae75b33f978ca7825f7bcd836982"> 2013</a></span>&#160;<span class="preprocessor">#define  CAN_TDH0R_DATA4                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5b6a0742ac1bcd5ef0408cb0f92ef75"> 2014</a></span>&#160;<span class="preprocessor">#define  CAN_TDH0R_DATA5                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8ea7090da55c7cc9993235efa1c4a02"> 2015</a></span>&#160;<span class="preprocessor">#define  CAN_TDH0R_DATA6                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6021a4045fbfd71817bf9aec6cbc731c"> 2016</a></span>&#160;<span class="preprocessor">#define  CAN_TDH0R_DATA7                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TI1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0adf4a08415673753fafedf463f93bee"> 2019</a></span>&#160;<span class="preprocessor">#define  CAN_TI1R_TXRQ                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga476cde56b1a2a13cde8477d5178ba34b"> 2020</a></span>&#160;<span class="preprocessor">#define  CAN_TI1R_RTR                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f338f3e295b7b512ed865b3f9a8d6de"> 2021</a></span>&#160;<span class="preprocessor">#define  CAN_TI1R_IDE                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c660943fa3c70c4974c2dacd3e4ca2e"> 2022</a></span>&#160;<span class="preprocessor">#define  CAN_TI1R_EXID                       ((uint32_t)0x001FFFF8)        </span></div><div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga842071768c2f8f5eae11a764a77dd0dd"> 2023</a></span>&#160;<span class="preprocessor">#define  CAN_TI1R_STID                       ((uint32_t)0xFFE00000)        </span></div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDT1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68ef8b6cb43a80d29c5fc318a67acd3b"> 2026</a></span>&#160;<span class="preprocessor">#define  CAN_TDT1R_DLC                       ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35757787e6481553885fdf4fd2738c4b"> 2027</a></span>&#160;<span class="preprocessor">#define  CAN_TDT1R_TGT                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad28ac334a59a6679c362611d65666910"> 2028</a></span>&#160;<span class="preprocessor">#define  CAN_TDT1R_TIME                      ((uint32_t)0xFFFF0000)        </span></div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDL1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21abc05257bcdfa47fc824b4d806a105"> 2031</a></span>&#160;<span class="preprocessor">#define  CAN_TDL1R_DATA0                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bf459dee1be706b38141722be67e4ab"> 2032</a></span>&#160;<span class="preprocessor">#define  CAN_TDL1R_DATA1                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb92a65c225432fab0daa30808d5065c"> 2033</a></span>&#160;<span class="preprocessor">#define  CAN_TDL1R_DATA2                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga482506faa59360c6a48aa9bc55a024c4"> 2034</a></span>&#160;<span class="preprocessor">#define  CAN_TDL1R_DATA3                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDH1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41c3f19eea0d63211f643833da984c90"> 2037</a></span>&#160;<span class="preprocessor">#define  CAN_TDH1R_DATA4                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35cbe73d2ce87b6aaf19510818610d16"> 2038</a></span>&#160;<span class="preprocessor">#define  CAN_TDH1R_DATA5                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b731ca095cbad8e56ba4147c14d7128"> 2039</a></span>&#160;<span class="preprocessor">#define  CAN_TDH1R_DATA6                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec56ce4aba46e836d44e2c034a9ed817"> 2040</a></span>&#160;<span class="preprocessor">#define  CAN_TDH1R_DATA7                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TI2R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4edd8438a684e353c497f80cb37365f"> 2043</a></span>&#160;<span class="preprocessor">#define  CAN_TI2R_TXRQ                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga980cfab3daebb05da35b6166a051385d"> 2044</a></span>&#160;<span class="preprocessor">#define  CAN_TI2R_RTR                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1d888a2225c77452f73bf66fb0e1b78"> 2045</a></span>&#160;<span class="preprocessor">#define  CAN_TI2R_IDE                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae62678bd1dc39aae5a153e9c9b3c3f3b"> 2046</a></span>&#160;<span class="preprocessor">#define  CAN_TI2R_EXID                       ((uint32_t)0x001FFFF8)        </span></div><div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41c8bd734dd29caa40d34ced3981443a"> 2047</a></span>&#160;<span class="preprocessor">#define  CAN_TI2R_STID                       ((uint32_t)0xFFE00000)        </span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDT2R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52898eb9fa3bcf0b8086220971af49f5"> 2050</a></span>&#160;<span class="preprocessor">#define  CAN_TDT2R_DLC                       ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c51b43d309b56e8a64724ef1517033e"> 2051</a></span>&#160;<span class="preprocessor">#define  CAN_TDT2R_TGT                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga508aea584f7c81700b485916a13431fa"> 2052</a></span>&#160;<span class="preprocessor">#define  CAN_TDT2R_TIME                      ((uint32_t)0xFFFF0000)        </span></div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDL2R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a9852d0f6058c19f0e678228ea14a21"> 2055</a></span>&#160;<span class="preprocessor">#define  CAN_TDL2R_DATA0                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5be1bcda68f562be669184b30727be1"> 2056</a></span>&#160;<span class="preprocessor">#define  CAN_TDL2R_DATA1                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l02057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62cd5e7f3e98fe5b247998d39ebdd6fb"> 2057</a></span>&#160;<span class="preprocessor">#define  CAN_TDL2R_DATA2                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d76ed3982f13fb34a54d62f0caa3fa2"> 2058</a></span>&#160;<span class="preprocessor">#define  CAN_TDL2R_DATA3                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDH2R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23a93a13da2f302ecd2f0c462065428d"> 2061</a></span>&#160;<span class="preprocessor">#define  CAN_TDH2R_DATA4                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f372328c8d1e4fe2503d45aed50fb6"> 2062</a></span>&#160;<span class="preprocessor">#define  CAN_TDH2R_DATA5                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae96248bcf102a3c6f39f72cdcf8e4fe5"> 2063</a></span>&#160;<span class="preprocessor">#define  CAN_TDH2R_DATA6                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l02064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga895341b943e4b01938857b84a0b0dbda"> 2064</a></span>&#160;<span class="preprocessor">#define  CAN_TDH2R_DATA7                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RI0R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41f4780b822a42834bf1927eb92b4fba"> 2067</a></span>&#160;<span class="preprocessor">#define  CAN_RI0R_RTR                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga688074182caafff289c921548bc9afca"> 2068</a></span>&#160;<span class="preprocessor">#define  CAN_RI0R_IDE                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d81487e8b340810e3193cd8f1386240"> 2069</a></span>&#160;<span class="preprocessor">#define  CAN_RI0R_EXID                       ((uint32_t)0x001FFFF8)        </span></div><div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga101aa355c83b8c7d068f02b7dcc5b98f"> 2070</a></span>&#160;<span class="preprocessor">#define  CAN_RI0R_STID                       ((uint32_t)0xFFE00000)        </span></div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDT0R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17ca0af4afd89e6a1c43ffd1430359b7"> 2073</a></span>&#160;<span class="preprocessor">#define  CAN_RDT0R_DLC                       ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5081739b6e21e033b95e68af9331a6d1"> 2074</a></span>&#160;<span class="preprocessor">#define  CAN_RDT0R_FMI                       ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20b7a72690033591eeda7a511ac4a2e"> 2075</a></span>&#160;<span class="preprocessor">#define  CAN_RDT0R_TIME                      ((uint32_t)0xFFFF0000)        </span></div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDL0R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44313106efc3a5a65633168a2ad1928d"> 2078</a></span>&#160;<span class="preprocessor">#define  CAN_RDL0R_DATA0                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73d4025ce501af78db93761e8b8c3b9e"> 2079</a></span>&#160;<span class="preprocessor">#define  CAN_RDL0R_DATA1                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52b3c31ad72881e11a4d3cae073a0df8"> 2080</a></span>&#160;<span class="preprocessor">#define  CAN_RDL0R_DATA2                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad637a53ae780998f95f2bb570d5cd05a"> 2081</a></span>&#160;<span class="preprocessor">#define  CAN_RDL0R_DATA3                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDH0R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dc7309c31cda93d05bb1fe1c923646c"> 2084</a></span>&#160;<span class="preprocessor">#define  CAN_RDH0R_DATA4                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga577eba5ab3a66283f5c0837e91f1776a"> 2085</a></span>&#160;<span class="preprocessor">#define  CAN_RDH0R_DATA5                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27a0bd49dc24e59b776ad5a00aabb97b"> 2086</a></span>&#160;<span class="preprocessor">#define  CAN_RDH0R_DATA6                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l02087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga243b8a3632812b2f8c7b447ed635ce5f"> 2087</a></span>&#160;<span class="preprocessor">#define  CAN_RDH0R_DATA7                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RI1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbd0ecd9579a339bffb95ea3b7c9f1e8"> 2090</a></span>&#160;<span class="preprocessor">#define  CAN_RI1R_RTR                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dcedeb4250767a66a4d60c67e367cf8"> 2091</a></span>&#160;<span class="preprocessor">#define  CAN_RI1R_IDE                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca45b282f2582c91450d4e1204121cf"> 2092</a></span>&#160;<span class="preprocessor">#define  CAN_RI1R_EXID                       ((uint32_t)0x001FFFF8)        </span></div><div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f3c3aab0f24533821188d14901b3980"> 2093</a></span>&#160;<span class="preprocessor">#define  CAN_RI1R_STID                       ((uint32_t)0xFFE00000)        </span></div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDT1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga964b0fa7c70a24a74165c57b3486aae8"> 2096</a></span>&#160;<span class="preprocessor">#define  CAN_RDT1R_DLC                       ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7f72aec91130a20e3a855e78eabb48b"> 2097</a></span>&#160;<span class="preprocessor">#define  CAN_RDT1R_FMI                       ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l02098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac112cba5a4cd0b541c1150263132c68a"> 2098</a></span>&#160;<span class="preprocessor">#define  CAN_RDT1R_TIME                      ((uint32_t)0xFFFF0000)        </span></div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDL1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e399fed282a5aac0b25b059fcf04020"> 2101</a></span>&#160;<span class="preprocessor">#define  CAN_RDL1R_DATA0                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27ec34e08f87e8836f32bbfed52e860a"> 2102</a></span>&#160;<span class="preprocessor">#define  CAN_RDL1R_DATA1                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea34eded40932d364743969643a598c4"> 2103</a></span>&#160;<span class="preprocessor">#define  CAN_RDL1R_DATA2                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l02104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80bfe3e724b28e8d2a5b7ac4393212cf"> 2104</a></span>&#160;<span class="preprocessor">#define  CAN_RDL1R_DATA3                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDH1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc2a55c1b5195cf043ef33e79d736255"> 2107</a></span>&#160;<span class="preprocessor">#define  CAN_RDH1R_DATA4                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d25a1ea5ad28e7db4a2adbb8a651ad"> 2108</a></span>&#160;<span class="preprocessor">#define  CAN_RDH1R_DATA5                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39212ea40388510bde1931f7b3a064ae"> 2109</a></span>&#160;<span class="preprocessor">#define  CAN_RDH1R_DATA6                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdfbb90b5ef2ac1e7f23a5f15c0287eb"> 2110</a></span>&#160;<span class="preprocessor">#define  CAN_RDH1R_DATA7                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FMR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eb5b835ee11a78bd391b9d1049f2549"> 2114</a></span>&#160;<span class="preprocessor">#define  CAN_FMR_FINIT                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FM1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga481099e17a895e92cfbcfca617d52860"> 2117</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM                        ((uint32_t)0x00003FFF)        </span></div><div class="line"><a name="l02118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d95ff05ed6ef9a38e9af9c0d3db3687"> 2118</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2839d73344a7601aa22b5ed3fc0e5d1"> 2119</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba7963ac4eb5b936c444258c13f8940"> 2120</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d129b27c2af41ae39e606e802a53386"> 2121</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0c94e5f4dcceea510fc72b86128aff3"> 2122</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d7fb7c366544a1ef7a85481d3e6325d"> 2123</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ff70e74447679a0d1cde1aa69ea2db1"> 2124</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657fc12fd334bc626b2eb53fb03457b0"> 2125</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6bc390ed9a658014fd09fd1073e3037"> 2126</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga375758246b99234dda725b7c64daff32"> 2127</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a98c6bde07c570463b6c0e32c0f6805"> 2128</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab88796333c19954176ef77208cae4964"> 2129</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858eaac0a8e23c03e13e5c1736bf9842"> 2130</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf03b553802edd3ae23b70e97228b6dcc"> 2131</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FS1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab41471f35878bcdff72d9cd05acf4714"> 2134</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC                        ((uint32_t)0x00003FFF)        </span></div><div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab5ea9e0ed17df35894fff7828c89cad"> 2135</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83304e93d2e75c1cd8bfe7c2ec30c1c8"> 2136</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ba1fa61fcf851188a6f16323dda1358"> 2137</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2175f52f4308c088458f9e54a1f1354"> 2138</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga791ac090d6a8f2c79cd72f9072aef30f"> 2139</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb4ef2030ec70a4635ca4ac38cca76cb"> 2140</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf015be41f803007b9d0b2f3371e3621b"> 2141</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga206d175417e2c787b44b0734708a5c9a"> 2142</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7209f008874dadf147cb5357ee46c226"> 2143</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58b4d8fa56d898ad6bf66ba8a4e098eb"> 2144</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93162a66091ffd4829ed8265f53fe977"> 2145</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2e0bf399ea9175123c95c7010ef527d"> 2146</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89ea9e9c914052e2aecab16d57f2569d"> 2147</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2df1f2a554fc014529da34620739bc4"> 2148</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_FFA1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16fa4bf13579d29b57f7602489d043fe"> 2151</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA                       ((uint32_t)0x00003FFF)        </span></div><div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1a0f95bac4fed1a801da0cdbf2a833"> 2152</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA0                      ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba35e135e17431de861e57b550421386"> 2153</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA1                      ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b64393197f5cd0bd6e4853828a98065"> 2154</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA2                      ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga111ce1e4500e2c0f543128dddbe941e9"> 2155</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA3                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a824c777e7fea25f580bc313ed2ece6"> 2156</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA4                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd571c9c746225e9b856ce3a46c3bb2f"> 2157</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA5                      ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2afec157fe9684f1fa4b4401500f035"> 2158</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA6                      ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d70e150cfd4866ea6b0a264ad45f51b"> 2159</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA7                      ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa802583aa70aadeb46366ff98eccaf1"> 2160</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA8                      ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ee7da4c7e42fa7576d965c4bf94c089"> 2161</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA9                      ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ac0384eab9b0cfdb491a960279fc438"> 2162</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA10                     ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacd7e79ab503ec5143b5848edac71817"> 2163</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA11                     ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7873f1526050f5e666c22fb6a7e68b65"> 2164</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA12                     ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac74339b69a2e6f67df9b6e136089c0ee"> 2165</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA13                     ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FA1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa571445875b08a9514e1d1b410a93ebd"> 2168</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT                       ((uint32_t)0x00003FFF)        </span></div><div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3ec1e2f9b9ccf2b4869cdf7c7328e60"> 2169</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT0                      ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2457026460aecb52dba7ea17237b4dbe"> 2170</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT1                      ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66354c26d0252cc86729365b315a69ee"> 2171</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT2                      ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087dc5f2bdfe084eb98d2a0d06a29f1d"> 2172</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT3                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c46367b7e5ea831e34ba4cf824a63da"> 2173</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT4                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga548238c7babf34116fdb44b4575e2664"> 2174</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT5                      ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae403370a70f9ea2b6f9b449cafa6a91c"> 2175</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT6                      ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33e9f4334cf3bf9e7e30d5edf278a02b"> 2176</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT7                      ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ccbdd2932828bfa1d68777cb595f12e"> 2177</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT8                      ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8e4011791e551feeae33c47ef2b6a6a"> 2178</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT9                      ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19696d8b702b33eafe7f18aa0c6c1955"> 2179</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT10                     ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89e5e3ccd4250ad2360b91ef51248a66"> 2180</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT11                     ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae78ec392640f05b20a7c6877983588ae"> 2181</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT12                     ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa722eeef87f8a3f58ebfcb531645cc05"> 2182</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT13                     ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F0R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38014ea45b62975627f8e222390f6819"> 2185</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e01c05df79304035c7aab1c7295bf3f"> 2186</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga083282146d4db7f757fef86cf302eded"> 2187</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4a1adc2e4e550a38649a2bfd3662680"> 2188</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0bfa15bf30fefb21f351228cde87981"> 2189</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5381c154ba89611bf4381657305ecb85"> 2190</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae224160853946732608f00ad008a6b1a"> 2191</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0c44034b5f42fa8250dbb8e46bc83eb"> 2192</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga465e092af3e73882f9eaffad13f36dea"> 2193</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1cb7ff6d513fec365eb5a830c3746f0"> 2194</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b8a688856ca6b53417948f79932534d"> 2195</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72b81011a2d626ac398a387c89055935"> 2196</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac178a6710aeb6c58f725dd7f00af5d5a"> 2197</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aee1182bef65da056242c4ed49dd0ef"> 2198</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe16c95f454da44949977e4225590658"> 2199</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb07dca9fddf64a3476f25f227e33e1f"> 2200</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf019423a4b07e564dfe917b859e68e80"> 2201</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ee508d40637a9d558d2ab85753395bd"> 2202</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga827a459cd51a193d571a16e1d38fac22"> 2203</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ecfbfd6f5e129d690f1cb62ee344d78"> 2204</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a0568e276f245e1f167e673a1f5b92e"> 2205</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb71599bae1e35e750524708ac5824f1"> 2206</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7589f9a62f9f5406934266820a265f3a"> 2207</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a0db2ff3fcf3ecd929d61e548905685"> 2208</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2161321c3b0857a9ca07bc45ac9cd1be"> 2209</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa85c1d5ccfd6241059822a3aadc1053d"> 2210</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d82ba565f065b4dec733d002c02498b"> 2211</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga199d63d7155cb5212982d4902e31e70c"> 2212</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac82d92ad6fb51b340e8a52da903e1009"> 2213</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa0a651933135336bc14baa3e0a56ab1"> 2214</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad2a1d8bb83dfcd9f13d25e8ed098b54"> 2215</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c9745bc78a65538cbe0fb0d09911554"> 2216</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F1R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf74bbd84aff2eb3891f6f6d0c418793c"> 2219</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2cb33663f4220e5a0d416cbddcec193"> 2220</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86d75200e9ead1afbe88add086ac4bb4"> 2221</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4dbe3b567fca94f5d5e4c877e0383d4"> 2222</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab74c1e5fba0af06b783289d56a8d743a"> 2223</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga163dda15630c6f057bac420a8cb393d8"> 2224</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd27041e24d500c940abed9aaa53910d"> 2225</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadfffc15f309b85cc3abd7439ea4b8c6"> 2226</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf2588b13464de27f12768d33a75d2ba"> 2227</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga979839e5c63f94eb294a09b74f5c09bf"> 2228</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f049fa606d557a8a468747c6d285357"> 2229</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43409866ee9e6ea1712f50679a4bb212"> 2230</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f86fb2f2080f513d8392d389cdaa1fd"> 2231</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c1b7aeeb196a6564b2b3f049590520e"> 2232</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45bad406315318f9cecb0c783ac7218d"> 2233</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b105deaf668c0e04950be0de975bcde"> 2234</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84fabcf9736d7ef78587ff63cb6b1373"> 2235</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga966d41aca2269fd8cb6830dbbd176140"> 2236</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a53cd0cf8722dc63b8ff26d4b0fa0f7"> 2237</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fb64b2b59f73045b3ead12ab1211b4b"> 2238</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad558faeeeaf748bdface31d4bd3ed5b6"> 2239</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab16bc53f206b1f318e5fe8c248294fec"> 2240</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42841c82744146dc70e8e679b5904e02"> 2241</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1f961b642e42faaaf495c9ec099c128"> 2242</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96670686c71a15631ec2f772973dd7d5"> 2243</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2d8b1a30c3a6ae1f75369abc445ab7d"> 2244</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf027c958889ab93acfb1b86988269874"> 2245</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32400e283bc0037da21f0c913bb860b6"> 2246</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb0467d664f27b3ca8ef4ad220593c46"> 2247</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c3e3090ab67a54830be208a628efd8f"> 2248</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85034e026be1af5e45e5d15537449e6d"> 2249</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ddfc083d58a190057fb67e4eb31136b"> 2250</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F2R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf17f4c3e553020ee893415796bd29d84"> 2253</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae97de172023462e5f40d4b420209809b"> 2254</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23008ac61893eb6a65ab9041c53a84ee"> 2255</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad559580b386d0c621a6bf7292c706e36"> 2256</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e52ca421788d68f3edb9a52434374dd"> 2257</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96a97a9711a0a53a7ee18907e95d8887"> 2258</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f73f1bd0d3246f27d7a91a620fb3cc7"> 2259</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72bf4a6050af614eb1ac85c76feb95cc"> 2260</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad484c083bc2023deda5840facc549908"> 2261</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d0e05e4824f05e2cf12b3d0a0b7f319"> 2262</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga022da7a86e8174aff1054eb1aef2c73c"> 2263</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedf715fa1ef43c8461408944e4aecec7"> 2264</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47960a79c582cbc9bfef85c411a2be94"> 2265</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8c6e3cf3a4d1e9d722e820a3a0c1b6a"> 2266</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421a366074fb422686461a92abd1259e"> 2267</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga178a0308db954b97818401be1f28a990"> 2268</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab60aef7e45f8d12777032321a33cdb38"> 2269</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0483dac5b6986246a3ba106fbeb8e3bd"> 2270</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga259b472c9c9f158e1701c8b8d5a940b9"> 2271</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23db612c79422bee815e437d6aaf5a6c"> 2272</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef9a469e877bfa29f4edb66730c43d43"> 2273</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4edc4a54cc13f63afe8dbe3aa37776a5"> 2274</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169f5fb3dd35ae2b048c8c05c3e202d7"> 2275</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0073b206235b3c33a9b831e5027e3bf0"> 2276</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga459caea38417d17c042e52ba38eb3c1b"> 2277</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0da8cd8657f6e67f1d86fc9f695bb4e"> 2278</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80c9ae7f2eca3db813737c49d49f2b08"> 2279</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d6b6c109e359e3d2a07e6626c2b4aff"> 2280</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c4d05997d8930291c8ab2bb19545714"> 2281</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5431f98aafd2a7f8158a335d65ebea1"> 2282</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad79345a758898023543bd5384be09758"> 2283</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaada8442f47c1fffb00c13e404d036122"> 2284</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F3R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bc065319a9862c1f5ca7326b790ef53"> 2287</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42e636521c72a20aa8380fe4fe150b91"> 2288</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga217f5b77e4fefb2d1135187ee2b5bbf2"> 2289</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7693dcf6c0011bbeb19e0413a5ce1f56"> 2290</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bffde5d3e1e2e75f4facc98903620f7"> 2291</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30ccdfd3676f314e749cc205ffcfe1cf"> 2292</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b2aa80397b4961a33b41303aa348ea1"> 2293</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b7072c9b829c7df660eb2dea05ee8d8"> 2294</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad016208d1aa9008aaba9a887a1e8b6fa"> 2295</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4f4f0d2b56860e36f7777ab397e8609"> 2296</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcfc2559b456c3af3804a22e0fb5c50d"> 2297</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7df8031e3a2f661b45fdbde58a26c6b6"> 2298</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d"> 2299</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95fc8c778ffa6deac5a202985fdd98ae"> 2300</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c4a4998f2ddc12771da116b1c20d765"> 2301</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fb6157fc48147e6c74ed348d156bfa1"> 2302</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadcf2a14e752519bf8a90129fb9d42b1"> 2303</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c5296c991b481548302478df85e477"> 2304</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657b8cda94fd736a4831ab4086ae746f"> 2305</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga435edc4b2055ac2d1c3ce616a9c1b236"> 2306</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa508de7087eb832ecaf353a4b6821ef"> 2307</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga643ceb9293665b8307e63ae0e1700d91"> 2308</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91f5887e884fcf423d680798f4e372bb"> 2309</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6adc9c7706f39f7c33760fe6b8c5d17e"> 2310</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7581186f0241f6db9f63a0a0db22919"> 2311</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43b4c084e802398ad265ceb69cfd7519"> 2312</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade732503a8d41e3f1bb338a2a8103bd2"> 2313</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7539a7f651425a757a549205544e508c"> 2314</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ec25e4ba3ebaf53780e2b8da63e4a3b"> 2315</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8268be8b5477f813c165e851acd41a2"> 2316</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga494ad7f35d8552b8494379916a987074"> 2317</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15bbe0d2d24dc95e10156c2541feb4c4"> 2318</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F4R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eb0d4d21c082c8381271ab146431993"> 2321</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91922c78bf92f051b8e8abbf9cc1f6e9"> 2322</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae56f77f869114e69525353f96004f955"> 2323</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga951a8213e55b01ecedcef870c85841e7"> 2324</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga453f90cdd0b520b7d65e19af3868d4ec"> 2325</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace348ba56c1f9676e5b605a6fe0cd52e"> 2326</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae99d36b50a16c38b2006fdba4683ddd9"> 2327</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d61ae4af9acc61476493b640cfb4745"> 2328</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89ded00ec0b6c0918b019457d6cf43f5"> 2329</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac658a1ced873fd9dff54833d8c413536"> 2330</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad06bc748776a78f008895be9e0cc7a1d"> 2331</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf612f239dcf45bd933136a5c8c5909f9"> 2332</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dc611a52acf6dfa1df7ebf867bc7e2f"> 2333</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1736bc2808a37aa82358fe1c36c963a6"> 2334</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d7ec466bbf196a41f6da2a7b506675d"> 2335</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad30ff7e7b0c0f7e56821ecbcd6fcc23c"> 2336</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga199bd29b6f3ff56150a9dcd71c8ea13f"> 2337</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga893837534cbc7a043fa995de4619e2da"> 2338</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga551e80c41958417cbcf1d0c53e4947a3"> 2339</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80d9a946bd39dae4b0a862cf21f262ed"> 2340</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5646609987ce174cf3b94bb4538172f4"> 2341</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga356faa77de97c61e9b5f6b763173a987"> 2342</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6b246b3df35cc1db06e8c809137562f"> 2343</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4882da3ee5be3aed3d5eb46923859674"> 2344</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e178aa8c6f98a866aaae511b9da86c8"> 2345</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a5ca327060530761d71362d39b2d364"> 2346</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeabe4836aed74af4adba72b2c7684a6e"> 2347</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8e7d74919e74723f7df71357cc994a"> 2348</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2b2b9bd5b397e58d57fb379546110b"> 2349</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb165ede225dc35a825647e5efcab437"> 2350</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7898b1f422424fd7fc0896b908748e7c"> 2351</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92d7e6a44e87911e9cc14f6bff854fa2"> 2352</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F5R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cdf98e317662e286ad2a3344ee516df"> 2355</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac814c424ed2ccc11645da6e62f3fb81"> 2356</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b0af1936dd43bd319614e3298fd28d1"> 2357</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga013f84e3f3f0e148d3a9a071ccbf6738"> 2358</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cfc330921811d76ed6476d6935e84e7"> 2359</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9aebaa8e61198240c1564ce73acb1d2"> 2360</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea331fb6273fda80a8f5a3dc8eaf6f4"> 2361</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc7dfaacfba6a42a17b16281f690f952"> 2362</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba0938e0f55773406fd59c2a0bd7c46e"> 2363</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9715c4445159d0068172309092e574e3"> 2364</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7de15e73395473569a447023dae53c4"> 2365</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39b60e0befdf681694bc4123b4b7f7bd"> 2366</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bc4598d0d603c802b7140f967d84e5c"> 2367</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8b4439ac4bc79ff74d21060ff533b12"> 2368</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d117ee64d9c1673f22f12f24bd481a4"> 2369</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf761c448bf29c4d93f4c2a75981fa049"> 2370</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87543e5b7c48580ca9925402ab6ca5a7"> 2371</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b9c39ec4649cd68a540c88c3c64d506"> 2372</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4992301536d388de215273769708b843"> 2373</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab21c0b793d7aff03497a95d5c6528ab2"> 2374</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1c4c5d06a9da5f853aaede3470b07f4"> 2375</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91214f1f7dbb4b75b0c425624640fd76"> 2376</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b24151a68c59fe0f3aa15e498fdc739"> 2377</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea89ef2e5c3dafae174b671c8e083d2"> 2378</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2acccf9ab5708116cd888f2d65da54cc"> 2379</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c0b9425117a2409b61032a9c746c2b5"> 2380</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a0d31d96e75ea32299e78845f584632"> 2381</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade5db4ad8b19580b895356fff66bb6be"> 2382</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4acec834c3eaf55af5e745d6988ddc1e"> 2383</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga923a0086ada8e09a9202338b588f27d1"> 2384</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga840d2b3f751753e9d21b2e23506e6995"> 2385</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8d28066798958e5730a95353690bcd0"> 2386</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F6R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb57fe42259bd37deffe11eded640c76"> 2389</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1de288e28d5547106645ecc5b0c47f2a"> 2390</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8662caaa28aee37b2689f55400b75c"> 2391</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4ccedde67989fcbaa84cae9cae4b1eb"> 2392</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45b063b3c14fd27bd63c03f878ac6cfc"> 2393</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32f8566fab72dec6d52ad7262e67cbcc"> 2394</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8636ecdacc3ca05d69e66737b7f2e7cf"> 2395</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb555ddab4853625c9b48b24e88d0dd8"> 2396</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1e7ca2d014d77152ff0e6bbb8d5fb63"> 2397</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe4dc5e57c209eb4d3c5ed94b3a2e897"> 2398</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa63ca9ec114f553d68e0b0d38ae57ff0"> 2399</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf3394a2675a7cb30556a40cc5b77c08"> 2400</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9c9c04edb492e48619de926196ab695"> 2401</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga070e91897e07ae11a9d2f60ff31e196a"> 2402</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3479321a85f1f55e24a1b56d13226a22"> 2403</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a998a2b37fde5207b286a58c115a9e8"> 2404</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga891ad3d341cee397d49fc982c509f7d5"> 2405</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4a70606f1b07a6bbb5ae4fe8ad374e5"> 2406</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1542ea54030e3052c8991b249cd0e504"> 2407</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e1a7c680bcfc57c6cc521cbaa0749d6"> 2408</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fba31d938ab3492c8855c26bebfbef2"> 2409</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga556f3b08cee839e038109e604e5bba4c"> 2410</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc41162219ed6f5be1b5ae7ba328754"> 2411</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f4fd5c28d2fd7475081b39b2b358c6"> 2412</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5eb9d0f3cad0eeea398f2ba5fd83cf2"> 2413</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3fa46e9d1fafcb3eb1189d6d43692cd"> 2414</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9168b4d12ddb654b397ce3ffb66af4c"> 2415</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga610fdf301fb1cff5af38f83b4e0c81b1"> 2416</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a3e033aae51ff31b75fb801599232f5"> 2417</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga868ae6fc3bbe273b44d250791a80df58"> 2418</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe08696e215f9e8f1605e60e4817dd8b"> 2419</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69b2dffd9969ff8658b45a7a2bb1c5ee"> 2420</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F7R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2217bcc5b82de25751d3984884b0e0c1"> 2423</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf71cbdd5cbe109fde119adb86d64f0a7"> 2424</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0a7a004058a6b10b5cb3374eb82dd1d"> 2425</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2224329373b490c8dd4f0c148ef58997"> 2426</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3574ea4882319ac08e0df065bdd3566"> 2427</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f63e712a9a57dacab2874dd695254d"> 2428</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22d969f17f8a25a63cb056ee2cb622d3"> 2429</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae89ec51b51c83c108880e361caf17ac"> 2430</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67fca99c67cab6713605e14d96a9df62"> 2431</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacd1ef8f0870bc5a5422a6bedbb61d40"> 2432</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf56408d9914f566396d64609830e2d4f"> 2433</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65947100832111c7fb427d1982f801eb"> 2434</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga175ed9cdbbf756ec76b9c6fb1f69adff"> 2435</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91af48b8cd11f119d257311dcf2cc291"> 2436</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7108bc449a6e328748dd8d2209b83753"> 2437</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc47acac1bb59603f58d9aef661d9334"> 2438</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b07b4ebfaac9e60d6042b1bff98ec33"> 2439</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3328e95d8ae911adc0e5dd4128f8161"> 2440</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga473e4917f35772cd08b06e166d6e475e"> 2441</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf40a4dd0979fb7ffba4b4192fe6dde5f"> 2442</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5854aa102655334a6242e43c0b25aede"> 2443</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga505dbdeaf89d103795046fb689b81664"> 2444</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga692f7a0bbc73be14e9d554394dceb176"> 2445</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a93f243e7acf3f749f2b6ec8ae7bc5f"> 2446</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68815c969c231268a63c8809a55bc866"> 2447</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7055881b4a6d9fe51e8dcfb99a546139"> 2448</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19ab918d9499635e8199a143833c6fdb"> 2449</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8360f2a2ba21a1b2f361d4330026edfd"> 2450</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga681e922052442801310265bab7356fc4"> 2451</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab12aa3a716a85bf96a1496ecaeae0cec"> 2452</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6774583920f7cd42976daa4cf389eff3"> 2453</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9990b9fd20bbe0ff114acace0cb47ad7"> 2454</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F8R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13cd870005a4712c3a8b9675a962c642"> 2457</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49082d55960382ded8b2f7235dd3b33d"> 2458</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdb99f376b40d3933ce6a28ad31f496a"> 2459</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cd97fc37fa6ffadbb7af4f9ddf1d014"> 2460</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5842614b55172086992fc085955168d7"> 2461</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga373c77cab88912e816a6e12195bd3205"> 2462</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5937607627dd44c4fb79f9063534e2b1"> 2463</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b6765194a47f1a6d7dfbf78e0b4139c"> 2464</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa79159b413994d12b593cc4f1b23d1fa"> 2465</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b959e903cdac33f5da71aa5c7477a0d"> 2466</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5de7f304ca7bfcb9e78c9c2d346d300"> 2467</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d5a19fa7032ef2b68e2feebd0db15e6"> 2468</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga943a685663474ed7aa509eaccbda2ffb"> 2469</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga668cb8a75c4166b5287a09ba98c8ec70"> 2470</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84727d6a0fdcb2870529d7a371a0b660"> 2471</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eb9c851eb03c49bc02f686aee490a28"> 2472</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ccc46770c70da8546bbbcf492bcdd95"> 2473</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf24b0628e89b2c27cb9e13b0492876eb"> 2474</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36b946c123c3c3f1cdbd1272db24c58b"> 2475</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab91129b8b7746111a31a968c1f1a8b19"> 2476</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19663b29868ae926896961451768d748"> 2477</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d8c89621a78de5177481d217bb5033"> 2478</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab265fadfeb8674b869264ad25bedcac4"> 2479</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga102fdb92fecd6aa86e5dbd2fea2b2e79"> 2480</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b73f4ab4941e6d920e75f7197ed025b"> 2481</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d72a1b4728fa13d4a2a3f7478f8398b"> 2482</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5826d272442cf9b69336172a039bc439"> 2483</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdb656881f89c0da122383403a816ce1"> 2484</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d8c536aab73553ff1913ba806be351c"> 2485</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fb8328cdbf23c9982b769bd39a24113"> 2486</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78861665c78657330f9fcfc17283529f"> 2487</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b2fa38175302b2d91f2b45ae16c5db7"> 2488</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F9R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930a17d830cb9a95a79531dac2220785"> 2491</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8671eac978ebea75e6345adbcdf78026"> 2492</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee3585fb5ee4081dffeb2a2dda1ce72f"> 2493</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807e831fafa69e9df65618de855ea186"> 2494</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddce646e28626a508b2f98c4f35148b3"> 2495</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ea72662e0243714ace5c0b48e7912f6"> 2496</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b08ddbc0bed91c6a1933e6485ded5e2"> 2497</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae21fd9c8c790d4bc229c7ccb6d99dd36"> 2498</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf1a8f02576caccfddc12f2ead734762"> 2499</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80a2594aaa275fd88225927e7115085b"> 2500</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db445a3214057317d84269116c9a3de"> 2501</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf09c1d038af593122315a878c15f608"> 2502</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12b2a29143ddf47eb1eddf76f9289cb9"> 2503</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga691bc907b71c30dffdf246c95240ac9b"> 2504</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8669ceaa46f5aecada88accedfb4dbb"> 2505</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35e8769a1e21c4cf3714667e07201804"> 2506</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7060a1863aa5b08ce8469001d46c630"> 2507</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf015fb7231bd315f82948019dcfc725"> 2508</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02c06b01abb3414394747a7cf8eac888"> 2509</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99a1a20417252e33a4817c0530745239"> 2510</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09c0f503e2ef85b3b6332ccbca7b0251"> 2511</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacab12d06dee3d6dad5fd7c56c23c70d1"> 2512</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c72a8d17db1de69086f19579b169c04"> 2513</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bb3ba674ec6c82ed108f6c0bfb2f854"> 2514</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba13bd7fa1e4c2eaef3de31d933cbc10"> 2515</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa72247fe16d8f777c26726063fa43536"> 2516</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32d7c1678449ff8f4e4b6f548ba85be4"> 2517</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga678d4a0a39b379db5c2e0285782c686f"> 2518</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6033aa5f4d140dc48ddb4a777583163c"> 2519</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fda159c684d7361094da1883473b544"> 2520</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83cf4080564c51a0123b97840576c0ab"> 2521</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga127c155bc5c5236f04cfdcf96ff66cc5"> 2522</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F10R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d5b5b7bc147da430d9c8fbe03679ca3"> 2525</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ed7be0180fd7096f10cfde27261ecc9"> 2526</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad099442eb6b71912a81d1f6fccbaec0a"> 2527</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4024c53b7b0cec550baed99ae92e3465"> 2528</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1859eaac9ae1220c752218e5ad526179"> 2529</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5683dc25f0aae9a802a5f57c88bec856"> 2530</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae83dd9ce8a2c7917e278ce4755f8f43e"> 2531</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93ad070c9f5abca3c9b9095e3a13db9c"> 2532</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd32db3ffec3536cd842e17c34c210d9"> 2533</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85673ce7a92ae8ca9a13ed2fb5574a76"> 2534</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d525825fe4bfc1d4ffccc21ab89a3fa"> 2535</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33336e283eeee9b77f1f289d77f2304e"> 2536</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf74ee01e72b3de69d6e8fcc092f7461"> 2537</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ee416ff22b47bb289bab34afbc74f19"> 2538</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97a8d8586c64910b0f6c09fef44c4ea7"> 2539</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e8e43adc56ba1e593b97e062c79075"> 2540</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa64a0b16c073b51cb5e90b94c638fd95"> 2541</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65f5cc396cfcf3bad71a71326e64f7d9"> 2542</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga424940f535aa9a1520e25df53673d01f"> 2543</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166a4035770c58147d583c3dc571d10a"> 2544</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga302214ece439e8913b47949bd07d118a"> 2545</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB20                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9abe6ae1dcb2bd140e7e28d37fd8abb"> 2546</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB21                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99063956b41c4dcf6c78cc29305b1cd1"> 2547</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB22                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81ae64786c3a83bdd21cf72c560c7c1e"> 2548</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f9083faf8395701c892814694b45d2c"> 2549</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB24                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeb6942affe306b407940fdf01534e4a"> 2550</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB25                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4ee946a9614316f666852bc266c1f7"> 2551</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB26                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99153cddc8fc7e846fcc44383936541f"> 2552</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB27                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e2ba1740577246368e60d94fd3d7c69"> 2553</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB28                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca062686821fba26a0e5e5b0a6c5b855"> 2554</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB29                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8981f420ef4c8fe1976a09f27a9c13f1"> 2555</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB30                      ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0424bf38917058b166a8bfd861d22b40"> 2556</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB31                      ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F11R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad059cc9b2fe5634b9330b44c37dadf06"> 2559</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad74b116cda63fcd1a662c4de835616e7"> 2560</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e05bb0c2a5bdcebb974f7dd409724bc"> 2561</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17242aed4365034dc660ef9e8b9f1bf"> 2562</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga450dbed19882423d70ed7606aada2453"> 2563</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7ace73f2d3db1e2a1e55257d210fa04"> 2564</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1459d395a3b08a948c3f5002e0914516"> 2565</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30fc2236c2a18b7cb6e493fad36d8efe"> 2566</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74ab4a6f6b5a751acda410e0c39b87af"> 2567</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e69f7001534264fd027371fa188ac52"> 2568</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e858dd29f741910c8ed8c512cae81b1"> 2569</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ba167c6cd5bc080065430e24c3a866"> 2570</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4629ab1e8632c82f3fb2648a574963b1"> 2571</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga833c408a165cc4ac87a242c08d4ba9b9"> 2572</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfecd6bbe1a15cd341942d1840b476cc"> 2573</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf50e1747d1d9369b7b22c5d591ae82b9"> 2574</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603d63333a621594a15696cb03f59eeb"> 2575</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb361a00177e6aa2ee19aa5a2d1781aa"> 2576</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf111110e0f5dbda31962f7732e3480c7"> 2577</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf2c4828b07b2b315d27b382818de285"> 2578</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5afa52941bb68a03ec9804b817d5a90e"> 2579</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB20                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac042471dbcb1a32ce161f38a144ac5aa"> 2580</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB21                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac46f233c9692cb2a2e246daf6547a38"> 2581</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB22                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8b379e3832482f2b18f01713d3338d5"> 2582</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60eabd8db9ec6b439d60dbc2374ce84d"> 2583</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB24                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga351a183cfab10d3daab415c85cc16203"> 2584</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB25                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb854a85c7a575a45cdade37efb4edee"> 2585</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB26                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga131776c359f81500d3d2a97535d7e718"> 2586</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB27                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga680d7e4c7ebc431a8c72c00e9f110563"> 2587</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB28                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c1fa00ee18804c169541d18995dc3c1"> 2588</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB29                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec35d8d1097816c5ef8e28ff61469669"> 2589</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB30                      ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96180b8c64aabd33f016fb97ba152f07"> 2590</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB31                      ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F12R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccbe3637fb55f28496ca7f692a69f6ca"> 2593</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae625d21947ae82cc3509b06363ad0635"> 2594</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9de7cc313f2b6b16a564b13b1bc30157"> 2595</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac039cc1ce2281cf10be62cbc44748f5f"> 2596</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc3a35b6f6b3a46c176398ec322fd6fb"> 2597</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d005c10fe75169336104c3155294000"> 2598</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51256bfed734a95da3e7880e279432bf"> 2599</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c967f124b03968372d801e1393fa209"> 2600</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga592f9953deeb56888144c72060d04e24"> 2601</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d1613eac2aaeafda711cf3308ccd44c"> 2602</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b8594ab0c5d9124accd2d6ca85cf4bd"> 2603</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4025ed76892f23e5a63d0d8ac6a2be5f"> 2604</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2e318cc14828c118bd40d982922e14"> 2605</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e0ff698b5e9f3f99a421166611b041d"> 2606</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b0666538a7646ddc0fcd882a261f5d9"> 2607</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga846d84b3d53e305b093198379f442528"> 2608</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7940c0898c2ef1d9f829bf1b6b5fcf3"> 2609</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bdc7bd4dbad1f8e3bb622343bd7c522"> 2610</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c870a6fbae41b4f1c6d66ab690789d6"> 2611</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e179b38460e47b81616c46a5f356f8"> 2612</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42e298d4d97c98cc5149bc552a598fa"> 2613</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB20                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga318e2a6ae62d5172dcdb45e011d5e0c4"> 2614</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB21                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90e95cb0020289335acd5d7f4b62a880"> 2615</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB22                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e2720e18fdff00c9fb75d5136e485dc"> 2616</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4a87123ae5ff76992162152fbb4c92a"> 2617</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB24                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9582717e16455f97c7dff65f7beadd6e"> 2618</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB25                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf15e362beb5a3b733c08c8c2ab81efcb"> 2619</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB26                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d600a7a39c7069c216db511d3a5d866"> 2620</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB27                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9a6addc248c6db2118d1ce6e049d331"> 2621</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB28                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d3a46845cd9ca6670472aae2aa2ebe"> 2622</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB29                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa06596dcbb545fbeea2ec20f629d9555"> 2623</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB30                      ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac441b11b1be9b3608b9a09c2b8069722"> 2624</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB31                      ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F13R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa20d063950ad122a1965527a17d93c37"> 2627</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf60decd61c8a8dc9e4342de8ad67ea76"> 2628</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7863b3af06385d0e9037c57a5d2091e2"> 2629</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga043282b30813ce88dbdb320936ff6aca"> 2630</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bbc9e9866f20d9d2f3cea1c6777c673"> 2631</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga885b36e017b013ab6deedd91d9ac2c66"> 2632</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa389b53582e5cacf326fff4512626d68"> 2633</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad09b75feeda08b16962db7da6a32dc9b"> 2634</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba75675c019979882ecd8c6ef82d7a4"> 2635</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac579473f666edec0e0fcce278b642a9d"> 2636</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14640c225c434428ef1870f462eb9bbd"> 2637</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d8c9f5879cc4e31fe2e63f82febbc69"> 2638</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e0e3cfe033bb34f62312cfe47d1b84a"> 2639</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93d91a28c1ffca3f72f10e0b44040791"> 2640</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga355b438a5abccec89e13bdd00206b36f"> 2641</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89b23d147d2c040eb2317633b3ef46da"> 2642</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d184cd46306fe24b46087a90e8f8f2"> 2643</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga151a0e903046edc92bddcd0ef4a23449"> 2644</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e95e6d0d060fb2cfdf31e1b5fdfe3de"> 2645</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e0fb1cf032c57f954dd2679a05f8115"> 2646</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb775bb1ded6a8f55f2a0849bec2eeac"> 2647</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB20                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8743dfb60255d98911ea66605efd3b2f"> 2648</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB21                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54b067c38f3be3ad6041ea12fec15700"> 2649</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB22                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00fe1942d9a8767a76f139bd74eafea0"> 2650</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05db1c0a2e6e051d616b59f386dc7b1e"> 2651</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB24                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66dd0da9fd8ef27b30f1ad56a9982caf"> 2652</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB25                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3b8381bc6ce5ab107cc1a92e565387a"> 2653</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB26                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91c99de5ae099ecdee50ebd62e552df5"> 2654</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB27                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83713f9e2c3c90f001ab378d9ca1f488"> 2655</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB28                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga050fb1e9555d0d24f81682e194677684"> 2656</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB29                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga761164856a25bc246396c7c82fdeb447"> 2657</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB30                      ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a750d71e94876d2f6e73a0e8b7217b2"> 2658</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB31                      ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F0R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34282ddec559ecea4b613f2430334237"> 2661</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f23fc3814e0eb6af35c01e22c5dc6a7"> 2662</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ee32b6ec44d763b4364fa032d3439c"> 2663</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7867b1d377088c63cdcc615932101997"> 2664</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37fc5c9115eb669f1ac493b1c7296250"> 2665</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae04b27aad09a3027f20a4eb48884c463"> 2666</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae58d87c9513c11593041c3d43b955e8b"> 2667</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03a6328d408b8015bb472c76f96a4dd8"> 2668</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92fd1acf48665f966b670a0457456deb"> 2669</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa853cff5493c4e857b7bb1ad28678ed4"> 2670</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa43bba65dd777c71e07130fde3fa6216"> 2671</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9077b9c35c6721d2a0e090a42af0eaaf"> 2672</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23af8df7d4e843a6e196b1542421ef45"> 2673</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fe7776af3adce7d203aeb16d55d86d4"> 2674</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81168efb90a776e44a96d1fe5e3b88c3"> 2675</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9708e7cde70a19e8e8fa33291e1b9d5"> 2676</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2f2154c3030cebcfc3f1e4aed74fbf1"> 2677</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae87c14b75911aa0a9d0349d02d342711"> 2678</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd7859cfc05300f68b175f520ddc31e"> 2679</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaea36db8fcada46357137efeea256457"> 2680</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57872dcfea1f8a56170640842edf9c1a"> 2681</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc01e7f26d0e85da93ca78d0d71a4fed"> 2682</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07d8c3c8c3eb3c97b5979388c548e2fc"> 2683</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade31bd75624afeaef9b5ab45a5057db9"> 2684</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa78ff8fcfe0f14655aaf94ecc92d7532"> 2685</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad577ebd9a8cedd1b8b13d5a41d2fbab"> 2686</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab814105bcd2a2c636c26197b21ead2b0"> 2687</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea82daeaa71ecddb187613df9517e51c"> 2688</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef5036edf5bd310e5e06f3ea5cb818a2"> 2689</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0c2db96ddbcfa1b838c283e20ca554b"> 2690</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5afb46a2d4ccb3f28e8579b26e2b2e2e"> 2691</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ace83e798931f35c123507e1ef59fbb"> 2692</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F1R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ea3c5d8ab8962d9cd0e2b067167d3d4"> 2695</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfa5449488e7330d8f11f75fcf3e75cd"> 2696</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe49a3e224459f1bd9b3279ebfa8803b"> 2697</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77cf2217ec29e2043bada827249dedd5"> 2698</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf35643f0148ed0f93e3ba52e95a4cf6b"> 2699</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae08798adabd9cc0fb2b07eaff6444878"> 2700</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06659c9a418d7f4a8729d87bc397be23"> 2701</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36bb9ca8dadd6714052f8d31cb01cb7b"> 2702</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d400044261146be3deb722d9cf3d5c1"> 2703</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3e5769ea8faaed16c6cb2ce979d28a9"> 2704</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga915236a6b5081c2c30bd4d49144bc463"> 2705</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf1aa2e62d4eede199196f81795d309c"> 2706</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7db0ae3dcaab35e4c496c8a800b5c994"> 2707</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02cdb71c56a5d9994ecd2dee668c7184"> 2708</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac66691ca840db6c861460d311a942a87"> 2709</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcdd57022e26859db1f81f2df08c8725"> 2710</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga211795b36769a0b87044f0d82a7a72b1"> 2711</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8c427731f33c76fad0873bb29a4b4c"> 2712</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10a3e6be9968b8007562e7afe6b3b342"> 2713</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aac6ab4bd4cdeecbe621adf1d11b95a"> 2714</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30140ced3da0d0a526c4f4f5881987c1"> 2715</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49f36aec2e851ed18c5a382a0708bbcb"> 2716</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99ccab06a8a97616a2fc3e026f36351d"> 2717</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa408889ff6478d6558d4c53c9114bde"> 2718</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga032dd8dc11aa9013cc0e824e31932951"> 2719</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f29020524ec6403a40de4e260a2ea8"> 2720</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bb51cd27fea671be51a59ce7a83008e"> 2721</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga085c38b511aa4895b6c939a06070c916"> 2722</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe299378c771da8d7d8e72a6f6e41f7f"> 2723</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabc8bef79b09bcfcb0df6ba467ed906b"> 2724</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc4aba2c95f27229987d9eb4cda9890c"> 2725</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21cbfc217d67062d265753964c871065"> 2726</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F2R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36964e4bf6aa10467b3d95781da56814"> 2729</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d0541eb1a4f8ae0afe429ac0757de6a"> 2730</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14fd5aff8767df509b396190ddf7fa28"> 2731</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7283e2a71983078144fa9a8e5ae563a9"> 2732</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeba1324d32b084c477a0ece7b904a4cd"> 2733</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a367cf9f2f7e604e9f5e30b5ed30779"> 2734</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b92ac9785e2f7c890130e9b7d792c79"> 2735</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac969a33d20353d5cd7fb317f5fa71138"> 2736</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeaac84fa5eec0173c531e9940327f86"> 2737</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga532413ea309fa031e65397a5b31ac92c"> 2738</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360e02860472400a9000ef2fc8ba7bb1"> 2739</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c917a5b5e1a010229caaa5b3a41d7a6"> 2740</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0956873246e63b41c0a640bc8d117319"> 2741</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53202218de27d073d577c27427fe0cbe"> 2742</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga960a1ffd4b153168494d91df69e30742"> 2743</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc81e9ab9ab926d1ca30c5b6060a126b"> 2744</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5f9a5279398454a3a2493b3e1783f52"> 2745</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0275ec7527a223a33289118f9e0a2edd"> 2746</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34028a240868ca7dd365ce98e31e84ca"> 2747</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807cfa122b6c74d85fdab233dd9ed502"> 2748</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1187f1ab7514c90af34b44eff80858fa"> 2749</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacecb18e779a44989b724901f6c2af84f"> 2750</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f2a6017895d8d139dcbc3d0e6e69e69"> 2751</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaceff2f283cbd4935ec5d45ceaa18efe0"> 2752</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3086667a209f91ed6d6b496b83111044"> 2753</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba"> 2754</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51498379a1e3b81a83bf8d164c4f7e5e"> 2755</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1f78e7c530a3ef26d44b9353fa9ee36"> 2756</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e30d0e50fca346ca8cb427a6c85f9dc"> 2757</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77586d252cad5a0a866b1d9deb6835ba"> 2758</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a10903e507b35b7425b3ae98a8c6800"> 2759</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac34bca92730b6f7cd0de8af1a2d0014f"> 2760</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F3R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46730b7e64aa771087b6c9d5deb273e1"> 2763</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb12b61624912b90382a4ad95281e7f4"> 2764</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6621759dddc575c01f5bbaab43d1f04e"> 2765</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29d052fc2597171767d8cf5d72388ad5"> 2766</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga731e9949d77054ba176340652083ad46"> 2767</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93c52f51fe9eefe7f0cf094522a592b6"> 2768</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad675c2d3f72d8bc42e0f3088ddbcc3c9"> 2769</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1734cf6a5a72d403cd043eb704246c85"> 2770</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97d82554ce38567e44cd87ed99175928"> 2771</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga505f85fadba4397e6d9a241bbc9229bc"> 2772</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb635843951fb42ffeb776d8564d7e14"> 2773</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5db557239646008004286de15847ced4"> 2774</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga118b2044dae4c93c66aaa4f28c5b695c"> 2775</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c041a2b8162a8055a1894d0a0b3d682"> 2776</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb6e0947fcb7594d12dcbca38d60c9f8"> 2777</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dae8addc6fa59e824e1a67fc8c91ddd"> 2778</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga992795c5e0b3b8a8c5d4d6e9eceb7366"> 2779</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1637eff70416eb85d5d2a54e1f5d412e"> 2780</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bbfdfa29b84ea60e67d41f775c6ffc6"> 2781</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga827747e8cc66e4dcd22498c59e45c776"> 2782</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe0bb6919615ec6311e8c39f62bca618"> 2783</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c3e4716d3e52ec99451a942dceb59de"> 2784</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffefb44a948d36dcd94248f63aa68d2b"> 2785</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ce25d44a38f520b4a93384d6f5ac40"> 2786</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fe1ced752dc811f9418181275c8c3fe"> 2787</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fb2f469246193f6fc9e4ade42192d28"> 2788</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae85be7f7d7a9ddb8a60edb30d2a5727"> 2789</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga850c21b26100c68b9cb57608c0249543"> 2790</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ec6ad2ad1b6115496adcb3e66fae25"> 2791</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4fa34cc998edfdd1b3db93395ee6500"> 2792</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f4fea5ecec28e7f47647067b75cb24e"> 2793</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58a154f4d0cb787f23429b3f7cf70fd6"> 2794</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F4R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97250d3eed2504846f39c50dce71c9d0"> 2797</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga145e11678ee6062df5164894ad8f80b1"> 2798</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d19193baf5412ec2e38822d062196b8"> 2799</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94b8b1428b640932aced6446f8b41f83"> 2800</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93164ec00412eb5eed168e8a30557f25"> 2801</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04e44c5a14e44c20f3b81044a915db13"> 2802</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37e57dec99c33f462a2dbb6273df2f57"> 2803</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6c7d3ec0375e356192583142f7fccca"> 2804</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad33f7d788aea161826a86bc2c5567450"> 2805</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab998448b0bd20ff6384c26ad9e6baaf"> 2806</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8794112fcbb0dca0c7d0316ac8725e8"> 2807</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d22e782a9ca087f99ab9f53b2626aed"> 2808</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8d5c2635a62bdfa6e3a5a12b127fc8"> 2809</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad491689799985f0c8f17b270cd8873c4"> 2810</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1b80d40d87204de4687735de852f47f"> 2811</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0994b341ba8a73b950f01d83d012780d"> 2812</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ae8b77d791ba7403618989a77e62922"> 2813</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc116988117a7e7fabc722855351d257"> 2814</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07b1fc6ee0dc4cc892d69ed496b59007"> 2815</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa58785812f0d3e73a657426b81f0b78b"> 2816</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga363da353073d7ee6421cf171688ef52b"> 2817</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f22695359aa9a1b07763aef44a9a1c4"> 2818</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0f8c1ef382225198407474f2b7fa073"> 2819</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9476c54044db3182ee789e9df1d1aa19"> 2820</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73158a3669d2ef96db84e4f196d040bf"> 2821</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d36fcf8e08c76597a7b2c05e831f98"> 2822</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa683635426f418ead45032c25e0179ee"> 2823</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23c77145ea84805a785b49c0a7f31774"> 2824</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18492e954ec07174a1b140104062f941"> 2825</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf94626a8450c20e241ad6298660ec23"> 2826</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d7da9aa234705aff3ddc9845b1589d4"> 2827</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70293ff8a71e353d84a3da134eb427d9"> 2828</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F5R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17b264aaa84a3c6ab5a35014eb5dfb09"> 2831</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa871f5bc692996efc8c1bad1d08b43c5"> 2832</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf44a72156023a5889a1c22d77e188e2e"> 2833</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d8828885a79299bc65c2011f71240e2"> 2834</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfa978108927c827e3021499a20d0372"> 2835</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3b3c48011935170a9bd120b724030fe"> 2836</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56cf7f6d0bf48847f3d8f72777774e58"> 2837</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cb8a5551d90c8d79b09b4d82f3f59c2"> 2838</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423b7b77bfd5dd6791f1b1dd16e9807a"> 2839</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c50420a128a70341e63ad23b0bedba5"> 2840</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga392844657c800d2e16e7916ed5fb9891"> 2841</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb35a3bbc447c46929643115490e250d"> 2842</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga974bae58f9819eee0377d709c985bcbe"> 2843</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2823bb25e138cc52d11b154456947ab7"> 2844</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98cf223bdcc1a106f7573b57f836f9ed"> 2845</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26bfd14720495dd180f1524f2fdb3743"> 2846</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b457c721dc855d05b2f353c22a83a7"> 2847</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc89534aaf3f810a2151b04b0086717"> 2848</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga070940536728fad3c0e5336926131b4b"> 2849</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddf2e4aa8107150a86d37ce03a0e1c0e"> 2850</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1788704faad47f1d45017df41a35f053"> 2851</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11c4aeffb6646643c412e19e6f5cc015"> 2852</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef348c2d37f96f5e5324368f90c80d42"> 2853</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga398d842cfcb2d441d999e1407fc54f83"> 2854</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6575f8d4d154e2e8342b3f88352a9d52"> 2855</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9e6ad77b1d8ac7303e920658aceb354"> 2856</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga911ade78e30d1a037d35dda5eb7cbd4b"> 2857</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49542b9334bc4917e25d6808c78787d1"> 2858</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga255da64f4a66ff888f6633d6e51658c6"> 2859</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8335d23f9fd156f40dc7fd63ba6783cb"> 2860</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf81786b7519b39f705729de2c55e4faa"> 2861</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f7122b0ad8cb4fc1797d0dbecbb4a05"> 2862</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F6R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71ad6452660daed3d6c436533a25efc2"> 2865</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9e24abd8d2f0775661415b6565f4f6d"> 2866</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6dc3f6ce4dde435743aadbe17cc78b9"> 2867</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1f5163490dffe1f4d7c635458359c2f"> 2868</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89e9191d214d05f4d90fbcd38daa73e1"> 2869</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97d29588281c546d98e09760cc5ef593"> 2870</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53f5717aca9932255049b133661765bf"> 2871</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ec93958e936379d891bc3450dba3d1d"> 2872</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f97c7eb9d6e69d589db38d745ae321c"> 2873</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga372ebb5d42d147d41688f7c0fcf467d2"> 2874</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47baa2c9c05c7c422a49994b8f80016f"> 2875</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d7665b118e98586c2a9b1900ce7292"> 2876</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5095a203d07244e75dd6deca125b4468"> 2877</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga533dbb10e8fce9aa6ec23573fb49c339"> 2878</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b95be922291e534609302c0c833f1f7"> 2879</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17301d50c7b6ad30ffc05ee2c63f6171"> 2880</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23dfb03247544122ed01472b8a31b4d"> 2881</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf8d35fbfa677fc446da68f4043b633e"> 2882</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c81a1972ec8d87421c6113bb9747c3e"> 2883</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11ea1bd4bae8b27a5fd73d210eb83d39"> 2884</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c48dcd1ac5e23827813ed695bdff0d1"> 2885</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd115d29d9f0a8fddc13a32c013af26b"> 2886</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3f116b2e31dd40bcdd6617fee83907e"> 2887</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga090da76d2d9379dbfc54f7c3fcf69fe4"> 2888</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9c8a59a8065400f4a75be49a78e2a9e"> 2889</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3854a1a11c72e64d3c4722494f463421"> 2890</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b5ceb9d7ae0c6e34490b8d8659919c9"> 2891</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac01a4accedd624ceccf8f8976a043177"> 2892</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc2d754207055a5a87696eb1bb7d8cae"> 2893</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga471631ee112af3bde77d848c22d743ef"> 2894</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9574ec7dddcea6b80368778c01f62598"> 2895</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64bcb159347ad8e2a2609ce89ed030df"> 2896</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F7R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec0803330590bf9aba9d09342034b2c1"> 2899</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c633d4cbfdf79f09ae1df5e75c98439"> 2900</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31a0c4ece8b73760ad295344b8558ddb"> 2901</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe2fc15309540b87538ea3e8460d8d11"> 2902</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac81d4c021f4579021ddf9485472a84f5"> 2903</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dd6a00bb403a3e19e66c68f5ee308e2"> 2904</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b5eaf37458d0426fd7f847775fd41e9"> 2905</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga780440ce173cde12fd117b519419424c"> 2906</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99ae0e27d14b42fef4551d83ee88b4ac"> 2907</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace90c0624446480421fac233739413dc"> 2908</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae60d566699df87580584ed496681562"> 2909</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6325b37cc369b92b2334e482dbe3bf06"> 2910</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace846d293ac11d535ee2aad17cf099bc"> 2911</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91b26397a75fc4c0124e84903d31221e"> 2912</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada2e01c05c216ba6ff4756d043297c0e"> 2913</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeef08aa6565ff24bd9863b4b8a9c2ff5"> 2914</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16c3ccb033b9541b57c338b9737f18dd"> 2915</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad898ca382f57efb1842884d46217245c"> 2916</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf419938e132cc1a0bf59a6c058e2c7c5"> 2917</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae991abb6f2e64443be7e39633f192aba"> 2918</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3738a42e2767c928de21a2f784ce6bce"> 2919</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5cb252582e6b7bd706b37447f71d6cd"> 2920</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae616e53b9d961571eea4ff2df31f8399"> 2921</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2049c9bb27af3cde01334b1901aa417"> 2922</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e69c2fd32e2c523c9e939df825fc605"> 2923</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga659cc84b9186e279c37e88b94e1c9829"> 2924</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43c9da5ad4c2d261858f73b779cc3dae"> 2925</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a1ea8d66ada6cea7268fba151c00d91"> 2926</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd6032652515423412ad73b8a004bbb"> 2927</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a991a0bb5a81748b091d6b96c59fc37"> 2928</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedae5e816af0dd734311bf44be7571f2"> 2929</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f88a239b8a39ff3343b1cfe70b06139"> 2930</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F8R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cfe399fb494ff6ab1d5b91258c42764"> 2933</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ca04b514b4d6a3b19619932513b8953"> 2934</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4c3c099bf7db702b7bf5f71cddaaec2"> 2935</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1e53037e7f7171d8a7358590f0e7420"> 2936</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51e2af45725e06538c4d09ad07296316"> 2937</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ee5e9d68190f0d41a5b8603d1933922"> 2938</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66c636150cfad43a32652dba3ded8383"> 2939</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fc81a4ee32f76ce3a6fdbb3fc49425c"> 2940</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68a36336242e8259c779f1c8f4544737"> 2941</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0014717b3c4c65afb7542308980803d"> 2942</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga315a7e30b95c05db01b7f56f4d825e62"> 2943</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga353aad2279bf6b72bd861f6c79253635"> 2944</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25193c4b44d05db08ba40f0e0f2c45e1"> 2945</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4469bfc90525f84d9d04d3a4996997e6"> 2946</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b17ebf3dd1e53d8417f955ebcf743b3"> 2947</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6db6c2262434fc76213a441d8ce2edf1"> 2948</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a1e1e9aa84af36845402d19236c1214"> 2949</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0a9ee665444a6b42e98e0f988d1ba7a"> 2950</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16cde37565a3d3ec3a8c41013df6f6f1"> 2951</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57ca000fea3be225ddf5f295437b6e36"> 2952</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad60ee9ebdce23be6d2adca113ca918e8"> 2953</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae186c9794783eb47b460532801afe43a"> 2954</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga106a5e5b8ae8d683fcec85b076688f34"> 2955</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1643a77c219a9b2706f438c5123bccc8"> 2956</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab21aa6ed09bed09347e07dbcbd0e9e93"> 2957</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8267e4cdc484abd75634469f9b255c5"> 2958</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga697d286473e81666c91f28e853aab4ad"> 2959</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga295c26638700a849ee3c6504caf6ceab"> 2960</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f8469008983b405bfc5855258f4f6e6"> 2961</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad18d894a75ebe73c0185d905cfb81dbf"> 2962</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccdf92a69572b56641ddd2967c034a7a"> 2963</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0636c9c9fd84e5e8d12e78f236f2a56c"> 2964</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F9R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1209cec0d1199b7f74bb2e2b1cca424"> 2967</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fd983be0f74b7f183261f21cd2f6910"> 2968</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e363da951c1191e733a8bc603cda3f5"> 2969</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabab5a59d405ae1684853988e95ab9844"> 2970</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b5b46878001f43618c726b3429e4b50"> 2971</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga582895a48cfeb8d7ecf6c9757ba0aa39"> 2972</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe18a44ac1a9c4cf2a6e94bb946af17f"> 2973</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae497ffa0ef246a52e57a394fa57e616d"> 2974</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4eedc431183ceae7240d11afc05bacfa"> 2975</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71d1294050a77f52ecd4b00568cd7477"> 2976</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5adc0ffeba391461d887f5d176a9b5bd"> 2977</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989f1dea5a35e78b08649ac699955563"> 2978</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b71e1b7db02ef8c5853534921b33aee"> 2979</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48cff2713910823bbf9c8aeb399d6695"> 2980</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e0057c4eb0f7238d2ec98ae0702ff3"> 2981</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc16f71c9ee3bc56be17f7488c1df807"> 2982</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3909a33262113171b7d4dc11fcf8c3b1"> 2983</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cead3f8d10075aa34c9446859356e2d"> 2984</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7730d43a2cf07a1568ed738a4f69692"> 2985</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b2f5ba8403cbd679694cf9665e2690f"> 2986</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca5a17ed59696ed0572b80767c4bef81"> 2987</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac318672024cefb98843d473cbb2d46b2"> 2988</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3523d55c8cf0a308fea4837b00f89abb"> 2989</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21d8d812323030dd39f417318c36b8dc"> 2990</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga065bba6dde8a5b81b42c2618204bf0be"> 2991</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade5290535026c192f7e94a4cb98e48b4"> 2992</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac7e7544d60c3084da344ee20ab6a760"> 2993</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae965845f1e45d1f45831be60829e63bc"> 2994</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63bbecf009bf6bd61dc9e8fe0603da73"> 2995</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga834cf606ef4b69b0c459b8cb9e836a9b"> 2996</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c833e07b7a842ba7425291f628c9a11"> 2997</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18ef7c7bae75406a267e6a333c549a9f"> 2998</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F10R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga616898121d5befed0eb5ab61492872f2"> 3001</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa24b6ba1e723098e55e4affc793558c5"> 3002</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b7fc9db4e77e216f37bf088d7b7703c"> 3003</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2348cdfff622628147e2c1df0a35363c"> 3004</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebde0ea1e0aaf38fdcf1584e9c9b2063"> 3005</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b5b32b71c86c6dc7040b3044be61af7"> 3006</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9df7daa799c7c73d9a56de5f92285aca"> 3007</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed755173b9d4375b40d73cab90396adc"> 3008</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a8d08fea6e7307f6d1d602e113a6d27"> 3009</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6aecdda55a484aa0e96c89f5d0f42aba"> 3010</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4da658bf0a044b327c5efcc592e0ebe1"> 3011</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6ec91db97da763ae1da98ef3a3f7fea"> 3012</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62bba82d177602a29448acf481a7f691"> 3013</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ce79aa37f7a175695fb910f986b7d81"> 3014</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf31488587e33ea32b60a5c21f3e3aff"> 3015</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8c7c289c07afb023bb3eedfe4d5a9b1"> 3016</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74258ab493246fefc21ddc475dcfda4a"> 3017</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf9f2daaa27f340a8cd4e64533f5caf"> 3018</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b8ad53931f4cb3bebb3f557d8686066"> 3019</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f0b00c508bddf59fd290091e738a340"> 3020</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb9db852d4bf1332f748a0cfc0063364"> 3021</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB20                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga616164fcd20341e4eed5b10a8fd2837c"> 3022</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB21                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae70893925ea53547e9ce780c0480587b"> 3023</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB22                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed74e80c74c6c5e12d26abbc0d923787"> 3024</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecb5b90d073107f3c5612379aaffa7ce"> 3025</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB24                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga678702522f87f63edfcad21194be3c53"> 3026</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB25                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4523c34e7f333636fade643b895b8f5"> 3027</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB26                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf0e55fcb496970abe8fea481561f886"> 3028</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB27                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e4683223d46d60897b2c46b02addec5"> 3029</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB28                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6df50371abf968f0638faf7e0bf76cc8"> 3030</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB29                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab294aa73a3fdfc60672b206bd57a1e08"> 3031</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB30                      ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2de1906dc4119b37b29bbe25e3e6dbe0"> 3032</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB31                      ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F11R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacad6560088b586891d446952bbd8fbbe"> 3035</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac81bc667cb0c63aa0448f6e0eb1d105d"> 3036</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dab8868637d6d6fb707b6a37a5989b5"> 3037</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga559246cfa4658a5adaa282e4a3b35dd5"> 3038</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga499aebdfc0c14b9c399698e28fde3e50"> 3039</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1613d097fe5b7107ff36f97a9263bd38"> 3040</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db1830185822d66619059a644d86ffe"> 3041</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab35bedade0c9f71455abfbbac2edee14"> 3042</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac79ac007ffed536eedddffdd2615c5f7"> 3043</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5900c2273c405ce35b9bd52b189c102"> 3044</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dad5ea347a6a928997a0a1c149369ce"> 3045</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9285109080a523012f27b3bdbabc6949"> 3046</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65cdf759738f8b0cb8c4c3231453aad8"> 3047</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24a40efa6debcdcfef0f7ab6d8b3eb04"> 3048</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa923634a3432436c4c84e65be1fd39d6"> 3049</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65bae4ee01f83fe051acee8ee4c8a10e"> 3050</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b6762f3642ce7a06fff58270ac9f53f"> 3051</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69c7d6a41708543278980035b64bd31b"> 3052</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d6d67020cbc5a4d5f0b7c5dc488aa6"> 3053</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07f4a8d606f2063be35b52e1fc5e4b58"> 3054</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c6e5b0076c31b7bee1c9aea94e11fb"> 3055</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB20                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93bf815d462dc3a40725f73e107e11f5"> 3056</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB21                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeebe934727476f5fde11c888c424c417"> 3057</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB22                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8324877e56a61c15119f2ebf929894cc"> 3058</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfd994c36da11529ac494df973b5759c"> 3059</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB24                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f3e9d272b625f7d6269057aee5d7761"> 3060</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB25                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5da4d794a9797d14536197679b7b2b14"> 3061</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB26                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9b9a815f36e7c2929f4313ca424c83a"> 3062</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB27                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf162471f4c070d13fa409d44467373fc"> 3063</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB28                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c301fd37e3fa27d3bd28a1f3f553e77"> 3064</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB29                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bdc4ba1d0e44ba4d7a03cfd3197b687"> 3065</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB30                      ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6525c1ff364a229c9ea1b353b11be8c3"> 3066</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB31                      ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F12R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5fd095552b3108c685514e78e43e52d"> 3069</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga450e88e19b2e478e73cbc5eef74a72d2"> 3070</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17875db304b98c38e627f7d7db339136"> 3071</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2960fee8bc56574e1b51975da7d2f041"> 3072</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b3b6f518fae0cb1123aa187138d90b6"> 3073</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39cedc414fa80ef987825daf32e11ac4"> 3074</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10aa07474c2e7cf7f2845d0d2b2bd383"> 3075</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga227ef5f36f6e03969cd952d62a3bc0a9"> 3076</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a946c991cee617b322ff9a372af3512"> 3077</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0ab582743e96fcd36662a9434b875bd"> 3078</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga854c2b7108e33d263cc8269648f8bbbe"> 3079</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ed3de0039e458bac5530d08c2e9af51"> 3080</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadad0db6fe916794156f773e98b524b07"> 3081</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7a50bd0de8b4e85d9e90c1f48ef7bc8"> 3082</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c5558cc37c62c5570a5e2716e30ed99"> 3083</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fa511d56f90a2ee10e44e56e378f7ed"> 3084</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77ae08ea078773a1aecbf74e89dc2a5d"> 3085</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a94ac3d4ba5c16a98fc04144ae3bb86"> 3086</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9070c9b9eec5dea6b5c4cdbaa1d5918"> 3087</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga758cacc8b96577bb3663da1fae36040b"> 3088</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80db4704807d6df4aaee2eebfcf5210a"> 3089</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB20                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3d3fb3a9b4b6b90139024bef933bc3d"> 3090</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB21                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24e87973f51235e81195d84f78489cb0"> 3091</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB22                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e917f2a362569d86a75a34eddce636c"> 3092</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6e5f2c5de8981fbfc152926fc8fb057"> 3093</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB24                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaad1149501e8f926a247aa532405c0b9"> 3094</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB25                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53538969afd7e43cc7fed4c400ab6f5a"> 3095</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB26                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74e04fa5d17a7cc7687c0ca40dd571ce"> 3096</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB27                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc1d97354c1649fa5ddc46f4271297d9"> 3097</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB28                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71b870003e469dcb24979e835a2f81a4"> 3098</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB29                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2894b732a9683d32620fb90b06ba9f62"> 3099</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB30                      ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab11cddebcb4e1ab70b7222a999d0c58a"> 3100</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB31                      ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F13R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b6865be0c757b49a250a537d73ae85e"> 3103</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18df9b2fd549b8991fdd9f8f94e7cbb"> 3104</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga034e8f5b7675ce34eb2792531c7e174d"> 3105</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf19767c0892dffb6eff8c5a3b0e254f5"> 3106</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad03b0ab4d686a1ad858f1ba4b679fff9"> 3107</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e37522978ae2e88c27f5604c5517d42"> 3108</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf6fff2ca4adf6e093a13b2db77adbb"> 3109</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabca970c306c9c9b576ef3424f686f324"> 3110</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae44e1d120c773c9dc26f418acf3cb6de"> 3111</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga891d1d97e1a57c4cfa1a714b61b083eb"> 3112</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb4be9c1da46b251c43c0aafe7b04497"> 3113</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47f5215de00574378a489f90eb11eff4"> 3114</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3bbd5350aeb18966e2a40e2dc4223e3"> 3115</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2d97199e363dd56cd9a455aec75ef1c"> 3116</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0731f4e60125130bebf88d33fd4ae3ca"> 3117</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1683c0cc3b3143a919f4dd59243eba9f"> 3118</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2ed74a0929c6d397c14f49f114f13bf"> 3119</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafde6cdff22bf29d31b5be1b309fe4dde"> 3120</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb873fa1c32fbf6c5a2f3be93ba2f2e6"> 3121</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf82a4dfd4d3c7a13232479be997ed1f9"> 3122</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7bf4384e44f002392339a71bc9c912c"> 3123</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB20                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7023986be02dd8f736e04e658844061"> 3124</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB21                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd059121f2a882342a409ebef8a96999"> 3125</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB22                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ef57f88bf1e6e34b0096013278926c0"> 3126</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4847de9f5b54fc5ce00e0fba69564d2d"> 3127</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB24                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c415fa87c556bd8a4fc0f680d25f160"> 3128</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB25                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20487222c41a08fe68b9ce58dfd52fff"> 3129</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB26                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0d5ca021778a6e84fd3c0ad8981255d"> 3130</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB27                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f0c8c09be20a14f29ab46d53dd712ba"> 3131</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB28                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26161b84a5fc507f959b620c8e380703"> 3132</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB29                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e753550a0a8547c7f64346e22925012"> 3133</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB30                      ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga305ac04b1c5198a4f82c78c570ce7f97"> 3134</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB31                      ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="comment">/*                     CRC calculation unit (CRC)                             */</span></div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;<span class="comment">/*******************  Bit definition for CRC_DR register  *********************/</span></div><div class="line"><a name="l03142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105"> 3142</a></span>&#160;<span class="preprocessor">#define  CRC_DR_DR                           ((uint32_t)0xFFFFFFFF) </span></div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CRC_IDR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0"> 3145</a></span>&#160;<span class="preprocessor">#define  CRC_IDR_IDR                         ((uint32_t)0xFF)       </span></div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CRC_CR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7"> 3148</a></span>&#160;<span class="preprocessor">#define  CRC_CR_RESET                        ((uint32_t)0x00000001) </span></div><div class="line"><a name="l03149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa59a490e24d6d3775e71cf03e347ff03"> 3149</a></span>&#160;<span class="preprocessor">#define  CRC_CR_POLYSIZE                     ((uint32_t)0x00000018) </span></div><div class="line"><a name="l03150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga684388729236be158fa8d084003d92ce"> 3150</a></span>&#160;<span class="preprocessor">#define  CRC_CR_POLYSIZE_0                   ((uint32_t)0x00000008) </span></div><div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga375d58bc44bffc8aac3da25e6f7287e5"> 3151</a></span>&#160;<span class="preprocessor">#define  CRC_CR_POLYSIZE_1                   ((uint32_t)0x00000010) </span></div><div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c5a6e8ab7464ff35f1e5f424b76c15a"> 3152</a></span>&#160;<span class="preprocessor">#define  CRC_CR_REV_IN                       ((uint32_t)0x00000060) </span></div><div class="line"><a name="l03153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92fda6ff4d3290ee41e59a13e2e8037b"> 3153</a></span>&#160;<span class="preprocessor">#define  CRC_CR_REV_IN_0                     ((uint32_t)0x00000020) </span></div><div class="line"><a name="l03154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffd71a81205713ba49123a7c4e7a7ef"> 3154</a></span>&#160;<span class="preprocessor">#define  CRC_CR_REV_IN_1                     ((uint32_t)0x00000040) </span></div><div class="line"><a name="l03155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62d72fcad54fe50ab75d2895d6e155f7"> 3155</a></span>&#160;<span class="preprocessor">#define  CRC_CR_REV_OUT                      ((uint32_t)0x00000080) </span></div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CRC_INIT register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa35e084536ff8919f5cd2a88ea86d8b2"> 3158</a></span>&#160;<span class="preprocessor">#define  CRC_INIT_INIT                       ((uint32_t)0xFFFFFFFF) </span></div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CRC_POL register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83c2b37901e5bf6a4b2bf599337c8c9f"> 3161</a></span>&#160;<span class="preprocessor">#define  CRC_POL_POL                         ((uint32_t)0xFFFFFFFF) </span></div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;<span class="comment">/*                 Digital to Analog Converter (DAC)                          */</span></div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;<span class="comment">/********************  Bit definition for DAC_CR register  ********************/</span></div><div class="line"><a name="l03169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd"> 3169</a></span>&#160;<span class="preprocessor">#define  DAC_CR_EN1                          ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8"> 3170</a></span>&#160;<span class="preprocessor">#define  DAC_CR_BOFF1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109"> 3171</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TEN1                         ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c"> 3173</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL1                        ((uint32_t)0x00000038)        </span></div><div class="line"><a name="l03174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dfa13ec123c583136e24b7890add45b"> 3174</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL1_0                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga265e32c4fc43310acdf3ebea01376766"> 3175</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL1_1                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa625d7638422e90a616ac93edd4bf408"> 3176</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL1_2                      ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e"> 3178</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE1                        ((uint32_t)0x000000C0)        </span></div><div class="line"><a name="l03179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0871e6466e3a7378103c431832ae525a"> 3179</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE1_0                      ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37"> 3180</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE1_1                      ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085"> 3182</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1                        ((uint32_t)0x00000F00)        </span></div><div class="line"><a name="l03183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec"> 3183</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1_0                      ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cc15817842cb7992d449c448684f68d"> 3184</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1_1                      ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fefef1d798a2685b03e44bd9fdac06b"> 3185</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1_2                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc83b4feb742c632ba66f55d102432b"> 3186</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1_3                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17"> 3188</a></span>&#160;<span class="preprocessor">#define  DAC_CR_DMAEN1                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbb0585e1053abf18cd129ad76a66bea"> 3189</a></span>&#160;<span class="preprocessor">#define  DAC_CR_DMAUDRIE1                    ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa65db2420e02fc6813842f57134d898f"> 3190</a></span>&#160;<span class="preprocessor">#define  DAC_CR_EN2                          ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd6f660a5f15262beca06b9098a559e9"> 3191</a></span>&#160;<span class="preprocessor">#define  DAC_CR_BOFF2                        ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8fc527f6ddb787123da09d2085b772f"> 3192</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TEN2                         ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73b4d0ccff78f7c3862903e7b0e66302"> 3194</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL2                        ((uint32_t)0x00380000)        </span></div><div class="line"><a name="l03195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9753b87f31e7106ecf77b2f01a99b237"> 3195</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL2_0                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac79323a6c81bfa5c8239b23cd3db737a"> 3196</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL2_1                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff"> 3197</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL2_2                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf24e48cf288db4a4643057dd09e3a7b"> 3199</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE2                        ((uint32_t)0x00C00000)        </span></div><div class="line"><a name="l03200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d"> 3200</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE2_0                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4798bf254010b442b4ac4288c2f1b65f"> 3201</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE2_1                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd"> 3203</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2                        ((uint32_t)0x0F000000)        </span></div><div class="line"><a name="l03204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8d952192721dbdcea8d707d43096454"> 3204</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2_0                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga860032e8196838cd36a655c1749139d6"> 3205</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2_1                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2147ffa3282e9ff22475e5d6040f269e"> 3206</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2_2                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0fe77a2029873111cbe723a5cba9c57"> 3207</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2_3                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f905c2ac89f976df6c4beffdde58b53"> 3209</a></span>&#160;<span class="preprocessor">#define  DAC_CR_DMAEN2                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803e3bae78ced744b93aa76615303e15"> 3210</a></span>&#160;<span class="preprocessor">#define  DAC_CR_DMAUDRIE2                    ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_SWTRIGR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd"> 3213</a></span>&#160;<span class="preprocessor">#define  DAC_SWTRIGR_SWTRIG1                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0e53585b505d21f5c457476bd5a18f8"> 3214</a></span>&#160;<span class="preprocessor">#define  DAC_SWTRIGR_SWTRIG2                 ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d"> 3217</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12R1_DACC1DHR                ((uint32_t)0x00000FFF)        </span></div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12L1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5"> 3220</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12L1_DACC1DHR                ((uint32_t)0x0000FFF0)        </span></div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb"> 3223</a></span>&#160;<span class="preprocessor">#define  DAC_DHR8R1_DACC1DHR                 ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7506e369b37d55826042b540b10e44c7"> 3226</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12R2_DACC2DHR                ((uint32_t)0x00000FFF)        </span></div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12L2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f66bd794202221e1a55547673b7abab"> 3229</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12L2_DACC2DHR                ((uint32_t)0x0000FFF0)        </span></div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7da94dc053e6637efb9ccb57b7ae481c"> 3232</a></span>&#160;<span class="preprocessor">#define  DAC_DHR8R2_DACC2DHR                 ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12RD register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8"> 3235</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12RD_DACC1DHR                ((uint32_t)0x00000FFF)        </span></div><div class="line"><a name="l03236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540"> 3236</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12RD_DACC2DHR                ((uint32_t)0x0FFF0000)        </span></div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12LD register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd"> 3239</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12LD_DACC1DHR                ((uint32_t)0x0000FFF0)        </span></div><div class="line"><a name="l03240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17"> 3240</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12LD_DACC2DHR                ((uint32_t)0xFFF00000)        </span></div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8RD register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d"> 3243</a></span>&#160;<span class="preprocessor">#define  DAC_DHR8RD_DACC1DHR                 ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l03244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae31631eaac76ebecb059918c351ef3c9"> 3244</a></span>&#160;<span class="preprocessor">#define  DAC_DHR8RD_DACC2DHR                 ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DAC_DOR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a"> 3247</a></span>&#160;<span class="preprocessor">#define  DAC_DOR1_DACC1DOR                   ((uint32_t)0x00000FFF)        </span></div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DAC_DOR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaaa39c1e82279918918b072fd56db04"> 3250</a></span>&#160;<span class="preprocessor">#define  DAC_DOR2_DACC2DOR                   ((uint32_t)0x00000FFF)        </span></div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DAC_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0"> 3253</a></span>&#160;<span class="preprocessor">#define  DAC_SR_DMAUDR1                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf16e48ab85d9261c5b599c56b14aea5d"> 3254</a></span>&#160;<span class="preprocessor">#define  DAC_SR_DMAUDR2                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;<span class="comment">/*                                 Debug MCU (DBGMCU)                         */</span></div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;<span class="comment">/********************  Bit definition for DBGMCU_IDCODE register  *************/</span></div><div class="line"><a name="l03262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd961fcddc40341a817a9ec85b7c80ac"> 3262</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_DEV_ID                ((uint32_t)0x00000FFF)</span></div><div class="line"><a name="l03263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga887eb26364a8693355024ca203323165"> 3263</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID                ((uint32_t)0xFFFF0000)</span></div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;</div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="comment">/********************  Bit definition for DBGMCU_CR register  *****************/</span></div><div class="line"><a name="l03266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga037c80fe1d7308cee68245715ef6cd9a"> 3266</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_SLEEP                 ((uint32_t)0x00000001)</span></div><div class="line"><a name="l03267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf511f21a8de5b0b66c862915eee8bf75"> 3267</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_STOP                  ((uint32_t)0x00000002)</span></div><div class="line"><a name="l03268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga107a9396d63c892a8e614897c9d0b132"> 3268</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_STANDBY               ((uint32_t)0x00000004)</span></div><div class="line"><a name="l03269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9034b6eb9d4dceadffc6a1d1959056c9"> 3269</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_TRACE_IOEN                ((uint32_t)0x00000020)</span></div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;</div><div class="line"><a name="l03271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1395189e10bdbc37bce9ea480e22d10"> 3271</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE                ((uint32_t)0x000000C0)</span></div><div class="line"><a name="l03272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d41a4027853783633d929a43f8d6d85"> 3272</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE_0              ((uint32_t)0x00000040)</span></div><div class="line"><a name="l03273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba3a830051b53d43d850768242c503e"> 3273</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE_1              ((uint32_t)0x00000080)</span></div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DBGMCU_APB1_FZ register  ************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae3c5b87084934a18748f5ec168f5aef"> 3276</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM2_STOP        ((uint32_t)0x00000001)</span></div><div class="line"><a name="l03277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fea6834f4ef9fc6b403cd079a001cec"> 3277</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM3_STOP        ((uint32_t)0x00000002)</span></div><div class="line"><a name="l03278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea6a1e90739bcf1d0723a0566c66de7"> 3278</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM6_STOP        ((uint32_t)0x00000010)</span></div><div class="line"><a name="l03279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdade78c3d28a668f9826d0b72e5844b"> 3279</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM7_STOP        ((uint32_t)0x00000020)</span></div><div class="line"><a name="l03280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e20246d389229ff46006b405bb56b1d"> 3280</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_RTC_STOP         ((uint32_t)0x00000400)</span></div><div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a49d5e849185d09ee6c7594512ffe88"> 3281</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_WWDG_STOP        ((uint32_t)0x00000800)</span></div><div class="line"><a name="l03282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada8989cb96dd5d6dbdaaf16e1f127c6a"> 3282</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_IWDG_STOP        ((uint32_t)0x00001000)</span></div><div class="line"><a name="l03283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae83fb5d62c6e6fa1c2fd06084528404e"> 3283</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT   ((uint32_t)0x00200000)</span></div><div class="line"><a name="l03284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga028ab68c446cc0573d7428cd486f3128"> 3284</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_CAN_STOP         ((uint32_t)0x02000000)</span></div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;</div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="comment">/********************  Bit definition for DBGMCU_APB2_FZ register  ************/</span></div><div class="line"><a name="l03287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eb7be194b6ffb258b9e9f5ed08a931e"> 3287</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB2_FZ_DBG_TIM1_STOP        ((uint32_t)0x00000001)</span></div><div class="line"><a name="l03288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a2c98b99d85fbfdf94b9d81a1e408de"> 3288</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB2_FZ_DBG_TIM15_STOP       ((uint32_t)0x00000004)</span></div><div class="line"><a name="l03289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3d13128d2d698508c1b5f1a4d1fa48c"> 3289</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB2_FZ_DBG_TIM16_STOP       ((uint32_t)0x00000008)</span></div><div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0e155f1b61cdbe5d873eb00ecbe3265"> 3290</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB2_FZ_DBG_TIM17_STOP       ((uint32_t)0x00000010)</span></div><div class="line"><a name="l03291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6a55739c399aba012219e03f4253fa9"> 3291</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB2_FZ_DBG_HRTIM1_STOP      ((uint32_t)0x00000100)</span></div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;</div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="comment">/*                             DMA Controller (DMA)                           */</span></div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<span class="comment">/*******************  Bit definition for DMA_ISR register  ********************/</span></div><div class="line"><a name="l03299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186"> 3299</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_GIF1                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680"> 3300</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TCIF1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c"> 3301</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_HTIF1                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a"> 3302</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TEIF1                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95"> 3303</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_GIF2                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2"> 3304</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TCIF2                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646"> 3305</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_HTIF2                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38"> 3306</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TEIF2                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17"> 3307</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_GIF3                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495"> 3308</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TCIF3                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1"> 3309</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_HTIF3                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10"> 3310</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TEIF3                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180"> 3311</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_GIF4                        ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a"> 3312</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TCIF4                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad"> 3313</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_HTIF4                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253"> 3314</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TEIF4                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd"> 3315</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_GIF5                        ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70"> 3316</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TCIF5                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736"> 3317</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_HTIF5                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3"> 3318</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TEIF5                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8"> 3319</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_GIF6                        ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058"> 3320</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TCIF6                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f"> 3321</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_HTIF6                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a"> 3322</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TEIF6                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd"> 3323</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_GIF7                        ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732"> 3324</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TCIF7                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb"> 3325</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_HTIF7                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31"> 3326</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TEIF7                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_IFCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122"> 3329</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CGIF1                      ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1"> 3330</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTCIF1                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb"> 3331</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CHTIF1                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29"> 3332</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTEIF1                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f"> 3333</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CGIF2                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09"> 3334</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTCIF2                     ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760"> 3335</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CHTIF2                     ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67"> 3336</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTEIF2                     ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d"> 3337</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CGIF3                      ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d"> 3338</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTCIF3                     ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6"> 3339</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CHTIF3                     ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067"> 3340</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTEIF3                     ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c"> 3341</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CGIF4                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb"> 3342</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTCIF4                     ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b"> 3343</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CHTIF4                     ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c"> 3344</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTEIF4                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc"> 3345</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CGIF5                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327"> 3346</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTCIF5                     ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d"> 3347</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CHTIF5                     ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9"> 3348</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTEIF5                     ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984"> 3349</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CGIF6                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3dca486df2f235aac8f3975f5f4ab75"> 3350</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTCIF6                     ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4"> 3351</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CHTIF6                     ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e523c5cbf5594ffe8540c317bce6933"> 3352</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTEIF6                     ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad9f01dfeb289156448f5a5a0ad54099"> 3353</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CGIF7                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b"> 3354</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTCIF7                     ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7378f7a26730bfd5c950b7c7efb9272"> 3355</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CHTIF7                     ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d"> 3356</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTEIF7                     ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_CCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gababa3817d21a78079be76bc26b2c10f2"> 3359</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_EN                          ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba9cd82cab0cca23de038e946f81c6a"> 3360</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_TCIE                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f0fae31377ab1d33e36cead97b1811b"> 3361</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_HTIE                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dd2204c9046500140e3c720fb5a415f"> 3362</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_TEIE                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f1ece172cf3c3e696b86d401d7345a2"> 3363</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_DIR                         ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga445471396e741418bcd6f63404f4052c"> 3364</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_CIRC                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga028cb96357bd24868a74ee1134a35b7e"> 3365</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_PINC                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa189138f534283d876f654ec9474987e"> 3366</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_MINC                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8d824b9bff520523fccfbe57b07516"> 3368</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_PSIZE                       ((uint32_t)0x00000300)        </span></div><div class="line"><a name="l03369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b3726c7d0fd3b00e33637f163c79128"> 3369</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_PSIZE_0                     ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e8d8786f16dda2bef035ba2df15b69d"> 3370</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_PSIZE_1                     ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf"> 3372</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_MSIZE                       ((uint32_t)0x00000C00)        </span></div><div class="line"><a name="l03373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga600d3f8200fc42ea6e1c7c8abbd327ad"> 3373</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_MSIZE_0                     ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60b9958fbde96f69160ca7edf92d4c27"> 3374</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_MSIZE_1                     ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97726688157629243aa59bb60e33c284"> 3376</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_PL                          ((uint32_t)0x00003000)        </span></div><div class="line"><a name="l03377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa935d7f115297c5e9e10a62efd065247"> 3377</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_PL_0                        ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82819927445c9617409bb08e09dc4cd8"> 3378</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_PL_1                        ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c87a41026384e25fe2312d03af76215"> 3380</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_MEM2MEM                     ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42c0abbace3b816e7669e27b3676d2a"> 3383</a></span>&#160;<span class="preprocessor">#define  DMA_CNDTR_NDT                       ((uint32_t)0x0000FFFF)        </span></div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3f5ad05ab0a37eb49692c4d77730eb1"> 3386</a></span>&#160;<span class="preprocessor">#define  DMA_CPAR_PA                         ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacd9100e19b17a0641359cd158ea0cb7"> 3389</a></span>&#160;<span class="preprocessor">#define  DMA_CMAR_MA                         ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="comment">/*                    External Interrupt/Event Controller (EXTI)              */</span></div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_IMR1/EXTI_IMR2 register  ********/</span></div><div class="line"><a name="l03397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097"> 3397</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58"> 3398</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67"> 3399</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134"> 3400</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3"> 3401</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"> 3402</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06"> 3403</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e"> 3404</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b"> 3405</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8"> 3406</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366"> 3407</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7"> 3408</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e"> 3409</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e"> 3410</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab"> 3411</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44"> 3412</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f"> 3413</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35"> 3414</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f"> 3415</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad47f7a023cbba165dfb95845d3c8c55c"> 3416</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aee679baf5820e1666b60e48a64cafa"> 3417</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cc7e64c45d273ca7396ac1e0ce38c36"> 3418</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aec84941d816be18a1607b6ee25acb1"> 3419</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad03e0ffe4e9aba719518244adfd7a96"> 3420</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac88479052a79585f652b89fbbcafc1f8"> 3421</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec6a806640f6f51fdb6d63e370ff7957"> 3422</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48cf7d41188cf9d836bf1a09775a5845"> 3423</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a4902fcae4697fbdd00f7b1a8943f0a"> 3424</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga503502c070d3d7b64b2282fbc949749a"> 3425</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for EXTI_EMR1/EXTI_EMR2 register  ********/</span><span class="preprocessor"></span></div><div class="line"><a name="l03428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3"> 3428</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5"> 3429</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21"> 3430</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c"> 3431</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03"> 3432</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59"> 3433</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12"> 3434</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be"> 3435</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f"> 3436</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a"> 3437</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234"> 3438</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172"> 3439</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad"> 3440</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f"> 3441</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89"> 3442</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3"> 3443</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374"> 3444</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4"> 3445</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5"> 3446</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeababa85e5ebe6aa93d011d83fd7994"> 3447</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga047743f042d00f058dd8cf199c92fbfa"> 3448</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga935956e41524c1f96d208f63a699377a"> 3449</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fbc202d80be3899d867a0b74abad813"> 3450</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab08ac6b29d8a15fc593950600753b8ee"> 3451</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0afdd8604fe492c0c57a5d26a8231354"> 3452</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf83323666df3b07f137a295d12a23832"> 3453</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0f508ad154af77ed2aee99c52846177"> 3454</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga116ab64d133043c50842dd0b03fe34c4"> 3455</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4860567b178a4942e917f889ae2e1965"> 3456</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for EXTI_RTSR1/EXTI_RTSR2 register  *******/</span><span class="preprocessor"></span></div><div class="line"><a name="l03459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6"> 3459</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566"> 3460</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c"> 3461</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11"> 3462</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc"> 3463</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de"> 3464</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6"> 3465</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1"> 3466</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39"> 3467</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17"> 3468</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4"> 3469</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7"> 3470</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04"> 3471</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12"> 3472</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda"> 3473</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2"> 3474</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589"> 3475</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806"> 3476</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca4223b8c4bc8726ac96ec64837f7b62"> 3477</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a722b0c36e832f619b2136f1510b3e"> 3478</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga076319b89121213ea97b4767182b17bd"> 3479</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR20                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b1fd6472c3739cb5d21ba25bb6f745d"> 3480</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR21                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca577c5c1742e043ed5e0a2ffcc88f82"> 3481</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR22                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11744e9be9f49d12b8c315ef54efda91"> 3482</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8251d74dabc70eb80ba2922a49fc4af8"> 3483</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR24                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e8bf05b25823cb26ef980afea5c9d54"> 3484</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR25                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86c5408bbfd796d5a99082a78899781b"> 3485</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR26                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb0d7d10945ceee2ea313356f98120ac"> 3486</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR27                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf7715a9f12c3d46d4c170d6e6106159"> 3487</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR28                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for EXTI_FTSR1/EXTI_FTSR2 register  *******/</span><span class="preprocessor"></span></div><div class="line"><a name="l03490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"> 3490</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed"> 3491</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041"> 3492</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f"> 3493</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2"> 3494</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2"> 3495</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca"> 3496</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567"> 3497</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc"> 3498</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef"> 3499</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643"> 3500</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef"> 3501</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245"> 3502</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825"> 3503</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff"> 3504</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7"> 3505</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2"> 3506</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7"> 3507</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga405285cdc474ee20085b17ef1f61517e"> 3508</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1277527e2fa727fdec2dcc7a300ea1af"> 3509</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae185289c161b407cdcd5ca185aca5477"> 3510</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR20                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04957f9a7aa38bc50d6ac9340697a826"> 3511</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR21                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7931f3a5864584bc80de7ab3455517e"> 3512</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR22                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b61d843ead0dd9d2d7f5fdce934726c"> 3513</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3c342661cc68c6aa04f28607b6b2cd9"> 3514</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR24                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d710218d3721fd0be0df00a6e86cb05"> 3515</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR25                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69bad9938537083f0d2c7e08779584e1"> 3516</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR26                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15cd3f17556a0d98d5517467239330a5"> 3517</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR27                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2388447c00fb22eca169f88c2e3f431f"> 3518</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR28                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for EXTI_SWIER1/EXTI_SWIER2 register  *****/</span><span class="preprocessor"></span></div><div class="line"><a name="l03521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3"> 3521</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER0                   ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae"> 3522</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER1                   ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c"> 3523</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER2                   ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a"> 3524</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER3                   ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575"> 3525</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER4                   ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977"> 3526</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER5                   ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed"> 3527</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER6                   ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f"> 3528</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER7                   ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce"> 3529</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER8                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61"> 3530</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER9                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7"> 3531</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER10                  ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7"> 3532</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER11                  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539"> 3533</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER12                  ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826"> 3534</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER13                  ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b"> 3535</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER14                  ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08"> 3536</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER15                  ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b"> 3537</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER16                  ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455"> 3538</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER17                  ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab07aefbb7a8a18c9338b49d3b10ff068"> 3539</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER18                  ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab7c48ac5522385cdb1d7882985f909b"> 3540</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER19                  ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac71bf967ecd31eaa57ba4064877a75b"> 3541</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER20                  ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23b409de4bca55f1f16cd309e58e88e6"> 3542</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER21                  ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6bd7759b8d48c722f05ea3d2e64fc02"> 3543</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER22                  ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f0d9fe21d5923032c4c8f49b15e5456"> 3544</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER23                  ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga029bfec218c9f9dfcccbcaf2015df8eb"> 3545</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER24                  ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69802fd5664aca55896f27775cdf3374"> 3546</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER25                  ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68753df94c07ecf0dbdd4d5b18b19391"> 3547</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER26                  ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdd818e00d3be53b13482eb4261d1937"> 3548</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER27                  ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03c160b13d3074687a2817a200306781"> 3549</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER28                  ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for EXTI_PR1/EXTI_PR2 register  **********/</span><span class="preprocessor"></span></div><div class="line"><a name="l03552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a"> 3552</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR0                         ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25"> 3553</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR1                         ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665"> 3554</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR2                         ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0"> 3555</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR3                         ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc"> 3556</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR4                         ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8"> 3557</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR5                         ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76"> 3558</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR6                         ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e"> 3559</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR7                         ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d"> 3560</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR8                         ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb"> 3561</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR9                         ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108"> 3562</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR10                        ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b"> 3563</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR11                        ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c"> 3564</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR12                        ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4"> 3565</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR13                        ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598"> 3566</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR14                        ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41"> 3567</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR15                        ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba"> 3568</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR16                        ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f"> 3569</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR17                        ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga541810a93fbf4cdd9b39f2717f37240d"> 3570</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR18                        ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41e43af631a30492e09e5fd5c50f47f5"> 3571</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR19                        ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39358e6261a245eba447dfc1a1842e32"> 3572</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR20                        ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac14b609a68b5c4cb4a20fb24e34954df"> 3573</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR21                        ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8199f21c468deeb2685865c26770ac07"> 3574</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR22                        ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b2845a72f30844d1b0e32e1ba843cc7"> 3575</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR23                        ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bc125799f15902f7ee564ed77cbdb25"> 3576</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR24                        ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03432099f91cd3fc2f2f10efd7cf57a7"> 3577</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR25                        ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf1b06eb363ede9fd27fe89b2e3da08c"> 3578</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR26                        ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7754995709311bbb2956f84fac2a0a7"> 3579</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR27                        ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f2aff116e9f8440d609b00b18753e4a"> 3580</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR28                        ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;<span class="comment">/*                                    FLASH                                   */</span></div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;<span class="comment">/*******************  Bit definition for FLASH_ACR register  ******************/</span></div><div class="line"><a name="l03588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318"> 3588</a></span>&#160;<span class="preprocessor">#define  FLASH_ACR_LATENCY                   ((uint32_t)0x00000007)        </span></div><div class="line"><a name="l03589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6560c1d58df18c8740d70591bf7bc1ad"> 3589</a></span>&#160;<span class="preprocessor">#define  FLASH_ACR_LATENCY_0                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85155f5d3f34ebe83989513793498c72"> 3590</a></span>&#160;<span class="preprocessor">#define  FLASH_ACR_LATENCY_1                 ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61b5089d0c86db787ebef496c9057918"> 3591</a></span>&#160;<span class="preprocessor">#define  FLASH_ACR_LATENCY_2                 ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e66d0fa94c019e9c27a3d79e8228cd9"> 3593</a></span>&#160;<span class="preprocessor">#define  FLASH_ACR_HLFCYA                    ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5285ab198307213dce0629f9b7c6fc86"> 3594</a></span>&#160;<span class="preprocessor">#define  FLASH_ACR_PRFTBE                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e73d25ffe7e7a258a873e1fbef17445"> 3595</a></span>&#160;<span class="preprocessor">#define  FLASH_ACR_PRFTBS                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_KEYR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a55ea632082aac5b60c62cc0eb0d556"> 3598</a></span>&#160;<span class="preprocessor">#define  FLASH_KEYR_FKEYR                    ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l03600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae497135e5528d69274bf8daf7f077f23"> 3600</a></span>&#160;<span class="preprocessor">#define  RDP_KEY                             ((uint32_t)0x000000A5)        </span></div><div class="line"><a name="l03601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd77e7bf91765d891ce63e2f0084b019"> 3601</a></span>&#160;<span class="preprocessor">#define  FLASH_KEY1                          ((uint32_t)0x45670123)        </span></div><div class="line"><a name="l03602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee83d0f557e158da52f4a205db6b60a7"> 3602</a></span>&#160;<span class="preprocessor">#define  FLASH_KEY2                          ((uint32_t)0xCDEF89AB)        </span></div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for FLASH_OPTKEYR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b8c555ae65817c33733f3bbbacf111d"> 3605</a></span>&#160;<span class="preprocessor">#define  FLASH_OPTKEYR_OPTKEYR               ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l03607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1630c4f338daf2741daa1273f657164f"> 3607</a></span>&#160;<span class="preprocessor">#define  FLASH_OPTKEY1                       FLASH_KEY1                    </span></div><div class="line"><a name="l03608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0da3085d59cf73089bfb1a2b9d9367d"> 3608</a></span>&#160;<span class="preprocessor">#define  FLASH_OPTKEY2                       FLASH_KEY2                    </span></div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_SR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b86181a96fd2f1cc3828e9d8d83d368"> 3611</a></span>&#160;<span class="preprocessor">#define  FLASH_SR_BSY                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60f40ca765714598a62aa216a5ccd8e4"> 3612</a></span>&#160;<span class="preprocessor">#define  FLASH_SR_PGERR                      ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf6f52f59b01530928d747cf32bd4d01"> 3613</a></span>&#160;<span class="preprocessor">#define  FLASH_SR_WRPERR                     ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1301c6b487cfefa247c54a576a0c12b"> 3614</a></span>&#160;<span class="preprocessor">#define  FLASH_SR_EOP                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FLASH_CR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47754b39bd7a7c79c251d6376f97f661"> 3617</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_PG                         ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad845355ade49d56cf70ad0ff09595a23"> 3618</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_PER                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a287aa5a625125301306a02fb69c53a"> 3619</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_MER                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6736a5478a87f35a6a0cb66d8784a5ab"> 3620</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_OPTPG                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19fbf5dc4339b1ec8630675f03ad6fe0"> 3621</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_OPTER                      ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe4dd28134f93f52b1d4ec5b36a99864"> 3622</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_STRT                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab25f1fa4127fa015361b61a6f3180784"> 3623</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_LOCK                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27d44bc9617cc430de9413b385dfe0c3"> 3624</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_OPTWRE                     ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930897cecdaa9dbef8c640b84acbd8c2"> 3625</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_ERRIE                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e69856f654ec430a42791a34799db0"> 3626</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_EOPIE                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae39d20c1cf47080881d5c054146e8863"> 3627</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_OBL_LAUNCH                 ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FLASH_AR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafc00fde8118ce03602d00d34a80fec4"> 3630</a></span>&#160;<span class="preprocessor">#define  FLASH_AR_FAR                        ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_OBR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab52c27d6657bd72f1860fa25a1faf8e3"> 3633</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_OPTERR                    ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga052763d6c2daf0a422577a6c8a0be977"> 3634</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_RDPRT                     ((uint32_t)0x00000006)        </span></div><div class="line"><a name="l03635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc375a811c1acaf371446eec4144ba10"> 3635</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_RDPRT_1                   ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10db84e7f05df3b4c73689e16ed21448"> 3636</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_RDPRT_2                   ((uint32_t)0x00000006)        </span></div><div class="line"><a name="l03638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1585552c59923cb1e1979cdfdc77b991"> 3638</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_USER                      ((uint32_t)0x00007700)        </span></div><div class="line"><a name="l03639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecbb0d905783c45eedfcc51230f9226b"> 3639</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_IWDG_SW                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e84d6c706420de2335619043a06760d"> 3640</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_nRST_STOP                 ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d863a776a1d5a136e267bac209f6a85"> 3641</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_nRST_STDBY                ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59ebc84ae17c1bd9ca7a31f0439f85ae"> 3642</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_nBOOT1                    ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace7279dfeb50e357393a3270d816879f"> 3643</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_VDDA_MONITOR              ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga527e1d9d6a56f503947b14db99fca538"> 3644</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_SRAM_PE                   ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_WRPR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d3842e780ec47c1127de0ed4a93821d"> 3647</a></span>&#160;<span class="preprocessor">#define  FLASH_WRPR_WRP                        ((uint32_t)0xFFFFFFFF)      </span></div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;</div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;<span class="comment">/******************  Bit definition for OB_RDP register  **********************/</span></div><div class="line"><a name="l03652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc9664a6f63a277c45008301ba1ab81c"> 3652</a></span>&#160;<span class="preprocessor">#define  OB_RDP_RDP                          ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l03653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f80cde3382946afe41036b8634da9cd"> 3653</a></span>&#160;<span class="preprocessor">#define  OB_RDP_nRDP                         ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for OB_USER register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fe138dd9cd811a22c9365dfe84abf43"> 3656</a></span>&#160;<span class="preprocessor">#define  OB_USER_USER                        ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l03657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c2ddbb380f89a494e0f5349a67ad70b"> 3657</a></span>&#160;<span class="preprocessor">#define  OB_USER_nUSER                       ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_WRP0 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d25a495ebadbcf4f71978ccf0d0ca99"> 3660</a></span>&#160;<span class="preprocessor">#define  OB_WRP0_WRP0                        ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l03661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e1975d7a575c235f73529e1b4e094c1"> 3661</a></span>&#160;<span class="preprocessor">#define  OB_WRP0_nWRP0                       ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_WRP1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92019c6c65ee52c192c604c9d9a3046f"> 3664</a></span>&#160;<span class="preprocessor">#define  OB_WRP1_WRP1                        ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l03665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cad52ab1b2e38172d6a638025351327"> 3665</a></span>&#160;<span class="preprocessor">#define  OB_WRP1_nWRP1                       ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_WRP2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae40a954baed88f695b84dc474807e4b8"> 3668</a></span>&#160;<span class="preprocessor">#define  OB_WRP2_WRP2                        ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l03669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06b15486051b692120323f22348a9f87"> 3669</a></span>&#160;<span class="preprocessor">#define  OB_WRP2_nWRP2                       ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_WRP3 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga509ff5c1574a4e6c63591e9a992e2e19"> 3672</a></span>&#160;<span class="preprocessor">#define  OB_WRP3_WRP3                        ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l03673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0044ce126eafc28666050726dbcd8f4c"> 3673</a></span>&#160;<span class="preprocessor">#define  OB_WRP3_nWRP3                       ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;<span class="comment">/*                            General Purpose I/O (GPIO)                      */</span></div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;<span class="comment">/*******************  Bit definition for GPIO_MODER register  *****************/</span></div><div class="line"><a name="l03680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b64d47643f8d3c08c2be0722ff23b93"> 3680</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0          ((uint32_t)0x00000003)</span></div><div class="line"><a name="l03681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9547fc54057db093f9ee4b846fcc4723"> 3681</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_0        ((uint32_t)0x00000001)</span></div><div class="line"><a name="l03682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e77a3bc750fe2ea8e06da301c65d6ef"> 3682</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_1        ((uint32_t)0x00000002)</span></div><div class="line"><a name="l03683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e0597b084c911728ee92b5fc4a2ae5a"> 3683</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1          ((uint32_t)0x0000000C)</span></div><div class="line"><a name="l03684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d85123ad7c77e052b542f2df47a1371"> 3684</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_0        ((uint32_t)0x00000004)</span></div><div class="line"><a name="l03685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9f16759689b9ac61d9c68842ac49746"> 3685</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_1        ((uint32_t)0x00000008)</span></div><div class="line"><a name="l03686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06865341707bb4dd9671ce464d99ab2c"> 3686</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2          ((uint32_t)0x00000030)</span></div><div class="line"><a name="l03687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06e9f9713b7a822784cd2c0fa79dcff0"> 3687</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_0        ((uint32_t)0x00000010)</span></div><div class="line"><a name="l03688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97f7959265384b2621288c8340990665"> 3688</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_1        ((uint32_t)0x00000020)</span></div><div class="line"><a name="l03689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae06c9d07a091fb64ab53d0c899a9dda5"> 3689</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3          ((uint32_t)0x000000C0)</span></div><div class="line"><a name="l03690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aeeac804c07e25aeff31bebf3a639f6"> 3690</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_0        ((uint32_t)0x00000040)</span></div><div class="line"><a name="l03691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc09e4958f306ddcb6107942504b45e0"> 3691</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_1        ((uint32_t)0x00000080)</span></div><div class="line"><a name="l03692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52cf9361d90c863c107cdeb859bd8b41"> 3692</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4          ((uint32_t)0x00000300)</span></div><div class="line"><a name="l03693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67276f1aa615d1af388fef7232483795"> 3693</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_0        ((uint32_t)0x00000100)</span></div><div class="line"><a name="l03694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5203150980865199911d58af22f49567"> 3694</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_1        ((uint32_t)0x00000200)</span></div><div class="line"><a name="l03695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94ab55c126ff24572bbff0da5a3f360"> 3695</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5          ((uint32_t)0x00000C00)</span></div><div class="line"><a name="l03696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62665be9bddb711eedf99c85e37bb5ad"> 3696</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_0        ((uint32_t)0x00000400)</span></div><div class="line"><a name="l03697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5096355e22b25bd4e6324399d5764630"> 3697</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_1        ((uint32_t)0x00000800)</span></div><div class="line"><a name="l03698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97a85a1bb88cf8f730e0de38cb664282"> 3698</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6          ((uint32_t)0x00003000)</span></div><div class="line"><a name="l03699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf45f41af21a000ab66da5b99b998deb3"> 3699</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_0        ((uint32_t)0x00001000)</span></div><div class="line"><a name="l03700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41dfd1f39fe849fe3707ebf2ac0d8371"> 3700</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_1        ((uint32_t)0x00002000)</span></div><div class="line"><a name="l03701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22dc08ecc39bceba020d8e5949b658e0"> 3701</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7          ((uint32_t)0x0000C000)</span></div><div class="line"><a name="l03702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga585ab6cb29e3763ab8c1e997c55f2b43"> 3702</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_0        ((uint32_t)0x00004000)</span></div><div class="line"><a name="l03703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b5cca014fc55f64cdbbb42ea0515e05"> 3703</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_1        ((uint32_t)0x00008000)</span></div><div class="line"><a name="l03704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac41f2174ef4444c685ea92da1258c678"> 3704</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8          ((uint32_t)0x00030000)</span></div><div class="line"><a name="l03705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cdb8e55aa223af568ae12d316a22f8d"> 3705</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_0        ((uint32_t)0x00010000)</span></div><div class="line"><a name="l03706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0729411ccd74a91cdd0f23adada25782"> 3706</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_1        ((uint32_t)0x00020000)</span></div><div class="line"><a name="l03707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d4ed9018bf72565bab1d08c476fed20"> 3707</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9          ((uint32_t)0x000C0000)</span></div><div class="line"><a name="l03708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea7c7ec787b1ee1ae7e0b4da216eb418"> 3708</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_0        ((uint32_t)0x00040000)</span></div><div class="line"><a name="l03709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5cd33689071b7af70ece64a371645df"> 3709</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_1        ((uint32_t)0x00080000)</span></div><div class="line"><a name="l03710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacbdb241d7bebde85d7d0b42c2f35563"> 3710</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10         ((uint32_t)0x00300000)</span></div><div class="line"><a name="l03711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f4d2b18e57e7b2f600e4f5d9b17bd95"> 3711</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_0       ((uint32_t)0x00100000)</span></div><div class="line"><a name="l03712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dcae08e0f7afc002658a4ef4a764dc4"> 3712</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_1       ((uint32_t)0x00200000)</span></div><div class="line"><a name="l03713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18bc295f7195fc050221287c4564474"> 3713</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11         ((uint32_t)0x00C00000)</span></div><div class="line"><a name="l03714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4082cd576f50cd2687e45557b70d458"> 3714</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_0       ((uint32_t)0x00400000)</span></div><div class="line"><a name="l03715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b2f611ae75f3441bad03866550f6263"> 3715</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_1       ((uint32_t)0x00800000)</span></div><div class="line"><a name="l03716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63101c5c410b55b668ec190422dc3597"> 3716</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12         ((uint32_t)0x03000000)</span></div><div class="line"><a name="l03717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa89cd8ed328ed0116cbf51810fcd8788"> 3717</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_0       ((uint32_t)0x01000000)</span></div><div class="line"><a name="l03718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74f91bdd676e477e4c19d30d3ea5c4c8"> 3718</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_1       ((uint32_t)0x02000000)</span></div><div class="line"><a name="l03719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga353af246bef5dca5aadfe6fe3fd695c3"> 3719</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13         ((uint32_t)0x0C000000)</span></div><div class="line"><a name="l03720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc01e2e6cf45e8ec27d3a66ff36c2cfa"> 3720</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_0       ((uint32_t)0x04000000)</span></div><div class="line"><a name="l03721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71a30088f5475ae8774404ae7d41872e"> 3721</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_1       ((uint32_t)0x08000000)</span></div><div class="line"><a name="l03722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18a722f9682045c1d2460fedf32b02b1"> 3722</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14         ((uint32_t)0x30000000)</span></div><div class="line"><a name="l03723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad295063c22bd981239bc1b26f2e7f9c0"> 3723</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_0       ((uint32_t)0x10000000)</span></div><div class="line"><a name="l03724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ff3a914796db9625d86996b6f6f5288"> 3724</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_1       ((uint32_t)0x20000000)</span></div><div class="line"><a name="l03725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefc40e6fae78c1c5c857346793f9d4c8"> 3725</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15         ((uint32_t)0xC0000000)</span></div><div class="line"><a name="l03726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c4b7f270eb99d851b84b9917fe49564"> 3726</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_0       ((uint32_t)0x40000000)</span></div><div class="line"><a name="l03727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9297c041f5f74aec73e6f4dd89ad819c"> 3727</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_1       ((uint32_t)0x80000000)</span></div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;</div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;<span class="comment">/******************  Bit definition for GPIO_OTYPER register  *****************/</span></div><div class="line"><a name="l03730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2f02eab04f88423789f532370680305"> 3730</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_0           ((uint32_t)0x00000001)</span></div><div class="line"><a name="l03731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a842ad8f83c21f019f2e1e08f104a7f"> 3731</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_1           ((uint32_t)0x00000002)</span></div><div class="line"><a name="l03732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d3a246b6320fc51b39123249e1e6817"> 3732</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_2           ((uint32_t)0x00000004)</span></div><div class="line"><a name="l03733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef881bb4fa6b2dd9cecd4ee1385b6361"> 3733</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_3           ((uint32_t)0x00000008)</span></div><div class="line"><a name="l03734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c3cc7a0b2c9b99212879cc8d7455258"> 3734</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_4           ((uint32_t)0x00000010)</span></div><div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa0dd76857b25ae35a785cee97c8403d"> 3735</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_5           ((uint32_t)0x00000020)</span></div><div class="line"><a name="l03736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dbea639fd4ffe59a706a11fb1ee104b"> 3736</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_6           ((uint32_t)0x00000040)</span></div><div class="line"><a name="l03737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaacead96dc3377342af4aa18adf6453e"> 3737</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_7           ((uint32_t)0x00000080)</span></div><div class="line"><a name="l03738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a1f64fdf2ab84c634c0fa8cb060a65f"> 3738</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_8           ((uint32_t)0x00000100)</span></div><div class="line"><a name="l03739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c7deea3d764bb3999578030e3158aa"> 3739</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_9           ((uint32_t)0x00000200)</span></div><div class="line"><a name="l03740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc1ef9cbe4226f9616c64bb641b44b3b"> 3740</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_10          ((uint32_t)0x00000400)</span></div><div class="line"><a name="l03741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd4fc33a12439fdf4ada19c04227dea7"> 3741</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_11          ((uint32_t)0x00000800)</span></div><div class="line"><a name="l03742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24e978fcc3d4e87bed919511e1226f0c"> 3742</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_12          ((uint32_t)0x00001000)</span></div><div class="line"><a name="l03743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c5d7751cfdfaf58782f01692d8c88e8"> 3743</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_13          ((uint32_t)0x00002000)</span></div><div class="line"><a name="l03744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c26938a0e8c03d90a966fc33f186e50"> 3744</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_14          ((uint32_t)0x00004000)</span></div><div class="line"><a name="l03745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51f153263d58a45fc2ef0734fc3f73eb"> 3745</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_15          ((uint32_t)0x00008000)</span></div><div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;</div><div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;<span class="comment">/****************  Bit definition for GPIO_OSPEEDR register  ******************/</span></div><div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86a137cc8e566a0da86e2fd4778938a6"> 3748</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0     ((uint32_t)0x00000003)</span></div><div class="line"><a name="l03749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95ff622f2b5941ce7202fe97a6e8c730"> 3749</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_0   ((uint32_t)0x00000001)</span></div><div class="line"><a name="l03750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a8e561180cdfcb7440a017d2aa10f59"> 3750</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_1   ((uint32_t)0x00000002)</span></div><div class="line"><a name="l03751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aca2c7cf73dd7a08fee8ae9a675c1d5"> 3751</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1     ((uint32_t)0x0000000C)</span></div><div class="line"><a name="l03752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dd10c0d3419e2d2fda1af77fbc28156"> 3752</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_0   ((uint32_t)0x00000004)</span></div><div class="line"><a name="l03753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ebe740312db53a7d49ff7f78436bcb6"> 3753</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_1   ((uint32_t)0x00000008)</span></div><div class="line"><a name="l03754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f3dd6eabaf2dee10a45718bf9214bff"> 3754</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2     ((uint32_t)0x00000030)</span></div><div class="line"><a name="l03755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga285b9f4328a29f624945f8fc57daab0e"> 3755</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_0   ((uint32_t)0x00000010)</span></div><div class="line"><a name="l03756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb41ac1ecdc620a7888e9714f36611c2"> 3756</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_1   ((uint32_t)0x00000020)</span></div><div class="line"><a name="l03757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bd77104c298e2cc79608954ed8a81e6"> 3757</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3     ((uint32_t)0x000000C0)</span></div><div class="line"><a name="l03758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86ad8f39a6399526c2a06f5e481b7edd"> 3758</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_0   ((uint32_t)0x00000040)</span></div><div class="line"><a name="l03759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cbbc6c634d9f64d2959bfce25e475e3"> 3759</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_1   ((uint32_t)0x00000080)</span></div><div class="line"><a name="l03760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae993f7764c1e10e2f5022cba2a081f97"> 3760</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4     ((uint32_t)0x00000300)</span></div><div class="line"><a name="l03761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e6579b81f162ca8d4b8ee6690b258e9"> 3761</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_0   ((uint32_t)0x00000100)</span></div><div class="line"><a name="l03762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56650b0113cbb5ed50903e684abfdabc"> 3762</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_1   ((uint32_t)0x00000200)</span></div><div class="line"><a name="l03763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6e84a83dd64be450a33a67c9ba44add"> 3763</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5     ((uint32_t)0x00000C00)</span></div><div class="line"><a name="l03764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ee63c65224da433a0f588bdd579c88d"> 3764</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_0   ((uint32_t)0x00000400)</span></div><div class="line"><a name="l03765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9feeadb829cbfbcc7f5ff5aa614e35de"> 3765</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_1   ((uint32_t)0x00000800)</span></div><div class="line"><a name="l03766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa153220faa507b53170bd49dcffcfc76"> 3766</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6     ((uint32_t)0x00003000)</span></div><div class="line"><a name="l03767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga314fae4f204824abf26545482246eb46"> 3767</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_0   ((uint32_t)0x00001000)</span></div><div class="line"><a name="l03768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5502c629c3894c58a5e3e5e4398f92b"> 3768</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_1   ((uint32_t)0x00002000)</span></div><div class="line"><a name="l03769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga187b9c0a07272ef24ff4e579c2c724a9"> 3769</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7     ((uint32_t)0x0000C000)</span></div><div class="line"><a name="l03770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa351c9cc66134dd2077fe4936e10068e"> 3770</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_0   ((uint32_t)0x00004000)</span></div><div class="line"><a name="l03771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5824b9a56d3ab570c90c02e959f8e8a3"> 3771</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_1   ((uint32_t)0x00008000)</span></div><div class="line"><a name="l03772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57fdec64829712f410b7099168d03335"> 3772</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8     ((uint32_t)0x00030000)</span></div><div class="line"><a name="l03773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00e257135823303b40c2dfe2054c72e6"> 3773</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_0   ((uint32_t)0x00010000)</span></div><div class="line"><a name="l03774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab026b036652fcab5dbec7fcccd8ec117"> 3774</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_1   ((uint32_t)0x00020000)</span></div><div class="line"><a name="l03775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2974e9de8b939e683976d3244f946c5"> 3775</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9     ((uint32_t)0x000C0000)</span></div><div class="line"><a name="l03776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga922dc2241064ba91a32163b52dc979a1"> 3776</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_0   ((uint32_t)0x00040000)</span></div><div class="line"><a name="l03777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8958bf41efda58bc0c216496c3523a95"> 3777</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_1   ((uint32_t)0x00080000)</span></div><div class="line"><a name="l03778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f368a4fe9f84a2a1f75127cd92de706"> 3778</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10    ((uint32_t)0x00300000)</span></div><div class="line"><a name="l03779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad24e2db3605c0510221a5d6cc18de45d"> 3779</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_0  ((uint32_t)0x00100000)</span></div><div class="line"><a name="l03780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0b5fe166b79464e9419092b50a216e8"> 3780</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_1  ((uint32_t)0x00200000)</span></div><div class="line"><a name="l03781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f6fbff92ca95c7b4b49b773993af08f"> 3781</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11    ((uint32_t)0x00C00000)</span></div><div class="line"><a name="l03782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7413457e1249fedd60208f6d1fe66fec"> 3782</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_0  ((uint32_t)0x00400000)</span></div><div class="line"><a name="l03783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5a0177db55f86818a42240bf188c0bc"> 3783</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_1  ((uint32_t)0x00800000)</span></div><div class="line"><a name="l03784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9928dcdc592ee959941c97aed702a99"> 3784</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12    ((uint32_t)0x03000000)</span></div><div class="line"><a name="l03785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68d9034e325bf95773f70a9cc94598af"> 3785</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_0  ((uint32_t)0x01000000)</span></div><div class="line"><a name="l03786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga225f0a354cd3c2391ed922b08dbc0cae"> 3786</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_1  ((uint32_t)0x02000000)</span></div><div class="line"><a name="l03787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09d3845b5e708a7636cddf01c5a30468"> 3787</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13    ((uint32_t)0x0C000000)</span></div><div class="line"><a name="l03788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93ce0e08aefefa639657d0ca1a169557"> 3788</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_0  ((uint32_t)0x04000000)</span></div><div class="line"><a name="l03789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fee18398176eeceef1a6a0229d81029"> 3789</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_1  ((uint32_t)0x08000000)</span></div><div class="line"><a name="l03790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae956b8918d07e914a3f9861de501623f"> 3790</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14    ((uint32_t)0x30000000)</span></div><div class="line"><a name="l03791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcec6386ada8c016b4696b853a6d1ff1"> 3791</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_0  ((uint32_t)0x10000000)</span></div><div class="line"><a name="l03792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8fb23e47faf2dd2b69a22e36c4ea56d"> 3792</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_1  ((uint32_t)0x20000000)</span></div><div class="line"><a name="l03793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b405fe1beed00abecfb3d83b9f94b65"> 3793</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15    ((uint32_t)0xC0000000)</span></div><div class="line"><a name="l03794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga782862d03460b05a56d3287c971aabc8"> 3794</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_0  ((uint32_t)0x40000000)</span></div><div class="line"><a name="l03795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga929ae0a4ff8f30c45042715a73ab1ad7"> 3795</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_1  ((uint32_t)0x80000000)</span></div><div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;</div><div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;<span class="comment">/*******************  Bit definition for GPIO_PUPDR register ******************/</span></div><div class="line"><a name="l03798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04d9e85c6ccb1c915142139b2fd40277"> 3798</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0          ((uint32_t)0x00000003)</span></div><div class="line"><a name="l03799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90ce7d30e6ae0b2faca4a6861ecc4cc6"> 3799</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_0        ((uint32_t)0x00000001)</span></div><div class="line"><a name="l03800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafce37884b3fefd13f415d3d0e86cba54"> 3800</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_1        ((uint32_t)0x00000002)</span></div><div class="line"><a name="l03801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fc992293f3aea2c0bfb5a04524a0f29"> 3801</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1          ((uint32_t)0x0000000C)</span></div><div class="line"><a name="l03802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf102b1b4f826fdc1febfeaf42a7d8a7f"> 3802</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_0        ((uint32_t)0x00000004)</span></div><div class="line"><a name="l03803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33e13010f729b9a9555c1af45ee42bf7"> 3803</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_1        ((uint32_t)0x00000008)</span></div><div class="line"><a name="l03804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga719f6a7905af1965aeb1d22053819ea4"> 3804</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2          ((uint32_t)0x00000030)</span></div><div class="line"><a name="l03805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae53f1f88362bc9d12367842b2c41ac5f"> 3805</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_0        ((uint32_t)0x00000010)</span></div><div class="line"><a name="l03806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad00c76742cc343b8be0aef2b7a552b21"> 3806</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_1        ((uint32_t)0x00000020)</span></div><div class="line"><a name="l03807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaae9d69d2db60b442144cc0f7427455d"> 3807</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3          ((uint32_t)0x000000C0)</span></div><div class="line"><a name="l03808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9"> 3808</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_0        ((uint32_t)0x00000040)</span></div><div class="line"><a name="l03809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bd409075d0271cfcf5f2a382f55af83"> 3809</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_1        ((uint32_t)0x00000080)</span></div><div class="line"><a name="l03810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46b83340a77ca8575458294e095a1b3e"> 3810</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4          ((uint32_t)0x00000300)</span></div><div class="line"><a name="l03811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaa42ab206386a753e8d57b76761d787"> 3811</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_0        ((uint32_t)0x00000100)</span></div><div class="line"><a name="l03812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7c19b72c8d4ebff81d9e7a6bb292d9e"> 3812</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_1        ((uint32_t)0x00000200)</span></div><div class="line"><a name="l03813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga184f05795320c61aac7d5f99875aaaf3"> 3813</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5          ((uint32_t)0x00000C00)</span></div><div class="line"><a name="l03814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407f836cfe9440c0a9346bae50593324"> 3814</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_0        ((uint32_t)0x00000400)</span></div><div class="line"><a name="l03815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e969eee59eb13d03cecb10296f3cba3"> 3815</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_1        ((uint32_t)0x00000800)</span></div><div class="line"><a name="l03816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga867aff49673e9c790a7c07ffc94c9426"> 3816</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6          ((uint32_t)0x00003000)</span></div><div class="line"><a name="l03817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa74c5941b0d588bfd8334c97dd16871e"> 3817</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_0        ((uint32_t)0x00001000)</span></div><div class="line"><a name="l03818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84fe57689233ae16b9b38b3db0f8b31b"> 3818</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_1        ((uint32_t)0x00002000)</span></div><div class="line"><a name="l03819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa747a73c564fc74b1b7cf597b4df2e2f"> 3819</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7          ((uint32_t)0x0000C000)</span></div><div class="line"><a name="l03820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b75312f187bed2ef764a0f244b8cd1b"> 3820</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_0        ((uint32_t)0x00004000)</span></div><div class="line"><a name="l03821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga284ea60cb769d74a000af43ddebfdbeb"> 3821</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_1        ((uint32_t)0x00008000)</span></div><div class="line"><a name="l03822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c9d14950ed3985ab81c13047ac0df81"> 3822</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8          ((uint32_t)0x00030000)</span></div><div class="line"><a name="l03823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76b3b97a4a27a8bb2e942c0f95f7af31"> 3823</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_0        ((uint32_t)0x00010000)</span></div><div class="line"><a name="l03824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9963e91e82f1059ec170793cbf32986"> 3824</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_1        ((uint32_t)0x00020000)</span></div><div class="line"><a name="l03825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35b41b7cab641de2538e1e1d21562bc8"> 3825</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9          ((uint32_t)0x000C0000)</span></div><div class="line"><a name="l03826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45a4501a9b4ff20e5404a97031e02537"> 3826</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_0        ((uint32_t)0x00040000)</span></div><div class="line"><a name="l03827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef8b9bad1bc1bb219f6b51bb12c48e67"> 3827</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_1        ((uint32_t)0x00080000)</span></div><div class="line"><a name="l03828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3ea3497ce2e90ac0e709e7a99088b09"> 3828</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10         ((uint32_t)0x00300000)</span></div><div class="line"><a name="l03829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67fd34cdbc389ee49f5a9bf1271d7dd9"> 3829</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_0       ((uint32_t)0x00100000)</span></div><div class="line"><a name="l03830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ac8e25da27d1b6c97647fd18b3a335"> 3830</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_1       ((uint32_t)0x00200000)</span></div><div class="line"><a name="l03831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa93fd3e658c07a9daf9c8016fb4cf46"> 3831</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11         ((uint32_t)0x00C00000)</span></div><div class="line"><a name="l03832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18b3ea6ccb52b072cb19d6677b610831"> 3832</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_0       ((uint32_t)0x00400000)</span></div><div class="line"><a name="l03833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78a3508e309b9acfa99c3a4301dfb0d8"> 3833</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_1       ((uint32_t)0x00800000)</span></div><div class="line"><a name="l03834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ae4262e6f46de65ce93149a20e0d006"> 3834</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12         ((uint32_t)0x03000000)</span></div><div class="line"><a name="l03835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0cd6d85037a7ae0d19806a7dc428a0"> 3835</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_0       ((uint32_t)0x01000000)</span></div><div class="line"><a name="l03836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460b8f9029d8703782110e118fd6ccdb"> 3836</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_1       ((uint32_t)0x02000000)</span></div><div class="line"><a name="l03837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa63ee70f61bc9df40d9b38af69f93a7e"> 3837</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13         ((uint32_t)0x0C000000)</span></div><div class="line"><a name="l03838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae29eccc9daf15c787ebfc26af3fb3194"> 3838</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_0       ((uint32_t)0x04000000)</span></div><div class="line"><a name="l03839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80eddbf0106ccf71413851269315125d"> 3839</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_1       ((uint32_t)0x08000000)</span></div><div class="line"><a name="l03840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62f533a38f324be7e3e68f5c0f2b3570"> 3840</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14         ((uint32_t)0x30000000)</span></div><div class="line"><a name="l03841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8521ddc4fa71b57540b61ec7803e77f"> 3841</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_0       ((uint32_t)0x10000000)</span></div><div class="line"><a name="l03842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5bcc6307af9a6e5f578dfcb4fda49b3"> 3842</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_1       ((uint32_t)0x20000000)</span></div><div class="line"><a name="l03843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac266bda493b96f1200bc0f7ae05a7475"> 3843</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15         ((uint32_t)0xC0000000)</span></div><div class="line"><a name="l03844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b6f6a720852e3791433148aab8b722c"> 3844</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_0       ((uint32_t)0x40000000)</span></div><div class="line"><a name="l03845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d827196cbbdebdf82554c8c04a1db6f"> 3845</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_1       ((uint32_t)0x80000000)</span></div><div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;</div><div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;<span class="comment">/*******************  Bit definition for GPIO_IDR register  *******************/</span></div><div class="line"><a name="l03848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae24cd3d888eb1d220fd9bd80ef416eb"> 3848</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_0                 ((uint32_t)0x00000001)</span></div><div class="line"><a name="l03849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2dfc17f777746faf81adba6208e4482"> 3849</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_1                 ((uint32_t)0x00000002)</span></div><div class="line"><a name="l03850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad312446a517e50674f6c0151f586d0"> 3850</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_2                 ((uint32_t)0x00000004)</span></div><div class="line"><a name="l03851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70aea8e493bf76a14e88d1f602e929cf"> 3851</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_3                 ((uint32_t)0x00000008)</span></div><div class="line"><a name="l03852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4408b38c640903c7055f6bc2a810665"> 3852</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_4                 ((uint32_t)0x00000010)</span></div><div class="line"><a name="l03853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d6580384bc83f2193e6dd3b89a28372"> 3853</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_5                 ((uint32_t)0x00000020)</span></div><div class="line"><a name="l03854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb18b9eb5d23cf5a24a5fbb6dfde41d1"> 3854</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_6                 ((uint32_t)0x00000040)</span></div><div class="line"><a name="l03855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab06fcbf13be61ce38e5c9e2192911ee9"> 3855</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_7                 ((uint32_t)0x00000080)</span></div><div class="line"><a name="l03856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f4c776fc68107e21f17b3a05031685c"> 3856</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_8                 ((uint32_t)0x00000100)</span></div><div class="line"><a name="l03857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31f84856f61aa0acca3ca6099d19d06b"> 3857</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_9                 ((uint32_t)0x00000200)</span></div><div class="line"><a name="l03858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga267e074a6f50aa726deeeab81e9e29fe"> 3858</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_10                ((uint32_t)0x00000400)</span></div><div class="line"><a name="l03859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6da67216761a70739154bda9fface6c"> 3859</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_11                ((uint32_t)0x00000800)</span></div><div class="line"><a name="l03860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaa0f67d0812295a9946fbf7136a7323"> 3860</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_12                ((uint32_t)0x00001000)</span></div><div class="line"><a name="l03861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91e46a7184fe9eb65578696bbcd268af"> 3861</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_13                ((uint32_t)0x00002000)</span></div><div class="line"><a name="l03862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b354c60dcc453cf6d5f9d8b94cfe61e"> 3862</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_14                ((uint32_t)0x00004000)</span></div><div class="line"><a name="l03863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c9848411ac6e90b3b53bda4aa1ec01a"> 3863</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_15                ((uint32_t)0x00008000)</span></div><div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;</div><div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;<span class="comment">/******************  Bit definition for GPIO_ODR register  ********************/</span></div><div class="line"><a name="l03866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad57fbd06a26e02f50fd7773dff074a88"> 3866</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_0                 ((uint32_t)0x00000001)</span></div><div class="line"><a name="l03867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeb3cee14f0685109fba102b850f5bb6"> 3867</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_1                 ((uint32_t)0x00000002)</span></div><div class="line"><a name="l03868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3c578d8093d107f452d7145ae27880f"> 3868</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_2                 ((uint32_t)0x00000004)</span></div><div class="line"><a name="l03869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga076ab83c22c68339701ac49a433b5bc3"> 3869</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_3                 ((uint32_t)0x00000008)</span></div><div class="line"><a name="l03870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756c98c15cacde9eebd08bdc7fa15418"> 3870</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_4                 ((uint32_t)0x00000010)</span></div><div class="line"><a name="l03871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c3008ba46a905c66370154359e78cf2"> 3871</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_5                 ((uint32_t)0x00000020)</span></div><div class="line"><a name="l03872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45bad8b79966ebf3c5e46443b4d685b4"> 3872</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_6                 ((uint32_t)0x00000040)</span></div><div class="line"><a name="l03873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bec9d439a02e78b22ec9d22cc967f73"> 3873</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_7                 ((uint32_t)0x00000080)</span></div><div class="line"><a name="l03874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga983437a874468076d2feac99e10f28c1"> 3874</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_8                 ((uint32_t)0x00000100)</span></div><div class="line"><a name="l03875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab244ecc48354c7ccbfa633707e5579c2"> 3875</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_9                 ((uint32_t)0x00000200)</span></div><div class="line"><a name="l03876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0d42e5ac8e3b1a16030d40879e3c1ad"> 3876</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_10                ((uint32_t)0x00000400)</span></div><div class="line"><a name="l03877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19aec058502c5c3a9c77f23b13196636"> 3877</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_11                ((uint32_t)0x00000800)</span></div><div class="line"><a name="l03878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3a7e22c6fb2c6441880e07a5ae481a8"> 3878</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_12                ((uint32_t)0x00001000)</span></div><div class="line"><a name="l03879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0dfe4daedae5858f950ecf8eaeaea67"> 3879</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_13                ((uint32_t)0x00002000)</span></div><div class="line"><a name="l03880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga591f02dcfbc59ba35019a73b4938f658"> 3880</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_14                ((uint32_t)0x00004000)</span></div><div class="line"><a name="l03881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga403ca697b4a4dc827f25b8812f134a29"> 3881</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_15                ((uint32_t)0x00008000)</span></div><div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;</div><div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;<span class="comment">/****************** Bit definition for GPIO_BSRR register  ********************/</span></div><div class="line"><a name="l03884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b69748fd2f5e2890e784bc0970b31d5"> 3884</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_0             ((uint32_t)0x00000001)</span></div><div class="line"><a name="l03885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa887cd170c757a2954ae8384908d030a"> 3885</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_1             ((uint32_t)0x00000002)</span></div><div class="line"><a name="l03886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa59c6fcfc63587ebe3cbf640cc74776a"> 3886</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_2             ((uint32_t)0x00000004)</span></div><div class="line"><a name="l03887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac41aaeaf32b8837f8f6e29e09ed92152"> 3887</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_3             ((uint32_t)0x00000008)</span></div><div class="line"><a name="l03888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga002773af2697ddca1bac26831cfbf231"> 3888</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_4             ((uint32_t)0x00000010)</span></div><div class="line"><a name="l03889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9f2671eae81f28d0054b62ca5e2f763"> 3889</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_5             ((uint32_t)0x00000020)</span></div><div class="line"><a name="l03890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dab92d27518649b3807aa4c8ef376b6"> 3890</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_6             ((uint32_t)0x00000040)</span></div><div class="line"><a name="l03891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac4945b022950bdb9570e744279a0dd6"> 3891</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_7             ((uint32_t)0x00000080)</span></div><div class="line"><a name="l03892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga648026b2f11d992bb0e3383644be4eb9"> 3892</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_8             ((uint32_t)0x00000100)</span></div><div class="line"><a name="l03893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db2ccea6361f65c6bf156aa57cd4b88"> 3893</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_9             ((uint32_t)0x00000200)</span></div><div class="line"><a name="l03894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa58e335b962fc81af70d19dbd09d9137"> 3894</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_10            ((uint32_t)0x00000400)</span></div><div class="line"><a name="l03895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5744153a68c73330e2ebe9a9a0ef8036"> 3895</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_11            ((uint32_t)0x00000800)</span></div><div class="line"><a name="l03896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78652a72a05249db1d343735d1764208"> 3896</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_12            ((uint32_t)0x00001000)</span></div><div class="line"><a name="l03897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6367e64393bc954efa6fdce80e94f1be"> 3897</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_13            ((uint32_t)0x00002000)</span></div><div class="line"><a name="l03898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8c5c56ab4bc16dd7341203c73899e41"> 3898</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_14            ((uint32_t)0x00004000)</span></div><div class="line"><a name="l03899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66c0c77c304415bdccf47a0f08b58e4d"> 3899</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_15            ((uint32_t)0x00008000)</span></div><div class="line"><a name="l03900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga831554de814ae2941c7f527ed6b0a742"> 3900</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_0             ((uint32_t)0x00010000)</span></div><div class="line"><a name="l03901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cf488fcb38fc660f7e3d1820a12ae07"> 3901</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_1             ((uint32_t)0x00020000)</span></div><div class="line"><a name="l03902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fe0f9386b50b899fdf1f9008c54f893"> 3902</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_2             ((uint32_t)0x00040000)</span></div><div class="line"><a name="l03903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42b377f0c5f564fb39480afe43ee8796"> 3903</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_3             ((uint32_t)0x00080000)</span></div><div class="line"><a name="l03904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab723c0327da5fb41fe366416b7d61d88"> 3904</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_4             ((uint32_t)0x00100000)</span></div><div class="line"><a name="l03905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d6d8644953029e183eda4404fe9bd27"> 3905</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_5             ((uint32_t)0x00200000)</span></div><div class="line"><a name="l03906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59e4a03667e8a750fd2e775edc44ecbe"> 3906</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_6             ((uint32_t)0x00400000)</span></div><div class="line"><a name="l03907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafca85d377fe820e5099d870342d634a8"> 3907</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_7             ((uint32_t)0x00800000)</span></div><div class="line"><a name="l03908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab02c6e6e879085fd8912facf86d822cd"> 3908</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_8             ((uint32_t)0x01000000)</span></div><div class="line"><a name="l03909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47ff03b3d52a7f40ae15cc167b34cc58"> 3909</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_9             ((uint32_t)0x02000000)</span></div><div class="line"><a name="l03910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c14a1c84cc91ff1d21b6802cda7d7ef"> 3910</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_10            ((uint32_t)0x04000000)</span></div><div class="line"><a name="l03911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga498185a76dcc2305113c5d168c2844d9"> 3911</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_11            ((uint32_t)0x08000000)</span></div><div class="line"><a name="l03912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga222460b26eaba7d333bb4d4ae9426aff"> 3912</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_12            ((uint32_t)0x10000000)</span></div><div class="line"><a name="l03913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca2dc3bd09745f8de6c6788fb1d106af"> 3913</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_13            ((uint32_t)0x20000000)</span></div><div class="line"><a name="l03914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67c96f72bdd15516e22097a3a3dad5f1"> 3914</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_14            ((uint32_t)0x40000000)</span></div><div class="line"><a name="l03915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eaa59f6afa3fcebaf2a27c31ae38544"> 3915</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_15            ((uint32_t)0x80000000)</span></div><div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;</div><div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;<span class="comment">/****************** Bit definition for GPIO_LCKR register  ********************/</span></div><div class="line"><a name="l03918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ae6b6d787a6af758bfde54b6ae934f"> 3918</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0             ((uint32_t)0x00000001)</span></div><div class="line"><a name="l03919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga627d088ded79e6da761eaa880582372a"> 3919</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1             ((uint32_t)0x00000002)</span></div><div class="line"><a name="l03920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a17a7348d45dbe2b2ea41a0908d7de"> 3920</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2             ((uint32_t)0x00000004)</span></div><div class="line"><a name="l03921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1597c1b50d32ed0229c38811656ba402"> 3921</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3             ((uint32_t)0x00000008)</span></div><div class="line"><a name="l03922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga723577475747d2405d86b1ab28767cb5"> 3922</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4             ((uint32_t)0x00000010)</span></div><div class="line"><a name="l03923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c2446bfe50cbd04617496c30eda6c18"> 3923</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5             ((uint32_t)0x00000020)</span></div><div class="line"><a name="l03924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga606249f4cc3ac14cf8133b76f3c7edd7"> 3924</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6             ((uint32_t)0x00000040)</span></div><div class="line"><a name="l03925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf998da536594af780718084cee0d22a4"> 3925</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7             ((uint32_t)0x00000080)</span></div><div class="line"><a name="l03926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab00a81afcf4d92f6f5644724803b7404"> 3926</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8             ((uint32_t)0x00000100)</span></div><div class="line"><a name="l03927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9aa0442c88bc17eaf07c55dd84910ea"> 3927</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9             ((uint32_t)0x00000200)</span></div><div class="line"><a name="l03928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae055f5848967c7929f47e848b2ed812"> 3928</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10            ((uint32_t)0x00000400)</span></div><div class="line"><a name="l03929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de971426a1248621733a9b78ef552ab"> 3929</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11            ((uint32_t)0x00000800)</span></div><div class="line"><a name="l03930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38e8685790aea3fb09194683d1f58508"> 3930</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12            ((uint32_t)0x00001000)</span></div><div class="line"><a name="l03931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0279fa554731160a9115c21d95312a5"> 3931</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13            ((uint32_t)0x00002000)</span></div><div class="line"><a name="l03932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bf290cecb54b6b68ac42a544b87dcee"> 3932</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14            ((uint32_t)0x00004000)</span></div><div class="line"><a name="l03933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c3114c8cd603d8aee022d0b426bf04"> 3933</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15            ((uint32_t)0x00008000)</span></div><div class="line"><a name="l03934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa2a83bf31ef76ee3857c7cb0a90c4d9"> 3934</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK             ((uint32_t)0x00010000)</span></div><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;</div><div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;<span class="comment">/****************** Bit definition for GPIO_AFRL register  ********************/</span></div><div class="line"><a name="l03937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4af89daf61c25562733d281e9acde3d"> 3937</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL0            ((uint32_t)0x0000000F)</span></div><div class="line"><a name="l03938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga122cbed720d27776f0cfa6dab1fbc84c"> 3938</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL1            ((uint32_t)0x000000F0)</span></div><div class="line"><a name="l03939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafda8ce333741832561e1e3e76abcee7a"> 3939</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL2            ((uint32_t)0x00000F00)</span></div><div class="line"><a name="l03940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee969704e28b7b0159838a8aec5f1e65"> 3940</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL3            ((uint32_t)0x0000F000)</span></div><div class="line"><a name="l03941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac862d4f115fd881871356418943a4446"> 3941</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL4            ((uint32_t)0x000F0000)</span></div><div class="line"><a name="l03942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga481f4065077c16365632e6a647cdcb4e"> 3942</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL5            ((uint32_t)0x00F00000)</span></div><div class="line"><a name="l03943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac87a55d05f6d16cbfbce6e04a2c6888e"> 3943</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL6            ((uint32_t)0x0F000000)</span></div><div class="line"><a name="l03944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97a41237468859702de7ea91dad62ed8"> 3944</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL7            ((uint32_t)0xF0000000)</span></div><div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;</div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;<span class="comment">/****************** Bit definition for GPIO_AFRH register  ********************/</span></div><div class="line"><a name="l03947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc5bb516e3b29af807cf4772787dfd0d"> 3947</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH0            ((uint32_t)0x0000000F)</span></div><div class="line"><a name="l03948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75ca2458aef597ebfcd1eb6b83035acd"> 3948</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH1            ((uint32_t)0x000000F0)</span></div><div class="line"><a name="l03949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dc39c907cd02befde4b7681b2fa070b"> 3949</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH2            ((uint32_t)0x00000F00)</span></div><div class="line"><a name="l03950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7043cbf3ca044ba36d59a8844c50552b"> 3950</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH3            ((uint32_t)0x0000F000)</span></div><div class="line"><a name="l03951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadae24d162b9e5a99064a81ba6a8d01d8"> 3951</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH4            ((uint32_t)0x000F0000)</span></div><div class="line"><a name="l03952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33b1d2c7b5ed5804798660a3e86214c4"> 3952</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH5            ((uint32_t)0x00F00000)</span></div><div class="line"><a name="l03953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56c388b4718d2257b4af362bec67a74a"> 3953</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH6            ((uint32_t)0x0F000000)</span></div><div class="line"><a name="l03954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga770397420d63cb6e8317ae401e6b2977"> 3954</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH7            ((uint32_t)0xF0000000)</span></div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;</div><div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;<span class="comment">/****************** Bit definition for GPIO_BRR register  *********************/</span></div><div class="line"><a name="l03957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6c5dead6e63e465d3dd35721588d5c"> 3957</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_0              ((uint32_t)0x00000001)</span></div><div class="line"><a name="l03958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabda9d92d0f57d43516c85e944bd64400"> 3958</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_1              ((uint32_t)0x00000002)</span></div><div class="line"><a name="l03959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad81e99700a2e21bf21b375470cd317e2"> 3959</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_2              ((uint32_t)0x00000004)</span></div><div class="line"><a name="l03960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7bb778b6bb5ddd310b528e3b82bbe76"> 3960</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_3              ((uint32_t)0x00000008)</span></div><div class="line"><a name="l03961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b80c9791422f4ea4bf02c42eda764ae"> 3961</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_4              ((uint32_t)0x00000010)</span></div><div class="line"><a name="l03962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga454cc680ddcb8ea12839d8f9d757ef9a"> 3962</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_5              ((uint32_t)0x00000020)</span></div><div class="line"><a name="l03963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63cf8d8b42975cad19b9a975a4e86b54"> 3963</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_6              ((uint32_t)0x00000040)</span></div><div class="line"><a name="l03964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ccbb7d590751a21eb4d7b633b3f8f7b"> 3964</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_7              ((uint32_t)0x00000080)</span></div><div class="line"><a name="l03965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11f1f288af99dec35cd3f8902ea00d1f"> 3965</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_8              ((uint32_t)0x00000100)</span></div><div class="line"><a name="l03966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab41c94420455e4a4612cc79e65896cd8"> 3966</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_9              ((uint32_t)0x00000200)</span></div><div class="line"><a name="l03967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga540c72734acc4b83b8c74e00d6b38e23"> 3967</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_10             ((uint32_t)0x00000400)</span></div><div class="line"><a name="l03968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4deb4f0a721626fede80600832271abf"> 3968</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_11             ((uint32_t)0x00000800)</span></div><div class="line"><a name="l03969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace6556a5dac11aa5e026f4c986da24fa"> 3969</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_12             ((uint32_t)0x00001000)</span></div><div class="line"><a name="l03970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga107d0ec4a73f450f5b74025a83816e45"> 3970</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_13             ((uint32_t)0x00002000)</span></div><div class="line"><a name="l03971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79648c08656ee2cf44e3b810d80a923b"> 3971</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_14             ((uint32_t)0x00004000)</span></div><div class="line"><a name="l03972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafde10d4faed8879e517d31af8689f6c7"> 3972</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_15             ((uint32_t)0x00008000)</span></div><div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;</div><div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;<span class="comment">/*                        High Resolution Timer (HRTIM)                       */</span></div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;<span class="comment">/******************** Master Timer control register ***************************/</span></div><div class="line"><a name="l03980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7708ed5e2b362068e260cb4064829c21"> 3980</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_CK_PSC     ((uint32_t)0x00000007)   </span></div><div class="line"><a name="l03981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a33713e577d47fa276bb9f9bea4fb17"> 3981</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_CK_PSC_0   ((uint32_t)0x00000001)   </span></div><div class="line"><a name="l03982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a4f4c59190f2825ebd37b26c0d72ee"> 3982</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_CK_PSC_1   ((uint32_t)0x00000002)   </span></div><div class="line"><a name="l03983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8f4f07c9e681b87a89a1dac41dc4a63"> 3983</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_CK_PSC_2   ((uint32_t)0x00000004)   </span></div><div class="line"><a name="l03985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f9088d5f69ed21b8d61f3d67d23400f"> 3985</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_CONT       ((uint32_t)0x00000008)   </span></div><div class="line"><a name="l03986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bbb228789cf1358cab051492a3ff628"> 3986</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_RETRIG     ((uint32_t)0x00000010)   </span></div><div class="line"><a name="l03987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga353b891ca4fe08354ee5b20ec2255dc1"> 3987</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_HALF       ((uint32_t)0x00000020)   </span></div><div class="line"><a name="l03989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6f468b26a974c235ef071e43055314"> 3989</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_SYNC_IN    ((uint32_t)0x00000300)   </span></div><div class="line"><a name="l03990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fc6ae68f7028048bc516be646f8c0e6"> 3990</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_SYNC_IN_0  ((uint32_t)0x00000100)   </span></div><div class="line"><a name="l03991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ebf3507dd801ec8a248899606eeed44"> 3991</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_SYNC_IN_1  ((uint32_t)0x00000200)   </span></div><div class="line"><a name="l03992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac28c132ed13fb1e177bdeebd26af8825"> 3992</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_SYNCRSTM   ((uint32_t)0x00000400)   </span></div><div class="line"><a name="l03993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ca4e87a72a1c750b116764b069da673"> 3993</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_SYNCSTRTM  ((uint32_t)0x00000800)   </span></div><div class="line"><a name="l03994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e8b73a57e69078cee234c5dbd38a53c"> 3994</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_SYNC_OUT   ((uint32_t)0x00003000)   </span></div><div class="line"><a name="l03995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09c9ef61bc7dd6c5c4ce33b557d4f4b3"> 3995</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_SYNC_OUT_0 ((uint32_t)0x00001000)   </span></div><div class="line"><a name="l03996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a9ad47f633a540b7fcaaaee33098e9e"> 3996</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_SYNC_OUT_1 ((uint32_t)0x00002000)   </span></div><div class="line"><a name="l03997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f836fc95ed0aacc668840539bb223cc"> 3997</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_SYNC_SRC   ((uint32_t)0x0000C000)   </span></div><div class="line"><a name="l03998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga264ab501ffae38ff194223505cf06fdb"> 3998</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_SYNC_SRC_0 ((uint32_t)0x00004000)   </span></div><div class="line"><a name="l03999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f10db66a2ab16402ea47833f8f502ba"> 3999</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_SYNC_SRC_1 ((uint32_t)0x00008000)   </span></div><div class="line"><a name="l04001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aac9e049cd17597b5773facdec513de"> 4001</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_MCEN       ((uint32_t)0x00010000)   </span></div><div class="line"><a name="l04002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1274b5db8ce7d4aa29ae597ac68f4597"> 4002</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_TACEN      ((uint32_t)0x00020000)   </span></div><div class="line"><a name="l04003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1a7bc81ab12c5147f3c49ef40bdab50"> 4003</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_TBCEN      ((uint32_t)0x00040000)   </span></div><div class="line"><a name="l04004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5117b7eb34be87e13bc8e52d0907d8e"> 4004</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_TCCEN      ((uint32_t)0x00080000)   </span></div><div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24040a8d2e5a16a9b9d26f91499aa214"> 4005</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_TDCEN      ((uint32_t)0x00100000)   </span></div><div class="line"><a name="l04006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga482b221747d25453d9391f1be1661714"> 4006</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_TECEN      ((uint32_t)0x00200000)   </span></div><div class="line"><a name="l04008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14717e2e9832af8bf4ba05fe91eb6480"> 4008</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_DACSYNC    ((uint32_t)0x06000000)   </span></div><div class="line"><a name="l04009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecbc3238efe3f2d2413af63e2bf0b091"> 4009</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_DACSYNC_0  ((uint32_t)0x02000000)   </span></div><div class="line"><a name="l04010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b523dc6a35321e09eae62bdd773f2e8"> 4010</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_DACSYNC_1  ((uint32_t)0x04000000)   </span></div><div class="line"><a name="l04012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d2468fdd0b644c9426b58b1382df7e9"> 4012</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_PREEN      ((uint32_t)0x08000000)   </span></div><div class="line"><a name="l04013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e60b5d971a219094e7cd94129fbbd9f"> 4013</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_MREPU      ((uint32_t)0x20000000)   </span></div><div class="line"><a name="l04015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d695879279ea835ff64a552a9edb6e6"> 4015</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_BRSTDMA    ((uint32_t)0xC0000000)   </span></div><div class="line"><a name="l04016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bede7341daf3ea45e0e5370cc2c4657"> 4016</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_BRSTDMA_0  ((uint32_t)0x40000000)   </span></div><div class="line"><a name="l04017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7dcfc5cd4287605b768969d78b3a2bf"> 4017</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_BRSTDMA_1  ((uint32_t)0x80000000)   </span></div><div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;<span class="preprocessor"></span><span class="comment">/******************** Master Timer Interrupt status register ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eb41af118284c84e320469844853cff"> 4020</a></span>&#160;<span class="preprocessor">#define HRTIM_MISR_MCMP1    ((uint32_t)0x00000001)  </span></div><div class="line"><a name="l04021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f6954b3b09ea3d76e9d8b07682c62f0"> 4021</a></span>&#160;<span class="preprocessor">#define HRTIM_MISR_MCMP2    ((uint32_t)0x00000002)  </span></div><div class="line"><a name="l04022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae44a329324bc6c0c2c8836c939412817"> 4022</a></span>&#160;<span class="preprocessor">#define HRTIM_MISR_MCMP3    ((uint32_t)0x00000004)  </span></div><div class="line"><a name="l04023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe34d5075991491f2133bed0fe664e4d"> 4023</a></span>&#160;<span class="preprocessor">#define HRTIM_MISR_MCMP4    ((uint32_t)0x00000008)  </span></div><div class="line"><a name="l04024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f7b9b95b9da1b1e817a096106c69fc7"> 4024</a></span>&#160;<span class="preprocessor">#define HRTIM_MISR_MREP     ((uint32_t)0x00000010)  </span></div><div class="line"><a name="l04025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39f09a63f35db2cc523fc61e6954658f"> 4025</a></span>&#160;<span class="preprocessor">#define HRTIM_MISR_SYNC     ((uint32_t)0x00000020)  </span></div><div class="line"><a name="l04026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6edf56316d718fcdc48a3ea16b9748da"> 4026</a></span>&#160;<span class="preprocessor">#define HRTIM_MISR_MUPD     ((uint32_t)0x00000040)  </span></div><div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;<span class="preprocessor"></span><span class="comment">/******************** Master Timer Interrupt clear register *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga305f735f487d5bf4119349195dc545f6"> 4029</a></span>&#160;<span class="preprocessor">#define HRTIM_MICR_MCMP1    ((uint32_t)0x00000001)  </span></div><div class="line"><a name="l04030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81fc28ae961e91641bba21e86071eb73"> 4030</a></span>&#160;<span class="preprocessor">#define HRTIM_MICR_MCMP2    ((uint32_t)0x00000002)  </span></div><div class="line"><a name="l04031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40accb2a48c0d1fbcbdd7ea9b895d26a"> 4031</a></span>&#160;<span class="preprocessor">#define HRTIM_MICR_MCMP3    ((uint32_t)0x00000004)  </span></div><div class="line"><a name="l04032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a55f112835574351bef950a6c374efa"> 4032</a></span>&#160;<span class="preprocessor">#define HRTIM_MICR_MCMP4    ((uint32_t)0x00000008)  </span></div><div class="line"><a name="l04033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84794a3d0e1d4ee7676c7d265ea0452b"> 4033</a></span>&#160;<span class="preprocessor">#define HRTIM_MICR_MREP     ((uint32_t)0x00000010)  </span></div><div class="line"><a name="l04034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b1a038abd0ccc47da708df01a1cda36"> 4034</a></span>&#160;<span class="preprocessor">#define HRTIM_MICR_SYNC     ((uint32_t)0x00000020)  </span></div><div class="line"><a name="l04035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4ea5a2eaffb285912f4c931b7ba4031"> 4035</a></span>&#160;<span class="preprocessor">#define HRTIM_MICR_MUPD     ((uint32_t)0x00000040)  </span></div><div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;<span class="preprocessor"></span><span class="comment">/******************** Master Timer DMA/Interrupt enable register **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bb46a35b646aa59717c8f4bca34ffd7"> 4038</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MCMP1IE    ((uint32_t)0x00000001)  </span></div><div class="line"><a name="l04039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad22f77be9c839ebe07ade8ae3f0ae2ff"> 4039</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MCMP2IE    ((uint32_t)0x00000002)  </span></div><div class="line"><a name="l04040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e54c31c684a6d53f81769641db10c92"> 4040</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MCMP3IE    ((uint32_t)0x00000004)  </span></div><div class="line"><a name="l04041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8167b80c6d91acb829fb702032ec6424"> 4041</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MCMP4IE    ((uint32_t)0x00000008)  </span></div><div class="line"><a name="l04042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac761652577349581902819e33034e335"> 4042</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MREPIE     ((uint32_t)0x00000010)  </span></div><div class="line"><a name="l04043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc1dac91f65495ae5b513f67cb89c284"> 4043</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_SYNCIE     ((uint32_t)0x00000020)  </span></div><div class="line"><a name="l04044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47cb7d697f780eca9a2331d35ef62d14"> 4044</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MUPDIE     ((uint32_t)0x00000040)  </span></div><div class="line"><a name="l04046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad3c137c07d889753b4b9b303c8d65d1"> 4046</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MCMP1DE    ((uint32_t)0x00010000)  </span></div><div class="line"><a name="l04047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb72ebe4c9792617bbe8beb4d4f9bd0d"> 4047</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MCMP2DE    ((uint32_t)0x00020000)  </span></div><div class="line"><a name="l04048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e83fe0989f948f121234d67b9f8d749"> 4048</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MCMP3DE    ((uint32_t)0x00040000)  </span></div><div class="line"><a name="l04049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86f42842d92a763aad5f92964ce7dd95"> 4049</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MCMP4DE    ((uint32_t)0x00080000)  </span></div><div class="line"><a name="l04050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefe42d54e26aa19b977897de0ecfcd61"> 4050</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MREPDE     ((uint32_t)0x00100000)  </span></div><div class="line"><a name="l04051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65bf53574dce6e394537c8f5ebbaed36"> 4051</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_SYNCDE     ((uint32_t)0x00200000)  </span></div><div class="line"><a name="l04052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae416f5758fc837c90b683b88320f03"> 4052</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MUPDDE     ((uint32_t)0x00400000)  </span></div><div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for HRTIM_MCNTR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecaabcdcf3c4763eeb9c487935177a53"> 4055</a></span>&#160;<span class="preprocessor">#define  HRTIM_MCNTR_MCNTR     ((uint32_t)0xFFFFFFFF)       </span></div><div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for HRTIM_MPER register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67410db2fd7d4e1688e184d66a239e99"> 4058</a></span>&#160;<span class="preprocessor">#define  HRTIM_MPER_MPER      ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for HRTIM_MREP register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa96feb0001770145ac08df53b80703ec"> 4061</a></span>&#160;<span class="preprocessor">#define  HRTIM_MREP_MREP     ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for HRTIM_MCMP1R register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga520d879e2e57b3e96f910ae4dbc91e5a"> 4064</a></span>&#160;<span class="preprocessor">#define  HRTIM_MCMP1R_MCMP1R     ((uint32_t)0xFFFFFFFF)     </span></div><div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for HRTIM_MCMP2R register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1825cd858f9f2b7fa58668958c520052"> 4067</a></span>&#160;<span class="preprocessor">#define  HRTIM_MCMP1R_MCMP2R     ((uint32_t)0xFFFFFFFF)     </span></div><div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for HRTIM_MCMP3R register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08002f94f868078045d2184949d65ee8"> 4070</a></span>&#160;<span class="preprocessor">#define  HRTIM_MCMP1R_MCMP3R     ((uint32_t)0xFFFFFFFF)     </span></div><div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for HRTIM_MCMP4R register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65f18bd3d7fc98f1d539c13516978bc8"> 4073</a></span>&#160;<span class="preprocessor">#define  HRTIM_MCMP1R_MCMP4R     ((uint32_t)0xFFFFFFFF)     </span></div><div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;<span class="preprocessor"></span><span class="comment">/******************** Slave control register **********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a99c1c2af67a009f4defbe2f1eee6b5"> 4076</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_CK_PSC      ((uint32_t)0x00000007) </span></div><div class="line"><a name="l04077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdc7d4c8ca193519eecda7f0e82445af"> 4077</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_CK_PSC_0    ((uint32_t)0x00000001) </span></div><div class="line"><a name="l04078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga215456ef986895b149cf41cf8038a91f"> 4078</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_CK_PSC_1    ((uint32_t)0x00000002) </span></div><div class="line"><a name="l04079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c67dc54ba1be3f258a45cf092147a7d"> 4079</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_CK_PSC_2    ((uint32_t)0x00000004) </span></div><div class="line"><a name="l04081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacafa45171799f93db1dd2fb5b8aabba7"> 4081</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_CONT        ((uint32_t)0x00000008) </span></div><div class="line"><a name="l04082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eb45f09bc4f55d1a5d713a1a9a73f8a"> 4082</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_RETRIG      ((uint32_t)0x00000010) </span></div><div class="line"><a name="l04083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3e953fe053049ccb8acb769c1c1804f"> 4083</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_HALF        ((uint32_t)0x00000020) </span></div><div class="line"><a name="l04084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga559bed2e803cf4e27127dcfe9129ffc4"> 4084</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_PSHPLL      ((uint32_t)0x00000040) </span></div><div class="line"><a name="l04086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3514842ebb606b8736d2842d9ee9d77"> 4086</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_SYNCRST     ((uint32_t)0x00000400) </span></div><div class="line"><a name="l04087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6dd6335f8abca972e1aa34049d5de1f"> 4087</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_SYNCSTRT    ((uint32_t)0x00000800) </span></div><div class="line"><a name="l04089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc2787376ca28a1480035436313ea8f9"> 4089</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_DELCMP2     ((uint32_t)0x00003000) </span></div><div class="line"><a name="l04090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72c5f46e9789ac5c7f3f9e33fd4d55f9"> 4090</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_DELCMP2_0   ((uint32_t)0x00001000) </span></div><div class="line"><a name="l04091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5fbb688fc882eb9b5f91fb1f3f36d8a"> 4091</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_DELCMP2_1   ((uint32_t)0x00002000) </span></div><div class="line"><a name="l04092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf26acd8328c374efb9b5353b72e6c688"> 4092</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_DELCMP4     ((uint32_t)0x0000C000) </span></div><div class="line"><a name="l04093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14c08ed2c046f4934510ce4d2f16a399"> 4093</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_DELCMP4_0   ((uint32_t)0x00004000) </span></div><div class="line"><a name="l04094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a81e11de3b22f5caf9f3da0b379dff3"> 4094</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_DELCMP4_1   ((uint32_t)0x00008000) </span></div><div class="line"><a name="l04096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbfd71d06250df0b40f1fb758e7ad609"> 4096</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_TREPU       ((uint32_t)0x00020000) </span></div><div class="line"><a name="l04097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae65ab6ff1c6c8a6445c020046d82e12d"> 4097</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_TRSTU       ((uint32_t)0x00040000) </span></div><div class="line"><a name="l04098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e2c111a7aa3934dd16f5af954891607"> 4098</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_TAU         ((uint32_t)0x00080000) </span></div><div class="line"><a name="l04099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad71105d31baace4727258b64e4530d84"> 4099</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_TBU         ((uint32_t)0x00100000) </span></div><div class="line"><a name="l04100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2eb4697b56ccd4e9ba98609967dbfc4"> 4100</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_TCU         ((uint32_t)0x00200000) </span></div><div class="line"><a name="l04101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga461267e23d0330fa8ddb483f69ad2be7"> 4101</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_TDU         ((uint32_t)0x00400000) </span></div><div class="line"><a name="l04102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7eafdfac1aed876bacc81760bc892112"> 4102</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_TEU         ((uint32_t)0x00800000) </span></div><div class="line"><a name="l04103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf957bd52d8108ef470d729468038e4bf"> 4103</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_MSTU        ((uint32_t)0x01000000) </span></div><div class="line"><a name="l04105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c4861a998b7168c3261da93c334ab1e"> 4105</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_DACSYNC    ((uint32_t)0x06000000)   </span></div><div class="line"><a name="l04106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04608d7a6226d3566dfe28a8bd136a28"> 4106</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_DACSYNC_0  ((uint32_t)0x02000000)   </span></div><div class="line"><a name="l04107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9e4a1f088cf048b353889982a9e018"> 4107</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_DACSYNC_1  ((uint32_t)0x04000000)   </span></div><div class="line"><a name="l04108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb6f3ce5fb9768f516351586724e20a3"> 4108</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_PREEN      ((uint32_t)0x08000000)   </span></div><div class="line"><a name="l04110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30c89f08e0d63d9487c00c5c61b78c84"> 4110</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_UPDGAT     ((uint32_t)0xF0000000)   </span></div><div class="line"><a name="l04111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac63aeb071e25cc7d69baa09fb958c5ec"> 4111</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_UPDGAT_0   ((uint32_t)0x10000000)   </span></div><div class="line"><a name="l04112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59386f392f4ef894b7a728e1c00e3505"> 4112</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_UPDGAT_1   ((uint32_t)0x20000000)   </span></div><div class="line"><a name="l04113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3007fc26d6742a228d81bd4b1cb6beae"> 4113</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_UPDGAT_2   ((uint32_t)0x40000000)   </span></div><div class="line"><a name="l04114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e603ca85fec1ebddbaa4fa1f45ac272"> 4114</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_UPDGAT_3   ((uint32_t)0x80000000)   </span></div><div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;<span class="preprocessor"></span><span class="comment">/******************** Slave Interrupt status register **************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d70dace0a547d93381e9e5c41a9f0df"> 4117</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_CMP1       ((uint32_t)0x00000001)   </span></div><div class="line"><a name="l04118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec9bdaf29c57f076ccf02259c8d2f9cf"> 4118</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_CMP2       ((uint32_t)0x00000002)   </span></div><div class="line"><a name="l04119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2144ea2a44262a27dc90b350f085ae8a"> 4119</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_CMP3       ((uint32_t)0x00000004)   </span></div><div class="line"><a name="l04120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85a96525a940627e2e64289834e255ef"> 4120</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_CMP4       ((uint32_t)0x00000008)   </span></div><div class="line"><a name="l04121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6aad75cfcbccb7537744e2b5145bbec2"> 4121</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_REP        ((uint32_t)0x00000010)   </span></div><div class="line"><a name="l04122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf079d66e6c2e4f1fd1b37ed0764adbd"> 4122</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_UPD        ((uint32_t)0x00000040)   </span></div><div class="line"><a name="l04123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga968540ed4761d4c1f876fb119097af87"> 4123</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_CPT1       ((uint32_t)0x00000080)   </span></div><div class="line"><a name="l04124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42b0b8eaf8315c26347d87ab38f30ba0"> 4124</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_CPT2       ((uint32_t)0x00000100)   </span></div><div class="line"><a name="l04125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa722d7bb009b799b65568883a4867951"> 4125</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_SET1       ((uint32_t)0x00000200)   </span></div><div class="line"><a name="l04126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67476a474d91ce201c8eb8b3306a73e8"> 4126</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_RST1       ((uint32_t)0x00000400)   </span></div><div class="line"><a name="l04127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e5e109d05eed50b3a0096fb0e97ee17"> 4127</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_SET2       ((uint32_t)0x00000800)   </span></div><div class="line"><a name="l04128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d54f163c558d7faae3753cb286ecc5a"> 4128</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_RST2       ((uint32_t)0x00001000)   </span></div><div class="line"><a name="l04129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga153a1fc97f18fa7784527020779975f9"> 4129</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_RST        ((uint32_t)0x00002000)   </span></div><div class="line"><a name="l04130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18bba78d6c2309361c19893befe4f20"> 4130</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_DLYPRT     ((uint32_t)0x00004000)   </span></div><div class="line"><a name="l04131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ca610de45c69444a7145fa994535463"> 4131</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_CPPSTAT    ((uint32_t)0x00010000)   </span></div><div class="line"><a name="l04132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a659dd79e9ee9fb66670e66f66d181d"> 4132</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_IPPSTAT    ((uint32_t)0x00020000)   </span></div><div class="line"><a name="l04133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d51a06b1dd4380375b0cfef251e2fc7"> 4133</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_O1STAT     ((uint32_t)0x00040000)   </span></div><div class="line"><a name="l04134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbade7403f042b862c5329e095eeca9c"> 4134</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_O2STAT     ((uint32_t)0x00080000)   </span></div><div class="line"><a name="l04135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ee557741adc7fc8bffc15ff2f73fb89"> 4135</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_O1CPY      ((uint32_t)0x00100000)   </span></div><div class="line"><a name="l04136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6a772f09868c1106a6da2d9e42eb7a3"> 4136</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_O2CPY      ((uint32_t)0x00200000)   </span></div><div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;<span class="preprocessor"></span><span class="comment">/******************** Slave Interrupt clear register **************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32d54a5ec4141572ecf5aa5beeaf24c7"> 4139</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_CMP1C       ((uint32_t)0x00000001)   </span></div><div class="line"><a name="l04140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cb75b6eb36e1e2ccc59d8989a836638"> 4140</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_CMP2C       ((uint32_t)0x00000002)   </span></div><div class="line"><a name="l04141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b14030070bb52e33eb5bc816a76625f"> 4141</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_CMP3C       ((uint32_t)0x00000004)   </span></div><div class="line"><a name="l04142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0968378ee40c5c9609460352ee16dbc"> 4142</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_CMP4C       ((uint32_t)0x00000008)   </span></div><div class="line"><a name="l04143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eeb3773742362fb1a1179b1536e6e55"> 4143</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_REPC        ((uint32_t)0x00000010)   </span></div><div class="line"><a name="l04144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49b4e5031435f0fc742b6d910ea75dca"> 4144</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_UPDC        ((uint32_t)0x00000040)   </span></div><div class="line"><a name="l04145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37ad674b98d8862e6ca5df2ac92cc439"> 4145</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_CPT1C       ((uint32_t)0x00000080)   </span></div><div class="line"><a name="l04146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f4307b6952dd08509b290b3533eaa4c"> 4146</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_CPT2C       ((uint32_t)0x00000100)   </span></div><div class="line"><a name="l04147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70f157f1250b07c024dc6832a61328c5"> 4147</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_SET1C       ((uint32_t)0x00000200)   </span></div><div class="line"><a name="l04148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2e1ae25ecaa4d6dc0a1f9a0bd8e75f6"> 4148</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_RST1C       ((uint32_t)0x00000400)   </span></div><div class="line"><a name="l04149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5cfd11ce02fabe8d26e63a49fe9234b"> 4149</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_SET2C       ((uint32_t)0x00000800)   </span></div><div class="line"><a name="l04150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadda75983a9a588244176f654f2b76b6f"> 4150</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_RST2C       ((uint32_t)0x00001000)   </span></div><div class="line"><a name="l04151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d68729ab845c4c3e4e7ac1ce2bf89cb"> 4151</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_RSTC        ((uint32_t)0x00002000)   </span></div><div class="line"><a name="l04152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5e3b3be477cfb49e7ee91db488c57fd"> 4152</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_DLYPRT1C    ((uint32_t)0x00004000)   </span></div><div class="line"><a name="l04153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf435842168646ae2c80b2c4a9aa9d534"> 4153</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_DLYPRT2C    ((uint32_t)0x00008000)   </span></div><div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;<span class="preprocessor"></span><span class="comment">/******************** Slave DMA/Interrupt enable register *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab518d37f7ee9bcaf1f3917aeb0ba8652"> 4156</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CMP1IE       ((uint32_t)0x00000001)   </span></div><div class="line"><a name="l04157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga131184263e1c160566b84b99c3943977"> 4157</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CMP2IE       ((uint32_t)0x00000002)   </span></div><div class="line"><a name="l04158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga271c308d6631c1a4dcc12a70e8fb6130"> 4158</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CMP3IE       ((uint32_t)0x00000004)   </span></div><div class="line"><a name="l04159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1904d8bf5dcff78587e31fa7fc3c0fa3"> 4159</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CMP4IE       ((uint32_t)0x00000008)   </span></div><div class="line"><a name="l04160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c15be1c85424cdc8f28e4fc2917c913"> 4160</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_REPIE        ((uint32_t)0x00000010)   </span></div><div class="line"><a name="l04161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc59e3971891fa96570b0e42aba3c337"> 4161</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_UPDIE        ((uint32_t)0x00000040)   </span></div><div class="line"><a name="l04162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga081b83fbafea5b7bccf6444337ad0e19"> 4162</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CPT1IE       ((uint32_t)0x00000080)   </span></div><div class="line"><a name="l04163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d50428f31a6676380a36d77ae5ca918"> 4163</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CPT2IE       ((uint32_t)0x00000100)   </span></div><div class="line"><a name="l04164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0c03e781017bfe6817cb13ab8fc771"> 4164</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_SET1IE       ((uint32_t)0x00000200)   </span></div><div class="line"><a name="l04165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2bc46a91ff7fb97ffc8db3f0adadc43"> 4165</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_RST1IE       ((uint32_t)0x00000400)   </span></div><div class="line"><a name="l04166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96c311cb56ab19628de503aef64ae4b8"> 4166</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_SET2IE       ((uint32_t)0x00000800)   </span></div><div class="line"><a name="l04167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac204f08f6c95577734dd63735f60b2c3"> 4167</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_RST2IE       ((uint32_t)0x00001000)   </span></div><div class="line"><a name="l04168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga164391205a4de39bc115b13657e693cb"> 4168</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_RSTIE        ((uint32_t)0x00002000)   </span></div><div class="line"><a name="l04169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94c1e0c0e68b20efbf7c845ff568adf3"> 4169</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_DLYPRTIE     ((uint32_t)0x00004000)   </span></div><div class="line"><a name="l04171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30adedf4bd4b9f3176985a60e5adf467"> 4171</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CMP1DE       ((uint32_t)0x00010000)   </span></div><div class="line"><a name="l04172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddf0b7691297d01fddbece56d378f045"> 4172</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CMP2DE       ((uint32_t)0x00020000)   </span></div><div class="line"><a name="l04173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52acdb4ca8776dc8cb92a96114ce850c"> 4173</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CMP3DE       ((uint32_t)0x00040000)   </span></div><div class="line"><a name="l04174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fc8715f4f550e17c15200658a366620"> 4174</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CMP4DE       ((uint32_t)0x00080000)   </span></div><div class="line"><a name="l04175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20ca3dc9bed3084660962d64328750a4"> 4175</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_REPDE        ((uint32_t)0x00100000)   </span></div><div class="line"><a name="l04176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3a444d176df029830ac7500f9bd0d60"> 4176</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_UPDDE        ((uint32_t)0x00400000)   </span></div><div class="line"><a name="l04177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e479c01fca2049cc98b5523b1e82fdc"> 4177</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CPT1DE       ((uint32_t)0x00800000)   </span></div><div class="line"><a name="l04178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b987d46b4d6e402d2998ec61a96903b"> 4178</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CPT2DE       ((uint32_t)0x01000000)   </span></div><div class="line"><a name="l04179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf04ff6833f5360cc4a8d205a8b5204ba"> 4179</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_SET1DE       ((uint32_t)0x02000000)   </span></div><div class="line"><a name="l04180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91784592804c1faae9b6cd8199293254"> 4180</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_RST1DE       ((uint32_t)0x04000000)   </span></div><div class="line"><a name="l04181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac311845ff8ed45d8a65822896fd522e2"> 4181</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_SET2DE       ((uint32_t)0x08000000)   </span></div><div class="line"><a name="l04182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadda473472a6c2eec94e5f0f8d6b7237"> 4182</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_RST2DE       ((uint32_t)0x10000000)   </span></div><div class="line"><a name="l04183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cdf426407876fbe383cd43524fd362c"> 4183</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_RSTDE        ((uint32_t)0x20000000)   </span></div><div class="line"><a name="l04184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f077ff699e9efb0f76d67cf0c1a2c4f"> 4184</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_DLYPRTDE     ((uint32_t)0x40000000)   </span></div><div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for HRTIM_CNTR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf192cf3e3a4103ca1e0c793bd985aef8"> 4187</a></span>&#160;<span class="preprocessor">#define  HRTIM_CNTR_CNTR      ((uint32_t)0xFFFFFFFF)       </span></div><div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for HRTIM_PER register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga962241fdd32be60b3f116c6eaeff1233"> 4190</a></span>&#160;<span class="preprocessor">#define  HRTIM_PER_PER       ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for HRTIM_REP register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f37703a02ff6788979b620acbf1a700"> 4193</a></span>&#160;<span class="preprocessor">#define  HRTIM_REP_REP      ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for HRTIM_CMP1R register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21c2aa41956743fad02652f94e0615cc"> 4196</a></span>&#160;<span class="preprocessor">#define  HRTIM_CMP1R_CMP1R     ((uint32_t)0xFFFFFFFF)     </span></div><div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for HRTIM_CMP1CR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b21fc8586115daf452e51797e72e0e4"> 4199</a></span>&#160;<span class="preprocessor">#define  HRTIM_CMP1CR_CMP1CR     ((uint32_t)0xFFFFFFFF)     </span></div><div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for HRTIM_CMP2R register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c4753c74660dff0a57f90ff716e9602"> 4202</a></span>&#160;<span class="preprocessor">#define  HRTIM_CMP2R_CMP2R     ((uint32_t)0xFFFFFFFF)     </span></div><div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for HRTIM_CMP3R register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad047129641725e1a4bf7f767a4740ea8"> 4205</a></span>&#160;<span class="preprocessor">#define  HRTIM_CMP3R_CMP3R     ((uint32_t)0xFFFFFFFF)     </span></div><div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for HRTIM_CMP4R register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba06dca118e38a42335984106b6141a8"> 4208</a></span>&#160;<span class="preprocessor">#define  HRTIM_CMP4R_CMP4R     ((uint32_t)0xFFFFFFFF)     </span></div><div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for HRTIM_CPT1R register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27bc556915644b786954994bd000a4b6"> 4211</a></span>&#160;<span class="preprocessor">#define  HRTIM_CPT1R_CPT1R     ((uint32_t)0xFFFFFFFF)     </span></div><div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for HRTIM_CPT2R register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3371b16e3e11b5c16067b372c43a1b63"> 4214</a></span>&#160;<span class="preprocessor">#define  HRTIM_CPT2R_CPT2R     ((uint32_t)0xFFFFFFFF)     </span></div><div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;<span class="preprocessor"></span><span class="comment">/******************** Bit definition for Slave Deadtime register **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ee090a7764c9393eabda758982b8c89"> 4217</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTR           ((uint32_t)0x000001FF)    </span></div><div class="line"><a name="l04218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9dbdf2b0eb65b5ddcedd9288a3e32cf"> 4218</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTR_0         ((uint32_t)0x00000001)    </span></div><div class="line"><a name="l04219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c44f27512cb54b319084a49b158299f"> 4219</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTR_1         ((uint32_t)0x00000002)    </span></div><div class="line"><a name="l04220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga358c037c10327b53b79c5c3198ce8b1f"> 4220</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTR_2         ((uint32_t)0x00000004)    </span></div><div class="line"><a name="l04221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd0aeb3e47ce90c44d845162b68665c9"> 4221</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTR_3         ((uint32_t)0x00000008)    </span></div><div class="line"><a name="l04222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga244ef22753087f3cf401e12eb35932df"> 4222</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTR_4         ((uint32_t)0x00000010)    </span></div><div class="line"><a name="l04223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a50cb4c9c1f39ad5e50e4e3ecfc49fa"> 4223</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTR_5         ((uint32_t)0x00000020)    </span></div><div class="line"><a name="l04224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab48df0a7f7c3308917b6fd3701ff2fea"> 4224</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTR_6         ((uint32_t)0x00000040)    </span></div><div class="line"><a name="l04225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad03f01d63cab0116ef6465be76dae7a2"> 4225</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTR_7         ((uint32_t)0x00000080)    </span></div><div class="line"><a name="l04226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2456d4ca492809bdab1480d54c2889f3"> 4226</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTR_8         ((uint32_t)0x00000100)    </span></div><div class="line"><a name="l04227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e9aadf93bcda89ca2428bb8388444c1"> 4227</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_SDTR          ((uint32_t)0x00000200)    </span></div><div class="line"><a name="l04228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga530429f9ab64dbda6564fb4e495a4b58"> 4228</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTPRSC        ((uint32_t)0x00001C00)    </span></div><div class="line"><a name="l04229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga830442cf470fa4b635c7796745a07cdd"> 4229</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTPRSC_0      ((uint32_t)0x00000400)    </span></div><div class="line"><a name="l04230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca6fab2437d25b4290bdb1404db50793"> 4230</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTPRSC_1      ((uint32_t)0x00000800)    </span></div><div class="line"><a name="l04231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c79eab0c0fcc7da2794569ad863a42e"> 4231</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTPRSC_2      ((uint32_t)0x00001000)    </span></div><div class="line"><a name="l04232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3179ba2c1f39ca635c611c712f4829e1"> 4232</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTRSLK        ((uint32_t)0x00004000)    </span></div><div class="line"><a name="l04233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5948cb984df39945fc87d1c68ce6bde"> 4233</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTRLK         ((uint32_t)0x00008000)    </span></div><div class="line"><a name="l04234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga079e6de18038a271a7bb80356cecd75e"> 4234</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTF           ((uint32_t)0x01FF0000)    </span></div><div class="line"><a name="l04235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7295fb89062a8406af1d8fc02a1d6ad"> 4235</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTF_0         ((uint32_t)0x00010000)    </span></div><div class="line"><a name="l04236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae017a43e923d959c6ba1b999fa781a74"> 4236</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTF_1         ((uint32_t)0x00020000)    </span></div><div class="line"><a name="l04237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga994df1263a9eb67f4130b9cf1a2896ad"> 4237</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTF_2         ((uint32_t)0x00040000)    </span></div><div class="line"><a name="l04238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31118e3978a58cd5ea4b0744ddd52d43"> 4238</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTF_3         ((uint32_t)0x00080000)    </span></div><div class="line"><a name="l04239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52e7a47d3144809a7cbed3dc532a079c"> 4239</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTF_4         ((uint32_t)0x00100000)    </span></div><div class="line"><a name="l04240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11e13bb8104b05730836e2e8f9d7a766"> 4240</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTF_5         ((uint32_t)0x00200000)    </span></div><div class="line"><a name="l04241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga246cd176052bceeae329903052d83c7e"> 4241</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTF_6         ((uint32_t)0x00400000)    </span></div><div class="line"><a name="l04242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aa6d4b0b95a2eb035c5778c454581fd"> 4242</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTF_7         ((uint32_t)0x00800000)    </span></div><div class="line"><a name="l04243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae110f5d37e1040e102d4be68ea9a2366"> 4243</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTF_8         ((uint32_t)0x01000000)    </span></div><div class="line"><a name="l04244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6193a4142fc6eefba5d38c23c019527c"> 4244</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_SDTF          ((uint32_t)0x02000000)    </span></div><div class="line"><a name="l04245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab153141cbacada511658e5cce6523c39"> 4245</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTFSLK        ((uint32_t)0x40000000)    </span></div><div class="line"><a name="l04246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2c98168dd741a092ea67b3eff753138"> 4246</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTFLK         ((uint32_t)0x80000000)    </span></div><div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;<span class="preprocessor"></span><span class="comment">/**** Bit definition for Slave Output 1 set register **************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2071520ea0192324fa439ad0cd286389"> 4249</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_SST         ((uint32_t)0x00000001)    </span></div><div class="line"><a name="l04250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a04e54537e4bfa6264c3a2d53f3a096"> 4250</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_RESYNC      ((uint32_t)0x00000002)    </span></div><div class="line"><a name="l04251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35159927fba15e96488fbaeeb3be44c6"> 4251</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_PER         ((uint32_t)0x00000004)    </span></div><div class="line"><a name="l04252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9b1dabc0cd8d755dab9a20efac30195"> 4252</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_CMP1        ((uint32_t)0x00000008)    </span></div><div class="line"><a name="l04253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac42cee55aa3c18e2b5740cfad0e3a7e4"> 4253</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_CMP2        ((uint32_t)0x00000010)    </span></div><div class="line"><a name="l04254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75c42d5c4d2d306c1fddea9bbcda27d3"> 4254</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_CMP3        ((uint32_t)0x00000020)    </span></div><div class="line"><a name="l04255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73416ad00ab1e5fb0f194c06d0aeb3b0"> 4255</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_CMP4        ((uint32_t)0x00000040)    </span></div><div class="line"><a name="l04257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59766b1307f8d08b2170753ec752a89a"> 4257</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_MSTPER      ((uint32_t)0x00000080)    </span></div><div class="line"><a name="l04258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7027d2bfae0d4ae7b184ff59c282e47b"> 4258</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_MSTCMP1     ((uint32_t)0x00000100)    </span></div><div class="line"><a name="l04259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga239ec295d1d7fb48860750cb498d172f"> 4259</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_MSTCMP2     ((uint32_t)0x00000200)    </span></div><div class="line"><a name="l04260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaea17923156ba37e09fc99b9909d2100"> 4260</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_MSTCMP3     ((uint32_t)0x00000400)    </span></div><div class="line"><a name="l04261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae12fdab6942465d615471c3af3f9338a"> 4261</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_MSTCMP4     ((uint32_t)0x00000800)    </span></div><div class="line"><a name="l04263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33d02da5c4e6fb21765f1f4870599db3"> 4263</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_TIMEVNT1   ((uint32_t)0x00001000)    </span></div><div class="line"><a name="l04264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fc6633933a7170b3eb15602614b8a18"> 4264</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_TIMEVNT2   ((uint32_t)0x00002000)    </span></div><div class="line"><a name="l04265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf27f087c24600cf08c06a23a4a5e644"> 4265</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_TIMEVNT3   ((uint32_t)0x00004000)    </span></div><div class="line"><a name="l04266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74d059404cf686682a6e52806760779f"> 4266</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_TIMEVNT4   ((uint32_t)0x00008000)    </span></div><div class="line"><a name="l04267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga766a8797faa4e38863739c56b527ac83"> 4267</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_TIMEVNT5   ((uint32_t)0x00010000)    </span></div><div class="line"><a name="l04268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55c0a00b5159a1202430f6f13447b98e"> 4268</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_TIMEVNT6   ((uint32_t)0x00020000)    </span></div><div class="line"><a name="l04269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab64d26c80c5115f501c9372af68fdabc"> 4269</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_TIMEVNT7   ((uint32_t)0x00040000)    </span></div><div class="line"><a name="l04270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e7eaa736fa1f20385f784081d538693"> 4270</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_TIMEVNT8   ((uint32_t)0x00080000)    </span></div><div class="line"><a name="l04271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga319d0b52a0b1b7943dfe6538c02ae923"> 4271</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_TIMEVNT9   ((uint32_t)0x00100000)    </span></div><div class="line"><a name="l04273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafa13a581434e70db0c8d8e613b43759"> 4273</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT1   ((uint32_t)0x00200000)    </span></div><div class="line"><a name="l04274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a88eeea60bd8336d8dc2d4d97471eca"> 4274</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT2   ((uint32_t)0x00400000)    </span></div><div class="line"><a name="l04275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4eec12d98ec28b4cd39d7527a21ef7b"> 4275</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT3   ((uint32_t)0x00800000)    </span></div><div class="line"><a name="l04276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a29550af9b6e779327aa8b45519e325"> 4276</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT4   ((uint32_t)0x01000000)    </span></div><div class="line"><a name="l04277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03a561c28bddd10bed694998ac64667a"> 4277</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT5   ((uint32_t)0x02000000)    </span></div><div class="line"><a name="l04278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6cd06d864448176ee69b29787492d9a"> 4278</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT6   ((uint32_t)0x04000000)    </span></div><div class="line"><a name="l04279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac94f42087be9565e56dd540d2ad8d250"> 4279</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT7   ((uint32_t)0x08000000)    </span></div><div class="line"><a name="l04280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga536dd3c5ccf31303d34095b4b19b4642"> 4280</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT8   ((uint32_t)0x10000000)    </span></div><div class="line"><a name="l04281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfb00e9f782e6573afadebd4b879d0a5"> 4281</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT9   ((uint32_t)0x20000000)    </span></div><div class="line"><a name="l04282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e162f8260c983577c8829a7a7cee469"> 4282</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT10  ((uint32_t)0x40000000)    </span></div><div class="line"><a name="l04284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9df5c409dec35291154ff25fe65417f5"> 4284</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_UPDATE    ((uint32_t)0x80000000)    </span></div><div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;<span class="preprocessor"></span><span class="comment">/**** Bit definition for Slave Output 1 reset register ************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6103439fd8f89a1e1af52f7be24eb291"> 4287</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_SRT         ((uint32_t)0x00000001)    </span></div><div class="line"><a name="l04288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga569d3eb884addf23d6b3ad0a4b1ab2b3"> 4288</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_RESYNC      ((uint32_t)0x00000002)    </span></div><div class="line"><a name="l04289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97cf816c39de710c492433336e726896"> 4289</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_PER         ((uint32_t)0x00000004)    </span></div><div class="line"><a name="l04290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8c5beab65de893c487ff54713dfed76"> 4290</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_CMP1        ((uint32_t)0x00000008)    </span></div><div class="line"><a name="l04291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf54ee395bd789ec5dc64a78cc7cca31e"> 4291</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_CMP2        ((uint32_t)0x00000010)    </span></div><div class="line"><a name="l04292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga539b5e9139f233f447b1ef76cf0f65ef"> 4292</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_CMP3        ((uint32_t)0x00000020)    </span></div><div class="line"><a name="l04293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26ccbfd4bedf78b2f015a45308cf9dd4"> 4293</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_CMP4        ((uint32_t)0x00000040)    </span></div><div class="line"><a name="l04295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa4bae1f089a636e0452a5e750462cb6"> 4295</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_MSTPER      ((uint32_t)0x00000080)    </span></div><div class="line"><a name="l04296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab41b148a561a857ec304ea40c92ead4"> 4296</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_MSTCMP1     ((uint32_t)0x00000100)    </span></div><div class="line"><a name="l04297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e1834afe6d5d0425854e9868c09445d"> 4297</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_MSTCMP2     ((uint32_t)0x00000200)    </span></div><div class="line"><a name="l04298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05c71e14496625686239f9ab8b3c7e26"> 4298</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_MSTCMP3     ((uint32_t)0x00000400)    </span></div><div class="line"><a name="l04299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3888baf4ddc7fe62dd2cb6012287a20"> 4299</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_MSTCMP4     ((uint32_t)0x00000800)    </span></div><div class="line"><a name="l04301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51aebf6ef900d13371c6c96bd2a2c559"> 4301</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_TIMEVNT1   ((uint32_t)0x00001000)    </span></div><div class="line"><a name="l04302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40f7470eeb89793a366f0f2730ffcce8"> 4302</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_TIMEVNT2   ((uint32_t)0x00002000)    </span></div><div class="line"><a name="l04303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ae113fe1459d8d170f1c5ed05650640"> 4303</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_TIMEVNT3   ((uint32_t)0x00004000)    </span></div><div class="line"><a name="l04304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga464cf43278ac253219cb88b832d6185b"> 4304</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_TIMEVNT4   ((uint32_t)0x00008000)    </span></div><div class="line"><a name="l04305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb248526370a9142a4f99e324ea59c9d"> 4305</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_TIMEVNT5   ((uint32_t)0x00010000)    </span></div><div class="line"><a name="l04306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe890fdb36e325f20f07d47236da571f"> 4306</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_TIMEVNT6   ((uint32_t)0x00020000)    </span></div><div class="line"><a name="l04307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00576ba3031c4ad01735a1ae7edfc41e"> 4307</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_TIMEVNT7   ((uint32_t)0x00040000)    </span></div><div class="line"><a name="l04308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84d256494bf980ae216814cff0b0e2f0"> 4308</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_TIMEVNT8   ((uint32_t)0x00080000)    </span></div><div class="line"><a name="l04309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0288cfa893d53645ea440d3bc98535e"> 4309</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_TIMEVNT9   ((uint32_t)0x00100000)    </span></div><div class="line"><a name="l04311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7154ea4f633b0669abdfa84a6409f606"> 4311</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT1   ((uint32_t)0x00200000)    </span></div><div class="line"><a name="l04312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dd0b4a68817b9a6544e59b1a75fcb93"> 4312</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT2   ((uint32_t)0x00400000)    </span></div><div class="line"><a name="l04313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga058373d862c8954fd1d1caf6f325c840"> 4313</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT3   ((uint32_t)0x00800000)    </span></div><div class="line"><a name="l04314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac12bd452ed8c7e9a53a3f99ba6473508"> 4314</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT4   ((uint32_t)0x01000000)    </span></div><div class="line"><a name="l04315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0bd4962668d0155b6e9d266277aa45e"> 4315</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT5   ((uint32_t)0x02000000)    </span></div><div class="line"><a name="l04316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d73f6d4c2b12e5d78aa401af23623fa"> 4316</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT6   ((uint32_t)0x04000000)    </span></div><div class="line"><a name="l04317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab27fafbfcede8734b952755f42e3bfe6"> 4317</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT7   ((uint32_t)0x08000000)    </span></div><div class="line"><a name="l04318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32da489d7abe5185fd71f84bb1ad4aef"> 4318</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT8   ((uint32_t)0x10000000)    </span></div><div class="line"><a name="l04319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59062ee404936a8e1a77fff4c02d2108"> 4319</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT9   ((uint32_t)0x20000000)    </span></div><div class="line"><a name="l04320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dcd120995342cbb43f7fc5e1b1f1e62"> 4320</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT10  ((uint32_t)0x40000000)    </span></div><div class="line"><a name="l04322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36a9cc08af3506a712f3c52da774b28e"> 4322</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_UPDATE    ((uint32_t)0x80000000)    </span></div><div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;<span class="preprocessor"></span><span class="comment">/**** Bit definition for Slave Output 2 set register **************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ecc211cf0297cf0cd7b0ba3b5c0fa0d"> 4326</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_SST         ((uint32_t)0x00000001)    </span></div><div class="line"><a name="l04327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9819af0c80cf33ee9124ca59b13852c3"> 4327</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_RESYNC      ((uint32_t)0x00000002)    </span></div><div class="line"><a name="l04328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5b33d6584c6b33ac1aecf58a8ce59e1"> 4328</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_PER         ((uint32_t)0x00000004)    </span></div><div class="line"><a name="l04329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f26d1ed4c0e98ff46bb2c15811668e2"> 4329</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_CMP1        ((uint32_t)0x00000008)    </span></div><div class="line"><a name="l04330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacee395c38a9cb6528243892c5b8bffe"> 4330</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_CMP2        ((uint32_t)0x00000010)    </span></div><div class="line"><a name="l04331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8199194d4afa19e3aba001eaac59785"> 4331</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_CMP3        ((uint32_t)0x00000020)    </span></div><div class="line"><a name="l04332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf1d1e1b0cb3ee5cadb066ac51afccf9"> 4332</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_CMP4        ((uint32_t)0x00000040)    </span></div><div class="line"><a name="l04334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga697f11957cf7a93284aa2b67dbd04b81"> 4334</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_MSTPER      ((uint32_t)0x00000080)    </span></div><div class="line"><a name="l04335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ebb1419214da0155b10e7a99b9d0f0d"> 4335</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_MSTCMP1     ((uint32_t)0x00000100)    </span></div><div class="line"><a name="l04336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2df776d9b9fdec82446fefe17bfdd3a5"> 4336</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_MSTCMP2     ((uint32_t)0x00000200)    </span></div><div class="line"><a name="l04337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3a9ac29621fbffec520c7dd823420a5"> 4337</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_MSTCMP3     ((uint32_t)0x00000400)    </span></div><div class="line"><a name="l04338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3264ba0918cb0bb8f34258db2e9c146"> 4338</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_MSTCMP4     ((uint32_t)0x00000800)    </span></div><div class="line"><a name="l04340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64b981408e552bc9d38c2fa6bfe37936"> 4340</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_TIMEVNT1   ((uint32_t)0x00001000)    </span></div><div class="line"><a name="l04341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0ed73a7848bb47e1fc04f253dd46b3c"> 4341</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_TIMEVNT2   ((uint32_t)0x00002000)    </span></div><div class="line"><a name="l04342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53e69cc30cad6a1f28eadf4ac4aadca9"> 4342</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_TIMEVNT3   ((uint32_t)0x00004000)    </span></div><div class="line"><a name="l04343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e63f1478debf3985b3338c978cf89eb"> 4343</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_TIMEVNT4   ((uint32_t)0x00008000)    </span></div><div class="line"><a name="l04344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga238a7a07dfd78720477be77701e59c94"> 4344</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_TIMEVNT5   ((uint32_t)0x00010000)    </span></div><div class="line"><a name="l04345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ff32d534a2436dbcc17cce6caa02bdc"> 4345</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_TIMEVNT6   ((uint32_t)0x00020000)    </span></div><div class="line"><a name="l04346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga317fbfa70bec64e210488c2ff54481c0"> 4346</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_TIMEVNT7   ((uint32_t)0x00040000)    </span></div><div class="line"><a name="l04347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28e731263e6314b9ec85189a9b22fb11"> 4347</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_TIMEVNT8   ((uint32_t)0x00080000)    </span></div><div class="line"><a name="l04348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aa08985d52e43956a74504e6733d26d"> 4348</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_TIMEVNT9   ((uint32_t)0x00100000)    </span></div><div class="line"><a name="l04350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5bba8858519cddbc3c0004bd3732c38"> 4350</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT1   ((uint32_t)0x00200000)    </span></div><div class="line"><a name="l04351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ef2735c64ed320b10a82fbdcb052b3c"> 4351</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT2   ((uint32_t)0x00400000)    </span></div><div class="line"><a name="l04352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b3da9b4ae21815eefca417f2cb5f233"> 4352</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT3   ((uint32_t)0x00800000)    </span></div><div class="line"><a name="l04353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e920fe6e565b7b929e7d79345123683"> 4353</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT4   ((uint32_t)0x01000000)    </span></div><div class="line"><a name="l04354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab77d661b7c91dab401d67cd5d5731fe2"> 4354</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT5   ((uint32_t)0x02000000)    </span></div><div class="line"><a name="l04355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8315468f404366b77f88b5a1a6a65f16"> 4355</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT6   ((uint32_t)0x04000000)    </span></div><div class="line"><a name="l04356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61ecb505810a9f9f81ce08ae7940261a"> 4356</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT7   ((uint32_t)0x08000000)    </span></div><div class="line"><a name="l04357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8478da662fd081d2d0f45ae733d8749"> 4357</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT8   ((uint32_t)0x10000000)    </span></div><div class="line"><a name="l04358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f5415fa2c006a3d8665fcb78c7e5223"> 4358</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT9   ((uint32_t)0x20000000)    </span></div><div class="line"><a name="l04359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83e768aa3546c6d4f516165f0a8c7720"> 4359</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT10  ((uint32_t)0x40000000)    </span></div><div class="line"><a name="l04361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52a5c146d1a41dc19d245e53e99ab6b2"> 4361</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_UPDATE    ((uint32_t)0x80000000)    </span></div><div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;<span class="preprocessor"></span><span class="comment">/**** Bit definition for Slave Output 2 reset register ************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga797d90e7776762368964883a053fb2da"> 4364</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_SRT         ((uint32_t)0x00000001)    </span></div><div class="line"><a name="l04365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga701904bf2cadedf5e8e212333e346039"> 4365</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_RESYNC      ((uint32_t)0x00000002)    </span></div><div class="line"><a name="l04366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0e10fd8dccb47a9cebc78097cb122cd"> 4366</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_PER         ((uint32_t)0x00000004)    </span></div><div class="line"><a name="l04367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b7f4b609dc0bcd1cbb2c1f47a87b049"> 4367</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_CMP1        ((uint32_t)0x00000008)    </span></div><div class="line"><a name="l04368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25251da57a648f140242c819bbc5ab39"> 4368</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_CMP2        ((uint32_t)0x00000010)    </span></div><div class="line"><a name="l04369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf057987b42ad8ce89f572af7e2efe88e"> 4369</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_CMP3        ((uint32_t)0x00000020)    </span></div><div class="line"><a name="l04370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga900a6b323ad6d00bd038dfe151b1d0b1"> 4370</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_CMP4        ((uint32_t)0x00000040)    </span></div><div class="line"><a name="l04372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga426d46ab52412ded718128afda931c9c"> 4372</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_MSTPER      ((uint32_t)0x00000080)    </span></div><div class="line"><a name="l04373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d2e35605ac11467f8f48ea724cf1f7b"> 4373</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_MSTCMP1     ((uint32_t)0x00000100)    </span></div><div class="line"><a name="l04374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a79636ec9961d8890a56d6a2d3007a8"> 4374</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_MSTCMP2     ((uint32_t)0x00000200)    </span></div><div class="line"><a name="l04375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21eff38a8f76682bde642f03b220319b"> 4375</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_MSTCMP3     ((uint32_t)0x00000400)    </span></div><div class="line"><a name="l04376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga314dfa30657355ba5308aa0d002d90c0"> 4376</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_MSTCMP4     ((uint32_t)0x00000800)    </span></div><div class="line"><a name="l04378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9ace72a0b9076829f1c27b09b9fe51"> 4378</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_TIMEVNT1   ((uint32_t)0x00001000)    </span></div><div class="line"><a name="l04379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga760bdfaf83725ba191074ad52d190927"> 4379</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_TIMEVNT2   ((uint32_t)0x00002000)    </span></div><div class="line"><a name="l04380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeee3bc7e66f02fd3d2bf0eb3f772a686"> 4380</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_TIMEVNT3   ((uint32_t)0x00004000)    </span></div><div class="line"><a name="l04381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga761780d89c78771d101a59b6ed2a91d4"> 4381</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_TIMEVNT4   ((uint32_t)0x00008000)    </span></div><div class="line"><a name="l04382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1331fabee0c09b294d62d02535795786"> 4382</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_TIMEVNT5   ((uint32_t)0x00010000)    </span></div><div class="line"><a name="l04383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9814888b884f73930c99cea7773fee7"> 4383</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_TIMEVNT6   ((uint32_t)0x00020000)    </span></div><div class="line"><a name="l04384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e7d774171554c9b483c6d70841b35bc"> 4384</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_TIMEVNT7   ((uint32_t)0x00040000)    </span></div><div class="line"><a name="l04385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eb3b091e7b3e5c5b3f5423c32ec4665"> 4385</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_TIMEVNT8   ((uint32_t)0x00080000)    </span></div><div class="line"><a name="l04386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36018a0ceebbb92d279a2c829f671465"> 4386</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_TIMEVNT9   ((uint32_t)0x00100000)    </span></div><div class="line"><a name="l04388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02625c6bef2b80a8efc76c6f250d5e8b"> 4388</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT1   ((uint32_t)0x00200000)    </span></div><div class="line"><a name="l04389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0d336de4c1e53b816dff49a8b28b874"> 4389</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT2   ((uint32_t)0x00400000)    </span></div><div class="line"><a name="l04390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45a749135235c08b25f3beb6e1e8d6b1"> 4390</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT3   ((uint32_t)0x00800000)    </span></div><div class="line"><a name="l04391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac006c5a1e02b9b315a316b47fc59512c"> 4391</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT4   ((uint32_t)0x01000000)    </span></div><div class="line"><a name="l04392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ecb3e43e8ba62916cca85efd3632cc3"> 4392</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT5   ((uint32_t)0x02000000)    </span></div><div class="line"><a name="l04393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3c4c7e54a717c537fcdc9a741b7395a"> 4393</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT6   ((uint32_t)0x04000000)    </span></div><div class="line"><a name="l04394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14f631171757d8e877b22d0b1ac5cb78"> 4394</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT7   ((uint32_t)0x08000000)    </span></div><div class="line"><a name="l04395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1870ddcbca3ca5742f5b471ace58671"> 4395</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT8   ((uint32_t)0x10000000)    </span></div><div class="line"><a name="l04396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab506812d38fb2e63c2cbcbd14d1e1cd8"> 4396</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT9   ((uint32_t)0x20000000)    </span></div><div class="line"><a name="l04397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa405a305893ab21c0e5ef03591e332f5"> 4397</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT10  ((uint32_t)0x40000000)    </span></div><div class="line"><a name="l04399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25ea7ccb178f2be61aad19cf88595e62"> 4399</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_UPDATE    ((uint32_t)0x80000000)    </span></div><div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;<span class="preprocessor"></span><span class="comment">/**** Bit definition for Slave external event filtering  register 1 ***********/</span><span class="preprocessor"></span></div><div class="line"><a name="l04402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eb8562e5c62d0d563fd7c1c6dc90fa1"> 4402</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE1LTCH    ((uint32_t)0x00000001)    </span></div><div class="line"><a name="l04403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8672f918bb94ff7edf25028b836ceb37"> 4403</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE1FLTR    ((uint32_t)0x0000001E)    </span></div><div class="line"><a name="l04404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1e620ffdd7411acf53ad41c950764b"> 4404</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE1FLTR_0  ((uint32_t)0x00000002)    </span></div><div class="line"><a name="l04405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9532628b99f0bbf11df07eef5ba5c70"> 4405</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE1FLTR_1  ((uint32_t)0x00000004)    </span></div><div class="line"><a name="l04406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15ec22d82fb01737cfb10970fdbad5f2"> 4406</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE1FLTR_2  ((uint32_t)0x00000008)    </span></div><div class="line"><a name="l04407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga181f75fbe596eb7582a5c22e6bf90e63"> 4407</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE1FLTR_3  ((uint32_t)0x00000010)    </span></div><div class="line"><a name="l04409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee45ab98def1f8bfaa4c8d73692d4789"> 4409</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE2LTCH    ((uint32_t)0x00000040)    </span></div><div class="line"><a name="l04410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ea95d94d6ec85880dff9bf0bf6c30d2"> 4410</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE2FLTR    ((uint32_t)0x00000780)    </span></div><div class="line"><a name="l04411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1378e48a4f2997da87062e3150b0f97"> 4411</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE2FLTR_0  ((uint32_t)0x00000080)    </span></div><div class="line"><a name="l04412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdd755ac515107517f461f393fdea2d7"> 4412</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE2FLTR_1  ((uint32_t)0x00000100)    </span></div><div class="line"><a name="l04413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9e692a7de89f1c987992aca65741c7"> 4413</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE2FLTR_2  ((uint32_t)0x00000200)    </span></div><div class="line"><a name="l04414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f8339d57754e403fdc388a7a857914d"> 4414</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE2FLTR_3  ((uint32_t)0x00000400)    </span></div><div class="line"><a name="l04416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eda5246193feaebc937148f0d07e693"> 4416</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE3LTCH    ((uint32_t)0x00001000)    </span></div><div class="line"><a name="l04417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad672653be776278c9fae448ab044dfb4"> 4417</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE3FLTR    ((uint32_t)0x0001E000)    </span></div><div class="line"><a name="l04418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga643cf7063963fb3c47e94887cae0986b"> 4418</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE3FLTR_0  ((uint32_t)0x00002000)    </span></div><div class="line"><a name="l04419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00b657cd1a78e3ba38563d59cf4e21a0"> 4419</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE3FLTR_1  ((uint32_t)0x00004000)    </span></div><div class="line"><a name="l04420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf110d46bf01c83bcce70ad6ce26d78eb"> 4420</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE3FLTR_2  ((uint32_t)0x00008000)    </span></div><div class="line"><a name="l04421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ebb804ba69192a7b07e44080c75dd19"> 4421</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE3FLTR_3  ((uint32_t)0x00010000)    </span></div><div class="line"><a name="l04423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4181c5f8af2e419089b93d6332c9843"> 4423</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE4LTCH    ((uint32_t)0x00040000)    </span></div><div class="line"><a name="l04424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91cf9ff9b98132cb96bc9c9742268ef6"> 4424</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE4FLTR    ((uint32_t)0x00780000)    </span></div><div class="line"><a name="l04425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga952a424e6e31e9ff22074e2bae3b681e"> 4425</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE4FLTR_0  ((uint32_t)0x00080000)    </span></div><div class="line"><a name="l04426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga021bf56a151718138b9d4950926144b2"> 4426</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE4FLTR_1  ((uint32_t)0x00100000)    </span></div><div class="line"><a name="l04427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7aeee20d6bf3d092e32fe60e689b527"> 4427</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE4FLTR_2  ((uint32_t)0x00200000)    </span></div><div class="line"><a name="l04428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3afdfe176b67a9512a94320a7b67cdf3"> 4428</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE4FLTR_3  ((uint32_t)0x00400000)    </span></div><div class="line"><a name="l04430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ea56e1794870d75c94e6dda08baa2e7"> 4430</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE5LTCH    ((uint32_t)0x01000000)   </span></div><div class="line"><a name="l04431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aa19051943a9c4cbbd8ce5baa1f7c34"> 4431</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE5FLTR    ((uint32_t)0x1E000000)    </span></div><div class="line"><a name="l04432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69f69b0200ffd94f20a87030d3f1210e"> 4432</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE5FLTR_0  ((uint32_t)0x02000000)    </span></div><div class="line"><a name="l04433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fbbf1b1cfd092a4f2181069094e0eaa"> 4433</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE5FLTR_1  ((uint32_t)0x04000000)    </span></div><div class="line"><a name="l04434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18c657b36bb56977a34876b1b920a608"> 4434</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE5FLTR_2  ((uint32_t)0x08000000)    </span></div><div class="line"><a name="l04435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e7928257f03faace59ce2ee04f5a838"> 4435</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE5FLTR_3  ((uint32_t)0x10000000)    </span></div><div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;<span class="preprocessor"></span><span class="comment">/**** Bit definition for Slave external event filtering  register 2 ***********/</span><span class="preprocessor"></span></div><div class="line"><a name="l04438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44eeb0f24c6b645d5d3611fab02a326a"> 4438</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE6LTCH    ((uint32_t)0x00000001)    </span></div><div class="line"><a name="l04439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47ae272760886086753d2b7e199eebd8"> 4439</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE6FLTR    ((uint32_t)0x0000001E)    </span></div><div class="line"><a name="l04440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c41a44de07afe21cb69cd6e0a68d41e"> 4440</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE6FLTR_0  ((uint32_t)0x00000002)    </span></div><div class="line"><a name="l04441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb0028e402239b01e47d89aecf0c2ba6"> 4441</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE6FLTR_1  ((uint32_t)0x00000004)    </span></div><div class="line"><a name="l04442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f6fbce045905406e5cc85066f5a3bfe"> 4442</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE6FLTR_2  ((uint32_t)0x00000008)    </span></div><div class="line"><a name="l04443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad70146669e0d517fa076d852e52043fb"> 4443</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE6FLTR_3  ((uint32_t)0x00000010)    </span></div><div class="line"><a name="l04445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4493f19225fc8d0f74dee9ed2b51f928"> 4445</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE7LTCH    ((uint32_t)0x00000040)    </span></div><div class="line"><a name="l04446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae57780735e75878e003ae0155ef452a"> 4446</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE7FLTR    ((uint32_t)0x00000780)    </span></div><div class="line"><a name="l04447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7015536d37e066201f65c7e496ab09b"> 4447</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE7FLTR_0  ((uint32_t)0x00000080)    </span></div><div class="line"><a name="l04448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58f8a80147c216702b9a978a25aece61"> 4448</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE7FLTR_1  ((uint32_t)0x00000100)    </span></div><div class="line"><a name="l04449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70089b90c854bd7cb7ca9079315a8a98"> 4449</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE7FLTR_2  ((uint32_t)0x00000200)    </span></div><div class="line"><a name="l04450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6775a4f60d5920b3ccd4f21bb8242e2d"> 4450</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE7FLTR_3  ((uint32_t)0x00000400)    </span></div><div class="line"><a name="l04452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga935f8ea5e494f5679d08088cf23e28a4"> 4452</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE8LTCH    ((uint32_t)0x00001000)    </span></div><div class="line"><a name="l04453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46b8b674a766be44320b38a9702cbc4e"> 4453</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE8FLTR    ((uint32_t)0x0001E000)    </span></div><div class="line"><a name="l04454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50991536242eb3a1abc9d4e2313fbb36"> 4454</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE8FLTR_0  ((uint32_t)0x00002000)    </span></div><div class="line"><a name="l04455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cab1d68767c67bb0dc42a7a3a0f2097"> 4455</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE8FLTR_1  ((uint32_t)0x00004000)    </span></div><div class="line"><a name="l04456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc21bcadc57a12aebe19f7a76b7fa013"> 4456</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE8FLTR_2  ((uint32_t)0x00008000)    </span></div><div class="line"><a name="l04457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga586d42ec6e77a14f11e41758d6690897"> 4457</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE8FLTR_3  ((uint32_t)0x00010000)    </span></div><div class="line"><a name="l04459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d8b4af487610aaa1430920d4d91eb31"> 4459</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE9LTCH    ((uint32_t)0x00040000)    </span></div><div class="line"><a name="l04460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccfbed5b38480efbb57842d6de176e7b"> 4460</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE9FLTR    ((uint32_t)0x00780000)    </span></div><div class="line"><a name="l04461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fce3ca49eba183a582346e8b2b30c50"> 4461</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE9FLTR_0  ((uint32_t)0x00080000)    </span></div><div class="line"><a name="l04462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39afe1f77d0667a2caa1d3be02d332c5"> 4462</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE9FLTR_1  ((uint32_t)0x00100000)    </span></div><div class="line"><a name="l04463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga713e0089edefccc14d55349e0c9b7724"> 4463</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE9FLTR_2  ((uint32_t)0x00200000)    </span></div><div class="line"><a name="l04464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ea294e50f2113f9e4e153f5292b889d"> 4464</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE9FLTR_3  ((uint32_t)0x00400000)    </span></div><div class="line"><a name="l04466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf035ecc54845670883e2ce016967c24"> 4466</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE10LTCH    ((uint32_t)0x01000000)   </span></div><div class="line"><a name="l04467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9975fa4481a849aaf93728263a29a954"> 4467</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE10FLTR    ((uint32_t)0x1E000000)    </span></div><div class="line"><a name="l04468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b8dec0446d5cebccfd3e618ef40ccc7"> 4468</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE10FLTR_0  ((uint32_t)0x02000000)    </span></div><div class="line"><a name="l04469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3d67ce80897c3cde51bcbf2b4a0c2d8"> 4469</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE10FLTR_1  ((uint32_t)0x04000000)    </span></div><div class="line"><a name="l04470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d41f9ad7f5372b591ae4231aab78618"> 4470</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE10FLTR_2  ((uint32_t)0x08000000)    </span></div><div class="line"><a name="l04471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83cef607e1e24f2d001f4c7b56dddd18"> 4471</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE10FLTR_3  ((uint32_t)0x10000000)    </span></div><div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;<span class="preprocessor"></span><span class="comment">/**** Bit definition for Slave Timer reset register ***************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga452ec116e1c2b6715abb1c88a070a0cb"> 4474</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_UPDATE     ((uint32_t)0x00000002)   </span></div><div class="line"><a name="l04475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4925f0029704ec75bb1934a60edba75c"> 4475</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_CMP2       ((uint32_t)0x00000004)   </span></div><div class="line"><a name="l04476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab798cc1af6c4afbda0f21db3fb23d979"> 4476</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_CMP4       ((uint32_t)0x00000008)   </span></div><div class="line"><a name="l04478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd9151bc9dad21f8deceb0e052779338"> 4478</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_MSTPER     ((uint32_t)0x00000010)   </span></div><div class="line"><a name="l04479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ae287c44527992091dca35f2e452a1"> 4479</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_MSTCMP1    ((uint32_t)0x00000020)   </span></div><div class="line"><a name="l04480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42321cdcf0a3718b3b650ad3a9f60fd0"> 4480</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_MSTCMP2    ((uint32_t)0x00000040)   </span></div><div class="line"><a name="l04481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3b7f5617a086e2e534cf251b0f08bf2"> 4481</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_MSTCMP3    ((uint32_t)0x00000080)   </span></div><div class="line"><a name="l04482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a49a38a2c9ac716bac3bba08969de81"> 4482</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_MSTCMP4    ((uint32_t)0x00000100)   </span></div><div class="line"><a name="l04484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6cf7c143a9a4796a673d9ea23ae9754"> 4484</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT1   ((uint32_t)0x00000200)   </span></div><div class="line"><a name="l04485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga823f9df888de61a8e6ba57ad1c17828e"> 4485</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT2   ((uint32_t)0x00000400)   </span></div><div class="line"><a name="l04486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5384255fd0ef915b3d394e3f7870677"> 4486</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT3   ((uint32_t)0x00000800)   </span></div><div class="line"><a name="l04487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5199399eb797c950f2d8285fb7332e9"> 4487</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT4   ((uint32_t)0x00001000)   </span></div><div class="line"><a name="l04488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5554b40069eacbb32fc3a9d19a8b5dbb"> 4488</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT5   ((uint32_t)0x00002000)   </span></div><div class="line"><a name="l04489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf633f2792fca6179597bde16ac0ca6a"> 4489</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT6   ((uint32_t)0x00004000)   </span></div><div class="line"><a name="l04490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd4a55d3195ae365a4d159461eb4a319"> 4490</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT7   ((uint32_t)0x00008000)   </span></div><div class="line"><a name="l04491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2dd1de64f611488bf948526cf052cdb"> 4491</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT8   ((uint32_t)0x00010000)   </span></div><div class="line"><a name="l04492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04a1b245e57652496525e090ca4f59ed"> 4492</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT9   ((uint32_t)0x00020000)   </span></div><div class="line"><a name="l04493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a2dc72f1f0891698ab468997a88ae70"> 4493</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT10  ((uint32_t)0x00040000)   </span></div><div class="line"><a name="l04495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80ed7217be6f6a8c4542d89a53192127"> 4495</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMBCMP1   ((uint32_t)0x00080000)   </span></div><div class="line"><a name="l04496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad580645c0285b05f907d92c4443c09a"> 4496</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMBCMP2   ((uint32_t)0x00100000)   </span></div><div class="line"><a name="l04497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga646bd40f9fb9a1087592f50c755707b0"> 4497</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMBCMP4   ((uint32_t)0x00200000)   </span></div><div class="line"><a name="l04499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66cebe75759969950b3eb34f8ac4a7f0"> 4499</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMCCMP1   ((uint32_t)0x00400000)   </span></div><div class="line"><a name="l04500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89c511d05f66acc6209ab493519a9353"> 4500</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMCCMP2   ((uint32_t)0x00800000)   </span></div><div class="line"><a name="l04501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2564cf24335ae84f4dc47b1bbeebf537"> 4501</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMCCMP4   ((uint32_t)0x01000000)   </span></div><div class="line"><a name="l04503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b0d451f0c102952fca5e3972142b778"> 4503</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMDCMP1   ((uint32_t)0x02000000)   </span></div><div class="line"><a name="l04504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b52f7001ac86016647520ae0cb91c2"> 4504</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMDCMP2   ((uint32_t)0x04000000)   </span></div><div class="line"><a name="l04505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f964f929b8aedd90939f031e7c4ba43"> 4505</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMDCMP4   ((uint32_t)0x08000000)   </span></div><div class="line"><a name="l04507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeffbcb2963b6b70de4edb086dc07476"> 4507</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMECMP1   ((uint32_t)0x10000000)   </span></div><div class="line"><a name="l04508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb55a2f9f17af60d0f0bcfa5f641d18e"> 4508</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMECMP2   ((uint32_t)0x20000000)   </span></div><div class="line"><a name="l04509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bbcee723436f89e8854f2d6bd8797a1"> 4509</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMECMP4   ((uint32_t)0x40000000)   </span></div><div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;<span class="preprocessor"></span><span class="comment">/**** Bit definition for Slave Timer Chopper register *************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa0fe2b67a2c3913f56ac708466ffba2"> 4512</a></span>&#160;<span class="preprocessor">#define HRTIM_CHPR_CARFRQ    ((uint32_t)0x0000000F)   </span></div><div class="line"><a name="l04513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2719fb8fe12718ffdadc8becfd7b4aad"> 4513</a></span>&#160;<span class="preprocessor">#define HRTIM_CHPR_CARFRQ_0  ((uint32_t)0x00000001)   </span></div><div class="line"><a name="l04514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcd693c0a9b05797d60086e96186c80a"> 4514</a></span>&#160;<span class="preprocessor">#define HRTIM_CHPR_CARFRQ_1  ((uint32_t)0x00000002)   </span></div><div class="line"><a name="l04515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ec7a2d7c01f1e5c5923ab34caa43d74"> 4515</a></span>&#160;<span class="preprocessor">#define HRTIM_CHPR_CARFRQ_2  ((uint32_t)0x00000004)   </span></div><div class="line"><a name="l04516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa269299093e6d36015365f7f4c7e645a"> 4516</a></span>&#160;<span class="preprocessor">#define HRTIM_CHPR_CARFRQ_3  ((uint32_t)0x00000008)   </span></div><div class="line"><a name="l04518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbf0895663ce7a0169dc54105255bdb2"> 4518</a></span>&#160;<span class="preprocessor">#define HRTIM_CHPR_CARDTY    ((uint32_t)0x00000070)   </span></div><div class="line"><a name="l04519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac85a38ac48fde45eef29be77784cb79e"> 4519</a></span>&#160;<span class="preprocessor">#define HRTIM_CHPR_CARDTY_0  ((uint32_t)0x00000010)   </span></div><div class="line"><a name="l04520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59b689e52814f019494c9b614f0ecae5"> 4520</a></span>&#160;<span class="preprocessor">#define HRTIM_CHPR_CARDTY_1  ((uint32_t)0x00000020)   </span></div><div class="line"><a name="l04521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2d3b89dd112299b68851804aa10b9b8"> 4521</a></span>&#160;<span class="preprocessor">#define HRTIM_CHPR_CARDTY_2  ((uint32_t)0x00000040)   </span></div><div class="line"><a name="l04523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1902b0c247414c03446f3739ab6e0aa"> 4523</a></span>&#160;<span class="preprocessor">#define HRTIM_CHPR_STRPW     ((uint32_t)0x00000780)   </span></div><div class="line"><a name="l04524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94c04fc4f28c939a0f20f543da28f0ca"> 4524</a></span>&#160;<span class="preprocessor">#define HRTIM_CHPR_STRPW_0   ((uint32_t)0x00000080)   </span></div><div class="line"><a name="l04525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfb8168ce82d970b75a230ab3b01eaa1"> 4525</a></span>&#160;<span class="preprocessor">#define HRTIM_CHPR_STRPW_1   ((uint32_t)0x00000100)   </span></div><div class="line"><a name="l04526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga555d29687602c2b10e19e056be7b6b8c"> 4526</a></span>&#160;<span class="preprocessor">#define HRTIM_CHPR_STRPW_2   ((uint32_t)0x00000200)   </span></div><div class="line"><a name="l04527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04a1e49b2a98114863b038b274d6672d"> 4527</a></span>&#160;<span class="preprocessor">#define HRTIM_CHPR_STRPW_3   ((uint32_t)0x00000400)   </span></div><div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;<span class="preprocessor"></span><span class="comment">/**** Bit definition for Slave Timer Capture 1 control register ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3acac02d343e7d2494205b0a58b365e3"> 4530</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_SWCPT       ((uint32_t)0x00000001)   </span></div><div class="line"><a name="l04531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga305b0140914e1d6d8831799ba311f0ab"> 4531</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_UPDCPT      ((uint32_t)0x00000002)   </span></div><div class="line"><a name="l04532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8b823ee8ee45dc6abe69343d5dfffc1"> 4532</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV1CPT    ((uint32_t)0x00000004)   </span></div><div class="line"><a name="l04533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40cfbe2a23239be15eadfb97518012d3"> 4533</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV2CPT    ((uint32_t)0x00000008)   </span></div><div class="line"><a name="l04534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16de68c396b87ae7e8d48437e372f0fe"> 4534</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV3CPT    ((uint32_t)0x00000010)   </span></div><div class="line"><a name="l04535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73c9d28af34564fb2b8ef230cb96d6b6"> 4535</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV4CPT    ((uint32_t)0x00000020)   </span></div><div class="line"><a name="l04536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37dfc1ac28da8a79af8d870a809f647c"> 4536</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV5CPT    ((uint32_t)0x00000040)   </span></div><div class="line"><a name="l04537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47d1e3b18721f1564c9de21ce3d8dfd6"> 4537</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV6CPT    ((uint32_t)0x00000080)   </span></div><div class="line"><a name="l04538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28cb56e7e2ee6e0eb53708d8dc411a04"> 4538</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV7CPT    ((uint32_t)0x00000100)   </span></div><div class="line"><a name="l04539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad015114c67d0a6168e41d5e40103fc1d"> 4539</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV8CPT    ((uint32_t)0x00000200)   </span></div><div class="line"><a name="l04540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga255961df9dd77431511e9daa159e422a"> 4540</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV9CPT    ((uint32_t)0x00000400)   </span></div><div class="line"><a name="l04541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f4086606e6e59add108413b775b9449"> 4541</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV10CPT   ((uint32_t)0x00000800)   </span></div><div class="line"><a name="l04543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca7515048b2e097b73a977dfda2cea2e"> 4543</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TA1SET      ((uint32_t)0x00001000)   </span></div><div class="line"><a name="l04544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b7d06906e793fe15e24b1f43cc010fb"> 4544</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TA1RST      ((uint32_t)0x00002000)   </span></div><div class="line"><a name="l04545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf95aa7c00e69aae3d0cf3f96090104f8"> 4545</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMACMP1    ((uint32_t)0x00004000)   </span></div><div class="line"><a name="l04546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e391d97c364597f9503b7d0f4f64f1d"> 4546</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMACMP2    ((uint32_t)0x00008000)   </span></div><div class="line"><a name="l04548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0024c786d81921c741d434d5d3dadd44"> 4548</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TB1SET      ((uint32_t)0x00010000)   </span></div><div class="line"><a name="l04549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga824aa2c329d694f981eed883cfdd1d0a"> 4549</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TB1RST      ((uint32_t)0x00020000)   </span></div><div class="line"><a name="l04550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e44a2b47c3c64341c46cf353e8fb41e"> 4550</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMBCMP1    ((uint32_t)0x00040000)   </span></div><div class="line"><a name="l04551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73d38f252212245e1f28fb928eaf8050"> 4551</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMBCMP2    ((uint32_t)0x00080000)   </span></div><div class="line"><a name="l04553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ed28dcdf069300b895006803905055f"> 4553</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TC1SET      ((uint32_t)0x00100000)   </span></div><div class="line"><a name="l04554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga427ffe14fb99dcd3174be26d4f1af5b8"> 4554</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TC1RST      ((uint32_t)0x00200000)   </span></div><div class="line"><a name="l04555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2014cd0f8190f74d9590cb34e85364f2"> 4555</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMCCMP1    ((uint32_t)0x00400000)   </span></div><div class="line"><a name="l04556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2e69df94c9c67f30802750327e8a83e"> 4556</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMCCMP2    ((uint32_t)0x00800000)   </span></div><div class="line"><a name="l04558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72c67e88c80a980993a25f8f648afd1e"> 4558</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TD1SET      ((uint32_t)0x01000000)   </span></div><div class="line"><a name="l04559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4ba74a92d379b010dedc3f96766fc6a"> 4559</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TD1RST      ((uint32_t)0x02000000)   </span></div><div class="line"><a name="l04560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8b9a27e13cb606a0f8f6943d5a5fb33"> 4560</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMDCMP1    ((uint32_t)0x04000000)   </span></div><div class="line"><a name="l04561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f43df1bae4dba12c99d5132d05874d7"> 4561</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMDCMP2    ((uint32_t)0x08000000)   </span></div><div class="line"><a name="l04563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa14f451e496bb8f5a30029d21e0b7f1c"> 4563</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TE1SET      ((uint32_t)0x10000000)   </span></div><div class="line"><a name="l04564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb167866ba594f86742f6c84f823503d"> 4564</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TE1RST      ((uint32_t)0x20000000)   </span></div><div class="line"><a name="l04565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf015934b06cc38e3a493e04716fee6f4"> 4565</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMECMP1    ((uint32_t)0x40000000)   </span></div><div class="line"><a name="l04566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a6dec8e1b2c3592215bfec2d9e92635"> 4566</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMECMP2    ((uint32_t)0x80000000)   </span></div><div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;<span class="preprocessor"></span><span class="comment">/**** Bit definition for Slave Timer Capture 2 control register ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefd9e1c8ed3af8c4665eca25affb0fb0"> 4569</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_SWCPT       ((uint32_t)0x00000001)   </span></div><div class="line"><a name="l04570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaefab17057f253749da7cc8a7dbb8049"> 4570</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_UPDCPT      ((uint32_t)0x00000002)   </span></div><div class="line"><a name="l04571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ead16ca6a50ebbaec4cca18150e5209"> 4571</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV1CPT    ((uint32_t)0x00000004)   </span></div><div class="line"><a name="l04572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga984f330d8b9f3f7f91a754661c589184"> 4572</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV2CPT    ((uint32_t)0x00000008)   </span></div><div class="line"><a name="l04573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2de0d9a6d6d046993d0c84bfa5811e48"> 4573</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV3CPT    ((uint32_t)0x00000010)   </span></div><div class="line"><a name="l04574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac78e3ed4a95721c95a9ef57af0f9d832"> 4574</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV4CPT    ((uint32_t)0x00000020)   </span></div><div class="line"><a name="l04575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga558bd727f40656856e298eebf199154d"> 4575</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV5CPT    ((uint32_t)0x00000040)   </span></div><div class="line"><a name="l04576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7602a9c65f25912471c186636e956c5f"> 4576</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV6CPT    ((uint32_t)0x00000080)   </span></div><div class="line"><a name="l04577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba265d8ace5b5a2e76db4e5297d368fe"> 4577</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV7CPT    ((uint32_t)0x00000100)   </span></div><div class="line"><a name="l04578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga576b5a9a3029ee6af663e5ab5559eb6e"> 4578</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV8CPT    ((uint32_t)0x00000200)   </span></div><div class="line"><a name="l04579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaceab904de43adb0dbb596fe14421c47d"> 4579</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV9CPT    ((uint32_t)0x00000400)   </span></div><div class="line"><a name="l04580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae58cca1edaabcf2ac71d2f79c421e9a0"> 4580</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV10CPT   ((uint32_t)0x00000800)   </span></div><div class="line"><a name="l04582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac996814c3d4b86137cbf20050faf64be"> 4582</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TA1SET      ((uint32_t)0x00001000)   </span></div><div class="line"><a name="l04583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88b376d1b582d7afad2889ddd5fa6410"> 4583</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TA1RST      ((uint32_t)0x00002000)   </span></div><div class="line"><a name="l04584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae52335adad7c889d5c1193a029f9f47f"> 4584</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMACMP1    ((uint32_t)0x00004000)   </span></div><div class="line"><a name="l04585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09f8a18e230b7c6c4d78247c3aece459"> 4585</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMACMP2    ((uint32_t)0x00008000)   </span></div><div class="line"><a name="l04587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d8fd651f83afce2e6efbabad03aba9d"> 4587</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TB1SET      ((uint32_t)0x00010000)   </span></div><div class="line"><a name="l04588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0a91885265419303cac725fc89df886"> 4588</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TB1RST      ((uint32_t)0x00020000)   </span></div><div class="line"><a name="l04589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ea6a8a1fcabbb8078e97dc9d0657cfb"> 4589</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMBCMP1    ((uint32_t)0x00040000)   </span></div><div class="line"><a name="l04590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76908c70c02fb622d89d50c3c67bad4f"> 4590</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMBCMP2    ((uint32_t)0x00080000)   </span></div><div class="line"><a name="l04592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e045e03dd63d5ce4887e908b552d654"> 4592</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TC1SET      ((uint32_t)0x00100000)   </span></div><div class="line"><a name="l04593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74340a26f55b89bdc23e7d5ef53a36e1"> 4593</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TC1RST      ((uint32_t)0x00200000)   </span></div><div class="line"><a name="l04594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef4cdabf3148d228055ec4dff75f1208"> 4594</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMCCMP1    ((uint32_t)0x00400000)   </span></div><div class="line"><a name="l04595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72c521e309b9573cecf3d6cb59b79f9f"> 4595</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMCCMP2    ((uint32_t)0x00800000)   </span></div><div class="line"><a name="l04597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3941a0135b5b1fd14dc9ca18944f687"> 4597</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TD1SET      ((uint32_t)0x01000000)   </span></div><div class="line"><a name="l04598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga483ac434bee46dfb3ad0aa24771469dd"> 4598</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TD1RST      ((uint32_t)0x02000000)   </span></div><div class="line"><a name="l04599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac716602df6dcdad6bf6682261a6e6660"> 4599</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMDCMP1    ((uint32_t)0x04000000)   </span></div><div class="line"><a name="l04600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e125ab13b9257716fb432d8f9ae41dc"> 4600</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMDCMP2    ((uint32_t)0x08000000)   </span></div><div class="line"><a name="l04602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a7ab249397cebc90fe348a44380a10"> 4602</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TE1SET      ((uint32_t)0x10000000)   </span></div><div class="line"><a name="l04603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29e50f04a2ce86ea25e1f8c0ff9b7ca6"> 4603</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TE1RST      ((uint32_t)0x20000000)   </span></div><div class="line"><a name="l04604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga877ba421ff0a6d18050df2cd995b77b5"> 4604</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMECMP1    ((uint32_t)0x40000000)   </span></div><div class="line"><a name="l04605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaef6e9ce3ef492896d459d9888b7913b"> 4605</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMECMP2    ((uint32_t)0x80000000)   </span></div><div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;<span class="preprocessor"></span><span class="comment">/**** Bit definition for Slave Timer Output register **************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32374d8da3f3184637af7313ec96353a"> 4608</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_POL1       ((uint32_t)0x00000002)    </span></div><div class="line"><a name="l04609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c36d252a2c114c6d0877d605d4beb85"> 4609</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_IDLM1      ((uint32_t)0x00000004)   </span></div><div class="line"><a name="l04610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6539bb71547f46e6403dc2bf19effe82"> 4610</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_IDLES1     ((uint32_t)0x00000008)   </span></div><div class="line"><a name="l04611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc6f33c6e1607278f4b69bdf7ff19b59"> 4611</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_FAULT1     ((uint32_t)0x00000030)   </span></div><div class="line"><a name="l04612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf334ad1535ebd5f300fe9dce7e34b679"> 4612</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_FAULT1_0   ((uint32_t)0x00000010)   </span></div><div class="line"><a name="l04613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6373f2deaabb75e98b13bbaa384d1d2c"> 4613</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_FAULT1_1   ((uint32_t)0x00000020)   </span></div><div class="line"><a name="l04614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga348199967a89425302923a15ab911149"> 4614</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_CHP1       ((uint32_t)0x00000040)   </span></div><div class="line"><a name="l04615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf36c5e6e301b590641b088816dafd27"> 4615</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_DIDL1      ((uint32_t)0x00000080)   </span></div><div class="line"><a name="l04617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f503667a41ba4f8345c8cdbc119bd60"> 4617</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_DTEN      ((uint32_t)0x00000100)   </span></div><div class="line"><a name="l04618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bcdeae2c959135d69b882fe7c27ca00"> 4618</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_DLYPRTEN  ((uint32_t)0x00000200)   </span></div><div class="line"><a name="l04619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fc89e7a8b8e376b06131ca1024e0b01"> 4619</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_DLYPRT    ((uint32_t)0x00001C00)   </span></div><div class="line"><a name="l04620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacad71a0f21d17ca07fa66b3b6cdab80e"> 4620</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_DLYPRT_0  ((uint32_t)0x00000400)   </span></div><div class="line"><a name="l04621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e9f61b98a0c20abd958b77cb70207f9"> 4621</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_DLYPRT_1  ((uint32_t)0x00000800)   </span></div><div class="line"><a name="l04622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1fb16a8970fc4c9ec53a7473d9d4c0a"> 4622</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_DLYPRT_2  ((uint32_t)0x00001000)   </span></div><div class="line"><a name="l04624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga902af1c21c3bec7a5705f9aa6283c384"> 4624</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_POL2      ((uint32_t)0x00020000)   </span></div><div class="line"><a name="l04625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab28773b2dd1d2d7a48484e636faad24e"> 4625</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_IDLM2     ((uint32_t)0x00040000)   </span></div><div class="line"><a name="l04626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebfd0336a60fdbfbcdddab9b2a4e97ad"> 4626</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_IDLES2    ((uint32_t)0x00080000)   </span></div><div class="line"><a name="l04627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6a6cead6deb90e3eda440be49a31611"> 4627</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_FAULT2    ((uint32_t)0x00300000)   </span></div><div class="line"><a name="l04628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5cefb3ff3ebb4ff0c216254bfa8dc37"> 4628</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_FAULT2_0  ((uint32_t)0x00100000)   </span></div><div class="line"><a name="l04629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacef06f2edba9cf398533b23b6e1ba27a"> 4629</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_FAULT2_1  ((uint32_t)0x00200000)   </span></div><div class="line"><a name="l04630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d3ebe2f90601561bdb6d856f27ebad6"> 4630</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_CHP2      ((uint32_t)0x00400000)   </span></div><div class="line"><a name="l04631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03d60a71deca5292f5d69dd7eece148d"> 4631</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_DIDL2     ((uint32_t)0x00800000)   </span></div><div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;<span class="preprocessor"></span><span class="comment">/**** Bit definition for Slave Timer Fault register ***************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga026b27cb132f4d6d694ecd15f9c55672"> 4634</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTR_FLT1EN     ((uint32_t)0x00000001)   </span></div><div class="line"><a name="l04635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf7e2d5608733c19e55e28b69251c60c"> 4635</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTR_FLT2EN     ((uint32_t)0x00000002)   </span></div><div class="line"><a name="l04636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a5e1b5ef838dfcde40fd1e9fee2cd87"> 4636</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTR_FLT3EN     ((uint32_t)0x00000004)   </span></div><div class="line"><a name="l04637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe490b1772280f98899cb6ad38efc081"> 4637</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTR_FLT4EN     ((uint32_t)0x00000008)   </span></div><div class="line"><a name="l04638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3193ea2a21269969a2c90f97467387dc"> 4638</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTR_FLT5EN     ((uint32_t)0x00000010)   </span></div><div class="line"><a name="l04639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96f68378165c72d42506b8ae211e264b"> 4639</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTR_FLTLCK     ((uint32_t)0x80000000)   </span></div><div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;<span class="preprocessor"></span><span class="comment">/**** Bit definition for Common HRTIM Timer control register 1 ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga430ade49e59c41b142752b563c8e1af7"> 4642</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_MUDIS       ((uint32_t)0x00000001)   </span></div><div class="line"><a name="l04643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f0db8567191ac4eb880c48ef47e3390"> 4643</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_TAUDIS      ((uint32_t)0x00000002)   </span></div><div class="line"><a name="l04644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4c45ad965ed05cd34ab1a12017bf170"> 4644</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_TBUDIS      ((uint32_t)0x00000004)   </span></div><div class="line"><a name="l04645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f091d176bb9ee12e322f2754b885337"> 4645</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_TCUDIS      ((uint32_t)0x00000008)   </span></div><div class="line"><a name="l04646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40bba2ebcd203fdb9674709298be3b7f"> 4646</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_TDUDIS      ((uint32_t)0x00000010)   </span></div><div class="line"><a name="l04647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c3c0b50a8617c8342675086999103f2"> 4647</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_TEUDIS      ((uint32_t)0x00000020)   </span></div><div class="line"><a name="l04648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6325e9c8b5b553239ead2e1bf2f55024"> 4648</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC1USRC    ((uint32_t)0x00070000)   </span></div><div class="line"><a name="l04649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga274aa723b532481cdcd2a60a62005d7c"> 4649</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC1USRC_0  ((uint32_t)0x00010000)   </span></div><div class="line"><a name="l04650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga836c12147a0a9b4fc213fe40a4e40dd1"> 4650</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC1USRC_1  ((uint32_t)0x00020000)   </span></div><div class="line"><a name="l04651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed68d09909c1886b0292a85048ac571b"> 4651</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC1USRC_2  ((uint32_t)0x00040000)   </span></div><div class="line"><a name="l04652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8f53803160c54a5a28d26272c578b8f"> 4652</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC2USRC    ((uint32_t)0x00380000)   </span></div><div class="line"><a name="l04653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87d1eb602ac1075f460825ba1857bcd4"> 4653</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC2USRC_0  ((uint32_t)0x00080000)   </span></div><div class="line"><a name="l04654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b806f02e54e6bcb3e074b81cd02514f"> 4654</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC2USRC_1  ((uint32_t)0x00100000)   </span></div><div class="line"><a name="l04655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d744778d8d92b2a748b3dfa88d3dfa"> 4655</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC2USRC_2  ((uint32_t)0x00200000)   </span></div><div class="line"><a name="l04656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07054c01e94fc871c2d5f92ac0a14740"> 4656</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC3USRC    ((uint32_t)0x01C00000)   </span></div><div class="line"><a name="l04657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97eeb621ea703fc8451dca878740231c"> 4657</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC3USRC_0  ((uint32_t)0x00400000)   </span></div><div class="line"><a name="l04658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf51fae46210741f9eb6a8e8f60ddefe9"> 4658</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC3USRC_1  ((uint32_t)0x00800000)   </span></div><div class="line"><a name="l04659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66fbe4ecb74b302c9896b0017e0c2352"> 4659</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC3USRC_2  ((uint32_t)0x01000000)   </span></div><div class="line"><a name="l04660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac038fd439033a51d5e5b513ac655f9a9"> 4660</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC4USRC    ((uint32_t)0x0E000000)   </span></div><div class="line"><a name="l04661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfb2a804a303c658d8a3199877eef833"> 4661</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC4USRC_0  ((uint32_t)0x02000000)   </span></div><div class="line"><a name="l04662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae74eaa07bddcbcbf2abd23809da5e543"> 4662</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC4USRC_1  ((uint32_t)0x04000000)   </span></div><div class="line"><a name="l04663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac46b828137679ad737ab16450ee5f567"> 4663</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC4USRC_2  ((uint32_t)0x0800000)   </span></div><div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;<span class="preprocessor"></span><span class="comment">/**** Bit definition for Common HRTIM Timer control register 2 ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9976f160b86cdcf8d1bd038ff2d6f3e"> 4666</a></span>&#160;<span class="preprocessor">#define HRTIM_CR2_MSWU   ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b966f4b746729aa59879d0fe2c66566"> 4667</a></span>&#160;<span class="preprocessor">#define HRTIM_CR2_TASWU  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35ad2d20e3a4216eddd04ebb0b1389c5"> 4668</a></span>&#160;<span class="preprocessor">#define HRTIM_CR2_TBSWU  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c3601f61b822dd46a24d82c632a614b"> 4669</a></span>&#160;<span class="preprocessor">#define HRTIM_CR2_TCSWU  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l04670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf769e9065275b66f5653b88de65799ce"> 4670</a></span>&#160;<span class="preprocessor">#define HRTIM_CR2_TDSWU  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3907c2ad34b710651f7ce246a864ef7e"> 4671</a></span>&#160;<span class="preprocessor">#define HRTIM_CR2_TESWU  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ee2e09091f94fc7769a2c1bdf93f5a5"> 4672</a></span>&#160;<span class="preprocessor">#define HRTIM_CR2_MRST   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga742c830c9b36a0948fb86958724304d9"> 4673</a></span>&#160;<span class="preprocessor">#define HRTIM_CR2_TARST  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa66995c71f20bfa609a667bc450704f"> 4674</a></span>&#160;<span class="preprocessor">#define HRTIM_CR2_TBRST  ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90559500834d5f7ddb2b6ad73103b6ef"> 4675</a></span>&#160;<span class="preprocessor">#define HRTIM_CR2_TCRST  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60d952759ece8425a54fe9ec74fe76a7"> 4676</a></span>&#160;<span class="preprocessor">#define HRTIM_CR2_TDRST  ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e0a303ab2e54ef1e96cb2f29e883ae7"> 4677</a></span>&#160;<span class="preprocessor">#define HRTIM_CR2_TERST  ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;<span class="preprocessor"></span><span class="comment">/**** Bit definition for Common HRTIM Timer interrupt status register *********/</span><span class="preprocessor"></span></div><div class="line"><a name="l04680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23e5c9f9ec78b9d40ed06e6e068bf0f3"> 4680</a></span>&#160;<span class="preprocessor">#define HRTIM_ISR_FLT1    ((uint32_t)0x00000001)   </span></div><div class="line"><a name="l04681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa25137449de23a8057a74b1498728f04"> 4681</a></span>&#160;<span class="preprocessor">#define HRTIM_ISR_FLT2    ((uint32_t)0x00000002)   </span></div><div class="line"><a name="l04682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407981998c8609fa97937043d4b10b36"> 4682</a></span>&#160;<span class="preprocessor">#define HRTIM_ISR_FLT3    ((uint32_t)0x00000004)   </span></div><div class="line"><a name="l04683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2014eb5e53754b4918d0b814416722e5"> 4683</a></span>&#160;<span class="preprocessor">#define HRTIM_ISR_FLT4    ((uint32_t)0x00000008)   </span></div><div class="line"><a name="l04684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63e8364a0c7340a1864b64183b8a47e3"> 4684</a></span>&#160;<span class="preprocessor">#define HRTIM_ISR_FLT5    ((uint32_t)0x00000010)   </span></div><div class="line"><a name="l04685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga741bed24141dac8b529a5572a53ef360"> 4685</a></span>&#160;<span class="preprocessor">#define HRTIM_ISR_SYSFLT  ((uint32_t)0x00000020)   </span></div><div class="line"><a name="l04686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae35e1f653954aff802786b0d246ecb0d"> 4686</a></span>&#160;<span class="preprocessor">#define HRTIM_ISR_DLLRDY  ((uint32_t)0x00010000)   </span></div><div class="line"><a name="l04687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dca0558081444dce41954f4673e08aa"> 4687</a></span>&#160;<span class="preprocessor">#define HRTIM_ISR_BMPER   ((uint32_t)0x00020000)   </span></div><div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;<span class="preprocessor"></span><span class="comment">/**** Bit definition for Common HRTIM Timer interrupt clear register **********/</span><span class="preprocessor"></span></div><div class="line"><a name="l04690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3653d4817be27ab8b5410a291db29e8"> 4690</a></span>&#160;<span class="preprocessor">#define HRTIM_ICR_FLT1C    ((uint32_t)0x00000001)   </span></div><div class="line"><a name="l04691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga467c4adf7c5f7079bed3ea066b8d8286"> 4691</a></span>&#160;<span class="preprocessor">#define HRTIM_ICR_FLT2C    ((uint32_t)0x00000002)   </span></div><div class="line"><a name="l04692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac092cc616e7f963a4c08577a0999ae99"> 4692</a></span>&#160;<span class="preprocessor">#define HRTIM_ICR_FLT3C    ((uint32_t)0x00000004)   </span></div><div class="line"><a name="l04693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6aac253ce405dc54d6f5b2bb009cee1"> 4693</a></span>&#160;<span class="preprocessor">#define HRTIM_ICR_FLT4C    ((uint32_t)0x00000008)   </span></div><div class="line"><a name="l04694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ecbe9a0a5607c507bc91a798d7b098c"> 4694</a></span>&#160;<span class="preprocessor">#define HRTIM_ICR_FLT5C    ((uint32_t)0x00000010)   </span></div><div class="line"><a name="l04695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc1926e0eb550d003473063c944d1cdd"> 4695</a></span>&#160;<span class="preprocessor">#define HRTIM_ICR_SYSFLTC  ((uint32_t)0x00000020)   </span></div><div class="line"><a name="l04696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ec66e28174071e5525c9ccd7f350f2b"> 4696</a></span>&#160;<span class="preprocessor">#define HRTIM_ICR_DLLRDYC  ((uint32_t)0x00010000)   </span></div><div class="line"><a name="l04697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab846d89d2f8ede071ddaabb842665f56"> 4697</a></span>&#160;<span class="preprocessor">#define HRTIM_ICR_BMPERC   ((uint32_t)0x00020000)   </span></div><div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;<span class="preprocessor"></span><span class="comment">/**** Bit definition for Common HRTIM Timer interrupt enable register *********/</span><span class="preprocessor"></span></div><div class="line"><a name="l04700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d8979bf2117759ff1f8ab17302556b7"> 4700</a></span>&#160;<span class="preprocessor">#define HRTIM_IER_FLT1    ((uint32_t)0x00000001)   </span></div><div class="line"><a name="l04701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2c568702d70365602cf5fa8b8c43923"> 4701</a></span>&#160;<span class="preprocessor">#define HRTIM_IER_FLT2    ((uint32_t)0x00000002)   </span></div><div class="line"><a name="l04702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73e03f140a4466039b68ed3cd4d9c34d"> 4702</a></span>&#160;<span class="preprocessor">#define HRTIM_IER_FLT3    ((uint32_t)0x00000004)   </span></div><div class="line"><a name="l04703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabeb7599c0fd4b557922be2b28f4e2d0e"> 4703</a></span>&#160;<span class="preprocessor">#define HRTIM_IER_FLT4    ((uint32_t)0x00000008)   </span></div><div class="line"><a name="l04704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga237d4b715fc45870d22f4f087a135e77"> 4704</a></span>&#160;<span class="preprocessor">#define HRTIM_IER_FLT5    ((uint32_t)0x00000010)   </span></div><div class="line"><a name="l04705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29aa147aa893dd09b2a00221c6fd2263"> 4705</a></span>&#160;<span class="preprocessor">#define HRTIM_IER_SYSFLT  ((uint32_t)0x00000020)   </span></div><div class="line"><a name="l04706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga662be0b5fa894a02174b538fe41ea891"> 4706</a></span>&#160;<span class="preprocessor">#define HRTIM_IER_DLLRDY  ((uint32_t)0x00010000)   </span></div><div class="line"><a name="l04707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga674ae6a3941ae63f54e6fb3399e2edf7"> 4707</a></span>&#160;<span class="preprocessor">#define HRTIM_IER_BMPER   ((uint32_t)0x00020000)   </span></div><div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;<span class="preprocessor"></span><span class="comment">/**** Bit definition for Common HRTIM Timer output enable register ************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07a4a7c72811b572f2de1fba366e67e6"> 4710</a></span>&#160;<span class="preprocessor">#define HRTIM_OENR_TA1OEN    ((uint32_t)0x00000001)   </span></div><div class="line"><a name="l04711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae985053f2794cd20f5ed6391e4b78647"> 4711</a></span>&#160;<span class="preprocessor">#define HRTIM_OENR_TA2OEN    ((uint32_t)0x00000002)   </span></div><div class="line"><a name="l04712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57c7b1f85356fbfc7497337c98d47270"> 4712</a></span>&#160;<span class="preprocessor">#define HRTIM_OENR_TB1OEN    ((uint32_t)0x00000004)   </span></div><div class="line"><a name="l04713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1a8006a73d870c923e87b7051db49ed"> 4713</a></span>&#160;<span class="preprocessor">#define HRTIM_OENR_TB2OEN    ((uint32_t)0x00000008)   </span></div><div class="line"><a name="l04714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa51726972eb1a474c3c47f6d4fc217c9"> 4714</a></span>&#160;<span class="preprocessor">#define HRTIM_OENR_TC1OEN    ((uint32_t)0x00000010)   </span></div><div class="line"><a name="l04715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga641be91d82195f4cc734bf4b219ef79c"> 4715</a></span>&#160;<span class="preprocessor">#define HRTIM_OENR_TC2OEN    ((uint32_t)0x00000020)   </span></div><div class="line"><a name="l04716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39042db5915505192fd20b36dc47e971"> 4716</a></span>&#160;<span class="preprocessor">#define HRTIM_OENR_TD1OEN    ((uint32_t)0x00000040)   </span></div><div class="line"><a name="l04717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91472739304e3b1ac5411713b93239a1"> 4717</a></span>&#160;<span class="preprocessor">#define HRTIM_OENR_TD2OEN    ((uint32_t)0x00000080)   </span></div><div class="line"><a name="l04718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2351c10ee18d628905b09334012a178e"> 4718</a></span>&#160;<span class="preprocessor">#define HRTIM_OENR_TE1OEN    ((uint32_t)0x00000100)   </span></div><div class="line"><a name="l04719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f8b2d13bfcfd8992689e454761c9831"> 4719</a></span>&#160;<span class="preprocessor">#define HRTIM_OENR_TE2OEN    ((uint32_t)0x00000200)   </span></div><div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;<span class="preprocessor"></span><span class="comment">/**** Bit definition for Common HRTIM Timer output disable register ***********/</span><span class="preprocessor"></span></div><div class="line"><a name="l04722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae88e2c7b54b3dac668f70e1a9cc57dbc"> 4722</a></span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TA1ODIS    ((uint32_t)0x00000001)   </span></div><div class="line"><a name="l04723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73f47ae3d9907878556ec252b9a5133d"> 4723</a></span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TA2ODIS    ((uint32_t)0x00000002)   </span></div><div class="line"><a name="l04724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga033b5bb456ecf9d9742b3e7aae11a5dc"> 4724</a></span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TB1ODIS    ((uint32_t)0x00000004)   </span></div><div class="line"><a name="l04725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3c6d95fb8c34d56522299d84bc678eb"> 4725</a></span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TB2ODIS    ((uint32_t)0x00000008)   </span></div><div class="line"><a name="l04726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3c2c46d0c748cb54e130d08df414266"> 4726</a></span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TC1ODIS    ((uint32_t)0x00000010)   </span></div><div class="line"><a name="l04727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd3df542d5f2de7d8094d544e64f73f9"> 4727</a></span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TC2ODIS    ((uint32_t)0x00000020)   </span></div><div class="line"><a name="l04728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae14bf95a229d0c6e5d72507861107b09"> 4728</a></span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TD1ODIS    ((uint32_t)0x00000040)   </span></div><div class="line"><a name="l04729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0ce2dabec9f220007b252a2dd9aeea5"> 4729</a></span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TD2ODIS    ((uint32_t)0x00000080)   </span></div><div class="line"><a name="l04730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd2f294ac6ea3db1497f1ee5273f1efa"> 4730</a></span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TE1ODIS    ((uint32_t)0x00000100)   </span></div><div class="line"><a name="l04731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga581cfe293bbf92dce46f585536139654"> 4731</a></span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TE2ODIS    ((uint32_t)0x00000200)   </span></div><div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;<span class="preprocessor"></span><span class="comment">/**** Bit definition for Common HRTIM Timer output disable status register *****/</span><span class="preprocessor"></span></div><div class="line"><a name="l04734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18ecd9524ca19424e543ae00c0e8b991"> 4734</a></span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TA1ODS    ((uint32_t)0x00000001)   </span></div><div class="line"><a name="l04735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac340d11beebee6398c19c3b48b664a09"> 4735</a></span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TA2ODS    ((uint32_t)0x00000002)   </span></div><div class="line"><a name="l04736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad512a76aa539743f30f49d71a76d3a"> 4736</a></span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TB1ODS    ((uint32_t)0x00000004)   </span></div><div class="line"><a name="l04737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3c0ad9f5e783babb15f38d1a8ee72c8"> 4737</a></span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TB2ODS    ((uint32_t)0x00000008)   </span></div><div class="line"><a name="l04738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa981b2a2e8332d158ebe8ea32da3c9b7"> 4738</a></span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TC1ODS    ((uint32_t)0x00000010)   </span></div><div class="line"><a name="l04739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1895244150acd0ee5efb7b3f82a2e1cc"> 4739</a></span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TC2ODS    ((uint32_t)0x00000020)   </span></div><div class="line"><a name="l04740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b3603d73104f220f147e70eb3677cb3"> 4740</a></span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TD1ODS    ((uint32_t)0x00000040)   </span></div><div class="line"><a name="l04741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga131091fc54b8e825477946dce4702d27"> 4741</a></span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TD2ODS    ((uint32_t)0x00000080)   </span></div><div class="line"><a name="l04742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db4a6ccf0332fc95c081de29fcfcaa8"> 4742</a></span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TE1ODS    ((uint32_t)0x00000100)   </span></div><div class="line"><a name="l04743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga131b021f41340744a459bd16298c3974"> 4743</a></span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TE2ODS    ((uint32_t)0x00000200)   </span></div><div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;<span class="preprocessor"></span><span class="comment">/**** Bit definition for Common HRTIM Timer Burst mode control register ********/</span><span class="preprocessor"></span></div><div class="line"><a name="l04746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e037a7cc8bfb1f9e8fd7009d881210e"> 4746</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BME       ((uint32_t)0x00000001)    </span></div><div class="line"><a name="l04747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8525ab89f2d4f8110741678a5c7ffd8"> 4747</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BMOM      ((uint32_t)0x00000002)    </span></div><div class="line"><a name="l04748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabff2bc02f9352b845a3c3f749607f71b"> 4748</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BMCLK     ((uint32_t)0x0000003C)    </span></div><div class="line"><a name="l04749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30308437c6acb140dc4ec90790676deb"> 4749</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BMCLK_0   ((uint32_t)0x00000004)    </span></div><div class="line"><a name="l04750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01972a90ea743ed0536a830e1f993984"> 4750</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BMCLK_1   ((uint32_t)0x00000008)    </span></div><div class="line"><a name="l04751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa70e2ef7ee9adb31fc38b978f9dac73d"> 4751</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BMCLK_2   ((uint32_t)0x00000010)    </span></div><div class="line"><a name="l04752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3321ca08c1e12502a43b1fd8c6970216"> 4752</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BMCLK_3   ((uint32_t)0x00000020)    </span></div><div class="line"><a name="l04753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3823215e3ab90700797137833e3f6df"> 4753</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BMPRSC    ((uint32_t)0x000003C0)    </span></div><div class="line"><a name="l04754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga648cde31010d572fda58131cd069acf8"> 4754</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BMPRSC_0  ((uint32_t)0x00000040)    </span></div><div class="line"><a name="l04755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dee4e4faa5b893b8fdd79d009753f92"> 4755</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BMPRSC_1  ((uint32_t)0x00000080)    </span></div><div class="line"><a name="l04756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc77c05c62a55e335e3a7ac407c6f032"> 4756</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BMPRSC_2  ((uint32_t)0x00000100)    </span></div><div class="line"><a name="l04757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1921a451ec466501a271d7bf892d3a21"> 4757</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BMPRSC_3  ((uint32_t)0x00000200)    </span></div><div class="line"><a name="l04758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ecf0a548e1ceb49f0d6792c6c43ec8e"> 4758</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BMPREN    ((uint32_t)0x00000400)    </span></div><div class="line"><a name="l04759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc1a7911ec94aafb6b71261021ef0265"> 4759</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_MTBM      ((uint32_t)0x00010000)    </span></div><div class="line"><a name="l04760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23d9c4cc05622c00057b48f81fb25164"> 4760</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_TABM      ((uint32_t)0x00020000)    </span></div><div class="line"><a name="l04761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00539be3dc3249feeb86b989474e69aa"> 4761</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_TBBM      ((uint32_t)0x00040000)    </span></div><div class="line"><a name="l04762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4806ab36f17f51695fa3c7e356601959"> 4762</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_TCBM      ((uint32_t)0x00080000)    </span></div><div class="line"><a name="l04763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7c96d0015b9e7bddfe72e642d19876c"> 4763</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_TDBM      ((uint32_t)0x00100000)    </span></div><div class="line"><a name="l04764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ffd1331e83ef5998c8c3013d7ae42d1"> 4764</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_TEBM      ((uint32_t)0x00200000)    </span></div><div class="line"><a name="l04765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ea40a6bbe8298162f4a2f84c2f60f22"> 4765</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BMSTAT    ((uint32_t)0x80000000)    </span></div><div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;<span class="preprocessor"></span><span class="comment">/**** Bit definition for Common HRTIM Timer Burst mode Trigger register *******/</span><span class="preprocessor"></span></div><div class="line"><a name="l04768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3063e49a5985dc9f1e1309d8a203598c"> 4768</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_SW       ((uint32_t)0x00000001)    </span></div><div class="line"><a name="l04769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ec76d1707050ea94d77fd74ef37c2e6"> 4769</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_MSTRST   ((uint32_t)0x00000002)    </span></div><div class="line"><a name="l04770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06bfedd4e30ae62fa511b4021a4b55db"> 4770</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_MSTREP   ((uint32_t)0x00000004)    </span></div><div class="line"><a name="l04771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b3ce2857bcdbba0a8135db212aa61f4"> 4771</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_MSTCMP1  ((uint32_t)0x00000008)    </span></div><div class="line"><a name="l04772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafede3ae38b2a7d0347cd3c634911c1a0"> 4772</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_MSTCMP2  ((uint32_t)0x00000010)    </span></div><div class="line"><a name="l04773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf1a06c9eb7fe049b8e8af2e179c1702"> 4773</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_MSTCMP3  ((uint32_t)0x00000020)    </span></div><div class="line"><a name="l04774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f86a8522ae4a2debcec31e6e55e78e3"> 4774</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_MSTCMP4  ((uint32_t)0x00000040)    </span></div><div class="line"><a name="l04775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga784b348e1fbba26a9e8ea56f49152e63"> 4775</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TARST    ((uint32_t)0x00000080)    </span></div><div class="line"><a name="l04776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga954bb46cd847e8360b7852e5756aa758"> 4776</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TAREP    ((uint32_t)0x00000100)    </span></div><div class="line"><a name="l04777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf96528a2c697ff235d226526c938bb7"> 4777</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TACMP1   ((uint32_t)0x00000200)    </span></div><div class="line"><a name="l04778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7450ffda6bcf6ca6ad4aa75fa60c5408"> 4778</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TACMP2   ((uint32_t)0x00000400)    </span></div><div class="line"><a name="l04779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga377a2f21306a967b632aaad358990271"> 4779</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TBRST    ((uint32_t)0x00000800)    </span></div><div class="line"><a name="l04780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb78a4bc0d9dc22cbcf2e7aaba371996"> 4780</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TBREP    ((uint32_t)0x00001000)    </span></div><div class="line"><a name="l04781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8b44e2a67b1c2eea71735abf90e8c29"> 4781</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TBCMP1   ((uint32_t)0x00002000)    </span></div><div class="line"><a name="l04782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga960fc4e7a8c82e453c71a747245962a4"> 4782</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TBCMP2   ((uint32_t)0x00004000)    </span></div><div class="line"><a name="l04783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd8191afa9a1a547bfc3a7493f871bb2"> 4783</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TCRST    ((uint32_t)0x00008000)    </span></div><div class="line"><a name="l04784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e0ec91cffed9854b3849e9cafc315e6"> 4784</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TCREP    ((uint32_t)0x00010000)    </span></div><div class="line"><a name="l04785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3667818ca6e114a77b40415978cf7ac7"> 4785</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TCCMP1   ((uint32_t)0x00020000)    </span></div><div class="line"><a name="l04786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53b2c83904047cad2cedb8109e9671b1"> 4786</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TCCMP2   ((uint32_t)0x00040000)    </span></div><div class="line"><a name="l04787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50848e47a1db64ff5b3d3aae86f4dfdd"> 4787</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TDRST    ((uint32_t)0x00080000)    </span></div><div class="line"><a name="l04788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae379298b364fbf248e282f08360c5f43"> 4788</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TDREP    ((uint32_t)0x00100000)    </span></div><div class="line"><a name="l04789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75db4c2dd3f6adba7d18a2e217a3072c"> 4789</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TDCMP1   ((uint32_t)0x00200000)    </span></div><div class="line"><a name="l04790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49786ce373126b7214e9ccec36208a79"> 4790</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TDCMP2   ((uint32_t)0x00400000)    </span></div><div class="line"><a name="l04791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71731e664b5d2d2114809bc36c6e8b29"> 4791</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TERST    ((uint32_t)0x00800000)    </span></div><div class="line"><a name="l04792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6b69c09f9744cc8c6984c19e069c59b"> 4792</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TEREP    ((uint32_t)0x01000000)    </span></div><div class="line"><a name="l04793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef2c51e486ab14596020a6fac733b5fb"> 4793</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TECMP1   ((uint32_t)0x02000000)    </span></div><div class="line"><a name="l04794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80defc2f7f5e28706eb9a8d5fe05262d"> 4794</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TECMP2   ((uint32_t)0x04000000)    </span></div><div class="line"><a name="l04795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6153e5ba2f59f932af9fca43eeba880a"> 4795</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TAEEV7   ((uint32_t)0x08000000)    </span></div><div class="line"><a name="l04796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45919a730dfba8e2a9a50c49f8a1b940"> 4796</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TDEEV8   ((uint32_t)0x10000000)    </span></div><div class="line"><a name="l04797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85edd9b2529e5b15ef4d3b977be3acc9"> 4797</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_EEV7     ((uint32_t)0x20000000)    </span></div><div class="line"><a name="l04798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8b12e3b40de26e65df42811560ca93c"> 4798</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_EEV8     ((uint32_t)0x40000000)    </span></div><div class="line"><a name="l04799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0332f7737e96bb6e42520458d8e52b7"> 4799</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_OCHPEV   ((uint32_t)0x80000000)    </span></div><div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for HRTIM_BMCMPR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68f76886c91c17d2f39d30878d343eae"> 4802</a></span>&#160;<span class="preprocessor">#define  HRTIM_BMCMPR_BMCMPR     ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for HRTIM_BMPER register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb422021b816dced640507875c215571"> 4805</a></span>&#160;<span class="preprocessor">#define  HRTIM_BMPER_BMPER     ((uint32_t)0x0000FFFF)     </span></div><div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for HRTIM_EECR1 register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad11a082ab05541791da9708c594846f8"> 4808</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE1SRC    ((uint32_t)0x00000003)    </span></div><div class="line"><a name="l04809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a173b7ef4b125251bf9304e398f3cb5"> 4809</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE1SRC_0  ((uint32_t)0x00000001)    </span></div><div class="line"><a name="l04810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ced1dc8b2203308f57bd80a86c95180"> 4810</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE1SRC_1  ((uint32_t)0x00000002)    </span></div><div class="line"><a name="l04811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb2643cee9eec96cf58c67ceb29d0409"> 4811</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE1POL    ((uint32_t)0x00000004)    </span></div><div class="line"><a name="l04812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a1c2e863f21f72d5dac16ce230e9146"> 4812</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE1SNS    ((uint32_t)0x00000018)    </span></div><div class="line"><a name="l04813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79511469e8a236f86943f4287c157b42"> 4813</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE1SNS_0  ((uint32_t)0x00000008)    </span></div><div class="line"><a name="l04814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ae7ea39733292089263cbd3d5ef3bf6"> 4814</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE1SNS_1  ((uint32_t)0x00000010)    </span></div><div class="line"><a name="l04815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga221f37031ba3636eba380b0bf6bf62df"> 4815</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE1FAST   ((uint32_t)0x00000020)    </span></div><div class="line"><a name="l04817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ea7c9d17542d5e1d19b5a1b6a64afeb"> 4817</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE2SRC    ((uint32_t)0x000000C0)    </span></div><div class="line"><a name="l04818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga690e12af1436b8fc683ac94b9cf129bd"> 4818</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE2SRC_0  ((uint32_t)0x00000040)    </span></div><div class="line"><a name="l04819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ad5cc53b08c3385b2072c7536dbb7f4"> 4819</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE2SRC_1  ((uint32_t)0x00000080)    </span></div><div class="line"><a name="l04820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafac9b9ddd31899c88e6c0e0f0b5a350d"> 4820</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE2POL    ((uint32_t)0x00000100)    </span></div><div class="line"><a name="l04821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cfd74261556eca760a457d8e3e1e27e"> 4821</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE2SNS    ((uint32_t)0x00000600)    </span></div><div class="line"><a name="l04822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50e7256058c8265ff7e54565e42a9c77"> 4822</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE2SNS_0  ((uint32_t)0x00000200)    </span></div><div class="line"><a name="l04823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cf28775f91359ece07300fe86502a2e"> 4823</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE2SNS_1  ((uint32_t)0x00000400)    </span></div><div class="line"><a name="l04824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7aea2a607834607585200e5fc943dd13"> 4824</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE2FAST   ((uint32_t)0x00000800)    </span></div><div class="line"><a name="l04826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15a4dc0ff669d065ffd74d8c76b1ca49"> 4826</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE3SRC    ((uint32_t)0x00003000)    </span></div><div class="line"><a name="l04827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c4e77b2a01e89296242d93247c6ee5d"> 4827</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE3SRC_0  ((uint32_t)0x00001000)    </span></div><div class="line"><a name="l04828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga485777ed9b1ff75b03bc3d823da28444"> 4828</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE3SRC_1  ((uint32_t)0x00002000)    </span></div><div class="line"><a name="l04829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga385f95fbe86dfa191a43d76e97c25228"> 4829</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE3POL    ((uint32_t)0x00004000)    </span></div><div class="line"><a name="l04830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec935de7e91d7ab4413c28eeba9d6df3"> 4830</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE3SNS    ((uint32_t)0x00018000)    </span></div><div class="line"><a name="l04831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a9464b95f161ae0d46b8e630bdeda6e"> 4831</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE3SNS_0  ((uint32_t)0x00008000)    </span></div><div class="line"><a name="l04832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ac666d82e094f237ab6651d4c77cb73"> 4832</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE3SNS_1  ((uint32_t)0x00010000)    </span></div><div class="line"><a name="l04833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga185c4342d48a80890efbb0e2ec6aeabf"> 4833</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE3FAST   ((uint32_t)0x00020000)    </span></div><div class="line"><a name="l04835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ce481c9618bdc0a352af50253ec942"> 4835</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE4SRC    ((uint32_t)0x000C0000)    </span></div><div class="line"><a name="l04836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5ee53b2ac7e66cacbe20b818fa19b5a"> 4836</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE4SRC_0  ((uint32_t)0x00040000)    </span></div><div class="line"><a name="l04837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga119a89836c2960b0c68b86ee1512ca60"> 4837</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE4SRC_1  ((uint32_t)0x00080000)    </span></div><div class="line"><a name="l04838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a2ee8a745be28002da27f90a511f525"> 4838</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE4POL    ((uint32_t)0x00100000)    </span></div><div class="line"><a name="l04839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b2bd23eeaa49053bceaccd7d72daa3d"> 4839</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE4SNS    ((uint32_t)0x00600000)    </span></div><div class="line"><a name="l04840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70a3996b6c498d6c7a8d700c28be7287"> 4840</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE4SNS_0  ((uint32_t)0x00200000)    </span></div><div class="line"><a name="l04841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga476daa19a19d3080bbc87664abbe6710"> 4841</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE4SNS_1  ((uint32_t)0x00400000)    </span></div><div class="line"><a name="l04842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ced84d12ef1890c2258b0ef2276b723"> 4842</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE4FAST   ((uint32_t)0x00800000)    </span></div><div class="line"><a name="l04844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga260f06ab4d203b4a38025f44b2b8b3e2"> 4844</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE5SRC    ((uint32_t)0x03000000)    </span></div><div class="line"><a name="l04845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga562972898085efbd76b4188811124c2a"> 4845</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE5SRC_0  ((uint32_t)0x01000000)    </span></div><div class="line"><a name="l04846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06157a6009abbfb31c5c14d1267397f8"> 4846</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE5SRC_1  ((uint32_t)0x02000000)    </span></div><div class="line"><a name="l04847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccd79950d825b0ed3f93a3333d45abcf"> 4847</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE5POL    ((uint32_t)0x04000000)    </span></div><div class="line"><a name="l04848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga047fa2163a51706885f7364fece6d450"> 4848</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE5SNS    ((uint32_t)0x18000000)    </span></div><div class="line"><a name="l04849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625da6aea60d01be82c4d34bce07e630"> 4849</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE5SNS_0  ((uint32_t)0x08000000)    </span></div><div class="line"><a name="l04850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf7aa5b9603fdd9a08d34f2337761cb8"> 4850</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE5SNS_1  ((uint32_t)0x10000000)    </span></div><div class="line"><a name="l04851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cae1d4ea58be9da98876c2059c6e488"> 4851</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE5FAST   ((uint32_t)0x20000000)    </span></div><div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for HRTIM_EECR2 register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a670eda4d14a5dcd1460906f01f219e"> 4854</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE6SRC    ((uint32_t)0x00000003)    </span></div><div class="line"><a name="l04855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeccc821ddd8aef2cfd5a464d1e6ec15"> 4855</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE6SRC_0  ((uint32_t)0x00000001)    </span></div><div class="line"><a name="l04856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga644cc2616ff224683030bedafb13dc42"> 4856</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE6SRC_1  ((uint32_t)0x00000002)    </span></div><div class="line"><a name="l04857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga890373e36eb61e9740f449b8b9898564"> 4857</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE6POL    ((uint32_t)0x00000004)    </span></div><div class="line"><a name="l04858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d55d0f39d29446dd146f09389e06fd5"> 4858</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE6SNS    ((uint32_t)0x00000018)    </span></div><div class="line"><a name="l04859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae37f274118e9e1bb8c784872a44ddd82"> 4859</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE6SNS_0  ((uint32_t)0x00000008)    </span></div><div class="line"><a name="l04860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26314bdca3c8c75dcb9abe82878bb5bd"> 4860</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE6SNS_1  ((uint32_t)0x00000010)    </span></div><div class="line"><a name="l04862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e6f0b19ba7253fd921e4e69a066f85c"> 4862</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE7SRC    ((uint32_t)0x000000C0)    </span></div><div class="line"><a name="l04863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aea10fa7b6e83048e3b422ee77d663a"> 4863</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE7SRC_0  ((uint32_t)0x00000040)    </span></div><div class="line"><a name="l04864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0441c014657999482675b94e096ebce3"> 4864</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE7SRC_1  ((uint32_t)0x00000080)    </span></div><div class="line"><a name="l04865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga771ac695f5fd493d73711b8acbcf83a5"> 4865</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE7POL    ((uint32_t)0x00000100)    </span></div><div class="line"><a name="l04866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5e6d0eb089528ceb877e2bfb404e087"> 4866</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE7SNS    ((uint32_t)0x00000600)    </span></div><div class="line"><a name="l04867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9791ac44e34c048ceb2842c9f6eb6dce"> 4867</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE7SNS_0  ((uint32_t)0x00000200)    </span></div><div class="line"><a name="l04868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60bfd205409aeccd94823a719fd4fd3f"> 4868</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE7SNS_1  ((uint32_t)0x00000400)    </span></div><div class="line"><a name="l04870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5381eab9e6f71a4d2c7c4249063a453"> 4870</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE8SRC    ((uint32_t)0x00003000)    </span></div><div class="line"><a name="l04871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dc14517cf997afe38a8fddd7440f262"> 4871</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE8SRC_0  ((uint32_t)0x00001000)    </span></div><div class="line"><a name="l04872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddeec836c28dec41f846229a28bb2d73"> 4872</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE8SRC_1  ((uint32_t)0x00002000)    </span></div><div class="line"><a name="l04873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63fc41c51cf599ed8878eca1c2b2c69f"> 4873</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE8POL    ((uint32_t)0x00004000)    </span></div><div class="line"><a name="l04874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeca0f433db9f072b4902a6cebd1684c1"> 4874</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE8SNS    ((uint32_t)0x00018000)    </span></div><div class="line"><a name="l04875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6550c09c16451cbefa7faa60ad1c3caa"> 4875</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE8SNS_0  ((uint32_t)0x00008000)    </span></div><div class="line"><a name="l04876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c7d9513eff4926614f4ff439d2f9dc3"> 4876</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE8SNS_1  ((uint32_t)0x00010000)    </span></div><div class="line"><a name="l04878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa2418144e3faf1eaa680b570856fb21"> 4878</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE9SRC    ((uint32_t)0x000C0000)    </span></div><div class="line"><a name="l04879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga789d993db0f196bcb01f04fe2ddec252"> 4879</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE9SRC_0  ((uint32_t)0x00040000)    </span></div><div class="line"><a name="l04880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga301a528011ac1151ae415cf09269e680"> 4880</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE9SRC_1  ((uint32_t)0x00080000)    </span></div><div class="line"><a name="l04881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga455a7ee2becc5d5c1fd46808883dc96d"> 4881</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE9POL    ((uint32_t)0x00100000)    </span></div><div class="line"><a name="l04882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8187d638a1fd8d5072b1e4fde7fe15b"> 4882</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE9SNS    ((uint32_t)0x00600000)    </span></div><div class="line"><a name="l04883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bb329b72da8b3a35537a486d28ed78e"> 4883</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE9SNS_0  ((uint32_t)0x00200000)    </span></div><div class="line"><a name="l04884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5ed9d05e54e5b1d0b19f23a51c23dea"> 4884</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE9SNS_1  ((uint32_t)0x00400000)    </span></div><div class="line"><a name="l04886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf21569b0432f8860ee1e4b7efb0d8f77"> 4886</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE10SRC    ((uint32_t)0x03000000)    </span></div><div class="line"><a name="l04887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf777a5ebb2d34cf27977635136108a80"> 4887</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE10SRC_0  ((uint32_t)0x01000000)    </span></div><div class="line"><a name="l04888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada241b2ed67642167e52565c1ba6afc8"> 4888</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE10SRC_1  ((uint32_t)0x02000000)    </span></div><div class="line"><a name="l04889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4625ea085387950254796618649675b"> 4889</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE10POL    ((uint32_t)0x04000000)    </span></div><div class="line"><a name="l04890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada87a7b6f1bf002626b8a52306f7ebda"> 4890</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE10SNS    ((uint32_t)0x18000000)    </span></div><div class="line"><a name="l04891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd4936bc622c7d8d9dd64ce55895dfeb"> 4891</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE10SNS_0  ((uint32_t)0x08000000)    </span></div><div class="line"><a name="l04892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064a789f942cb87479023a008365b18c"> 4892</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE10SNS_1  ((uint32_t)0x10000000)    </span></div><div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for HRTIM_EECR3 register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d2c0b2dcd64dba566f5904a89e89ddb"> 4895</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE6F    ((uint32_t)0x0000000F)    </span></div><div class="line"><a name="l04896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bb23d8a21a4b90a230e1ff61085fd07"> 4896</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE6F_0  ((uint32_t)0x00000001)    </span></div><div class="line"><a name="l04897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga389a3cc1138202e6d917d6d2685c2531"> 4897</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE6F_1  ((uint32_t)0x00000002)    </span></div><div class="line"><a name="l04898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28bf1d9ed11ac4cf8bbfc631c03668cd"> 4898</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE6F_2  ((uint32_t)0x00000004)    </span></div><div class="line"><a name="l04899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed0c07707ea1c9a3f55c3a656c359f05"> 4899</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE6F_3  ((uint32_t)0x00000008)    </span></div><div class="line"><a name="l04900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga931d04406dfbd2eda9df4edcb08bfc13"> 4900</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE7F    ((uint32_t)0x000003C0)    </span></div><div class="line"><a name="l04901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88227fda1dc720e3f0dfcb6cdfe4e5cf"> 4901</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE7F_0  ((uint32_t)0x00000040)    </span></div><div class="line"><a name="l04902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9b6f2a87b54ac0609cc06765227d501"> 4902</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE7F_1  ((uint32_t)0x00000080)    </span></div><div class="line"><a name="l04903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7663b174f6666768ae413f0a7de3bbd0"> 4903</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE7F_2  ((uint32_t)0x00000100)    </span></div><div class="line"><a name="l04904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3493ab44df5758180e8081c51e49c9e"> 4904</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE7F_3  ((uint32_t)0x00000200)    </span></div><div class="line"><a name="l04905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4657015c5ad766407c03fc7ac32be885"> 4905</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE8F    ((uint32_t)0x0000F000)    </span></div><div class="line"><a name="l04906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d08d465cf11d87cc2049f2a490432d6"> 4906</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE8F_0  ((uint32_t)0x00001000)    </span></div><div class="line"><a name="l04907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae87c7ba5855ed9192840f22238f1a5a4"> 4907</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE8F_1  ((uint32_t)0x00002000)    </span></div><div class="line"><a name="l04908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ac90c8767d3f198b5cbbc76c5a94e9a"> 4908</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE8F_2  ((uint32_t)0x00004000)    </span></div><div class="line"><a name="l04909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44b629b29e4ad5e3e4a7028bd9b5990"> 4909</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE8F_3  ((uint32_t)0x00008000)    </span></div><div class="line"><a name="l04910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fe347b48420be39100953ca23c27fd4"> 4910</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE9F    ((uint32_t)0x003C0000)    </span></div><div class="line"><a name="l04911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga415f4519e37fb22361eaf9bd79d80995"> 4911</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE9F_0  ((uint32_t)0x00040000)    </span></div><div class="line"><a name="l04912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13a1bba5676ff1f406b06e3b1c6608fa"> 4912</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE9F_1  ((uint32_t)0x00080000)    </span></div><div class="line"><a name="l04913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3b6e0763f3aaebcea8bdf5fe266c3c5"> 4913</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE9F_2  ((uint32_t)0x00100000)    </span></div><div class="line"><a name="l04914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6d93b66bbd2f5ac66ca7afeb5407f83"> 4914</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE9F_3  ((uint32_t)0x00200000)    </span></div><div class="line"><a name="l04915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2ef4ab2dc57fcb21758bd07eff4ad62"> 4915</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE10F   ((uint32_t)0x0F000000)    </span></div><div class="line"><a name="l04916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafed04f6445997251d27f081caa030922"> 4916</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE10F_0 ((uint32_t)0x01000000)    </span></div><div class="line"><a name="l04917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2b1c81e33d4320c6c3407fb225ca345"> 4917</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE10F_1 ((uint32_t)0x02000000)    </span></div><div class="line"><a name="l04918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7450d98ec355eb3b20b8f1a38159590"> 4918</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE10F_2 ((uint32_t)0x04000000)    </span></div><div class="line"><a name="l04919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7608ea628ab0b2f734975037b8b0e8f5"> 4919</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE10F_3 ((uint32_t)0x08000000)    </span></div><div class="line"><a name="l04920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f4370e935444698a79009ae9657addf"> 4920</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EEVSD   ((uint32_t)0xC0000000)    </span></div><div class="line"><a name="l04921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae68020fe21a1def29c2898881e22917a"> 4921</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EEVSD_0 ((uint32_t)0x40000000)    </span></div><div class="line"><a name="l04922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3a39f6fc33cb46217c37ddc9d94d38d"> 4922</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EEVSD_1 ((uint32_t)0x80000000)    </span></div><div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for HRTIM_ADC1R register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60e3acfe3230a721195c18133eff4a6d"> 4925</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1MC1     ((uint32_t)0x00000001)    </span></div><div class="line"><a name="l04926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7a877071b10de937b01c81ccead9f72"> 4926</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1MC2     ((uint32_t)0x00000002)    </span></div><div class="line"><a name="l04927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad191898ade4130d03210720e08efc075"> 4927</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1MC3     ((uint32_t)0x00000004)    </span></div><div class="line"><a name="l04928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab56dd1d4f5ff67f9c511d50a9233e80"> 4928</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1MC4     ((uint32_t)0x00000008)    </span></div><div class="line"><a name="l04929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53d897650aea1b9e65f69111abc34b82"> 4929</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1MPER    ((uint32_t)0x00000010)    </span></div><div class="line"><a name="l04930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga865ac690ba32579a81d41e34d26a8996"> 4930</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1EEV1    ((uint32_t)0x00000020)    </span></div><div class="line"><a name="l04931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6e78bd4923123b5703ed527fbfbb40c"> 4931</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1EEV2    ((uint32_t)0x00000040)    </span></div><div class="line"><a name="l04932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2394a653274dca649db384df97b3365f"> 4932</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1EEV3    ((uint32_t)0x00000080)    </span></div><div class="line"><a name="l04933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e6ae1389f65f2af4dd0ae6d4635a125"> 4933</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1EEV4    ((uint32_t)0x00000100)    </span></div><div class="line"><a name="l04934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d71c92e82fc7d6b080b7b70c64ec81"> 4934</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1EEV5    ((uint32_t)0x00000200)    </span></div><div class="line"><a name="l04935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf957253a28dbb91933bb0632d95248cb"> 4935</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TAC2    ((uint32_t)0x00000400)    </span></div><div class="line"><a name="l04936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9e63c03ec3770388b48e49d71fa9232"> 4936</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TAC3    ((uint32_t)0x00000800)    </span></div><div class="line"><a name="l04937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga745e2820e5013129fa772c176cf341e7"> 4937</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TAC4    ((uint32_t)0x00001000)    </span></div><div class="line"><a name="l04938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5878c992796945e1307d437514915915"> 4938</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TAPER   ((uint32_t)0x00002000)    </span></div><div class="line"><a name="l04939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0c7cdc9f9c40072ddb454b9ec54389b"> 4939</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TARST   ((uint32_t)0x00004000)    </span></div><div class="line"><a name="l04940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ceb94baa4db9fe20fafc9bf49bc93f0"> 4940</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TBC2    ((uint32_t)0x00008000)    </span></div><div class="line"><a name="l04941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad239d2215fdb8002136bc5ca327fe91c"> 4941</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TBC3    ((uint32_t)0x00010000)    </span></div><div class="line"><a name="l04942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2778b98017ba5afd0c02dce974e3f0"> 4942</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TBC4    ((uint32_t)0x00020000)    </span></div><div class="line"><a name="l04943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga302273f8dafe76886f60b698e05005a5"> 4943</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TBPER   ((uint32_t)0x00040000)    </span></div><div class="line"><a name="l04944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4462525e4c4b20d85447bd245b6c0d80"> 4944</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TBRST   ((uint32_t)0x00080000)    </span></div><div class="line"><a name="l04945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga092fe68e18c6528e7b3109b45b5c4844"> 4945</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TCC2    ((uint32_t)0x00100000)    </span></div><div class="line"><a name="l04946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga066d92c41b63ca37d6939ac2aea8e33a"> 4946</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TCC3    ((uint32_t)0x00200000)    </span></div><div class="line"><a name="l04947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f8e2da936737dff6c6ad347a7ad0124"> 4947</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TCC4    ((uint32_t)0x00400000)    </span></div><div class="line"><a name="l04948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga730b1c69c885564c2319b3773e5d6145"> 4948</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TCPER   ((uint32_t)0x00800000)    </span></div><div class="line"><a name="l04949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6349a861d50cdfdf9f0c17be831c227c"> 4949</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TDC2    ((uint32_t)0x01000000)    </span></div><div class="line"><a name="l04950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2deec2fb2ab4cb8a5dff2f3b470bab1"> 4950</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TDC3    ((uint32_t)0x02000000)    </span></div><div class="line"><a name="l04951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68cba4bc0baef7aa9295b42de0ed0b76"> 4951</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TDC4    ((uint32_t)0x04000000)    </span></div><div class="line"><a name="l04952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27a96de1fe58cb142c901bdf35bef51a"> 4952</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TDPER   ((uint32_t)0x08000000)    </span></div><div class="line"><a name="l04953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac11d18850b2afa2efd547a182eb69c08"> 4953</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TEC2    ((uint32_t)0x10000000)    </span></div><div class="line"><a name="l04954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67a3e772ffa4ca2b0759fa7143de0eaa"> 4954</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TEC3    ((uint32_t)0x20000000)    </span></div><div class="line"><a name="l04955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b92453b14968463f93dda87bb7098e4"> 4955</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TEC4    ((uint32_t)0x40000000)    </span></div><div class="line"><a name="l04956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7c8635d21bc55a7b48e45a3d457c235"> 4956</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TEPER   ((uint32_t)0x80000000)    </span></div><div class="line"><a name="l04958"></a><span class="lineno"> 4958</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for HRTIM_ADC2R register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8844e4708bfdb5e1f7f273311ab3243"> 4959</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2MC1      ((uint32_t)0x00000001)    </span></div><div class="line"><a name="l04960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3cfe3f770d92a7600fdd4e756c138a5"> 4960</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2MC2      ((uint32_t)0x00000002)    </span></div><div class="line"><a name="l04961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga316eb9ebfcbb0f5a05a5313f116a230c"> 4961</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2MC3      ((uint32_t)0x00000004)    </span></div><div class="line"><a name="l04962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad050b81f57ce971760f5fcf73fb4297"> 4962</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2MC4      ((uint32_t)0x00000008)    </span></div><div class="line"><a name="l04963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1063275de441005956313047abae344a"> 4963</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2MPER     ((uint32_t)0x00000010)    </span></div><div class="line"><a name="l04964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad11f5b6e8f1abed932bab2807de73107"> 4964</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2EEV6     ((uint32_t)0x00000020)    </span></div><div class="line"><a name="l04965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf4425c19de46eb25dbb10d0d349b197"> 4965</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2EEV7     ((uint32_t)0x00000040)    </span></div><div class="line"><a name="l04966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga868cc7a4d5d41bb0586a27a9eb734a70"> 4966</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2EEV8     ((uint32_t)0x00000080)    </span></div><div class="line"><a name="l04967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bd32f9ce4a38353dfca1aa289e378e8"> 4967</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2EEV9     ((uint32_t)0x00000100)    </span></div><div class="line"><a name="l04968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8548242667b99dc9c9daeeab657b103"> 4968</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2EEV10    ((uint32_t)0x00000200)    </span></div><div class="line"><a name="l04969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadee64f4a9021ab4aef5e1fe6af7bf2a4"> 4969</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TAC2     ((uint32_t)0x00000400)    </span></div><div class="line"><a name="l04970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1dc1280675e47abe1756ddfe34a7d2e"> 4970</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TAC3     ((uint32_t)0x00000800)    </span></div><div class="line"><a name="l04971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5472310a2983c8fdecaa8013c7b1d036"> 4971</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TAC4     ((uint32_t)0x00001000)    </span></div><div class="line"><a name="l04972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc22967a303117db7a73073d9c50ae8e"> 4972</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TAPER    ((uint32_t)0x00002000)    </span></div><div class="line"><a name="l04973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b2c664a716e0ef78b9c68a3b41384ad"> 4973</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TBC2     ((uint32_t)0x00004000)    </span></div><div class="line"><a name="l04974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6868cae0a6779594ea2047d62df4faa"> 4974</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TBC3     ((uint32_t)0x00008000)    </span></div><div class="line"><a name="l04975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac955fce074604d0c90ea1702aeb9ab2b"> 4975</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TBC4     ((uint32_t)0x00010000)    </span></div><div class="line"><a name="l04976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c0b4f9e61ceff3052d51d607613a7b"> 4976</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TBPER    ((uint32_t)0x00020000)    </span></div><div class="line"><a name="l04977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefb363b0e60b30e6f852051e7fedd631"> 4977</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TCC2     ((uint32_t)0x00040000)    </span></div><div class="line"><a name="l04978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52a42bcbef43a0859ff11b6c9a99e7d1"> 4978</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TCC3     ((uint32_t)0x00080000)    </span></div><div class="line"><a name="l04979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2defd0c42b79f5ce6aaac396113a84db"> 4979</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TCC4     ((uint32_t)0x00100000)    </span></div><div class="line"><a name="l04980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e8ee1c6ba01d0a8ebd7dd91e8375037"> 4980</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TCPER    ((uint32_t)0x00200000)    </span></div><div class="line"><a name="l04981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae696a0c65f56b523cc70644014c6c9a6"> 4981</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TCRST    ((uint32_t)0x00400000)    </span></div><div class="line"><a name="l04982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5611974e94a8bc8af06a3eb94e10be38"> 4982</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TDC2     ((uint32_t)0x00800000)    </span></div><div class="line"><a name="l04983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50f57791cb3cd86c5f1ac08f1bf835e3"> 4983</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TDC3     ((uint32_t)0x01000000)    </span></div><div class="line"><a name="l04984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2774044cd46e5e2fcb299a7c956339d7"> 4984</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TDC4     ((uint32_t)0x02000000)    </span></div><div class="line"><a name="l04985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc2cb1d13bb630f69aff37b6a96c29a5"> 4985</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TDPER    ((uint32_t)0x04000000)    </span></div><div class="line"><a name="l04986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga020dfc5283c9642bf45675f8aa424888"> 4986</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TDRST    ((uint32_t)0x08000000)    </span></div><div class="line"><a name="l04987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fcf8954610e304cd99fe0acb50de2dc"> 4987</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TEC2     ((uint32_t)0x10000000)    </span></div><div class="line"><a name="l04988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga866743095a9b25af486aa620ac56ee1c"> 4988</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TEC3     ((uint32_t)0x20000000)    </span></div><div class="line"><a name="l04989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4129322e7494fdf9eb2720772b0ca94"> 4989</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TEC4     ((uint32_t)0x40000000)    </span></div><div class="line"><a name="l04990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10a848ab1e99d2893320c56a2f24876f"> 4990</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TERST    ((uint32_t)0x80000000)    </span></div><div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for HRTIM_ADC3R register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73a7a1b3ccb04d67f81b0056ef5c0321"> 4993</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3MC1     ((uint32_t)0x00000001)    </span></div><div class="line"><a name="l04994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1046eff9b9db92716d288523fa329496"> 4994</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3MC2     ((uint32_t)0x00000002)    </span></div><div class="line"><a name="l04995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b98f2e71c06b699cda33555a8900b2c"> 4995</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3MC3     ((uint32_t)0x00000004)    </span></div><div class="line"><a name="l04996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7030c9a46ca9d29d4f880b479a957a13"> 4996</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3MC4     ((uint32_t)0x00000008)    </span></div><div class="line"><a name="l04997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44bef1fee84fe8e35902366936583b61"> 4997</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3MPER    ((uint32_t)0x00000010)    </span></div><div class="line"><a name="l04998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5f89142c16c893f6de0d19a8c7c247d"> 4998</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3EEV1    ((uint32_t)0x00000020)    </span></div><div class="line"><a name="l04999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacebf00bcc52ef8d3054c8d4039efa140"> 4999</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3EEV2    ((uint32_t)0x00000040)    </span></div><div class="line"><a name="l05000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1698cda7646ba7ff8cac8cf3f58488c7"> 5000</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3EEV3    ((uint32_t)0x00000080)    </span></div><div class="line"><a name="l05001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84603b8c1a904561c841bbd210cbdf64"> 5001</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3EEV4    ((uint32_t)0x00000100)    </span></div><div class="line"><a name="l05002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1b70f7795954949d3f76b866ab4c7b4"> 5002</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3EEV5    ((uint32_t)0x00000200)    </span></div><div class="line"><a name="l05003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbe71b4044812b5aa586ca855a7533c7"> 5003</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TAC2    ((uint32_t)0x00000400)    </span></div><div class="line"><a name="l05004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf1462dae58abf7d196ae98696ce23cf"> 5004</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TAC3    ((uint32_t)0x00000800)    </span></div><div class="line"><a name="l05005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7faa6d3571993bd5118101e90f4da9c"> 5005</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TAC4    ((uint32_t)0x00001000)    </span></div><div class="line"><a name="l05006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga317204c4225d782df326fb7dee5b1ff3"> 5006</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TAPER   ((uint32_t)0x00002000)    </span></div><div class="line"><a name="l05007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76e36d6755ca3ab1fbd7d72a394db261"> 5007</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TARST   ((uint32_t)0x00004000)    </span></div><div class="line"><a name="l05008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8f445cc55708d2457f10c17f4141ce7"> 5008</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TBC2    ((uint32_t)0x00008000)    </span></div><div class="line"><a name="l05009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34d18d26c20ac462ecff89368faa13ee"> 5009</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TBC3    ((uint32_t)0x00010000)    </span></div><div class="line"><a name="l05010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad363f357f07041ea43929e8221854a25"> 5010</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TBC4    ((uint32_t)0x00020000)    </span></div><div class="line"><a name="l05011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b1aab723fe8c9ea9afe36a9bcf85e1e"> 5011</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TBPER   ((uint32_t)0x00040000)    </span></div><div class="line"><a name="l05012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6cb3299146d9335dc63685481c24c30"> 5012</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TBRST   ((uint32_t)0x00080000)    </span></div><div class="line"><a name="l05013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9096174fc56fb6e74c037f77421236b"> 5013</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TCC2    ((uint32_t)0x00100000)    </span></div><div class="line"><a name="l05014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67f19fe6c31e427c79a41c135e64de81"> 5014</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TCC3    ((uint32_t)0x00200000)    </span></div><div class="line"><a name="l05015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cc12aa49324bf215d669752f0565411"> 5015</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TCC4    ((uint32_t)0x00400000)    </span></div><div class="line"><a name="l05016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2e3bb582a75aeb8f2a2730d07931c7a"> 5016</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TCPER   ((uint32_t)0x00800000)    </span></div><div class="line"><a name="l05017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa4509ba77b91417a2d5600255724933"> 5017</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TDC2    ((uint32_t)0x01000000)    </span></div><div class="line"><a name="l05018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fafe668b9ec952f0ced522959a0508f"> 5018</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TDC3    ((uint32_t)0x02000000)    </span></div><div class="line"><a name="l05019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bed87ff24cf7eb466f8862e1edb1a65"> 5019</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TDC4    ((uint32_t)0x04000000)    </span></div><div class="line"><a name="l05020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa26cc2b8785c0717cd7307a31354dab3"> 5020</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TDPER   ((uint32_t)0x08000000)    </span></div><div class="line"><a name="l05021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0950cdc860d6c1431078f6e918d785c1"> 5021</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TEC2    ((uint32_t)0x10000000)    </span></div><div class="line"><a name="l05022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5928a3820433db616cc1fc11a6ff3d3b"> 5022</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TEC3    ((uint32_t)0x20000000)    </span></div><div class="line"><a name="l05023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga565a1469a3e3d3c8947b85052d2940fb"> 5023</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TEC4    ((uint32_t)0x40000000)    </span></div><div class="line"><a name="l05024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabda25152072603834d85137fcd97e29f"> 5024</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TEPER   ((uint32_t)0x80000000)    </span></div><div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for HRTIM_ADC4R register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb55095d7cb0f73430cff70b8466134b"> 5027</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4MC1      ((uint32_t)0x00000001)    </span></div><div class="line"><a name="l05028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98d3d580996d3129500630561f170ee5"> 5028</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4MC2      ((uint32_t)0x00000002)    </span></div><div class="line"><a name="l05029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9fcaa500a3794a6ed094a68f32f67b1"> 5029</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4MC3      ((uint32_t)0x00000004)    </span></div><div class="line"><a name="l05030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga533cdc4d0f5efe48f3f10f7c33b17fb0"> 5030</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4MC4      ((uint32_t)0x00000008)    </span></div><div class="line"><a name="l05031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2abf8a05e0aa43189e7936fe80840da3"> 5031</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4MPER     ((uint32_t)0x00000010)    </span></div><div class="line"><a name="l05032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37cbe97623ca1b6571945f8b99b982cb"> 5032</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4EEV6     ((uint32_t)0x00000020)    </span></div><div class="line"><a name="l05033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f936846f944538c7754084573d58874"> 5033</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4EEV7     ((uint32_t)0x00000040)    </span></div><div class="line"><a name="l05034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0437c4951a1e6224ef56526c06334e2a"> 5034</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4EEV8     ((uint32_t)0x00000080)    </span></div><div class="line"><a name="l05035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6c40aa486e44242503d186fc3e71a2d"> 5035</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4EEV9     ((uint32_t)0x00000100)    </span></div><div class="line"><a name="l05036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04e0bbc4fb158dec5259f3041234ab44"> 5036</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4EEV10    ((uint32_t)0x00000200)    </span></div><div class="line"><a name="l05037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac377cede195107613e2d6df776a447b"> 5037</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TAC2     ((uint32_t)0x00000400)    </span></div><div class="line"><a name="l05038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92d2e130c878a43ee558e3be6693c87e"> 5038</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TAC3     ((uint32_t)0x00000800)    </span></div><div class="line"><a name="l05039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbe0382b00dbfa9f065ce41b1cec24ec"> 5039</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TAC4     ((uint32_t)0x00001000)    </span></div><div class="line"><a name="l05040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1a24d7b0661184962e8cfe823e0f37"> 5040</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TAPER    ((uint32_t)0x00002000)    </span></div><div class="line"><a name="l05041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada193a2d855e35d941e84f9c59c2d11c"> 5041</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TBC2     ((uint32_t)0x00004000)    </span></div><div class="line"><a name="l05042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52f0819d1df5ba0b765fa61db993e006"> 5042</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TBC3     ((uint32_t)0x00008000)    </span></div><div class="line"><a name="l05043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7562041344e2026d9584cc83d1cfb680"> 5043</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TBC4     ((uint32_t)0x00010000)    </span></div><div class="line"><a name="l05044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1550654905da427807e7d3024ca46c4"> 5044</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TBPER    ((uint32_t)0x00020000)    </span></div><div class="line"><a name="l05045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd28600f01eef29b0e4cd90a690f209e"> 5045</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TCC2     ((uint32_t)0x00040000)    </span></div><div class="line"><a name="l05046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaab1f1c71c514c15301c76b74563ea4c"> 5046</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TCC3     ((uint32_t)0x00080000)    </span></div><div class="line"><a name="l05047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51dcd4502a4022b33dbbcc36da21e364"> 5047</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TCC4     ((uint32_t)0x00100000)    </span></div><div class="line"><a name="l05048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8baf43f22f1cfb26f0573a81acd1c76e"> 5048</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TCPER    ((uint32_t)0x00200000)    </span></div><div class="line"><a name="l05049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb5d49b0e9291d91e216b28855ec473d"> 5049</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TCRST    ((uint32_t)0x00400000)    </span></div><div class="line"><a name="l05050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2879eed34032363d14c19c2ede4076b"> 5050</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TDC2     ((uint32_t)0x00800000)    </span></div><div class="line"><a name="l05051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4a98437be430f69093cfde93636d10a"> 5051</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TDC3     ((uint32_t)0x01000000)    </span></div><div class="line"><a name="l05052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ebdf69358691c0bc3401baece125924"> 5052</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TDC4     ((uint32_t)0x02000000)    </span></div><div class="line"><a name="l05053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41f0be80e08329bf8fa3436a60a650ff"> 5053</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TDPER    ((uint32_t)0x04000000)    </span></div><div class="line"><a name="l05054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac06a444f9e86d8e95d847f8748c7879a"> 5054</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TDRST    ((uint32_t)0x08000000)    </span></div><div class="line"><a name="l05055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8507a97e94ec14e1b7675f10e8af8240"> 5055</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TEC2     ((uint32_t)0x10000000)    </span></div><div class="line"><a name="l05056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd3967f0b72b7469140c0e08c56efec2"> 5056</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TEC3     ((uint32_t)0x20000000)    </span></div><div class="line"><a name="l05057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ced03ad24bd1dcaa3d905e23ec0e97a"> 5057</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TEC4     ((uint32_t)0x40000000)    </span></div><div class="line"><a name="l05058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga427cb47655c0439c33489c51435df58c"> 5058</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TERST    ((uint32_t)0x80000000)    </span></div><div class="line"><a name="l05060"></a><span class="lineno"> 5060</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for HRTIM_DLLCR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5562120ec31448d9e9b437fcb58e3915"> 5061</a></span>&#160;<span class="preprocessor">#define HRTIM_DLLCR_CAL         ((uint32_t)0x00000001)    </span></div><div class="line"><a name="l05062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga607ac54119ee83f95c5d3fb1c1342265"> 5062</a></span>&#160;<span class="preprocessor">#define HRTIM_DLLCR_CALEN       ((uint32_t)0x00000002)    </span></div><div class="line"><a name="l05063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8e1123d5b8de847963d3f2d575c8284"> 5063</a></span>&#160;<span class="preprocessor">#define HRTIM_DLLCR_CALRTE      ((uint32_t)0x0000000C)    </span></div><div class="line"><a name="l05064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f68fa670e9041990256f84f577371ed"> 5064</a></span>&#160;<span class="preprocessor">#define HRTIM_DLLCR_CALRTE_0    ((uint32_t)0x00000004)    </span></div><div class="line"><a name="l05065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4092e27fc934bcb50416b7100b1da334"> 5065</a></span>&#160;<span class="preprocessor">#define HRTIM_DLLCR_CALRTE_1    ((uint32_t)0x00000008)    </span></div><div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for HRTIM_FLTINR1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2b4e20e054335179b16cabdb9b7a9df"> 5068</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT1E      ((uint32_t)0x00000001)    </span></div><div class="line"><a name="l05069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0568f610aa1e087aef21516a1a19d840"> 5069</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT1P      ((uint32_t)0x00000002)    </span></div><div class="line"><a name="l05070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50c02999f9b00f9cc71d6b43792dd7ca"> 5070</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT1SRC    ((uint32_t)0x00000004)    </span></div><div class="line"><a name="l05071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga795a24c550efc4742d4d8efdb4d98982"> 5071</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT1F      ((uint32_t)0x00000078)    </span></div><div class="line"><a name="l05072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74c53d7e30e583920978a5c8d8262274"> 5072</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT1F_0    ((uint32_t)0x00000008)    </span></div><div class="line"><a name="l05073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c071962c0ec7be08d282c3e470a1975"> 5073</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT1F_1    ((uint32_t)0x00000010)    </span></div><div class="line"><a name="l05074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd3434967a639fbd428d683ea6c3b74a"> 5074</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT1F_2    ((uint32_t)0x00000020)    </span></div><div class="line"><a name="l05075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96cfbd3efc60a50a1c2bcde6b01db4c0"> 5075</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT1F_3    ((uint32_t)0x00000040)    </span></div><div class="line"><a name="l05076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76c7dabe65286e63e988b68a0bfd04e3"> 5076</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT1LCK    ((uint32_t)0x00000080)    </span></div><div class="line"><a name="l05078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7548ca50ac52006376e9fea8d2099ed"> 5078</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT2E      ((uint32_t)0x00000100)    </span></div><div class="line"><a name="l05079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54bc62d788bfdd5678d4decdb7be0ac4"> 5079</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT2P      ((uint32_t)0x00000200)    </span></div><div class="line"><a name="l05080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0db5bfbc929af0d4a0ffc0b2b9af88d4"> 5080</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT2SRC    ((uint32_t)0x00000400)    </span></div><div class="line"><a name="l05081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b21fca279eb66921640224364564cad"> 5081</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT2F      ((uint32_t)0x00007800)    </span></div><div class="line"><a name="l05082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21df53239c1dc4fc38be79d9ed424ff3"> 5082</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT2F_0    ((uint32_t)0x00000800)    </span></div><div class="line"><a name="l05083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11f860ed02e7cf4910d337180e5f00ca"> 5083</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT2F_1    ((uint32_t)0x00001000)    </span></div><div class="line"><a name="l05084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga403866e9ff423e7cca9b3862817991eb"> 5084</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT2F_2    ((uint32_t)0x00002000)    </span></div><div class="line"><a name="l05085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c82e2240c0e59a01e0bb0ff1c1e72d9"> 5085</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT2F_3    ((uint32_t)0x00004000)    </span></div><div class="line"><a name="l05086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a4a7fa7d4f7b9a45ad6c6b6961f7966"> 5086</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT2LCK    ((uint32_t)0x00008000)    </span></div><div class="line"><a name="l05088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78aaac8f437a6b7b70c4eb65ce159958"> 5088</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT3E      ((uint32_t)0x00010000)    </span></div><div class="line"><a name="l05089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadce2558a9770eb83e9a4167b6862d333"> 5089</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT3P      ((uint32_t)0x00020000)    </span></div><div class="line"><a name="l05090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79e4e4e88b82f7d9e4c8393c8c3163f3"> 5090</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT3SRC    ((uint32_t)0x00040000)    </span></div><div class="line"><a name="l05091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0a46bb0e81c9e4e581c88bbd7330997"> 5091</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT3F      ((uint32_t)0x00780000)    </span></div><div class="line"><a name="l05092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7f2842b983b6df1f6a499de1cff94c2"> 5092</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT3F_0    ((uint32_t)0x00080000)    </span></div><div class="line"><a name="l05093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cf347059028efa2685f6675a8327d55"> 5093</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT3F_1    ((uint32_t)0x00100000)    </span></div><div class="line"><a name="l05094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad397cf6ddf4a1f9085881cd5c7850e90"> 5094</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT3F_2    ((uint32_t)0x00200000)    </span></div><div class="line"><a name="l05095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7978eadba89e2c756466d6c848b5a17"> 5095</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT3F_3    ((uint32_t)0x00400000)    </span></div><div class="line"><a name="l05096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2940e0190940fbe7e0bf2da07756e0f"> 5096</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT3LCK    ((uint32_t)0x00800000)    </span></div><div class="line"><a name="l05098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51fe9ade8bcee3597b7d15d7157f2df5"> 5098</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT4E      ((uint32_t)0x01000000)    </span></div><div class="line"><a name="l05099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga232057f2f1395334fb8fc6f2105ff346"> 5099</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT4P      ((uint32_t)0x02000000)    </span></div><div class="line"><a name="l05100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e590e3b51da792caa4a267ec9701944"> 5100</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT4SRC    ((uint32_t)0x04000000)    </span></div><div class="line"><a name="l05101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e9a831c2de0407ab9b1c5d71a4af578"> 5101</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT4F      ((uint32_t)0x78000000)    </span></div><div class="line"><a name="l05102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16b047e71b21d5efd3173aa756355c1d"> 5102</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT4F_0    ((uint32_t)0x08000000)    </span></div><div class="line"><a name="l05103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb5ca70669bf6eb9bd57e960dd9cde5c"> 5103</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT4F_1    ((uint32_t)0x10000000)    </span></div><div class="line"><a name="l05104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42802a1b69b7e1744d92d7766740dccf"> 5104</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT4F_2    ((uint32_t)0x20000000)    </span></div><div class="line"><a name="l05105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57bc000a200c253980eace4a46f8041d"> 5105</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT4F_3    ((uint32_t)0x40000000)    </span></div><div class="line"><a name="l05106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3fc85b76454d6898b67b1c5e1c1631f"> 5106</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT4LCK    ((uint32_t)0x80000000)    </span></div><div class="line"><a name="l05108"></a><span class="lineno"> 5108</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for HRTIM_FLTINR2 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga765a8cd7eede584ee6ef7206d1026767"> 5109</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR2_FLT5E      ((uint32_t)0x00000001)    </span></div><div class="line"><a name="l05110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eae5bca35cb1465eacb0da2ac18ae05"> 5110</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR2_FLT5P      ((uint32_t)0x00000002)    </span></div><div class="line"><a name="l05111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71882d52fcc01c45b5ac123b8745f8d1"> 5111</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR2_FLT5SRC    ((uint32_t)0x00000004)    </span></div><div class="line"><a name="l05112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3f34fae821cebb9d3d4264566eebe0e"> 5112</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR2_FLT5F      ((uint32_t)0x00000078)    </span></div><div class="line"><a name="l05113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04b7b4116ccfd2f50474cae42ab71ebe"> 5113</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR2_FLT5F_0    ((uint32_t)0x00000008)    </span></div><div class="line"><a name="l05114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56fa82a49d7863eac55597c08955db12"> 5114</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR2_FLT5F_1    ((uint32_t)0x00000010)    </span></div><div class="line"><a name="l05115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga221afd424c1fbabe59992439ad30ce18"> 5115</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR2_FLT5F_2    ((uint32_t)0x00000020)    </span></div><div class="line"><a name="l05116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3b29848b4d15d76b86f4b83eaf2bc94"> 5116</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR2_FLT5F_3    ((uint32_t)0x00000040)    </span></div><div class="line"><a name="l05117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae886ffb8f49642eedff0156169fb4144"> 5117</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR2_FLT5LCK    ((uint32_t)0x00000080)    </span></div><div class="line"><a name="l05118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12da5ffaac30c1449c18ba3aa215e053"> 5118</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR2_FLTSD     ((uint32_t)0x03000000)     </span></div><div class="line"><a name="l05119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga107b92044f0173c6c54c68e266354531"> 5119</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR2_FLTSD_0   ((uint32_t)0x01000000)     </span></div><div class="line"><a name="l05120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35e6474366da2df9bdaf359af264b3eb"> 5120</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR2_FLTSD_1   ((uint32_t)0x02000000)     </span></div><div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for HRTIM_BDMUPR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fbb72c1250770e62ad8b67c68414fec"> 5123</a></span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MCR      ((uint32_t)0x00000001)    </span></div><div class="line"><a name="l05124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4c4a52eb913b74c92f9a65f361cf4dd"> 5124</a></span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MICR     ((uint32_t)0x00000002)    </span></div><div class="line"><a name="l05125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga512625ca7606b0f8b786e0a1ec2f7776"> 5125</a></span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MDIER    ((uint32_t)0x00000004)    </span></div><div class="line"><a name="l05126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7064acacbd23c122a68a16aa712607e"> 5126</a></span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MCNT     ((uint32_t)0x00000008)    </span></div><div class="line"><a name="l05127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d5aff7517e6070a8ddd9ccf4cae8014"> 5127</a></span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MPER     ((uint32_t)0x00000010)    </span></div><div class="line"><a name="l05128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabecb9903715127be46ec5ebb8c26db62"> 5128</a></span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MREP     ((uint32_t)0x00000020)    </span></div><div class="line"><a name="l05129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86f9549846d6a5e6805418116e004f54"> 5129</a></span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MCMP1    ((uint32_t)0x00000040)    </span></div><div class="line"><a name="l05130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dbfc2074a6133b617f30c1617aa78ed"> 5130</a></span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MCMP2    ((uint32_t)0x00000080)    </span></div><div class="line"><a name="l05131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ab927aa462658c49c07d23b5dce4e67"> 5131</a></span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MCMP3    ((uint32_t)0x00000100)    </span></div><div class="line"><a name="l05132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74286c6f060e26077d9507090bef3a9b"> 5132</a></span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MCMP4    ((uint32_t)0x00000200)    </span></div><div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for HRTIM_BDTUPR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4773694434d470d7e577015707abbc5"> 5135</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMCR      ((uint32_t)0x00000001)    </span></div><div class="line"><a name="l05136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf63f0e536ff8f7693b8cb9ff63411186"> 5136</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMICR     ((uint32_t)0x00000002)    </span></div><div class="line"><a name="l05137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf3eaaff0addd9e308d8456c2fabae18"> 5137</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMDIER    ((uint32_t)0x00000004)    </span></div><div class="line"><a name="l05138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac45bad10ab6b9e74eb9b5f5c50d5253e"> 5138</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMCNT     ((uint32_t)0x00000008)    </span></div><div class="line"><a name="l05139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80eac984884021a11e4490860e040ed8"> 5139</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMPER     ((uint32_t)0x00000010)    </span></div><div class="line"><a name="l05140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eb258e3a29759aa8ec2782a7ec43a7e"> 5140</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMREP     ((uint32_t)0x00000020)    </span></div><div class="line"><a name="l05141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e07e545b4b43d22754a3a63a5ae1ef4"> 5141</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMCMP1    ((uint32_t)0x00000040)    </span></div><div class="line"><a name="l05142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae032a0c9247c3d099ed071526f2e6cb6"> 5142</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMCMP2    ((uint32_t)0x00000080)    </span></div><div class="line"><a name="l05143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2147fd740d8d52d731a14d0299841ec1"> 5143</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMCMP3    ((uint32_t)0x00000100)    </span></div><div class="line"><a name="l05144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06e41d221929b1e16ef317057f628dc4"> 5144</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMCMP4    ((uint32_t)0x00000200)    </span></div><div class="line"><a name="l05145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b3a15a1d2b0885a3ac1a09f5cf100ea"> 5145</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMDTR     ((uint32_t)0x00000400)    </span></div><div class="line"><a name="l05146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga065996d124f7cf85dfb61ea665d5a08e"> 5146</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMSET1R   ((uint32_t)0x00000800)    </span></div><div class="line"><a name="l05147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b377cb628ebb9a9964380434f58bdb6"> 5147</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMRST1R   ((uint32_t)0x00001000)    </span></div><div class="line"><a name="l05148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fe04df7eedea4dcacad70215e4cdbfe"> 5148</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMSET2R   ((uint32_t)0x00002000)    </span></div><div class="line"><a name="l05149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac51556abb2c4f7d5342cb32dfc0b5b38"> 5149</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMRST2R   ((uint32_t)0x00004000)    </span></div><div class="line"><a name="l05150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49de5ce3cc795acf1645fdd046cf791b"> 5150</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMEEFR1   ((uint32_t)0x00008000)    </span></div><div class="line"><a name="l05151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75a358396c607e7e16858d9d5371541c"> 5151</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMEEFR2   ((uint32_t)0x00010000)    </span></div><div class="line"><a name="l05152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga926ad661cd413c18a3907dba350b5ff6"> 5152</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMRSTR    ((uint32_t)0x00020000)    </span></div><div class="line"><a name="l05153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88c1f8caa459b880c4534533ffe8b5d0"> 5153</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMCHPR    ((uint32_t)0x00040000)    </span></div><div class="line"><a name="l05154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6391e94ceb0da2e127bd7b371e20294b"> 5154</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMOUTR    ((uint32_t)0x00080000)    </span></div><div class="line"><a name="l05155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c1e528793f6ec481ca9912c88de255a"> 5155</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMFLTR    ((uint32_t)0x00100000)    </span></div><div class="line"><a name="l05157"></a><span class="lineno"> 5157</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for HRTIM_BDMADR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a209c410b1ba43f1df48248d733b309"> 5158</a></span>&#160;<span class="preprocessor">#define HRTIM_BDMADR_BDMADR      ((uint32_t)0xFFFFFFFF)    </span></div><div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05161"></a><span class="lineno"> 5161</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05162"></a><span class="lineno"> 5162</span>&#160;<span class="comment">/*                      Inter-integrated Circuit Interface (I2C)              */</span></div><div class="line"><a name="l05163"></a><span class="lineno"> 5163</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05164"></a><span class="lineno"> 5164</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;<span class="comment">/*******************  Bit definition for I2C_CR1 register  *******************/</span></div><div class="line"><a name="l05166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262"> 5166</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_PE                          ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bd36da8f72bc91040e63af07dd6b5a4"> 5167</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_TXIE                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1fc89bf142bfc08ee78763e6e27cd80"> 5168</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_RXIE                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga275e85befdb3d7ea7b5eb402cec574ec"> 5169</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ADDRIE                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3f71f7a55e13a467b2a5ed639e0fe18"> 5170</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_NACKIE                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f1576cb1a2cd847f55fe2a0820bb166"> 5171</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_STOPIE                      ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b37e64bdf6399ef12c3df77bcb1634f"> 5172</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_TCIE                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75e971012a02f9dad47a1629c6f5d956"> 5173</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ERRIE                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga427139b91908d245b0bb846bed3fd859"> 5174</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_DFN                         ((uint32_t)0x00000F00)        </span></div><div class="line"><a name="l05175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b33b8e33fa18fd49d6d1d8a69777289"> 5175</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ANFOFF                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d"> 5176</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_SWRST                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da363db8ccde4108cf707cf86170650"> 5177</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_TXDMAEN                     ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85a60efaeebfb879bec280f46beb30ea"> 5178</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_RXDMAEN                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga973b09b232a3f758409353fd6ed765a2"> 5179</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_SBC                         ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c"> 5180</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_NOSTRETCH                   ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75a226d059143573fab07f866853ce75"> 5181</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_WUPEN                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac28d4f433e501e727c91097dccc4616c"> 5182</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_GCEN                        ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca44767df3368d7f0a9a17c20c55d27b"> 5183</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_SMBHEN                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga656e66b079528ed6d5c282010e51a263"> 5184</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_SMBDEN                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2062e827a9d1d14c8c1b58ad6dbbf762"> 5185</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ALERTEN                     ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga393649f17391feae45fa0db955b3fdf5"> 5186</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_PECEN                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05188"></a><span class="lineno"> 5188</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a0478d3d85fc6aba608390ee2ea2d1c"> 5189</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_SADD                        ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l05190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga268ec714bbe4a75ea098c0e230a87697"> 5190</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_RD_WRN                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5454de5709c0e68a0068f9f5d39e5674"> 5191</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_ADD10                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2de0f12e6fb297c2c29bee5504e54377"> 5192</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_HEAD10R                     ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ac78b87a12a9eaf564f5a3f99928478"> 5193</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_START                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37007be453dd8a637be2d793d3b5f2a2"> 5194</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_STOP                        ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bcbbaf564cb68e3afed79c3cd34aa1f"> 5195</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_NACK                        ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23a58895a897ccc34a8cbbe36b412b69"> 5196</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_NBYTES                      ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l05197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21a796045451013c964ef8b12ca6c9bb"> 5197</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_RELOAD                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf789c74e217ec8967bcabc156a6c54"> 5198</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_AUTOEND                     ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6989be2db6f3df41bf5cdb856b1a64c7"> 5199</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_PECBYTE                     ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05201"></a><span class="lineno"> 5201</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb954a9a0e3e3898574643b6d725a70f"> 5202</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_OA1                        ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l05203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5edd56eaa7593073d586caef6f90ef09"> 5203</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_OA1MODE                    ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3bb2ec380e9f35b474eaf148cefc552"> 5204</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_OA1EN                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05206"></a><span class="lineno"> 5206</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4627c5a89a3cbe9546321418f8cb9da2"> 5207</a></span>&#160;<span class="preprocessor">#define  I2C_OAR2_OA2                        ((uint32_t)0x000000FE)        </span></div><div class="line"><a name="l05208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d9fa47c0b7a4b893e1a1d8ab891b0e5"> 5208</a></span>&#160;<span class="preprocessor">#define  I2C_OAR2_OA2MSK                     ((uint32_t)0x00000700)        </span></div><div class="line"><a name="l05209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6ec62ffdf8a682e5e0983add8fdfa26"> 5209</a></span>&#160;<span class="preprocessor">#define  I2C_OAR2_OA2EN                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05211"></a><span class="lineno"> 5211</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_TIMINGR register *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2d52eba6adbdaa16094d8241aeb2b20"> 5212</a></span>&#160;<span class="preprocessor">#define  I2C_TIMINGR_SCLL                    ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l05213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eb185e660b02392b3faac65bae0c8df"> 5213</a></span>&#160;<span class="preprocessor">#define  I2C_TIMINGR_SCLH                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l05214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40f8fd2508d3b30a732c759443b306e6"> 5214</a></span>&#160;<span class="preprocessor">#define  I2C_TIMINGR_SDADEL                  ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l05215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga952e8751cb0c5f6be6c14cf97d9530d0"> 5215</a></span>&#160;<span class="preprocessor">#define  I2C_TIMINGR_SCLDEL                  ((uint32_t)0x00F00000)        </span></div><div class="line"><a name="l05216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5cfdc434959893555b392e7f07bfff7"> 5216</a></span>&#160;<span class="preprocessor">#define  I2C_TIMINGR_PRESC                   ((uint32_t)0xF0000000)        </span></div><div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;<span class="preprocessor"></span><span class="comment">/******************* Bit definition for I2C_TIMEOUTR register *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a924e7fc2b71c82158224870f9d453"> 5219</a></span>&#160;<span class="preprocessor">#define  I2C_TIMEOUTR_TIMEOUTA               ((uint32_t)0x00000FFF)        </span></div><div class="line"><a name="l05220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0f7b6650f592e9ddc482648a1ea91f2"> 5220</a></span>&#160;<span class="preprocessor">#define  I2C_TIMEOUTR_TIDLE                  ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d81bce8d2faf7acbef9a38510a8542"> 5221</a></span>&#160;<span class="preprocessor">#define  I2C_TIMEOUTR_TIMOUTEN               ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5defcd355ce513e94e5f040b2dad75a6"> 5222</a></span>&#160;<span class="preprocessor">#define  I2C_TIMEOUTR_TIMEOUTB               ((uint32_t)0x0FFF0000)        </span></div><div class="line"><a name="l05223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95aa3d29b8e59de06a45d15d03f721af"> 5223</a></span>&#160;<span class="preprocessor">#define  I2C_TIMEOUTR_TEXTEN                 ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_ISR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dfec198395c0f88454a86bacff60351"> 5226</a></span>&#160;<span class="preprocessor">#define  I2C_ISR_TXE                         ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa848ab3d120a27401203329941c9dcb5"> 5227</a></span>&#160;<span class="preprocessor">#define  I2C_ISR_TXIS                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0afd4e99e26dcec57a0f3be4dae2c022"> 5228</a></span>&#160;<span class="preprocessor">#define  I2C_ISR_RXNE                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c1a844fb3e55ca9db318d0bc2db4a07"> 5229</a></span>&#160;<span class="preprocessor">#define  I2C_ISR_ADDR                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2fb99c13292fc510cfe85bf45ac6b77"> 5230</a></span>&#160;<span class="preprocessor">#define  I2C_ISR_NACKF                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24dee623aba3059485449f8ce7d061b7"> 5231</a></span>&#160;<span class="preprocessor">#define  I2C_ISR_STOPF                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac47bed557caa744aa763e1a8d0eba04d"> 5232</a></span>&#160;<span class="preprocessor">#define  I2C_ISR_TC                          ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76008be670a9a4829aaf3753c79b3bbd"> 5233</a></span>&#160;<span class="preprocessor">#define  I2C_ISR_TCR                         ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dd0d8fdc41303a1c31fc7466301be07"> 5234</a></span>&#160;<span class="preprocessor">#define  I2C_ISR_BERR                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54ae33fec99aa351621ba6b483fbead3"> 5235</a></span>&#160;<span class="preprocessor">#define  I2C_ISR_ARLO                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5976110d93d2f36f50c4c6467510914"> 5236</a></span>&#160;<span class="preprocessor">#define  I2C_ISR_OVR                         ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b1d42968194fb42f9cc9bb2c2806281"> 5237</a></span>&#160;<span class="preprocessor">#define  I2C_ISR_PECERR                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63fc8ce165c42d0d719c45e58a82f574"> 5238</a></span>&#160;<span class="preprocessor">#define  I2C_ISR_TIMEOUT                     ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c6c779bca999450c595fc797a1fdeec"> 5239</a></span>&#160;<span class="preprocessor">#define  I2C_ISR_ALERT                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12ba21dc10ca08a2063a1c4672ffb886"> 5240</a></span>&#160;<span class="preprocessor">#define  I2C_ISR_BUSY                        ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4890d7deb94106f946b28a7309e22aa"> 5241</a></span>&#160;<span class="preprocessor">#define  I2C_ISR_DIR                         ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9050a7e2c1d8777251352f51197e4c80"> 5242</a></span>&#160;<span class="preprocessor">#define  I2C_ISR_ADDCODE                     ((uint32_t)0x00FE0000)        </span></div><div class="line"><a name="l05244"></a><span class="lineno"> 5244</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_ICR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac46e27edee02106eec30ede46a143e92"> 5245</a></span>&#160;<span class="preprocessor">#define  I2C_ICR_ADDRCF                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab68515e7c5c0796da616c92943a17472"> 5246</a></span>&#160;<span class="preprocessor">#define  I2C_ICR_NACKCF                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe59e51ed40569ab397e2cf9da3a347f"> 5247</a></span>&#160;<span class="preprocessor">#define  I2C_ICR_STOPCF                      ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a64f0841ce0f5d234a72b968705c416"> 5248</a></span>&#160;<span class="preprocessor">#define  I2C_ICR_BERRCF                      ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc8765152bfd75d343a06e3b696805d"> 5249</a></span>&#160;<span class="preprocessor">#define  I2C_ICR_ARLOCF                      ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d46a31811a8b9489ca63f1c8e4c1021"> 5250</a></span>&#160;<span class="preprocessor">#define  I2C_ICR_OVRCF                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b8f2f138f5a1dea3c54801a2750ef9d"> 5251</a></span>&#160;<span class="preprocessor">#define  I2C_ICR_PECCF                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a76993c176007a7353a33b53e7d3136"> 5252</a></span>&#160;<span class="preprocessor">#define  I2C_ICR_TIMOUTCF                    ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed440bb0bdb9b1134d7a21ebdf7d3ac3"> 5253</a></span>&#160;<span class="preprocessor">#define  I2C_ICR_ALERTCF                     ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_PECR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac30a300f7bcd680b82263f4059f67a89"> 5256</a></span>&#160;<span class="preprocessor">#define  I2C_PECR_PEC                        ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l05258"></a><span class="lineno"> 5258</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_RXDR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54a8527f0da080debfb9cb25c02deaff"> 5259</a></span>&#160;<span class="preprocessor">#define  I2C_RXDR_RXDATA                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_TXDR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6081e174c22df812fca8f244c0671787"> 5262</a></span>&#160;<span class="preprocessor">#define  I2C_TXDR_TXDATA                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l05265"></a><span class="lineno"> 5265</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05266"></a><span class="lineno"> 5266</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05267"></a><span class="lineno"> 5267</span>&#160;<span class="comment">/*                           Independent WATCHDOG (IWDG)                      */</span></div><div class="line"><a name="l05268"></a><span class="lineno"> 5268</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05269"></a><span class="lineno"> 5269</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;<span class="comment">/*******************  Bit definition for IWDG_KR register  ********************/</span></div><div class="line"><a name="l05271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2"> 5271</a></span>&#160;<span class="preprocessor">#define  IWDG_KR_KEY                         ((uint32_t)0x0000FFFF)        </span></div><div class="line"><a name="l05273"></a><span class="lineno"> 5273</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_PR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090"> 5274</a></span>&#160;<span class="preprocessor">#define  IWDG_PR_PR                          ((uint32_t)0x00000007)        </span></div><div class="line"><a name="l05275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76"> 5275</a></span>&#160;<span class="preprocessor">#define  IWDG_PR_PR_0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e"> 5276</a></span>&#160;<span class="preprocessor">#define  IWDG_PR_PR_1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9"> 5277</a></span>&#160;<span class="preprocessor">#define  IWDG_PR_PR_2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05279"></a><span class="lineno"> 5279</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_RLR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033"> 5280</a></span>&#160;<span class="preprocessor">#define  IWDG_RLR_RL                         ((uint32_t)0x00000FFF)        </span></div><div class="line"><a name="l05282"></a><span class="lineno"> 5282</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554"> 5283</a></span>&#160;<span class="preprocessor">#define  IWDG_SR_PVU                         ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232"> 5284</a></span>&#160;<span class="preprocessor">#define  IWDG_SR_RVU                         ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba26878a5ce95ea1889629b73f4c7ad5"> 5285</a></span>&#160;<span class="preprocessor">#define  IWDG_SR_WVU                         ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05287"></a><span class="lineno"> 5287</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_KR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a609548fc74e1d2214de4413081e03d"> 5288</a></span>&#160;<span class="preprocessor">#define  IWDG_WINR_WIN                       ((uint32_t)0x00000FFF)        </span></div><div class="line"><a name="l05290"></a><span class="lineno"> 5290</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05292"></a><span class="lineno"> 5292</span>&#160;<span class="comment">/*                             Power Control                                  */</span></div><div class="line"><a name="l05293"></a><span class="lineno"> 5293</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05294"></a><span class="lineno"> 5294</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05295"></a><span class="lineno"> 5295</span>&#160;<span class="comment">/********************  Bit definition for PWR_CR register  ********************/</span></div><div class="line"><a name="l05296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66"> 5296</a></span>&#160;<span class="preprocessor">#define  PWR_CR_LPDS                         ((uint32_t)0x00000001)     </span></div><div class="line"><a name="l05297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115"> 5297</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PDDS                         ((uint32_t)0x00000002)     </span></div><div class="line"><a name="l05298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7"> 5298</a></span>&#160;<span class="preprocessor">#define  PWR_CR_CWUF                         ((uint32_t)0x00000004)     </span></div><div class="line"><a name="l05299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a"> 5299</a></span>&#160;<span class="preprocessor">#define  PWR_CR_CSBF                         ((uint32_t)0x00000008)     </span></div><div class="line"><a name="l05300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5"> 5300</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PVDE                         ((uint32_t)0x00000010)     </span></div><div class="line"><a name="l05302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435"> 5302</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS                          ((uint32_t)0x000000E0)     </span></div><div class="line"><a name="l05303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e"> 5303</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_0                        ((uint32_t)0x00000020)     </span></div><div class="line"><a name="l05304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623"> 5304</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_1                        ((uint32_t)0x00000040)     </span></div><div class="line"><a name="l05305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52"> 5305</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_2                        ((uint32_t)0x00000080)     </span></div><div class="line"><a name="l05308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216"> 5308</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV0                     ((uint32_t)0x00000000)     </span></div><div class="line"><a name="l05309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818"> 5309</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV1                     ((uint32_t)0x00000020)     </span></div><div class="line"><a name="l05310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e"> 5310</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV2                     ((uint32_t)0x00000040)     </span></div><div class="line"><a name="l05311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174"> 5311</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV3                     ((uint32_t)0x00000060)     </span></div><div class="line"><a name="l05312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85"> 5312</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV4                     ((uint32_t)0x00000080)     </span></div><div class="line"><a name="l05313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2"> 5313</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV5                     ((uint32_t)0x000000A0)     </span></div><div class="line"><a name="l05314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf"> 5314</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV6                     ((uint32_t)0x000000C0)     </span></div><div class="line"><a name="l05315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b"> 5315</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV7                     ((uint32_t)0x000000E0)     </span></div><div class="line"><a name="l05317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718"> 5317</a></span>&#160;<span class="preprocessor">#define  PWR_CR_DBP                          ((uint32_t)0x00000100)     </span></div><div class="line"><a name="l05319"></a><span class="lineno"> 5319</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for PWR_CSR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6"> 5320</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_WUF                         ((uint32_t)0x00000001)     </span></div><div class="line"><a name="l05321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb"> 5321</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_SBF                         ((uint32_t)0x00000002)     </span></div><div class="line"><a name="l05322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c"> 5322</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_PVDO                        ((uint32_t)0x00000004)     </span></div><div class="line"><a name="l05324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19"> 5324</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_EWUP1                       ((uint32_t)0x00000100)     </span></div><div class="line"><a name="l05325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc"> 5325</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_EWUP2                       ((uint32_t)0x00000200)     </span></div><div class="line"><a name="l05326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3"> 5326</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_EWUP3                       ((uint32_t)0x00000400)     </span></div><div class="line"><a name="l05328"></a><span class="lineno"> 5328</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05329"></a><span class="lineno"> 5329</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05330"></a><span class="lineno"> 5330</span>&#160;<span class="comment">/*                         Reset and Clock Control                            */</span></div><div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05332"></a><span class="lineno"> 5332</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;<span class="comment">/********************  Bit definition for RCC_CR register  ********************/</span></div><div class="line"><a name="l05334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474"> 5334</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSION                        ((uint32_t)0x00000001)</span></div><div class="line"><a name="l05335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"> 5335</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSIRDY                       ((uint32_t)0x00000002)</span></div><div class="line"><a name="l05336"></a><span class="lineno"> 5336</span>&#160;</div><div class="line"><a name="l05337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70"> 5337</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSITRIM                      ((uint32_t)0x000000F8)</span></div><div class="line"><a name="l05338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab999bbbc1d365d0100d34eaa9f426eb"> 5338</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSITRIM_0                    ((uint32_t)0x00000008)</span></div><div class="line"><a name="l05339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga569d6a29d774e0f125b0c2b3671fae3c"> 5339</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSITRIM_1                    ((uint32_t)0x00000010)</span></div><div class="line"><a name="l05340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10d80d64137e36f5183f6aa7002de6f5"> 5340</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSITRIM_2                    ((uint32_t)0x00000020)</span></div><div class="line"><a name="l05341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe20245d2d971238dba9ee371a299ba9"> 5341</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSITRIM_3                    ((uint32_t)0x00000040)</span></div><div class="line"><a name="l05342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f9ab2e93a0b9b70d33812bcc5e920c1"> 5342</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSITRIM_4                    ((uint32_t)0x00000080)</span></div><div class="line"><a name="l05344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67ae770db9851f14ad7c14a693f0f6d3"> 5344</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL                       ((uint32_t)0x0000FF00)</span></div><div class="line"><a name="l05345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7daa7754e54d65916ddc54f37274d3a"> 5345</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_0                     ((uint32_t)0x00000100)</span></div><div class="line"><a name="l05346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78054087161dee567cadbb4b4b96fb08"> 5346</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_1                     ((uint32_t)0x00000200)</span></div><div class="line"><a name="l05347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0c4bac85beb7de5916897f88150dc3f"> 5347</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_2                     ((uint32_t)0x00000400)</span></div><div class="line"><a name="l05348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03f71cd53f075e9d35fcbfe7ed3f6e12"> 5348</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_3                     ((uint32_t)0x00000800)</span></div><div class="line"><a name="l05349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf26eb00e1872a3754f200a3c32019e50"> 5349</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_4                     ((uint32_t)0x00001000)</span></div><div class="line"><a name="l05350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c5b733061a3c4c6d69a7a15cbcb0b87"> 5350</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_5                     ((uint32_t)0x00002000)</span></div><div class="line"><a name="l05351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee2d6b30ee4bf41d2b171adf273a6ee7"> 5351</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_6                     ((uint32_t)0x00004000)</span></div><div class="line"><a name="l05352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab42d5e412867df093ec2ea4b8dc2bf29"> 5352</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_7                     ((uint32_t)0x00008000)</span></div><div class="line"><a name="l05354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d"> 5354</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSEON                        ((uint32_t)0x00010000)</span></div><div class="line"><a name="l05355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4"> 5355</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSERDY                       ((uint32_t)0x00020000)</span></div><div class="line"><a name="l05356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55"> 5356</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSEBYP                       ((uint32_t)0x00040000)</span></div><div class="line"><a name="l05357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd"> 5357</a></span>&#160;<span class="preprocessor">#define  RCC_CR_CSSON                        ((uint32_t)0x00080000)</span></div><div class="line"><a name="l05358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e"> 5358</a></span>&#160;<span class="preprocessor">#define  RCC_CR_PLLON                        ((uint32_t)0x01000000)</span></div><div class="line"><a name="l05359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888"> 5359</a></span>&#160;<span class="preprocessor">#define  RCC_CR_PLLRDY                       ((uint32_t)0x02000000)</span></div><div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160;</div><div class="line"><a name="l05361"></a><span class="lineno"> 5361</span>&#160;<span class="comment">/********************  Bit definition for RCC_CFGR register  ******************/</span></div><div class="line"><a name="l05363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1"> 5363</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW                         ((uint32_t)0x00000003)        </span></div><div class="line"><a name="l05364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd"> 5364</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f"> 5365</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb"> 5367</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_HSI                     ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l05368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705"> 5368</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_HSE                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487"> 5369</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_PLL                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9"> 5372</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS                        ((uint32_t)0x0000000C)        </span></div><div class="line"><a name="l05373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f"> 5373</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_0                      ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379"> 5374</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_1                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a"> 5376</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_HSI                    ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l05377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08"> 5377</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_HSE                    ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c"> 5378</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_PLL                    ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea"> 5381</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE                       ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l05382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172"> 5382</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_0                     ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599"> 5383</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_1                     ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3"> 5384</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_2                     ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286"> 5385</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_3                     ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84"> 5387</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV1                  ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l05388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea"> 5388</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV2                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91"> 5389</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV4                  ((uint32_t)0x00000090)        </span></div><div class="line"><a name="l05390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058"> 5390</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV8                  ((uint32_t)0x000000A0)        </span></div><div class="line"><a name="l05391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815"> 5391</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV16                 ((uint32_t)0x000000B0)        </span></div><div class="line"><a name="l05392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370"> 5392</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV64                 ((uint32_t)0x000000C0)        </span></div><div class="line"><a name="l05393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab"> 5393</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV128                ((uint32_t)0x000000D0)        </span></div><div class="line"><a name="l05394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b"> 5394</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV256                ((uint32_t)0x000000E0)        </span></div><div class="line"><a name="l05395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0"> 5395</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV512                ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l05398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412"> 5398</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1                      ((uint32_t)0x00000700)        </span></div><div class="line"><a name="l05399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7"> 5399</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_0                    ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2"> 5400</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_1                    ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f"> 5401</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_2                    ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11"> 5403</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV1                 ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l05404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d"> 5404</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV2                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae"> 5405</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV4                 ((uint32_t)0x00000500)        </span></div><div class="line"><a name="l05406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72"> 5406</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV8                 ((uint32_t)0x00000600)        </span></div><div class="line"><a name="l05407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f"> 5407</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV16                ((uint32_t)0x00000700)        </span></div><div class="line"><a name="l05410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311"> 5410</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2                      ((uint32_t)0x00003800)        </span></div><div class="line"><a name="l05411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9"> 5411</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_0                    ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f"> 5412</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_1                    ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db"> 5413</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_2                    ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a"> 5415</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV1                 ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l05416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b"> 5416</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV2                 ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715"> 5417</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV4                 ((uint32_t)0x00002800)        </span></div><div class="line"><a name="l05418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552"> 5418</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV8                 ((uint32_t)0x00003000)        </span></div><div class="line"><a name="l05419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9"> 5419</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV16                ((uint32_t)0x00003800)        </span></div><div class="line"><a name="l05421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57"> 5421</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLSRC                     ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9663a4607082db6e39894950087850"> 5422</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLSRC_HSI_DIV2            ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l05423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6088620a3c2162915b628cd7a4492579"> 5423</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLSRC_HSE_PREDIV          ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a"> 5425</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLXTPRE                   ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0115b48668fc4d69d60ba6172b3973cc"> 5426</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1   ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l05427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2a06a450613eb60b94a5ce3b173a756"> 5427</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2   ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309"> 5430</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMUL                     ((uint32_t)0x003C0000)        </span></div><div class="line"><a name="l05431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00db50b9aedde139842945837323fef3"> 5431</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMUL_0                   ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5071ad49eba8116a452455050a45e393"> 5432</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMUL_1                   ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c7ccedfebcece45df4b537b55cc2ecf"> 5433</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMUL_2                   ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa214686c587e1215b6a002fdc99c9f2a"> 5434</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMUL_3                   ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcc53e7555ec8171db162de2bdd30d6f"> 5436</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMUL2                    ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l05437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga599cf14f159345374d91a96e645b105b"> 5437</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMUL3                    ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf76c27dba3f4be2433fd5a384a1877ae"> 5438</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMUL4                    ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3eefd08698972d5ed05f76547ccdd93"> 5439</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMUL5                    ((uint32_t)0x000C0000)        </span></div><div class="line"><a name="l05440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7e89d2d6400ab0e8583b6016ace93b7"> 5440</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMUL6                    ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49c36310c8cbab5f934ee5766dc6c1c5"> 5441</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMUL7                    ((uint32_t)0x00140000)        </span></div><div class="line"><a name="l05442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a409fec792612f0583ed37fd5bffd16"> 5442</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMUL8                    ((uint32_t)0x00180000)        </span></div><div class="line"><a name="l05443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603d5a84759f97f12f9492b4c6da7918"> 5443</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMUL9                    ((uint32_t)0x001C0000)        </span></div><div class="line"><a name="l05444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00eda495752ab6400a8610d3f71c634e"> 5444</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMUL10                   ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2f10b3a0f764c794b7986bcc476c4c8"> 5445</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMUL11                   ((uint32_t)0x00240000)        </span></div><div class="line"><a name="l05446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4d4ff081f554fcb4278df9f259f2392"> 5446</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMUL12                   ((uint32_t)0x00280000)        </span></div><div class="line"><a name="l05447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a3e767c6d6d342f05a9dac2272ff01c"> 5447</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMUL13                   ((uint32_t)0x002C0000)        </span></div><div class="line"><a name="l05448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51b08f0069351ceff373bcd0e216ea96"> 5448</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMUL14                   ((uint32_t)0x00300000)        </span></div><div class="line"><a name="l05449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga687b2c837792e8c3f276ee1d4c20b7f4"> 5449</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMUL15                   ((uint32_t)0x00340000)        </span></div><div class="line"><a name="l05450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1ef5de15a26513ab208a48a21f8aa58"> 5450</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMUL16                   ((uint32_t)0x00380000)        </span></div><div class="line"><a name="l05453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2d7212d83114d355736613e6dc1dbde"> 5453</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO                        ((uint32_t)0x07000000)        </span></div><div class="line"><a name="l05454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7147402d137ccaa1c8608fcb1d3d2e01"> 5454</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_0                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6ec148346aa17c67aafebcb616dd57b"> 5455</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_1                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad02d5012ff73e9c839b909887ffde7f"> 5456</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_2                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d"> 5458</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_NOCLOCK                ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l05459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96c817553f5f226b1d661b1448ed820a"> 5459</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_LSI                    ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad10ee688b7cf27e652ffd003f177fdcd"> 5460</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_LSE                    ((uint32_t)0x03000000)        </span></div><div class="line"><a name="l05461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181"> 5461</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_SYSCLK                 ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1"> 5462</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_HSI                    ((uint32_t)0x05000000)        </span></div><div class="line"><a name="l05463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70"> 5463</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_HSE                    ((uint32_t)0x06000000)        </span></div><div class="line"><a name="l05464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1b83ae21df9327e2a705b19ce981da6"> 5464</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_PLL                    ((uint32_t)0x07000000)        </span></div><div class="line"><a name="l05466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10"> 5466</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCOPRE                     ((uint32_t)0x70000000)        </span></div><div class="line"><a name="l05467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0bd335b38b0a72a0f42661829727fbd"> 5467</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCOPRE_DIV1                ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l05468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41db56060b3511b3091d081c7c1ef659"> 5468</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCOPRE_DIV2                ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae98d1559e9bebb8a7221f23e87772dd"> 5469</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCOPRE_DIV4                ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb847ba58050383bb4f73e743fb05ee4"> 5470</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCOPRE_DIV8                ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l05471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aaa21720ceabda4cee4c9dcb8684ccf"> 5471</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCOPRE_DIV16               ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4377674783b059ad394bffa7c435d816"> 5472</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCOPRE_DIV32               ((uint32_t)0x50000000)        </span></div><div class="line"><a name="l05473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga733cee28eca0dbfb1003b741d8115a72"> 5473</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCOPRE_DIV64               ((uint32_t)0x60000000)        </span></div><div class="line"><a name="l05474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d342ce76bcf1263655d2bf6a5fb9b70"> 5474</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCOPRE_DIV128              ((uint32_t)0x70000000)        </span></div><div class="line"><a name="l05476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaaed1755f7701e28fb7a5756b0f80d0"> 5476</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLNODIV                   ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05478"></a><span class="lineno"> 5478</span>&#160;<span class="preprocessor"></span><span class="comment">/*********************  Bit definition for RCC_CIR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb"> 5479</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSIRDYF                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe"> 5480</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSERDYF                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163"> 5481</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSIRDYF                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6"> 5482</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSERDYF                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec"> 5483</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLRDYF                     ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f"> 5484</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_CSSF                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56"> 5485</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSIRDYIE                    ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8"> 5486</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSERDYIE                    ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580"> 5487</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSIRDYIE                    ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11"> 5488</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSERDYIE                    ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95"> 5489</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLRDYIE                    ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704"> 5490</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSIRDYC                     ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa"> 5491</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSERDYC                     ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2"> 5492</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSIRDYC                     ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238"> 5493</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSERDYC                     ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396"> 5494</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLRDYC                     ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f"> 5495</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_CSSC                        ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05497"></a><span class="lineno"> 5497</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for RCC_APB2RSTR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d"> 5498</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SYSCFGRST              ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6"> 5499</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_TIM1RST                ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb"> 5500</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SPI1RST                ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41"> 5501</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_USART1RST              ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7beb383e8769547599b967c24110ddf"> 5502</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_TIM15RST               ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90337e162315ad0d44c0b99dd9cc71c2"> 5503</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_TIM16RST               ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc7f1df686835ef47013b29e8e37a1c1"> 5504</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_TIM17RST               ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga215c9f0c4e42515adf4fc941c2c465c8"> 5505</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_HRTIM1RST              ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05507"></a><span class="lineno"> 5507</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for RCC_APB1RSTR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d"> 5508</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM2RST                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9"> 5509</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM3RST                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d64bd82cf47a209afebc7d663e28383"> 5510</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM6RST                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40b1d355ee76ad9a044ad37f1629e760"> 5511</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM7RST                ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94"> 5512</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_WWDGRST                ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5"> 5513</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_USART2RST              ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga766478ebdcbb647eb3f32962543bd194"> 5514</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_USART3RST              ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93"> 5515</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_I2C1RST                ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc9931aa7274a24666d5f7c45f77849e"> 5516</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_CANRST                 ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf9107e58fab03752334f829b073335"> 5517</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_DAC2RST                ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a"> 5518</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_PWRRST                 ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4326ab06b2201edb0148992aaa57d9ac"> 5519</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_DAC1RST                ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05521"></a><span class="lineno"> 5521</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for RCC_AHBENR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea"> 5522</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_DMA1EN                   ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga295a704767cb94ee624cbc4dd4c4cd9a"> 5523</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_SRAMEN                   ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a"> 5524</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_FLITFEN                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242"> 5525</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_CRCEN                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8909660b884f126ab1476daac7999619"> 5526</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_GPIOAEN                  ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7995351a5b0545e8cd86a228d97dcec"> 5527</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_GPIOBEN                  ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e5c4504b7adbb13372e7536123a756b"> 5528</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_GPIOCEN                  ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07b7f4fd011c26e100682157c4a59890"> 5529</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_GPIODEN                  ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c0de1cc7b72b07f81bce3597a63dc39"> 5530</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_GPIOFEN                  ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8b0a6995390dac918e69df678dc165c"> 5531</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_TSCEN                    ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4068cb12f5c376c77e1f83b6ec4de7cd"> 5532</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_ADC12EN                  ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05534"></a><span class="lineno"> 5534</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_APB2ENR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"> 5535</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_SYSCFGEN                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc"> 5536</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_TIM1EN                  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f"> 5537</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_SPI1EN                  ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3"> 5538</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_USART1EN                ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f484ebf07ae2442eb20b588f1f0e858"> 5539</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_TIM15EN                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaece1d96f631bcf146e5998314fd90910"> 5540</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_TIM16EN                 ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29e566fb62e24640c55693324801d87c"> 5541</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_TIM17EN                 ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11f0c4d510e9f14d3d1fff81d4319f49"> 5542</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_HRTIM1EN                ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05544"></a><span class="lineno"> 5544</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for RCC_APB1ENR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610"> 5545</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM2EN                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7"> 5546</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM3EN                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb0279b1f0ff35c2df728d9653cabc0c"> 5547</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM6EN                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab595fbaf4167297d8fe2825e41f41990"> 5548</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM7EN                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733"> 5549</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_WWDGEN                  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d"> 5550</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_USART2EN                ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8033e0312aea02ae7eb2d57da13e8298"> 5551</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_USART3EN                ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e"> 5552</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_I2C1EN                  ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad447a7fe0f4949f283ea5617eb0535f7"> 5553</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_CANEN                   ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ca560e6b126791e1be555a3b91e22d4"> 5554</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_DAC2EN                  ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60"> 5555</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_PWREN                   ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f10a1d47c2e57f0492d9b546588dd8c"> 5556</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_DAC1EN                  ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05558"></a><span class="lineno"> 5558</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RCC_BDCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga965c85a677bddc166afc95974a012c20"> 5559</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_LSE                        ((uint32_t)0x00000007)        </span></div><div class="line"><a name="l05560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead"> 5560</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_LSEON                      ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c"> 5561</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_LSERDY                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0"> 5562</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_LSEBYP                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9e761cf5e09906a38e9c7e8e750514c"> 5564</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_LSEDRV                     ((uint32_t)0x00000018)        </span></div><div class="line"><a name="l05565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf168a5913ecf4eb6eb5f87a825aa58"> 5565</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_LSEDRV_0                   ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9a3c17caf7eb216d874b7cf1d90358e"> 5566</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_LSEDRV_1                   ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40"> 5568</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL                     ((uint32_t)0x00000300)        </span></div><div class="line"><a name="l05569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0"> 5569</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL_0                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4"> 5570</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL_1                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9c65ae31ae9175346857b1ace10645c"> 5573</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL_NOCLOCK             ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l05574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07f6cd2e581dabf6d442145603033205"> 5574</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL_LSE                 ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66773d3ffb98fb0c7a72e39a224f1cfd"> 5575</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL_LSI                 ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9db61bfa161573b4225c147d4ea0c3e"> 5576</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL_HSE                 ((uint32_t)0x00000300)        </span></div><div class="line"><a name="l05578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53"> 5578</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCEN                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2"> 5579</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_BDRST                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05581"></a><span class="lineno"> 5581</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RCC_CSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b"> 5582</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_LSION                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb"> 5583</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_LSIRDY                      ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716"> 5584</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_RMVF                        ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef"> 5585</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_OBLRSTF                     ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1"> 5586</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_PINRSTF                     ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf"> 5587</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_PORRSTF                     ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f"> 5588</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_SFTRSTF                     ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f"> 5589</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_IWDGRSTF                    ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826"> 5590</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_WWDGRSTF                    ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf"> 5591</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_LPWRRSTF                    ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05593"></a><span class="lineno"> 5593</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_AHBRSTR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga327f966b6e8dc82dc0ac950539ce0407"> 5594</a></span>&#160;<span class="preprocessor">#define  RCC_AHBRSTR_GPIOARST                ((uint32_t)0x00020000)         </span></div><div class="line"><a name="l05595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab07dc17b79c908bdbf9cf196947d0035"> 5595</a></span>&#160;<span class="preprocessor">#define  RCC_AHBRSTR_GPIOBRST                ((uint32_t)0x00040000)         </span></div><div class="line"><a name="l05596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b837c7b81c1a4b8f986c23b7c5b5afa"> 5596</a></span>&#160;<span class="preprocessor">#define  RCC_AHBRSTR_GPIOCRST                ((uint32_t)0x00080000)         </span></div><div class="line"><a name="l05597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9054c3b77b70344f0edb27e3397fee77"> 5597</a></span>&#160;<span class="preprocessor">#define  RCC_AHBRSTR_GPIODRST                ((uint32_t)0x00100000)         </span></div><div class="line"><a name="l05598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74e619b0f46c362da4e814d044e9bf86"> 5598</a></span>&#160;<span class="preprocessor">#define  RCC_AHBRSTR_GPIOFRST                ((uint32_t)0x00400000)         </span></div><div class="line"><a name="l05599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a8ba350376d5f385e502dad368969f7"> 5599</a></span>&#160;<span class="preprocessor">#define  RCC_AHBRSTR_TSCRST                  ((uint32_t)0x01000000)         </span></div><div class="line"><a name="l05600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60a4f93c32c709aae7c4f8db57f8ddd7"> 5600</a></span>&#160;<span class="preprocessor">#define  RCC_AHBRSTR_ADC12RST                ((uint32_t)0x10000000)         </span></div><div class="line"><a name="l05602"></a><span class="lineno"> 5602</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_CFGR2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05603"></a><span class="lineno"> 5603</span>&#160;</div><div class="line"><a name="l05604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga022892b6d0e4ee671b82e7f6552b0074"> 5604</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV                    ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l05605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1f0d8a6688249c93d4342577606e372"> 5605</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV_0                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga366cc6535b0cda619b093c8ae767a6df"> 5606</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV_1                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30046625da7957a6788875d126481d26"> 5607</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV_2                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae60373eb10b355df5bddf6e077e5fa72"> 5608</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV_3                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ab86296ea2711b6365499106e4c4b5a"> 5610</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV_DIV1               ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l05611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8beaa356ccf238b4f9d8ef61dbeae7b1"> 5611</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV_DIV2               ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga554c3890138f4fabc86af31ec7508f26"> 5612</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV_DIV3               ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03989668fed9fe564f60fb13cfcae681"> 5613</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV_DIV4               ((uint32_t)0x00000003)        </span></div><div class="line"><a name="l05614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51d5a6f6ad3d9865ed8b6ab562c254d0"> 5614</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV_DIV5               ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad76c4165380e49e9d9784e7bf5fab1b6"> 5615</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV_DIV6               ((uint32_t)0x00000005)        </span></div><div class="line"><a name="l05616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa63b565a6b48cee1ea49a0be9f2f9185"> 5616</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV_DIV7               ((uint32_t)0x00000006)        </span></div><div class="line"><a name="l05617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25aec8f8ebb84c4716db308dc179339b"> 5617</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV_DIV8               ((uint32_t)0x00000007)        </span></div><div class="line"><a name="l05618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97a9c6bb08a63295636119df733d0f9f"> 5618</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV_DIV9               ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b94190a5066c1679c7d82c652536445"> 5619</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV_DIV10              ((uint32_t)0x00000009)        </span></div><div class="line"><a name="l05620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9932904c30e68bb7b52cea28cbeae69"> 5620</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV_DIV11              ((uint32_t)0x0000000A)        </span></div><div class="line"><a name="l05621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5402db0b8522c06ce3e1ff6813a508f0"> 5621</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV_DIV12              ((uint32_t)0x0000000B)        </span></div><div class="line"><a name="l05622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae35fc61c8c5b86c6b1d484a132bb3e45"> 5622</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV_DIV13              ((uint32_t)0x0000000C)        </span></div><div class="line"><a name="l05623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d58f429410f5aaa9475a3a4b63492bc"> 5623</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV_DIV14              ((uint32_t)0x0000000D)        </span></div><div class="line"><a name="l05624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga579a0cc7dcca708fef65e3217c55666e"> 5624</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV_DIV15              ((uint32_t)0x0000000E)        </span></div><div class="line"><a name="l05625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95d845a26c3d1e98a883e6e1007c401e"> 5625</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV_DIV16              ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l05628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dde7b64230bd50b6d2c5d4e7b0caf06"> 5628</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_ADCPRE12                  ((uint32_t)0x000001F0)        </span></div><div class="line"><a name="l05629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e7fb924b95e73bc60b4d72928e59ff1"> 5629</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_ADCPRE12_0                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1c8097eb94eac4b93b909b5fb096347"> 5630</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_ADCPRE12_1                ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8fcc3d6ba32217d3a990d60bf6b4d56"> 5631</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_ADCPRE12_2                ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ba8bdda684fb6711ee120f0ae461509"> 5632</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_ADCPRE12_3                ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8850017ce97596eadee1913c68c65319"> 5633</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_ADCPRE12_4                ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3551c3226b36eeda382177d650c6f374"> 5635</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_ADCPRE12_NO               ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l05636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45b507626ef372162ee4dc91aca9eeb"> 5636</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_ADCPRE12_DIV1             ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a52acdf5854354e8acc85a3829bae50"> 5637</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_ADCPRE12_DIV2             ((uint32_t)0x00000110)        </span></div><div class="line"><a name="l05638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4eae3af6f33a4010e4677552e40a41b7"> 5638</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_ADCPRE12_DIV4             ((uint32_t)0x00000120)        </span></div><div class="line"><a name="l05639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423a7c850d06539a955425c8659be9ad"> 5639</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_ADCPRE12_DIV6             ((uint32_t)0x00000130)        </span></div><div class="line"><a name="l05640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78d63d2953fb92e40ff9028537a90559"> 5640</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_ADCPRE12_DIV8             ((uint32_t)0x00000140)        </span></div><div class="line"><a name="l05641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1240bfc91ed42fbb7e28abe2a9750f5"> 5641</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_ADCPRE12_DIV10            ((uint32_t)0x00000150)        </span></div><div class="line"><a name="l05642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04ec4d6b0c1d619c7369c7540d23985d"> 5642</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_ADCPRE12_DIV12            ((uint32_t)0x00000160)        </span></div><div class="line"><a name="l05643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7a97aa827b4b5165b371cb583be7cc2"> 5643</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_ADCPRE12_DIV16            ((uint32_t)0x00000170)        </span></div><div class="line"><a name="l05644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ce5cecc6bde7f28c9ca749790fd5019"> 5644</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_ADCPRE12_DIV32            ((uint32_t)0x00000180)        </span></div><div class="line"><a name="l05645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga287c0e25b7624b30b850c31ade61ff6f"> 5645</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_ADCPRE12_DIV64            ((uint32_t)0x00000190)        </span></div><div class="line"><a name="l05646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga091f8eebfc3e9b1fb45c44a931cba2fd"> 5646</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_ADCPRE12_DIV128           ((uint32_t)0x000001A0)        </span></div><div class="line"><a name="l05647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e664693d1be61812c2ff1482fed5171"> 5647</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_ADCPRE12_DIV256           ((uint32_t)0x000001B0)        </span></div><div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_CFGR3 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7ecf61cefe76571a3492ec9f9df6407"> 5650</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_USART1SW                  ((uint32_t)0x00000003)        </span></div><div class="line"><a name="l05651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c8a42d41af73ea167f23af4e14a16a"> 5651</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_USART1SW_0                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6720ded5376daa5b634d1f2b21f99db0"> 5652</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_USART1SW_1                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5468e5cf3a5f069717e7dfb4b3811c08"> 5654</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_USART1SW_PCLK             ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l05655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4df150a834b1d29c3ea9497c02518aa2"> 5655</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_USART1SW_SYSCLK           ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ab80ddbf35c3372ce39ae60f7b10c2e"> 5656</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_USART1SW_LSE              ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39f135c5df8435a0b04cb5d0895de7f0"> 5657</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_USART1SW_HSI              ((uint32_t)0x00000003)        </span></div><div class="line"><a name="l05659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e3a4730a46e3502221ffdcfda948726"> 5659</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_I2CSW                     ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5a2d49d45df299ff751fb904570d070"> 5660</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_I2C1SW                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad1d0cd9a6442ea0a9de886f7e2f0ecc"> 5662</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_I2C1SW_HSI                ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l05663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5654d9fb8dfeb19e55cffc9a7c280ec3"> 5663</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_I2C1SW_SYSCLK             ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00b2ad3083025d99ebef45f6ca52065f"> 5665</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_TIMSW                     ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57f98dc12daae0157a6899479559ebaf"> 5666</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_TIM1SW                    ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e37d3a9b58eb45b925eee397e194fd3"> 5668</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_TIM1SW_HCLK               ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l05669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c2765093b3f34cd0c32b17b38c47eb8"> 5669</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_TIM1SW_PLL                ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087ab0efcf01b2eb6bddd950ce296769"> 5671</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_HRTIMSW                   ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0e61f343744adcdce4a3095864ba243"> 5672</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_HRTIM1SW                  ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae813e0f675c6a7f977911e052dd40896"> 5674</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_HRTIM1SW_HCLK             ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l05675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e5ffdf5f1eed85c17fa529204c758f3"> 5675</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_HRTIM1SW_PLL              ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga990dfdd4bb37aac15b451332946d036a"> 5677</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_USART2SW                  ((uint32_t)0x00030000)        </span></div><div class="line"><a name="l05678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cb59ad73c087175032fffdf76a8c948"> 5678</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_USART2SW_0                ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39cd2eae24dae1b804dc1d6767d8a113"> 5679</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_USART2SW_1                ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d6c591013de0f3ea2951fcacaca2cb0"> 5681</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_USART2SW_PCLK             ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l05682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4b9a3ddc198cd2154c475f12e0cfe7c"> 5682</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_USART2SW_SYSCLK           ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga632060be27546401b095c0e08ddc8ea3"> 5683</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_USART2SW_LSE              ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae22816802a0c183ebb42f2b93d0cb500"> 5684</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_USART2SW_HSI              ((uint32_t)0x00030000)        </span></div><div class="line"><a name="l05686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab74de59cb40fb8b784b7e52a86794ed7"> 5686</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_USART3SW                  ((uint32_t)0x000C0000)        </span></div><div class="line"><a name="l05687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadaf6ebb0e93d20a1ba5e363e01d73469"> 5687</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_USART3SW_0                ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f8b67ec29fa18462b706792d76d09c2"> 5688</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_USART3SW_1                ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0e66b0c141237ddfb562beae374a4da"> 5690</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_USART3SW_PCLK             ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l05691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71d9c49b8c114d54f62e9db11c7d96b9"> 5691</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_USART3SW_SYSCLK           ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa43f5dd3e8cf8cd3a69169454878fc"> 5692</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_USART3SW_LSE              ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga579dd52481ca535cd2894109d6106caf"> 5693</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_USART3SW_HSI              ((uint32_t)0x000C0000)        </span></div><div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05696"></a><span class="lineno"> 5696</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05697"></a><span class="lineno"> 5697</span>&#160;<span class="comment">/*                           Real-Time Clock (RTC)                            */</span></div><div class="line"><a name="l05698"></a><span class="lineno"> 5698</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05699"></a><span class="lineno"> 5699</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05700"></a><span class="lineno"> 5700</span>&#160;<span class="comment">/********************  Bits definition for RTC_TR register  *******************/</span></div><div class="line"><a name="l05701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3152952ac385ee1ce8dd868978d3fce9"> 5701</a></span>&#160;<span class="preprocessor">#define RTC_TR_PM                            ((uint32_t)0x00400000)</span></div><div class="line"><a name="l05702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42435e015e9f5052245c366ae08d655"> 5702</a></span>&#160;<span class="preprocessor">#define RTC_TR_HT                            ((uint32_t)0x00300000)</span></div><div class="line"><a name="l05703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c9af54381689d893ba1b11eb33cd866"> 5703</a></span>&#160;<span class="preprocessor">#define RTC_TR_HT_0                          ((uint32_t)0x00100000)</span></div><div class="line"><a name="l05704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121"> 5704</a></span>&#160;<span class="preprocessor">#define RTC_TR_HT_1                          ((uint32_t)0x00200000)</span></div><div class="line"><a name="l05705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8211df481853649722383e0d8fb06d5"> 5705</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU                            ((uint32_t)0x000F0000)</span></div><div class="line"><a name="l05706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddad920d5681960fa702b988ef1f82be"> 5706</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_0                          ((uint32_t)0x00010000)</span></div><div class="line"><a name="l05707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6206d385d3b3e127b1e63be48f83a63"> 5707</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_1                          ((uint32_t)0x00020000)</span></div><div class="line"><a name="l05708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e264504542ec2d9b06036e938f7f79d"> 5708</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_2                          ((uint32_t)0x00040000)</span></div><div class="line"><a name="l05709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca"> 5709</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_3                          ((uint32_t)0x00080000)</span></div><div class="line"><a name="l05710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64cf91576871a8108d6ee2f48970bb4a"> 5710</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT                           ((uint32_t)0x00007000)</span></div><div class="line"><a name="l05711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga752747aa90bf35bd57b16bffc7294dfc"> 5711</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_0                         ((uint32_t)0x00001000)</span></div><div class="line"><a name="l05712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1837f65a11192dd9b8bf249c31ccef7"> 5712</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_1                         ((uint32_t)0x00002000)</span></div><div class="line"><a name="l05713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f27fb43718df0797664acd2d9c95c1a"> 5713</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_2                         ((uint32_t)0x00004000)</span></div><div class="line"><a name="l05714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84e86f4fc04232fd0294966434708e06"> 5714</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU                           ((uint32_t)0x00000F00)</span></div><div class="line"><a name="l05715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad91d7700822050a352e53aff372a697b"> 5715</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_0                         ((uint32_t)0x00000100)</span></div><div class="line"><a name="l05716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9c3087e3d4cd490af8334e99467f1dc"> 5716</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_1                         ((uint32_t)0x00000200)</span></div><div class="line"><a name="l05717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac01a9e4b358ea062bf1c66069a28c126"> 5717</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_2                         ((uint32_t)0x00000400)</span></div><div class="line"><a name="l05718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75b76249e63af249061c0c5532a2a4e5"> 5718</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_3                         ((uint32_t)0x00000800)</span></div><div class="line"><a name="l05719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae39b22025a36d1e4e185e4be2bf326f"> 5719</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST                            ((uint32_t)0x00000070)</span></div><div class="line"><a name="l05720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0"> 5720</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_0                          ((uint32_t)0x00000010)</span></div><div class="line"><a name="l05721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9"> 5721</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_1                          ((uint32_t)0x00000020)</span></div><div class="line"><a name="l05722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5f0413990c26a5cf9a857d10243e9b"> 5722</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_2                          ((uint32_t)0x00000040)</span></div><div class="line"><a name="l05723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga747711823db36121b78c0eebb6140ca1"> 5723</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU                            ((uint32_t)0x0000000F)</span></div><div class="line"><a name="l05724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3"> 5724</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_0                          ((uint32_t)0x00000001)</span></div><div class="line"><a name="l05725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eef03c1de3719d801c970eec53e7500"> 5725</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_1                          ((uint32_t)0x00000002)</span></div><div class="line"><a name="l05726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbe7e738c8adaaf24f6faca467d6fde2"> 5726</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_2                          ((uint32_t)0x00000004)</span></div><div class="line"><a name="l05727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3"> 5727</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_3                          ((uint32_t)0x00000008)</span></div><div class="line"><a name="l05728"></a><span class="lineno"> 5728</span>&#160;</div><div class="line"><a name="l05729"></a><span class="lineno"> 5729</span>&#160;<span class="comment">/********************  Bits definition for RTC_DR register  *******************/</span></div><div class="line"><a name="l05730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14d55b6d841825ec65736e08c09b1d83"> 5730</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT                            ((uint32_t)0x00F00000)</span></div><div class="line"><a name="l05731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a733698a85cc8f26d346ec8c61c7937"> 5731</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_0                          ((uint32_t)0x00100000)</span></div><div class="line"><a name="l05732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9"> 5732</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_1                          ((uint32_t)0x00200000)</span></div><div class="line"><a name="l05733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435"> 5733</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_2                          ((uint32_t)0x00400000)</span></div><div class="line"><a name="l05734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e7cf7875d489f89d949178e0294d555"> 5734</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_3                          ((uint32_t)0x00800000)</span></div><div class="line"><a name="l05735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd1bdc8fad3fdeb14058c9158f39ae9e"> 5735</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU                            ((uint32_t)0x000F0000)</span></div><div class="line"><a name="l05736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeda03e9857e9009b6212df5f97a5d09f"> 5736</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_0                          ((uint32_t)0x00010000)</span></div><div class="line"><a name="l05737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb0b5f7684e31cb1665a848b91601249"> 5737</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_1                          ((uint32_t)0x00020000)</span></div><div class="line"><a name="l05738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01f200469dbc8159adc3b4f25375b601"> 5738</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_2                          ((uint32_t)0x00040000)</span></div><div class="line"><a name="l05739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga592372ccddc93b10e81ed705c9c0f9bc"> 5739</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_3                          ((uint32_t)0x00080000)</span></div><div class="line"><a name="l05740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f46c349f75a31973e094729fe96543f"> 5740</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU                           ((uint32_t)0x0000E000)</span></div><div class="line"><a name="l05741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30cb803b191670a41aea89a91e53fe61"> 5741</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_0                         ((uint32_t)0x00002000)</span></div><div class="line"><a name="l05742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd26d3601bf8b119af8f96a65a1de60e"> 5742</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_1                         ((uint32_t)0x00004000)</span></div><div class="line"><a name="l05743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77e907e5efced7628e9933e7cfb4cac6"> 5743</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_2                         ((uint32_t)0x00008000)</span></div><div class="line"><a name="l05744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f0d3ce1c6c6785bd8fbae556f68b31"> 5744</a></span>&#160;<span class="preprocessor">#define RTC_DR_MT                            ((uint32_t)0x00001000)</span></div><div class="line"><a name="l05745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9221f60ccf3581f3c543fdedddf4372"> 5745</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU                            ((uint32_t)0x00000F00)</span></div><div class="line"><a name="l05746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54f64678df9fe08a2afd732c275ae7a0"> 5746</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_0                          ((uint32_t)0x00000100)</span></div><div class="line"><a name="l05747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7845ded502c4cc9faeeb6215955f6f1"> 5747</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_1                          ((uint32_t)0x00000200)</span></div><div class="line"><a name="l05748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47a14479cfe6791d300b9a556d158abe"> 5748</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_2                          ((uint32_t)0x00000400)</span></div><div class="line"><a name="l05749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a420b221dec229c053295c44bcac1b1"> 5749</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_3                          ((uint32_t)0x00000800)</span></div><div class="line"><a name="l05750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52e40cec8161ee20176d92d547fef350"> 5750</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT                            ((uint32_t)0x00000030)</span></div><div class="line"><a name="l05751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8823ee9be7a191912aeef8252517b8a6"> 5751</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT_0                          ((uint32_t)0x00000010)</span></div><div class="line"><a name="l05752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546b218e45c1297e39a586204268cf9d"> 5752</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT_1                          ((uint32_t)0x00000020)</span></div><div class="line"><a name="l05753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba04cbc99cf442c7e6155bef625c5663"> 5753</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU                            ((uint32_t)0x0000000F)</span></div><div class="line"><a name="l05754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f"> 5754</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_0                          ((uint32_t)0x00000001)</span></div><div class="line"><a name="l05755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79b5d9f674be2ecf85c964da6ac0a2a4"> 5755</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_1                          ((uint32_t)0x00000002)</span></div><div class="line"><a name="l05756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1668f84ec4ddec10f6bcff65983df05b"> 5756</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_2                          ((uint32_t)0x00000004)</span></div><div class="line"><a name="l05757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad54e249241aebdda778618f35dce9f66"> 5757</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_3                          ((uint32_t)0x00000008)</span></div><div class="line"><a name="l05758"></a><span class="lineno"> 5758</span>&#160;</div><div class="line"><a name="l05759"></a><span class="lineno"> 5759</span>&#160;<span class="comment">/********************  Bits definition for RTC_CR register  *******************/</span></div><div class="line"><a name="l05760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cdfa862acfa6068b7ba847f77269d60"> 5760</a></span>&#160;<span class="preprocessor">#define RTC_CR_COE                           ((uint32_t)0x00800000)</span></div><div class="line"><a name="l05761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f81115ef3fd366de73e84ab667d369b"> 5761</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL                          ((uint32_t)0x00600000)</span></div><div class="line"><a name="l05762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe506838823e3b172a9ed4a3fec7321a"> 5762</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_0                        ((uint32_t)0x00200000)</span></div><div class="line"><a name="l05763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15fb33aaad62c71bbba2f96652eefb8c"> 5763</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_1                        ((uint32_t)0x00400000)</span></div><div class="line"><a name="l05764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53f21b5adadbcc5eb255683d5decc9cb"> 5764</a></span>&#160;<span class="preprocessor">#define RTC_CR_POL                           ((uint32_t)0x00100000)</span></div><div class="line"><a name="l05765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga197c587884b9c1dcb2970e9ec2589b41"> 5765</a></span>&#160;<span class="preprocessor">#define RTC_CR_COSEL                         ((uint32_t)0x00080000)</span></div><div class="line"><a name="l05766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a793580db48c66a98e44cbda6e0daef"> 5766</a></span>&#160;<span class="preprocessor">#define RTC_CR_BCK                           ((uint32_t)0x00040000)</span></div><div class="line"><a name="l05767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga220cf6237eac208acc8ae4c55e0b5e6f"> 5767</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUB1H                         ((uint32_t)0x00020000)</span></div><div class="line"><a name="l05768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae1a8439d08e28289398dcf3c2b4b47b"> 5768</a></span>&#160;<span class="preprocessor">#define RTC_CR_ADD1H                         ((uint32_t)0x00010000)</span></div><div class="line"><a name="l05769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf376dffb9f2777ef275f23410e35600d"> 5769</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSIE                          ((uint32_t)0x00008000)</span></div><div class="line"><a name="l05770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e0a1419830a16667cea4f6454913226"> 5770</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUTIE                         ((uint32_t)0x00004000)</span></div><div class="line"><a name="l05771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6269c9dd5cee650024ede0b0c42e87d"> 5771</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRBIE                        ((uint32_t)0x00002000)</span></div><div class="line"><a name="l05772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9138f75267bd93f8de6738225217d583"> 5772</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRAIE                        ((uint32_t)0x00001000)</span></div><div class="line"><a name="l05773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94fa98ca8cac9078b9bb82c89593d3c0"> 5773</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSE                           ((uint32_t)0x00000800)</span></div><div class="line"><a name="l05774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga061be0d3cdea721e5cb695cda0699bc3"> 5774</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUTE                          ((uint32_t)0x00000400)</span></div><div class="line"><a name="l05775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d0850002ed42742ff75a82dc4e8586"> 5775</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRBE                         ((uint32_t)0x00000200)</span></div><div class="line"><a name="l05776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a8cdeac61f06e4737800b64a901d584"> 5776</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRAE                         ((uint32_t)0x00000100)</span></div><div class="line"><a name="l05777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2706e31a1bc8d95b682fe47611e0dd3"> 5777</a></span>&#160;<span class="preprocessor">#define RTC_CR_FMT                           ((uint32_t)0x00000040)</span></div><div class="line"><a name="l05778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34d50a3eff3364e6da4fefed9962a054"> 5778</a></span>&#160;<span class="preprocessor">#define RTC_CR_BYPSHAD                       ((uint32_t)0x00000020)</span></div><div class="line"><a name="l05779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga646ef1071cacc2d30bbef5597c817021"> 5779</a></span>&#160;<span class="preprocessor">#define RTC_CR_REFCKON                       ((uint32_t)0x00000010)</span></div><div class="line"><a name="l05780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad076bde34be7d24f088fd2c003b7a7f7"> 5780</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSEDGE                        ((uint32_t)0x00000008)</span></div><div class="line"><a name="l05781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54a2d55571417d9dfb05826b40d997b0"> 5781</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL                       ((uint32_t)0x00000007)</span></div><div class="line"><a name="l05782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f03056e9aa78c133af90b60af72ba79"> 5782</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_0                     ((uint32_t)0x00000001)</span></div><div class="line"><a name="l05783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360f7ccf7a89c5091f4affe6d1019215"> 5783</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_1                     ((uint32_t)0x00000002)</span></div><div class="line"><a name="l05784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad247ac722f6900744cdc16f8f45ed923"> 5784</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_2                     ((uint32_t)0x00000004)</span></div><div class="line"><a name="l05785"></a><span class="lineno"> 5785</span>&#160;</div><div class="line"><a name="l05786"></a><span class="lineno"> 5786</span>&#160;<span class="comment">/********************  Bits definition for RTC_ISR register  ******************/</span></div><div class="line"><a name="l05787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05189137cfd0e73903d9b70d071656b9"> 5787</a></span>&#160;<span class="preprocessor">#define RTC_ISR_RECALPF                      ((uint32_t)0x00010000)</span></div><div class="line"><a name="l05788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cbbb7637689d5396c719a6ddb04fe2b"> 5788</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP3F                       ((uint32_t)0x00008000)</span></div><div class="line"><a name="l05789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdb176578e53b2d8e24a94c8d0212845"> 5789</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP2F                       ((uint32_t)0x00004000)</span></div><div class="line"><a name="l05790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae738b22f6a8123026921a1d14f9547c0"> 5790</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP1F                       ((uint32_t)0x00002000)</span></div><div class="line"><a name="l05791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga766c238f964072decba204c7fce850ff"> 5791</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TSOVF                        ((uint32_t)0x00001000)</span></div><div class="line"><a name="l05792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c0a60dbfc5f1570a48afe450395484"> 5792</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TSF                          ((uint32_t)0x00000800)</span></div><div class="line"><a name="l05793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4eb5960300a402210e5378d78ce22766"> 5793</a></span>&#160;<span class="preprocessor">#define RTC_ISR_WUTF                         ((uint32_t)0x00000400)</span></div><div class="line"><a name="l05794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7976972a5fc6705fede85536520367d6"> 5794</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBF                        ((uint32_t)0x00000200)</span></div><div class="line"><a name="l05795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96605e50a347507b7f274e9cd894a02c"> 5795</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAF                        ((uint32_t)0x00000100)</span></div><div class="line"><a name="l05796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0eb2f998cd3e7325974347cb2a3d25a"> 5796</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INIT                         ((uint32_t)0x00000080)</span></div><div class="line"><a name="l05797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab16dcc6973c611e087030cdb15203972"> 5797</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INITF                        ((uint32_t)0x00000040)</span></div><div class="line"><a name="l05798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bd683e789841f7d3f138709ffdbfbf8"> 5798</a></span>&#160;<span class="preprocessor">#define RTC_ISR_RSF                          ((uint32_t)0x00000020)</span></div><div class="line"><a name="l05799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b229bace5ba0c0b48bfeb5efc445292"> 5799</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INITS                        ((uint32_t)0x00000010)</span></div><div class="line"><a name="l05800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c4536a874336778ac11109f14573eb9"> 5800</a></span>&#160;<span class="preprocessor">#define RTC_ISR_SHPF                         ((uint32_t)0x00000008)</span></div><div class="line"><a name="l05801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e753321211e19bc48736fe0d30a7f40"> 5801</a></span>&#160;<span class="preprocessor">#define RTC_ISR_WUTWF                        ((uint32_t)0x00000004)</span></div><div class="line"><a name="l05802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a0c34bff6dc9fce29e2be35d32d9d05"> 5802</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBWF                       ((uint32_t)0x00000002)</span></div><div class="line"><a name="l05803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d420b5c3f8623cf1116d42fa164be7e"> 5803</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAWF                       ((uint32_t)0x00000001)</span></div><div class="line"><a name="l05804"></a><span class="lineno"> 5804</span>&#160;</div><div class="line"><a name="l05805"></a><span class="lineno"> 5805</span>&#160;<span class="comment">/********************  Bits definition for RTC_PRER register  *****************/</span></div><div class="line"><a name="l05806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad248dca1e9532ba31f98d3ec9d2f8711"> 5806</a></span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_A                    ((uint32_t)0x007F0000)</span></div><div class="line"><a name="l05807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17bbd4e569a76446df089752cb41b1cb"> 5807</a></span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_S                    ((uint32_t)0x00007FFF)</span></div><div class="line"><a name="l05808"></a><span class="lineno"> 5808</span>&#160;</div><div class="line"><a name="l05809"></a><span class="lineno"> 5809</span>&#160;<span class="comment">/********************  Bits definition for RTC_WUTR register  *****************/</span></div><div class="line"><a name="l05810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e412c1448a7e20974f5b46129799eeb"> 5810</a></span>&#160;<span class="preprocessor">#define RTC_WUTR_WUT                         ((uint32_t)0x0000FFFF)</span></div><div class="line"><a name="l05811"></a><span class="lineno"> 5811</span>&#160;</div><div class="line"><a name="l05812"></a><span class="lineno"> 5812</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMAR register  ***************/</span></div><div class="line"><a name="l05813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ed557e4451ffd3e869bb9ca393d47f9"> 5813</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK4                      ((uint32_t)0x80000000)</span></div><div class="line"><a name="l05814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a7fdc1719b3159e099c3979da26dd92"> 5814</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_WDSEL                     ((uint32_t)0x40000000)</span></div><div class="line"><a name="l05815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga934ea7910b5f5988f6c46ae4703dc29b"> 5815</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT                        ((uint32_t)0x30000000)</span></div><div class="line"><a name="l05816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb880cece843ba5314120abcf14e9fc"> 5816</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_0                      ((uint32_t)0x10000000)</span></div><div class="line"><a name="l05817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58"> 5817</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_1                      ((uint32_t)0x20000000)</span></div><div class="line"><a name="l05818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga784589946bdf3ca0d675cc22d9bafbbf"> 5818</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU                        ((uint32_t)0x0F000000)</span></div><div class="line"><a name="l05819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga687a85ed4e7623bdb60196f706ab62e9"> 5819</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_0                      ((uint32_t)0x01000000)</span></div><div class="line"><a name="l05820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d2ec65de047fdece20083f030cc6cfd"> 5820</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_1                      ((uint32_t)0x02000000)</span></div><div class="line"><a name="l05821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0050d5e8d64e4f684e325446ea173a"> 5821</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_2                      ((uint32_t)0x04000000)</span></div><div class="line"><a name="l05822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79a55db963d0707fc0ae14bffc51c297"> 5822</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_3                      ((uint32_t)0x08000000)</span></div><div class="line"><a name="l05823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga337fba397cab4beb204f4f6e6ddc4bf3"> 5823</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK3                      ((uint32_t)0x00800000)</span></div><div class="line"><a name="l05824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab68dc30427951b19aecf399b0ae2900"> 5824</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_PM                        ((uint32_t)0x00400000)</span></div><div class="line"><a name="l05825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55bc04190e9eaa916144fa2d1777cbfb"> 5825</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT                        ((uint32_t)0x00300000)</span></div><div class="line"><a name="l05826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4165b904cdf6bdf4ed6c892d73953453"> 5826</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_0                      ((uint32_t)0x00100000)</span></div><div class="line"><a name="l05827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab50f98903ad0183c52c40375d45d4d77"> 5827</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_1                      ((uint32_t)0x00200000)</span></div><div class="line"><a name="l05828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga491fda42cfad244596737347fe157142"> 5828</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU                        ((uint32_t)0x000F0000)</span></div><div class="line"><a name="l05829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756c2c137f6d1f89bba95347245b014c"> 5829</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_0                      ((uint32_t)0x00010000)</span></div><div class="line"><a name="l05830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2068b4116fca73a63b1c98f51902acef"> 5830</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_1                      ((uint32_t)0x00020000)</span></div><div class="line"><a name="l05831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7642e83ff425a1fe2695d1100ce7c35"> 5831</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_2                      ((uint32_t)0x00040000)</span></div><div class="line"><a name="l05832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f516916142b3ea6110619e8dc600d2a"> 5832</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_3                      ((uint32_t)0x00080000)</span></div><div class="line"><a name="l05833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478d62d55a42779c558e9ba16aec74cc"> 5833</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK2                      ((uint32_t)0x00008000)</span></div><div class="line"><a name="l05834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02edb2d87b7fe9936a0cffa96d4a7297"> 5834</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT                       ((uint32_t)0x00007000)</span></div><div class="line"><a name="l05835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dab36fbc475b7ec4442020f159601c6"> 5835</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_0                     ((uint32_t)0x00001000)</span></div><div class="line"><a name="l05836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6782f11cc7f8edf401dec2ff436d7968"> 5836</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_1                     ((uint32_t)0x00002000)</span></div><div class="line"><a name="l05837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf766f39637efe114b38a1aceb352328d"> 5837</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_2                     ((uint32_t)0x00004000)</span></div><div class="line"><a name="l05838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22d67ff770aa27509d79afde1865c845"> 5838</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU                       ((uint32_t)0x00000F00)</span></div><div class="line"><a name="l05839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f"> 5839</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_0                     ((uint32_t)0x00000100)</span></div><div class="line"><a name="l05840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66"> 5840</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_1                     ((uint32_t)0x00000200)</span></div><div class="line"><a name="l05841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc164d7ff70842858281cfaff5f29374"> 5841</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_2                     ((uint32_t)0x00000400)</span></div><div class="line"><a name="l05842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e1199b4140613e8a1dbe283dd89c772"> 5842</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_3                     ((uint32_t)0x00000800)</span></div><div class="line"><a name="l05843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8862250866a358ff3095852f45a160c1"> 5843</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK1                      ((uint32_t)0x00000080)</span></div><div class="line"><a name="l05844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b623884457edb89f48a2a100aff183a"> 5844</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST                        ((uint32_t)0x00000070)</span></div><div class="line"><a name="l05845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae5c1ad41702da26788f5ef52c0d05ca"> 5845</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_0                      ((uint32_t)0x00000010)</span></div><div class="line"><a name="l05846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e771d8055c52a1186d3f47dd567457a"> 5846</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_1                      ((uint32_t)0x00000020)</span></div><div class="line"><a name="l05847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97"> 5847</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_2                      ((uint32_t)0x00000040)</span></div><div class="line"><a name="l05848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8ec4171be73457bc3dba78bd246e35b"> 5848</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU                        ((uint32_t)0x0000000F)</span></div><div class="line"><a name="l05849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf99585af681202a201178f8156dffe"> 5849</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_0                      ((uint32_t)0x00000001)</span></div><div class="line"><a name="l05850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d7edbd0609415ca3a328f8498c4a63c"> 5850</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_1                      ((uint32_t)0x00000002)</span></div><div class="line"><a name="l05851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga485a8c274aa56f705dc1363484d7085f"> 5851</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_2                      ((uint32_t)0x00000004)</span></div><div class="line"><a name="l05852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d41833996dbd77a0bfbcd9889957a2"> 5852</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_3                      ((uint32_t)0x00000008)</span></div><div class="line"><a name="l05853"></a><span class="lineno"> 5853</span>&#160;</div><div class="line"><a name="l05854"></a><span class="lineno"> 5854</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMBR register  ***************/</span></div><div class="line"><a name="l05855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga934df96e83f72268528e62c55c03b50d"> 5855</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK4                      ((uint32_t)0x80000000)</span></div><div class="line"><a name="l05856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3acc5db599b055a0c1eca04024bf0285"> 5856</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_WDSEL                     ((uint32_t)0x40000000)</span></div><div class="line"><a name="l05857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f8662da4b5f9f0dc0cdd8eac037052b"> 5857</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT                        ((uint32_t)0x30000000)</span></div><div class="line"><a name="l05858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34531fadcc9d2a702b3b7138831fb4c8"> 5858</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT_0                      ((uint32_t)0x10000000)</span></div><div class="line"><a name="l05859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabeb8410cfd578e600049846a694dc00d"> 5859</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT_1                      ((uint32_t)0x20000000)</span></div><div class="line"><a name="l05860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0beeb5e7c9237d688d5784dba0a5c671"> 5860</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU                        ((uint32_t)0x0F000000)</span></div><div class="line"><a name="l05861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9886cb39e9c89c40ddc33c6e7659db5"> 5861</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_0                      ((uint32_t)0x01000000)</span></div><div class="line"><a name="l05862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga121e8284bdc7ebd634f71e5810dc4f85"> 5862</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_1                      ((uint32_t)0x02000000)</span></div><div class="line"><a name="l05863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b99f99d3666212ab673dbc9f7f3192"> 5863</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_2                      ((uint32_t)0x04000000)</span></div><div class="line"><a name="l05864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8551995a404be9f58511ea22dca71f1a"> 5864</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_3                      ((uint32_t)0x08000000)</span></div><div class="line"><a name="l05865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca7cd93178102c8769d0874d5b8394c4"> 5865</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK3                      ((uint32_t)0x00800000)</span></div><div class="line"><a name="l05866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fc947f41bd2a091b13ffeff4312b67b"> 5866</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_PM                        ((uint32_t)0x00400000)</span></div><div class="line"><a name="l05867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga552fbb873fbab8cefd1c5c3536d0989d"> 5867</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT                        ((uint32_t)0x00300000)</span></div><div class="line"><a name="l05868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbddfb1b1ff41f1b76f5ccfb6eb29362"> 5868</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT_0                      ((uint32_t)0x00100000)</span></div><div class="line"><a name="l05869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3219c5b314ca459c8dcb93c140b210cb"> 5869</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT_1                      ((uint32_t)0x00200000)</span></div><div class="line"><a name="l05870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a01e42db93b9bc9097766d7ccf2d21d"> 5870</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU                        ((uint32_t)0x000F0000)</span></div><div class="line"><a name="l05871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0223058b7ae0a4ae57a7a7997440385e"> 5871</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_0                      ((uint32_t)0x00010000)</span></div><div class="line"><a name="l05872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a7c34c4e83f374790e3ed27a3e23443"> 5872</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_1                      ((uint32_t)0x00020000)</span></div><div class="line"><a name="l05873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5e6d673134918e74d9a0f06ca4dc479"> 5873</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_2                      ((uint32_t)0x00040000)</span></div><div class="line"><a name="l05874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae538b44aa24031a294442dc47f6849f5"> 5874</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_3                      ((uint32_t)0x00080000)</span></div><div class="line"><a name="l05875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga124c24eb148681777758f1298776f5a1"> 5875</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK2                      ((uint32_t)0x00008000)</span></div><div class="line"><a name="l05876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05e2ef0960c04023b98a104202f44571"> 5876</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT                       ((uint32_t)0x00007000)</span></div><div class="line"><a name="l05877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1170e6bedeafe4da96568080fe3bbe3"> 5877</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_0                     ((uint32_t)0x00001000)</span></div><div class="line"><a name="l05878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56977652001bc709e4c37fce5647eb40"> 5878</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_1                     ((uint32_t)0x00002000)</span></div><div class="line"><a name="l05879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbdfd2b2b1fc039fe8efdd6df612b220"> 5879</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_2                     ((uint32_t)0x00004000)</span></div><div class="line"><a name="l05880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ca0feaf431b9f9dde4a9d97cae39056"> 5880</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU                       ((uint32_t)0x00000F00)</span></div><div class="line"><a name="l05881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93830709da4736a2e8da1cf3a3596dda"> 5881</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_0                     ((uint32_t)0x00000100)</span></div><div class="line"><a name="l05882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9cab4a9df6a1e45e2a3212b357e1bef"> 5882</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_1                     ((uint32_t)0x00000200)</span></div><div class="line"><a name="l05883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga869e14a514b3d140a2dcad669e2ab3e0"> 5883</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_2                     ((uint32_t)0x00000400)</span></div><div class="line"><a name="l05884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec666ddc3d2c205d46d4e1e5bdcf9243"> 5884</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_3                     ((uint32_t)0x00000800)</span></div><div class="line"><a name="l05885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa472193eb2ace80c95874c850236b489"> 5885</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK1                      ((uint32_t)0x00000080)</span></div><div class="line"><a name="l05886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7a6c70156cd32b6aa855e4f2e32406c"> 5886</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST                        ((uint32_t)0x00000070)</span></div><div class="line"><a name="l05887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2514a54011c9ff7b48939e9cbd13f859"> 5887</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_0                      ((uint32_t)0x00000010)</span></div><div class="line"><a name="l05888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6b6e10efeaeac2898a754e2a360fb27"> 5888</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_1                      ((uint32_t)0x00000020)</span></div><div class="line"><a name="l05889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423e1673ab928b5e43e9fa9b65d2122c"> 5889</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_2                      ((uint32_t)0x00000040)</span></div><div class="line"><a name="l05890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2fdd1ad6a4b7db36ece6145cba49ccf"> 5890</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU                        ((uint32_t)0x0000000F)</span></div><div class="line"><a name="l05891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa325b93084bf6fdc494842e1f0b652"> 5891</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_0                      ((uint32_t)0x00000001)</span></div><div class="line"><a name="l05892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72ed3dd8ae6a59462a99f8c3d8c316e5"> 5892</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_1                      ((uint32_t)0x00000002)</span></div><div class="line"><a name="l05893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac21f97b7b207139ffb0d1e6ede81bb91"> 5893</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_2                      ((uint32_t)0x00000004)</span></div><div class="line"><a name="l05894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b548175b400ee92c11c2c446d6d129b"> 5894</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_3                      ((uint32_t)0x00000008)</span></div><div class="line"><a name="l05895"></a><span class="lineno"> 5895</span>&#160;</div><div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160;<span class="comment">/********************  Bits definition for RTC_WPR register  ******************/</span></div><div class="line"><a name="l05897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d21f29da0e92b2744719aab37278b07"> 5897</a></span>&#160;<span class="preprocessor">#define RTC_WPR_KEY                          ((uint32_t)0x000000FF)</span></div><div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;</div><div class="line"><a name="l05899"></a><span class="lineno"> 5899</span>&#160;<span class="comment">/********************  Bits definition for RTC_SSR register  ******************/</span></div><div class="line"><a name="l05900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3881f27b6c7a5c7609b1393682144aed"> 5900</a></span>&#160;<span class="preprocessor">#define RTC_SSR_SS                           ((uint32_t)0x0000FFFF)</span></div><div class="line"><a name="l05901"></a><span class="lineno"> 5901</span>&#160;</div><div class="line"><a name="l05902"></a><span class="lineno"> 5902</span>&#160;<span class="comment">/********************  Bits definition for RTC_SHIFTR register  ***************/</span></div><div class="line"><a name="l05903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6131eb8c293b98bc5a6c7a4bb1920450"> 5903</a></span>&#160;<span class="preprocessor">#define RTC_SHIFTR_SUBFS                     ((uint32_t)0x00007FFF)</span></div><div class="line"><a name="l05904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fee932563d21382db9ecad458356af2"> 5904</a></span>&#160;<span class="preprocessor">#define RTC_SHIFTR_ADD1S                     ((uint32_t)0x80000000)</span></div><div class="line"><a name="l05905"></a><span class="lineno"> 5905</span>&#160;</div><div class="line"><a name="l05906"></a><span class="lineno"> 5906</span>&#160;<span class="comment">/********************  Bits definition for RTC_TSTR register  *****************/</span></div><div class="line"><a name="l05907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84b3d044be3e63573a5f0d4d14d8e3b0"> 5907</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_PM                          ((uint32_t)0x00400000)</span></div><div class="line"><a name="l05908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5765274cda5284899563191cb505235a"> 5908</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HT                          ((uint32_t)0x00300000)</span></div><div class="line"><a name="l05909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b682daaa79917786d55c2bf44a80325"> 5909</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_0                        ((uint32_t)0x00100000)</span></div><div class="line"><a name="l05910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf"> 5910</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_1                        ((uint32_t)0x00200000)</span></div><div class="line"><a name="l05911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf12107fe82e4f9de5ae4fdd6c169a846"> 5911</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU                          ((uint32_t)0x000F0000)</span></div><div class="line"><a name="l05912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a235fd8965c706e7f57327f6e5ce72d"> 5912</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_0                        ((uint32_t)0x00010000)</span></div><div class="line"><a name="l05913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56f2bc31a8d01d7621de40d146b15fb7"> 5913</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_1                        ((uint32_t)0x00020000)</span></div><div class="line"><a name="l05914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d848f11cf3130bb6560d117f97b7da3"> 5914</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_2                        ((uint32_t)0x00040000)</span></div><div class="line"><a name="l05915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7"> 5915</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_3                        ((uint32_t)0x00080000)</span></div><div class="line"><a name="l05916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9743a3843868c712945a7c408183ad73"> 5916</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT                         ((uint32_t)0x00007000)</span></div><div class="line"><a name="l05917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce"> 5917</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_0                       ((uint32_t)0x00001000)</span></div><div class="line"><a name="l05918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf30459ae8455ad0fb382dd866446c83"> 5918</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_1                       ((uint32_t)0x00002000)</span></div><div class="line"><a name="l05919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga513f78562b18cfc36f52e80be9cb20d5"> 5919</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_2                       ((uint32_t)0x00004000)</span></div><div class="line"><a name="l05920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64b186af486822cc015cfec613f5cba9"> 5920</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU                         ((uint32_t)0x00000F00)</span></div><div class="line"><a name="l05921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8ff1f79f2ab33d00a979979d486bc44"> 5921</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_0                       ((uint32_t)0x00000100)</span></div><div class="line"><a name="l05922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506d192fef16558c9b0b7ed9e1a9147c"> 5922</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_1                       ((uint32_t)0x00000200)</span></div><div class="line"><a name="l05923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e"> 5923</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_2                       ((uint32_t)0x00000400)</span></div><div class="line"><a name="l05924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55cd85d2e58a819637d15f70f7179a0"> 5924</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_3                       ((uint32_t)0x00000800)</span></div><div class="line"><a name="l05925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fbdebcd1da2ea191cca51c222345f15"> 5925</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST                          ((uint32_t)0x00000070)</span></div><div class="line"><a name="l05926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32"> 5926</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_0                        ((uint32_t)0x00000010)</span></div><div class="line"><a name="l05927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807073dc98612721530a79df5b5c265a"> 5927</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_1                        ((uint32_t)0x00000020)</span></div><div class="line"><a name="l05928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee05d278bdd457b4f61d797e45520d13"> 5928</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_2                        ((uint32_t)0x00000040)</span></div><div class="line"><a name="l05929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0d8fa76d45faccfe931d6227b29565a"> 5929</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU                          ((uint32_t)0x0000000F)</span></div><div class="line"><a name="l05930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8990f4d1d493012289778e854c52e97e"> 5930</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_0                        ((uint32_t)0x00000001)</span></div><div class="line"><a name="l05931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab6f4275d2a15e7307363124c03a64a4"> 5931</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_1                        ((uint32_t)0x00000002)</span></div><div class="line"><a name="l05932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5610b3103a8a6653204f4fe7e9ea8587"> 5932</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_2                        ((uint32_t)0x00000004)</span></div><div class="line"><a name="l05933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb"> 5933</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_3                        ((uint32_t)0x00000008)</span></div><div class="line"><a name="l05934"></a><span class="lineno"> 5934</span>&#160;</div><div class="line"><a name="l05935"></a><span class="lineno"> 5935</span>&#160;<span class="comment">/********************  Bits definition for RTC_TSDR register  *****************/</span></div><div class="line"><a name="l05936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c76ea431470b87f22e7854bd5438d2f"> 5936</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU                         ((uint32_t)0x0000E000)</span></div><div class="line"><a name="l05937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e9cbf062e41eecacccde522e24452c1"> 5937</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_0                       ((uint32_t)0x00002000)</span></div><div class="line"><a name="l05938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91"> 5938</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_1                       ((uint32_t)0x00004000)</span></div><div class="line"><a name="l05939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2add59486679cc53f521c139d72852"> 5939</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_2                       ((uint32_t)0x00008000)</span></div><div class="line"><a name="l05940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bce43482443f2038a8eebc681067dd7"> 5940</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MT                          ((uint32_t)0x00001000)</span></div><div class="line"><a name="l05941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5912337df16624b4703d2065c5fdf4"> 5941</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU                          ((uint32_t)0x00000F00)</span></div><div class="line"><a name="l05942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cf9d23d49e121268a25445a7eed2f35"> 5942</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_0                        ((uint32_t)0x00000100)</span></div><div class="line"><a name="l05943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49093134e4ead8b4990e5e1628db0692"> 5943</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_1                        ((uint32_t)0x00000200)</span></div><div class="line"><a name="l05944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7f31eb674f5a67402b6a3eb578b70a5"> 5944</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_2                        ((uint32_t)0x00000400)</span></div><div class="line"><a name="l05945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad67666c54ef1be79a500484a5e755827"> 5945</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_3                        ((uint32_t)0x00000800)</span></div><div class="line"><a name="l05946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39c9ff61f3b622b829aa9354ca84e44e"> 5946</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT                          ((uint32_t)0x00000030)</span></div><div class="line"><a name="l05947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81e02a917946bddaa027a04538576533"> 5947</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_0                        ((uint32_t)0x00000010)</span></div><div class="line"><a name="l05948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga886739ae0e8c0f6144dbd774c203ed5f"> 5948</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_1                        ((uint32_t)0x00000020)</span></div><div class="line"><a name="l05949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace7ca73ebca21ed3a17315f06757042a"> 5949</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU                          ((uint32_t)0x0000000F)</span></div><div class="line"><a name="l05950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad"> 5950</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_0                        ((uint32_t)0x00000001)</span></div><div class="line"><a name="l05951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa43ed53b8109ff32755885127ba987ce"> 5951</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_1                        ((uint32_t)0x00000002)</span></div><div class="line"><a name="l05952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b3d774b7df9cff6e6eecafa7c42a059"> 5952</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_2                        ((uint32_t)0x00000004)</span></div><div class="line"><a name="l05953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga209573a43dd1f21ef569d75593ad03f8"> 5953</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_3                        ((uint32_t)0x00000008)</span></div><div class="line"><a name="l05954"></a><span class="lineno"> 5954</span>&#160;</div><div class="line"><a name="l05955"></a><span class="lineno"> 5955</span>&#160;<span class="comment">/********************  Bits definition for RTC_TSSSR register  ****************/</span></div><div class="line"><a name="l05956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fb913ce5f1c0e341b308d9b5858bfa9"> 5956</a></span>&#160;<span class="preprocessor">#define RTC_TSSSR_SS                         ((uint32_t)0x0000FFFF)</span></div><div class="line"><a name="l05957"></a><span class="lineno"> 5957</span>&#160;</div><div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160;<span class="comment">/********************  Bits definition for RTC_CAL register  *****************/</span></div><div class="line"><a name="l05959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b13b9724302c25fbca76684f5968528"> 5959</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALP                        ((uint32_t)0x00008000)</span></div><div class="line"><a name="l05960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28f8c7f5f5bf772c81170a2eab055557"> 5960</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALW8                       ((uint32_t)0x00004000)</span></div><div class="line"><a name="l05961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70857526590d6f7e25d9551187105583"> 5961</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALW16                      ((uint32_t)0x00002000)</span></div><div class="line"><a name="l05962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44fcacd12e1cfc1fa823c798cb6a7663"> 5962</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM                        ((uint32_t)0x000001FF)</span></div><div class="line"><a name="l05963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd"> 5963</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_0                      ((uint32_t)0x00000001)</span></div><div class="line"><a name="l05964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff"> 5964</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_1                      ((uint32_t)0x00000002)</span></div><div class="line"><a name="l05965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6"> 5965</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_2                      ((uint32_t)0x00000004)</span></div><div class="line"><a name="l05966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9146fbef6a53896f3160c89ed651b90"> 5966</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_3                      ((uint32_t)0x00000008)</span></div><div class="line"><a name="l05967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fe04fc9762d3f680f9145a50898c27b"> 5967</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_4                      ((uint32_t)0x00000010)</span></div><div class="line"><a name="l05968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc4966c71cab83be4069e0566222d375"> 5968</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_5                      ((uint32_t)0x00000020)</span></div><div class="line"><a name="l05969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae240b185d0c9c6e314a456627e6e4834"> 5969</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_6                      ((uint32_t)0x00000040)</span></div><div class="line"><a name="l05970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8880325073e167137366402f15d5683"> 5970</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_7                      ((uint32_t)0x00000080)</span></div><div class="line"><a name="l05971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8381cc75166acfc4b4c686ad7e5e599a"> 5971</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_8                      ((uint32_t)0x00000100)</span></div><div class="line"><a name="l05972"></a><span class="lineno"> 5972</span>&#160;</div><div class="line"><a name="l05973"></a><span class="lineno"> 5973</span>&#160;<span class="comment">/********************  Bits definition for RTC_TAFCR register  ****************/</span></div><div class="line"><a name="l05974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d9515fd74e3bcf03f4e62d8c7e1b070"> 5974</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_ALARMOUTTYPE               ((uint32_t)0x00040000)</span></div><div class="line"><a name="l05975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ef294e75771913e4a47386f42a23f72"> 5975</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPUDIS                  ((uint32_t)0x00008000)</span></div><div class="line"><a name="l05976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b73d2b8da78967a6f594dbffe58c222"> 5976</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH                   ((uint32_t)0x00006000)</span></div><div class="line"><a name="l05977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae010ed965c1e968cc14f988d50662546"> 5977</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_0                 ((uint32_t)0x00002000)</span></div><div class="line"><a name="l05978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f0faa59aa4490d696d1fec767aae41"> 5978</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_1                 ((uint32_t)0x00004000)</span></div><div class="line"><a name="l05979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1cb37c43747c779f7db2842a2582e67"> 5979</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT                    ((uint32_t)0x00001800)</span></div><div class="line"><a name="l05980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa356fb5db5ab398728afef0ae39214c4"> 5980</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_0                  ((uint32_t)0x00000800)</span></div><div class="line"><a name="l05981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga472efa1bd3c9462cbd058d73a7d6525e"> 5981</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_1                  ((uint32_t)0x00001000)</span></div><div class="line"><a name="l05982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad84446486b8c9f640fa54d50ecc0e1"> 5982</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ                   ((uint32_t)0x00000700)</span></div><div class="line"><a name="l05983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54e7f69e04759d1b0667e56830a6f2ea"> 5983</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_0                 ((uint32_t)0x00000100)</span></div><div class="line"><a name="l05984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb533067640fcf87ad77027ce936e9b7"> 5984</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_1                 ((uint32_t)0x00000200)</span></div><div class="line"><a name="l05985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf532e727bfe6c7fc7822d15f9436e1b5"> 5985</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_2                 ((uint32_t)0x00000400)</span></div><div class="line"><a name="l05986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac929fab94fdca2d1b3b3cf7c93fe6e49"> 5986</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPTS                     ((uint32_t)0x00000080)</span></div><div class="line"><a name="l05987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga890a7b3d51af77fd381528eb6639aaf2"> 5987</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP3TRG                   ((uint32_t)0x00000040)</span></div><div class="line"><a name="l05988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e8b2b80932b84a1bc7d399fba1a311e"> 5988</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP3E                     ((uint32_t)0x00000020)</span></div><div class="line"><a name="l05989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2c4d227971b56e3160c71b7479c769d"> 5989</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2TRG                   ((uint32_t)0x00000010)</span></div><div class="line"><a name="l05990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e98a0062ef81bcbc790a8d77720a61c"> 5990</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2E                     ((uint32_t)0x00000008)</span></div><div class="line"><a name="l05991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0fb33b24d2ebc19e7fe52f0661a3085"> 5991</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPIE                     ((uint32_t)0x00000004)</span></div><div class="line"><a name="l05992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f85925873bcd3f795417053bfc5f33"> 5992</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1TRG                   ((uint32_t)0x00000002)</span></div><div class="line"><a name="l05993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa68c195cf709d18cd426560302b97852"> 5993</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1E                     ((uint32_t)0x00000001)</span></div><div class="line"><a name="l05994"></a><span class="lineno"> 5994</span>&#160;</div><div class="line"><a name="l05995"></a><span class="lineno"> 5995</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMASSR register  *************/</span></div><div class="line"><a name="l05996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b0550ccc175ff54e560cc5fb96fbb2c"> 5996</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS                  ((uint32_t)0x0F000000)</span></div><div class="line"><a name="l05997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b"> 5997</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_0                ((uint32_t)0x01000000)</span></div><div class="line"><a name="l05998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbdb202f388835593843f480c3b3af57"> 5998</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_1                ((uint32_t)0x02000000)</span></div><div class="line"><a name="l05999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95feb5de45a74d7c75c1fc6515c32870"> 5999</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_2                ((uint32_t)0x04000000)</span></div><div class="line"><a name="l06000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94c65876a1baf0984a6f85aa836b8d0"> 6000</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_3                ((uint32_t)0x08000000)</span></div><div class="line"><a name="l06001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a6b683531fded4e2a77d047da7eb203"> 6001</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_SS                      ((uint32_t)0x00007FFF)</span></div><div class="line"><a name="l06002"></a><span class="lineno"> 6002</span>&#160;</div><div class="line"><a name="l06003"></a><span class="lineno"> 6003</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMBSSR register  *************/</span></div><div class="line"><a name="l06004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf287b0ec7dbf8e9d436cb78da287b244"> 6004</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS                  ((uint32_t)0x0F000000)</span></div><div class="line"><a name="l06005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4d60185d1ac432b24b0a95e2918902f"> 6005</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_0                ((uint32_t)0x01000000)</span></div><div class="line"><a name="l06006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9763a1a382e40cc2ebfa6d84369580df"> 6006</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_1                ((uint32_t)0x02000000)</span></div><div class="line"><a name="l06007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga598283f8a8926f0dcb7916a2224f79bc"> 6007</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_2                ((uint32_t)0x04000000)</span></div><div class="line"><a name="l06008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf017c71fc7eb34519de3945a028677b"> 6008</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_3                ((uint32_t)0x08000000)</span></div><div class="line"><a name="l06009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33ae74f38392431aa631d397a7e7c305"> 6009</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_SS                      ((uint32_t)0x00007FFF)</span></div><div class="line"><a name="l06010"></a><span class="lineno"> 6010</span>&#160;</div><div class="line"><a name="l06011"></a><span class="lineno"> 6011</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP0R register  ****************/</span></div><div class="line"><a name="l06012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0d7c3115465079f04cfb97a7faabc59"> 6012</a></span>&#160;<span class="preprocessor">#define RTC_BKP0R                            ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l06013"></a><span class="lineno"> 6013</span>&#160;</div><div class="line"><a name="l06014"></a><span class="lineno"> 6014</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP1R register  ****************/</span></div><div class="line"><a name="l06015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbc4b6dfeff87332124f271b86eb0c56"> 6015</a></span>&#160;<span class="preprocessor">#define RTC_BKP1R                            ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l06016"></a><span class="lineno"> 6016</span>&#160;</div><div class="line"><a name="l06017"></a><span class="lineno"> 6017</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP2R register  ****************/</span></div><div class="line"><a name="l06018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34fda9ee6115f0de9588e22c46602d89"> 6018</a></span>&#160;<span class="preprocessor">#define RTC_BKP2R                            ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l06019"></a><span class="lineno"> 6019</span>&#160;</div><div class="line"><a name="l06020"></a><span class="lineno"> 6020</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP3R register  ****************/</span></div><div class="line"><a name="l06021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90403ff99c08f0abc379447823e5e841"> 6021</a></span>&#160;<span class="preprocessor">#define RTC_BKP3R                            ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l06022"></a><span class="lineno"> 6022</span>&#160;</div><div class="line"><a name="l06023"></a><span class="lineno"> 6023</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP4R register  ****************/</span></div><div class="line"><a name="l06024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeed1b338e9526d817a1fd01304b8851c"> 6024</a></span>&#160;<span class="preprocessor">#define RTC_BKP4R                            ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l06025"></a><span class="lineno"> 6025</span>&#160;</div><div class="line"><a name="l06026"></a><span class="lineno"> 6026</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP5R register  ****************/</span></div><div class="line"><a name="l06027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e8954ab0ead8bb788d5d8eebf2f5c4c"> 6027</a></span>&#160;<span class="preprocessor">#define RTC_BKP5R                            ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l06028"></a><span class="lineno"> 6028</span>&#160;</div><div class="line"><a name="l06029"></a><span class="lineno"> 6029</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP6R register  ****************/</span></div><div class="line"><a name="l06030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9ee9eb5d024ccd5809fcc20fd51f5b"> 6030</a></span>&#160;<span class="preprocessor">#define RTC_BKP6R                            ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l06031"></a><span class="lineno"> 6031</span>&#160;</div><div class="line"><a name="l06032"></a><span class="lineno"> 6032</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP7R register  ****************/</span></div><div class="line"><a name="l06033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0f1ae07f7b1815bf58b464dc7366731"> 6033</a></span>&#160;<span class="preprocessor">#define RTC_BKP7R                            ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l06034"></a><span class="lineno"> 6034</span>&#160;</div><div class="line"><a name="l06035"></a><span class="lineno"> 6035</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP8R register  ****************/</span></div><div class="line"><a name="l06036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bd10acb9e5ce5225af4ff895bd3bb82"> 6036</a></span>&#160;<span class="preprocessor">#define RTC_BKP8R                            ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l06037"></a><span class="lineno"> 6037</span>&#160;</div><div class="line"><a name="l06038"></a><span class="lineno"> 6038</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP9R register  ****************/</span></div><div class="line"><a name="l06039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aa3d0d90de22a1dbf3b6de2b7ed4c9e"> 6039</a></span>&#160;<span class="preprocessor">#define RTC_BKP9R                            ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l06040"></a><span class="lineno"> 6040</span>&#160;</div><div class="line"><a name="l06041"></a><span class="lineno"> 6041</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP10R register  ***************/</span></div><div class="line"><a name="l06042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2179063a3078a211c3b697ce012ab5a0"> 6042</a></span>&#160;<span class="preprocessor">#define RTC_BKP10R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l06043"></a><span class="lineno"> 6043</span>&#160;</div><div class="line"><a name="l06044"></a><span class="lineno"> 6044</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP11R register  ***************/</span></div><div class="line"><a name="l06045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab250f9423dee41b165aa8f02d2fc1fe7"> 6045</a></span>&#160;<span class="preprocessor">#define RTC_BKP11R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l06046"></a><span class="lineno"> 6046</span>&#160;</div><div class="line"><a name="l06047"></a><span class="lineno"> 6047</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP12R register  ***************/</span></div><div class="line"><a name="l06048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefe1b6108ac49197b28c9bee31bbaf3b"> 6048</a></span>&#160;<span class="preprocessor">#define RTC_BKP12R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l06049"></a><span class="lineno"> 6049</span>&#160;</div><div class="line"><a name="l06050"></a><span class="lineno"> 6050</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP13R register  ***************/</span></div><div class="line"><a name="l06051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e77435e16bdebf3491eb0e30bd10b0d"> 6051</a></span>&#160;<span class="preprocessor">#define RTC_BKP13R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l06052"></a><span class="lineno"> 6052</span>&#160;</div><div class="line"><a name="l06053"></a><span class="lineno"> 6053</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP14R register  ***************/</span></div><div class="line"><a name="l06054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f07ee6d227deaa11e0ae035121185b0"> 6054</a></span>&#160;<span class="preprocessor">#define RTC_BKP14R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l06055"></a><span class="lineno"> 6055</span>&#160;</div><div class="line"><a name="l06056"></a><span class="lineno"> 6056</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP15R register  ***************/</span></div><div class="line"><a name="l06057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae543b0dd58f03c2f70bb6b3b65232863"> 6057</a></span>&#160;<span class="preprocessor">#define RTC_BKP15R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l06058"></a><span class="lineno"> 6058</span>&#160;</div><div class="line"><a name="l06059"></a><span class="lineno"> 6059</span>&#160;<span class="comment">/******************** Number of backup registers ******************************/</span></div><div class="line"><a name="l06060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70de60adf3ddd7d029bb2c6ae26d9584"> 6060</a></span>&#160;<span class="preprocessor">#define RTC_BKP_NUMBER                       ((uint32_t)0x00000010)</span></div><div class="line"><a name="l06061"></a><span class="lineno"> 6061</span>&#160;</div><div class="line"><a name="l06062"></a><span class="lineno"> 6062</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l06063"></a><span class="lineno"> 6063</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06064"></a><span class="lineno"> 6064</span>&#160;<span class="comment">/*                        Serial Peripheral Interface (SPI)                   */</span></div><div class="line"><a name="l06065"></a><span class="lineno"> 6065</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06066"></a><span class="lineno"> 6066</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;<span class="comment">/*******************  Bit definition for SPI_CR1 register  ********************/</span></div><div class="line"><a name="l06068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3"> 6068</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_CPHA                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124"> 6069</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_CPOL                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55"> 6070</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_MSTR                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936"> 6071</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BR                          ((uint32_t)0x00000038)        </span></div><div class="line"><a name="l06072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321"> 6072</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BR_0                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46"> 6073</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BR_1                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622"> 6074</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BR_2                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9"> 6075</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_SPE                         ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8"> 6076</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_LSBFIRST                    ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e"> 6077</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_SSI                         ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382"> 6078</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_SSM                         ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883"> 6079</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_RXONLY                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3828b6114d16fada0dea07b902377a5c"> 6080</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_CRCL                        ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250"> 6081</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_CRCNEXT                     ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b"> 6082</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_CRCEN                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f"> 6083</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BIDIOE                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e"> 6084</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BIDIMODE                    ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06086"></a><span class="lineno"> 6086</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPI_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da"> 6087</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_RXDMAEN                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210"> 6088</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_TXDMAEN                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd"> 6089</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_SSOE                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e7d9d05424a68e6b02b82280541dbd2"> 6090</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_NSSP                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e3f41fa2150831afaac191046087f2"> 6091</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_FRF                         ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b"> 6092</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_ERRIE                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea"> 6093</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_RXNEIE                      ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c"> 6094</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_TXEIE                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad72d3bea8f7b00a3aed164205560883e"> 6095</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_DS                          ((uint32_t)0x00000F00)        </span></div><div class="line"><a name="l06096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c8b0bd4da867611af0da029844516da"> 6096</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_DS_0                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6a617224e715578574d6ecd4218624e"> 6097</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_DS_1                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadab568575d59e159d7b607216a02c802"> 6098</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_DS_2                        ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab05715df3b87f83b5caf3509e7b2eb34"> 6099</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_DS_3                        ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e02994914afef4270508bc3219db477"> 6100</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_FRXTH                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9d127b9a82de6ac3bbd50943f4691cc"> 6101</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_LDMARX                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1fe5d3bde9983ff16a5227671642e1d"> 6102</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_LDMATX                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06104"></a><span class="lineno"> 6104</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SPI_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48"> 6105</a></span>&#160;<span class="preprocessor">#define  SPI_SR_RXNE                         ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c"> 6106</a></span>&#160;<span class="preprocessor">#define  SPI_SR_TXE                          ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de"> 6107</a></span>&#160;<span class="preprocessor">#define  SPI_SR_CHSIDE                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6"> 6108</a></span>&#160;<span class="preprocessor">#define  SPI_SR_UDR                          ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b"> 6109</a></span>&#160;<span class="preprocessor">#define  SPI_SR_CRCERR                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf"> 6110</a></span>&#160;<span class="preprocessor">#define  SPI_SR_MODF                         ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232"> 6111</a></span>&#160;<span class="preprocessor">#define  SPI_SR_OVR                          ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf"> 6112</a></span>&#160;<span class="preprocessor">#define  SPI_SR_BSY                          ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace2c7cac9431231663af42e6f5aabce6"> 6113</a></span>&#160;<span class="preprocessor">#define  SPI_SR_FRE                          ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60df84101c523802832c4d1a2895d665"> 6114</a></span>&#160;<span class="preprocessor">#define  SPI_SR_FRLVL                        ((uint32_t)0x00000600)        </span></div><div class="line"><a name="l06115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa71097020570fca9a40525ab885006c6"> 6115</a></span>&#160;<span class="preprocessor">#define  SPI_SR_FRLVL_0                      ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab005ca7ab6c83b59888e4f6185fd2495"> 6116</a></span>&#160;<span class="preprocessor">#define  SPI_SR_FRLVL_1                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17880f1e186033ebc6917c008a623371"> 6117</a></span>&#160;<span class="preprocessor">#define  SPI_SR_FTLVL                        ((uint32_t)0x00001800)        </span></div><div class="line"><a name="l06118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39582c6501a37d23965a05094b45b960"> 6118</a></span>&#160;<span class="preprocessor">#define  SPI_SR_FTLVL_0                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaecd73445c075217abe6443b3788d702"> 6119</a></span>&#160;<span class="preprocessor">#define  SPI_SR_FTLVL_1                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06121"></a><span class="lineno"> 6121</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SPI_DR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad"> 6122</a></span>&#160;<span class="preprocessor">#define  SPI_DR_DR                           ((uint32_t)0x0000FFFF)        </span></div><div class="line"><a name="l06124"></a><span class="lineno"> 6124</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPI_CRCPR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247"> 6125</a></span>&#160;<span class="preprocessor">#define  SPI_CRCPR_CRCPOLY                   ((uint32_t)0x0000FFFF)        </span></div><div class="line"><a name="l06127"></a><span class="lineno"> 6127</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_RXCRCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181"> 6128</a></span>&#160;<span class="preprocessor">#define  SPI_RXCRCR_RXCRC                    ((uint32_t)0x0000FFFF)        </span></div><div class="line"><a name="l06130"></a><span class="lineno"> 6130</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_TXCRCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09"> 6131</a></span>&#160;<span class="preprocessor">#define  SPI_TXCRCR_TXCRC                    ((uint32_t)0x0000FFFF)        </span></div><div class="line"><a name="l06133"></a><span class="lineno"> 6133</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06134"></a><span class="lineno"> 6134</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06135"></a><span class="lineno"> 6135</span>&#160;<span class="comment">/*                        System Configuration(SYSCFG)                        */</span></div><div class="line"><a name="l06136"></a><span class="lineno"> 6136</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06137"></a><span class="lineno"> 6137</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l06138"></a><span class="lineno"> 6138</span>&#160;<span class="comment">/*****************  Bit definition for SYSCFG_CFGR1 register  *****************/</span></div><div class="line"><a name="l06139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae844133af99402c342767b0406cb874d"> 6139</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE               ((uint32_t)0x00000003) </span></div><div class="line"><a name="l06140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc84f4abe53c4d2516ab017626477817"> 6140</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE_0             ((uint32_t)0x00000001) </span></div><div class="line"><a name="l06141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa51c3dbda77acf522defca9e8b8801a3"> 6141</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE_1             ((uint32_t)0x00000002) </span></div><div class="line"><a name="l06142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a260971e316f45829b3deba0121906"> 6142</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM1_ITR3_RMP          ((uint32_t)0x00000040) </span></div><div class="line"><a name="l06143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa75b8f770869e906f017d6e6c62f3e97"> 6143</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_DAC1_TRIG1_RMP         ((uint32_t)0x00000080) </span></div><div class="line"><a name="l06144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1665274e5a19bf9ca114594e399133db"> 6144</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_DMA_RMP                ((uint32_t)0x0000F800) </span></div><div class="line"><a name="l06145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7fa1213ab68bcce2a480325814366ff"> 6145</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM16_DMA_RMP          ((uint32_t)0x00000800) </span></div><div class="line"><a name="l06146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93eb83f8ea3091f030fdfad3fdae926b"> 6146</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM17_DMA_RMP          ((uint32_t)0x00001000) </span></div><div class="line"><a name="l06147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75edfd3eac5d1430b2a347c2c203e5d0"> 6147</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP    ((uint32_t)0x00002000) </span></div><div class="line"><a name="l06148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b016fee2223b9ceb528212ea44e6241"> 6148</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP    ((uint32_t)0x00004000) </span></div><div class="line"><a name="l06149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2445f1ec7b56be5e04013b4ec6492b04"> 6149</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_DAC2Ch1_DMA_RMP        ((uint32_t)0x00008000) </span></div><div class="line"><a name="l06150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee5a1ca3b0408d359907fdc8ae1e44ae"> 6150</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB6_FMP            ((uint32_t)0x00010000) </span></div><div class="line"><a name="l06151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga218ec7f8116e53121ba41a9a57f2ab9c"> 6151</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB7_FMP            ((uint32_t)0x00020000) </span></div><div class="line"><a name="l06152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa82a8f51624e4fa343996c0d6166c2"> 6152</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB8_FMP            ((uint32_t)0x00040000) </span></div><div class="line"><a name="l06153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc009692a61536e59a135d5a6b63afc"> 6153</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB9_FMP            ((uint32_t)0x00080000) </span></div><div class="line"><a name="l06154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97e28a2c5e89597d5d447b3d206a3fd6"> 6154</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C1_FMP               ((uint32_t)0x00100000) </span></div><div class="line"><a name="l06155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00014002885de99f4a9e849fbaee60d2"> 6155</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_ENCODER_MODE           ((uint32_t)0x00C00000) </span></div><div class="line"><a name="l06156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5bec65a433a8bd535537d736cb287cf"> 6156</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_ENCODER_MODE_0         ((uint32_t)0x00400000) </span></div><div class="line"><a name="l06157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c767fd9214b342f79489743dbf38c8a"> 6157</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_ENCODER_MODE_1         ((uint32_t)0x00800000) </span></div><div class="line"><a name="l06158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b394199c7c2515aa4cf84d3e28d5e71"> 6158</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_FPU_IE                 ((uint32_t)0xFC000000) </span></div><div class="line"><a name="l06159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabed60c67f0551da302b2fcbf7a45d56c"> 6159</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_FPU_IE_0               ((uint32_t)0x04000000) </span></div><div class="line"><a name="l06160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35f8d70bddd719864e4ee1cfa871217a"> 6160</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_FPU_IE_1               ((uint32_t)0x08000000) </span></div><div class="line"><a name="l06161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7707762bd4192fee7875ec7d5f1f27a1"> 6161</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_FPU_IE_2               ((uint32_t)0x10000000) </span></div><div class="line"><a name="l06162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf085379d759b80ce28d1672eb4a8a69f"> 6162</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_FPU_IE_3               ((uint32_t)0x20000000) </span></div><div class="line"><a name="l06163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8838d130a5c7a34402c789f98d812828"> 6163</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_FPU_IE_4               ((uint32_t)0x40000000) </span></div><div class="line"><a name="l06164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ebd31d4d65b65a38f34b7dd2915679f"> 6164</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_FPU_IE_5               ((uint32_t)0x80000000) </span></div><div class="line"><a name="l06166"></a><span class="lineno"> 6166</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_RCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa3de7910fce6fa1f685ca115c9a79a0"> 6167</a></span>&#160;<span class="preprocessor">#define SYSCFG_RCR_PAGE0          ((uint32_t)0x00000001) </span></div><div class="line"><a name="l06168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cf1e215d60d5345163f53f0018684d6"> 6168</a></span>&#160;<span class="preprocessor">#define SYSCFG_RCR_PAGE1          ((uint32_t)0x00000002) </span></div><div class="line"><a name="l06169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga553fa981fc35791edb6b5c3b8ce820d6"> 6169</a></span>&#160;<span class="preprocessor">#define SYSCFG_RCR_PAGE2          ((uint32_t)0x00000004) </span></div><div class="line"><a name="l06170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7a475e3366fa5007146384eda11b20d"> 6170</a></span>&#160;<span class="preprocessor">#define SYSCFG_RCR_PAGE3          ((uint32_t)0x00000008) </span></div><div class="line"><a name="l06172"></a><span class="lineno"> 6172</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75b70d07448c3037234bc2abb8e3d884"> 6173</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0            ((uint32_t)0x0000000F) </span></div><div class="line"><a name="l06174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fc84838c77f799cb7e57d6e97c6c16d"> 6174</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1            ((uint32_t)0x000000F0) </span></div><div class="line"><a name="l06175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0a0a6b8223777937d8c9012658d6cd"> 6175</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2            ((uint32_t)0x00000F00) </span></div><div class="line"><a name="l06176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3bf2306f79ebb709da5ecf83e59ded4"> 6176</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3            ((uint32_t)0x0000F000) </span></div><div class="line"><a name="l06181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1"> 6181</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PA         ((uint32_t)0x00000000) </span></div><div class="line"><a name="l06182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf43c9ef6b61e39655cbe969967c79a69"> 6182</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PB         ((uint32_t)0x00000001) </span></div><div class="line"><a name="l06183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga861a4d7b48ffd93997267baaad12fd51"> 6183</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PC         ((uint32_t)0x00000002) </span></div><div class="line"><a name="l06184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6439042c8cd14f99fe3813cff47c0ee"> 6184</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PD         ((uint32_t)0x00000003) </span></div><div class="line"><a name="l06185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb087e2ded8ac927ee9e1fc0234bfdef"> 6185</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PE         ((uint32_t)0x00000004) </span></div><div class="line"><a name="l06186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa897f1ac8311e57339eaf7813239eaf4"> 6186</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PF         ((uint32_t)0x00000005) </span></div><div class="line"><a name="l06191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4b78c30e4ef4fa441582eb3c102865d"> 6191</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PA         ((uint32_t)0x00000000) </span></div><div class="line"><a name="l06192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a11fce288d19546c76257483e0dcb6"> 6192</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PB         ((uint32_t)0x00000010) </span></div><div class="line"><a name="l06193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45a8c814b13fa19f157364dc715c08a"> 6193</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PC         ((uint32_t)0x00000020) </span></div><div class="line"><a name="l06194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93cb136eaf357affc4a28a8d423cabbb"> 6194</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PD         ((uint32_t)0x00000030) </span></div><div class="line"><a name="l06195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f5c3d1e914af78112179a13e9c736d6"> 6195</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PE         ((uint32_t)0x00000040) </span></div><div class="line"><a name="l06196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43ea410456aa31dfe6ec4889de62428b"> 6196</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PF         ((uint32_t)0x00000050) </span></div><div class="line"><a name="l06201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4096f472e87e021f4d4c94457ddaf5f1"> 6201</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PA         ((uint32_t)0x00000000) </span></div><div class="line"><a name="l06202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cd240d61fd8a9666621f0dee07a08e5"> 6202</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PB         ((uint32_t)0x00000100) </span></div><div class="line"><a name="l06203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03ce7faaf56aa9efcc74af65619e275e"> 6203</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PC         ((uint32_t)0x00000200) </span></div><div class="line"><a name="l06204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc35fcdcc89b487fab2901e1f5a7f41b"> 6204</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PD         ((uint32_t)0x00000300) </span></div><div class="line"><a name="l06205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3f2b7465d81745f7a772e7689a29618"> 6205</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PE         ((uint32_t)0x00000400) </span></div><div class="line"><a name="l06206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab538769f1da056b3f57fb984adeef252"> 6206</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PF         ((uint32_t)0x00000500) </span></div><div class="line"><a name="l06211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0"> 6211</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PA         ((uint32_t)0x00000000) </span></div><div class="line"><a name="l06212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga652183838bb096717551bf8a1917c257"> 6212</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PB         ((uint32_t)0x00001000) </span></div><div class="line"><a name="l06213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb1809e5b8a9ebc4b1cbc8967d985929"> 6213</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PC         ((uint32_t)0x00002000) </span></div><div class="line"><a name="l06214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga205440ffa174509d57c2b6a1814f8202"> 6214</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PD         ((uint32_t)0x00003000) </span></div><div class="line"><a name="l06215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2b33beb6294fd7a257f0f3a36e0dcda"> 6215</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PE         ((uint32_t)0x00004000) </span></div><div class="line"><a name="l06217"></a><span class="lineno"> 6217</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR2 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2a57b4872977812e60d521268190e1e"> 6218</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4            ((uint32_t)0x0000000F) </span></div><div class="line"><a name="l06219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6682a1b97b04c5c33085ffd2827ccd17"> 6219</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5            ((uint32_t)0x000000F0) </span></div><div class="line"><a name="l06220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c50caf6019fd7d5038d77e61f57ad7b"> 6220</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6            ((uint32_t)0x00000F00) </span></div><div class="line"><a name="l06221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga638ea3bb014752813d064d37b3388950"> 6221</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7            ((uint32_t)0x0000F000) </span></div><div class="line"><a name="l06226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51147f1747daf48dbcfad03285ae8889"> 6226</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PA         ((uint32_t)0x00000000) </span></div><div class="line"><a name="l06227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga917aeb0df688d6b34785085fc85d9e47"> 6227</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PB         ((uint32_t)0x00000001) </span></div><div class="line"><a name="l06228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14ac312beeb19d3bb34a552546477613"> 6228</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PC         ((uint32_t)0x00000002) </span></div><div class="line"><a name="l06229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec62164e18d1b525e8272169b1efe642"> 6229</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PD         ((uint32_t)0x00000003) </span></div><div class="line"><a name="l06230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1d2292b6a856a8a71d82f595b580b9b"> 6230</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PE         ((uint32_t)0x00000004) </span></div><div class="line"><a name="l06231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0adc3c72bddc65977e3ef56df74ed40e"> 6231</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PF         ((uint32_t)0x00000005) </span></div><div class="line"><a name="l06236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb9581c515a4bdf1ed88fe96d8c24794"> 6236</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PA         ((uint32_t)0x00000000) </span></div><div class="line"><a name="l06237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90a3f610234dfa13f56e72c76a12be74"> 6237</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PB         ((uint32_t)0x00000010) </span></div><div class="line"><a name="l06238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33b6bdc1b4bfeda0d4034dc67f1a6046"> 6238</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PC         ((uint32_t)0x00000020) </span></div><div class="line"><a name="l06239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eea392f1530c7cb794a63d04e268a70"> 6239</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PD         ((uint32_t)0x00000030) </span></div><div class="line"><a name="l06240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a4e6644d0144bfb0f913cf20eaf2f8e"> 6240</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PE         ((uint32_t)0x00000040) </span></div><div class="line"><a name="l06241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga740e27c5bead2c914a134ac4ed4d05b3"> 6241</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PF         ((uint32_t)0x00000050) </span></div><div class="line"><a name="l06246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9"> 6246</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PA         ((uint32_t)0x00000000) </span></div><div class="line"><a name="l06247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6528de8e4ca8741e86ae254e1d6b2a70"> 6247</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PB         ((uint32_t)0x00000100) </span></div><div class="line"><a name="l06248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53d8745705d5eb84c70a8554f61d59ac"> 6248</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PC         ((uint32_t)0x00000200) </span></div><div class="line"><a name="l06249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26c97cdece451441e49120e754020cdc"> 6249</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PD         ((uint32_t)0x00000300) </span></div><div class="line"><a name="l06250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga804218f2dd83c72e672143ec4f283ad3"> 6250</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PE         ((uint32_t)0x00000400) </span></div><div class="line"><a name="l06251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d36de53e52c8a4c7991513fec326df6"> 6251</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PF         ((uint32_t)0x00000500) </span></div><div class="line"><a name="l06256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a"> 6256</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PA         ((uint32_t)0x00000000) </span></div><div class="line"><a name="l06257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab18d324986b18858f901febbcc2a57b7"> 6257</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PB         ((uint32_t)0x00001000) </span></div><div class="line"><a name="l06258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9f53618d9cf13af2b2ecf191da8595a"> 6258</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PC         ((uint32_t)0x00002000) </span></div><div class="line"><a name="l06259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae38aa3b76227bb8e9d8cedc31c023f63"> 6259</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PD         ((uint32_t)0x00003000) </span></div><div class="line"><a name="l06260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90d097c1b5cbb62dc86327604907dcd4"> 6260</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PE         ((uint32_t)0x00004000) </span></div><div class="line"><a name="l06262"></a><span class="lineno"> 6262</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR3 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2a656b18cc728e38acb72cf8d7e7935"> 6263</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8            ((uint32_t)0x0000000F) </span></div><div class="line"><a name="l06264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga002462e4c233adc6dd502de726994575"> 6264</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9            ((uint32_t)0x000000F0) </span></div><div class="line"><a name="l06265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fc06b17c3b3d393b749bf9924a43a80"> 6265</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10           ((uint32_t)0x00000F00) </span></div><div class="line"><a name="l06266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa66cc9a579696c8f5c41f5f138ee1e67"> 6266</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11           ((uint32_t)0x0000F000) </span></div><div class="line"><a name="l06271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c6843a871f1a06ca25c0de50048b10"> 6271</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PA         ((uint32_t)0x00000000) </span></div><div class="line"><a name="l06272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4818dc7bffc8dfc2acc48995a62e66c5"> 6272</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PB         ((uint32_t)0x00000001) </span></div><div class="line"><a name="l06273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba0d34ff57632d7753981404cef548e2"> 6273</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PC         ((uint32_t)0x00000002) </span></div><div class="line"><a name="l06274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa15260ba354dee354f0a71e7913009c3"> 6274</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PD         ((uint32_t)0x00000003) </span></div><div class="line"><a name="l06275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga185287204b8cead31d3760f65c5ca19d"> 6275</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PE         ((uint32_t)0x00000004) </span></div><div class="line"><a name="l06280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93e284e59c4ff887b2e79851ac0a81c4"> 6280</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PA         ((uint32_t)0x00000000) </span></div><div class="line"><a name="l06281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9271cbc1ed09774a5fef4b379cab260"> 6281</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PB         ((uint32_t)0x00000010) </span></div><div class="line"><a name="l06282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cc355176941881870c620c0837cab48"> 6282</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PC         ((uint32_t)0x00000020) </span></div><div class="line"><a name="l06283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75af3c7a94cfc78361c94b054f9fe064"> 6283</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PD         ((uint32_t)0x00000030) </span></div><div class="line"><a name="l06284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafce176ef4b389251dadb98d9f59f8fe6"> 6284</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PE         ((uint32_t)0x00000040) </span></div><div class="line"><a name="l06285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76ef2422b4d021d0cc038cb6325ed311"> 6285</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PF         ((uint32_t)0x00000050) </span></div><div class="line"><a name="l06290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25acdbb9e916c440c41a060d861130ee"> 6290</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PA        ((uint32_t)0x00000000) </span></div><div class="line"><a name="l06291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d9aec4349bf38a4a9753b267b7de7e"> 6291</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PB        ((uint32_t)0x00000100) </span></div><div class="line"><a name="l06292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62d2b81d49e30ab4fe96572be5da8484"> 6292</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PC        ((uint32_t)0x00000200) </span></div><div class="line"><a name="l06293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab3553c540cd836d465824939c2e3b79"> 6293</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PD        ((uint32_t)0x00000300) </span></div><div class="line"><a name="l06294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabde568ef1c8f4bfaf18954e8ee0716a9"> 6294</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PE        ((uint32_t)0x00000400) </span></div><div class="line"><a name="l06295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09ed841a11367cda67c7a416ed6d9b99"> 6295</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PF        ((uint32_t)0x00000500) </span></div><div class="line"><a name="l06300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366"> 6300</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PA        ((uint32_t)0x00000000) </span></div><div class="line"><a name="l06301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb3a8cc6b1763e303986553c0e4e7f8"> 6301</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PB        ((uint32_t)0x00001000) </span></div><div class="line"><a name="l06302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b01c8ba6cb27899a4f5fa494bf2b3f5"> 6302</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PC        ((uint32_t)0x00002000) </span></div><div class="line"><a name="l06303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a69d636cda0352da0982c54f582787d"> 6303</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PD        ((uint32_t)0x00003000) </span></div><div class="line"><a name="l06304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44affe06868a0490f8d0cbbba51ff412"> 6304</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PE        ((uint32_t)0x00004000) </span></div><div class="line"><a name="l06306"></a><span class="lineno"> 6306</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR4 register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d4b31f4a75d935b6a52afe6a16463d1"> 6307</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12           ((uint32_t)0x0000000F) </span></div><div class="line"><a name="l06308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f04cda5bfe876431d5ad864302d7fa1"> 6308</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13           ((uint32_t)0x000000F0) </span></div><div class="line"><a name="l06309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabde06df3ec6e357374820a5a615991aa"> 6309</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14           ((uint32_t)0x00000F00) </span></div><div class="line"><a name="l06310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd325c27cff1ae3de773d5e205a33f4e"> 6310</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15           ((uint32_t)0x0000F000) </span></div><div class="line"><a name="l06315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0"> 6315</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PA        ((uint32_t)0x00000000) </span></div><div class="line"><a name="l06316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8b00a462533a83c75c588340a2fa710"> 6316</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PB        ((uint32_t)0x00000001) </span></div><div class="line"><a name="l06317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d27668b1fa6b1accde06aa144faa970"> 6317</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PC        ((uint32_t)0x00000002) </span></div><div class="line"><a name="l06318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa46ddd43a361d82abcb3cb7779ac74ff"> 6318</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PD        ((uint32_t)0x00000003) </span></div><div class="line"><a name="l06319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga102ee111e27fd67228c169836dd0849e"> 6319</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PE        ((uint32_t)0x00000004) </span></div><div class="line"><a name="l06324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0514aaa894c9be44ba47c1346756f90b"> 6324</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PA        ((uint32_t)0x00000000) </span></div><div class="line"><a name="l06325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34e6776e3ebfecc9e78c5aec77c48eff"> 6325</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PB        ((uint32_t)0x00000010) </span></div><div class="line"><a name="l06326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c7833d4e3c6b7f3878f62a200a6ab14"> 6326</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PC        ((uint32_t)0x00000020) </span></div><div class="line"><a name="l06327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabed530f628b3c37281f7a583af1cdb3c"> 6327</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PD        ((uint32_t)0x00000030) </span></div><div class="line"><a name="l06328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dc5424bf39509a989464a81ec0714da"> 6328</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PE        ((uint32_t)0x00000040) </span></div><div class="line"><a name="l06333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ad140a68e3e4e0406a182a504679ea9"> 6333</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PA        ((uint32_t)0x00000000) </span></div><div class="line"><a name="l06334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5c1b8a0f2b4f79bd868bbb2b4eff617"> 6334</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PB        ((uint32_t)0x00000100) </span></div><div class="line"><a name="l06335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca668cdd447acb1740566f46de5eb19"> 6335</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PC        ((uint32_t)0x00000200) </span></div><div class="line"><a name="l06336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f20b2bfa9dc8b57a987c127c6dfa6fe"> 6336</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PD        ((uint32_t)0x00000300) </span></div><div class="line"><a name="l06337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c13c49f6d93865ba05361cd86fddabf"> 6337</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PE        ((uint32_t)0x00000400) </span></div><div class="line"><a name="l06342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2"> 6342</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PA        ((uint32_t)0x00000000) </span></div><div class="line"><a name="l06343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412f44d6a8f8f60420d7e7f8b5635e09"> 6343</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PB        ((uint32_t)0x00001000) </span></div><div class="line"><a name="l06344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49778592caef3a176ee82c9b83e25148"> 6344</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PC        ((uint32_t)0x00002000) </span></div><div class="line"><a name="l06345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac23e07d92a68cf7f8c3e58b479638885"> 6345</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PD        ((uint32_t)0x00003000) </span></div><div class="line"><a name="l06346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefd64bc0ea005d03068f2e9b8f425944"> 6346</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PE        ((uint32_t)0x00004000) </span></div><div class="line"><a name="l06348"></a><span class="lineno"> 6348</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_CFGR2 register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac939ecc4db525e0d0e1297df2e910aa"> 6349</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_LOCKUP_LOCK               ((uint32_t)0x00000001) </span></div><div class="line"><a name="l06350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd7c8b11dd3e92a25e50df694b51c8cb"> 6350</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_SRAM_PARITY_LOCK          ((uint32_t)0x00000002) </span></div><div class="line"><a name="l06351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f8c73dd43123c5d1802b8f1d1684546"> 6351</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_PVD_LOCK                  ((uint32_t)0x00000004) </span></div><div class="line"><a name="l06352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga037f86cc0009937fae0b64e678ce2142"> 6352</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_BYP_ADDR_PAR              ((uint32_t)0x00000010) </span></div><div class="line"><a name="l06353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76e1419250d7f87bdae8b2a6d91b5e98"> 6353</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_SRAM_PE                   ((uint32_t)0x00000100) </span></div><div class="line"><a name="l06355"></a><span class="lineno"> 6355</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_CFGR3 register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0245d6252f8fca594b3dd7adcfe87fe"> 6356</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_DMA_RMP                   ((uint32_t)0x000003FF) </span></div><div class="line"><a name="l06357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8db087822cb663616d2d6e2933a2aa0"> 6357</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_SPI1_RX_DMA_RMP           ((uint32_t)0x00000003) </span></div><div class="line"><a name="l06358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae0d89c0d346531fcd603489205340ed"> 6358</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_SPI1_RX_DMA_RMP_0         ((uint32_t)0x00000001) </span></div><div class="line"><a name="l06359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04e58c242b82ddeef761c05a438c7567"> 6359</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_SPI1_RX_DMA_RMP_1         ((uint32_t)0x00000002) </span></div><div class="line"><a name="l06360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga043b9e86b13064012930e67269f31c1a"> 6360</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_SPI1_TX_DMA_RMP           ((uint32_t)0x0000000C) </span></div><div class="line"><a name="l06361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66f91ecf65da7d477c6533a9123b94cb"> 6361</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_SPI1_TX_DMA_RMP_0         ((uint32_t)0x00000004) </span></div><div class="line"><a name="l06362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8e100b66b3d80dc05c6a28560e8d362"> 6362</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_SPI1_TX_DMA_RMP_1         ((uint32_t)0x00000008) </span></div><div class="line"><a name="l06363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddd3ef696df822a25182feef14ac58f4"> 6363</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_I2C1_RX_DMA_RMP           ((uint32_t)0x00000030) </span></div><div class="line"><a name="l06364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b9a8f6b74154f3da6d1cc1e39bf1332"> 6364</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_I2C1_RX_DMA_RMP_0         ((uint32_t)0x00000010) </span></div><div class="line"><a name="l06365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad701a9b6a1243ce92c82de91fc45050f"> 6365</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_I2C1_RX_DMA_RMP_1         ((uint32_t)0x00000020) </span></div><div class="line"><a name="l06366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4f9c30651ef69a2c61b286c3de84105"> 6366</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_I2C1_TX_DMA_RMP           ((uint32_t)0x000000C0) </span></div><div class="line"><a name="l06367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa34dd749794d4db48d608ff33efeb968"> 6367</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_I2C1_TX_DMA_RMP_0         ((uint32_t)0x00000040) </span></div><div class="line"><a name="l06368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cc2fc1c0ca2c3420ed9d8fd2a9b7357"> 6368</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_I2C1_TX_DMA_RMP_1         ((uint32_t)0x00000080) </span></div><div class="line"><a name="l06369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd15d1518e28254cea0e7520bde75cf0"> 6369</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_ADC2_DMA_RMP              ((uint32_t)0x00000300) </span></div><div class="line"><a name="l06370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga492c0abc99d02a80a3d85ce9b1657d6c"> 6370</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_ADC2_DMA_RMP_0            ((uint32_t)0x00000100) </span></div><div class="line"><a name="l06371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga012e31fbce7c0cd0fdf20c2cb47f1774"> 6371</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_ADC2_DMA_RMP_1            ((uint32_t)0x00000200) </span></div><div class="line"><a name="l06372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0130fb8b32e78d9e6b601e99a82a2f1c"> 6372</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_TRIGGER_RMP               ((uint32_t)0x00030000) </span></div><div class="line"><a name="l06373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f437ecc66553337ed9ebdcdb76d1ad3"> 6373</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_DAC1_TRG3_RMP             ((uint32_t)0x00010000) </span></div><div class="line"><a name="l06374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga065f18cab16357266ceca2cdeb8e6f49"> 6374</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_DAC1_TRG5_RMP             ((uint32_t)0x00020000) </span></div><div class="line"><a name="l06376"></a><span class="lineno"> 6376</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06377"></a><span class="lineno"> 6377</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06378"></a><span class="lineno"> 6378</span>&#160;<span class="comment">/*                                    TIM                                     */</span></div><div class="line"><a name="l06379"></a><span class="lineno"> 6379</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06380"></a><span class="lineno"> 6380</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l06381"></a><span class="lineno"> 6381</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CR1 register  ********************/</span></div><div class="line"><a name="l06382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a"> 6382</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CEN                         ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l06383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c"> 6383</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_UDIS                        ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l06384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b"> 6384</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_URS                         ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l06385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29"> 6385</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_OPM                         ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l06386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa"> 6386</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_DIR                         ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l06388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1"> 6388</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CMS                         ((uint32_t)0x00000060)            </span></div><div class="line"><a name="l06389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2"> 6389</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CMS_0                       ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l06390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9"> 6390</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CMS_1                       ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l06392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd"> 6392</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_ARPE                        ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l06394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72"> 6394</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CKD                         ((uint32_t)0x00000300)            </span></div><div class="line"><a name="l06395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f"> 6395</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CKD_0                       ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l06396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"> 6396</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CKD_1                       ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l06398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0c8b29f2a8d1426cf31270643d811c7"> 6398</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_UIFREMAP                    ((uint32_t)0x00000800)            </span></div><div class="line"><a name="l06400"></a><span class="lineno"> 6400</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e"> 6401</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_CCPC                        ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l06402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5"> 6402</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_CCUS                        ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l06403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e"> 6403</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_CCDS                        ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l06405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45"> 6405</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS                         ((uint32_t)0x00000070)            </span></div><div class="line"><a name="l06406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6"> 6406</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS_0                       ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l06407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3"> 6407</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS_1                       ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l06408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a"> 6408</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS_2                       ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l06410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c"> 6410</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_TI1S                        ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l06411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358"> 6411</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS1                        ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l06412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69"> 6412</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS1N                       ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l06413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa"> 6413</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS2                        ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l06414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4"> 6414</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS2N                       ((uint32_t)0x00000800)            </span></div><div class="line"><a name="l06415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565"> 6415</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS3                        ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l06416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae"> 6416</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS3N                       ((uint32_t)0x00002000)            </span></div><div class="line"><a name="l06417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e"> 6417</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS4                        ((uint32_t)0x00004000)            </span></div><div class="line"><a name="l06418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c885772c50b24cbef001463b4d6d618"> 6418</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS5                        ((uint32_t)0x00010000)            </span></div><div class="line"><a name="l06419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf1e1eb07347f77426b72990438c934"> 6419</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS6                        ((uint32_t)0x00040000)            </span></div><div class="line"><a name="l06421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae199132077792fb8efa01b87edd1c033"> 6421</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS2                        ((uint32_t)0x00F00000)            </span></div><div class="line"><a name="l06422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07efe60d8d7305b78085233ddaecb990"> 6422</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS2_0                      ((uint32_t)0x00100000)            </span></div><div class="line"><a name="l06423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0248e35956d0d22ac66dcd67aab317c5"> 6423</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS2_1                      ((uint32_t)0x00200000)            </span></div><div class="line"><a name="l06424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa49670c71a446e5201994716b08b1527"> 6424</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS2_2                      ((uint32_t)0x00400000)            </span></div><div class="line"><a name="l06425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3503937610adbf78153c1fcfa4bcd6ea"> 6425</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS2_3                      ((uint32_t)0x00800000)            </span></div><div class="line"><a name="l06427"></a><span class="lineno"> 6427</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_SMCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea"> 6428</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS                        ((uint32_t)0x00010007)            </span></div><div class="line"><a name="l06429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2"> 6429</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS_0                      ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l06430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e"> 6430</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS_1                      ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l06431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed"> 6431</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS_2                      ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l06432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf87a33432788ed16b0582056d03bc29"> 6432</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS_3                      ((uint32_t)0x00010000)            </span></div><div class="line"><a name="l06434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga985edf03adbe9e706c4d8cf3b311c5e9"> 6434</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_OCCS                       ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l06436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc"> 6436</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_TS                         ((uint32_t)0x00000070)            </span></div><div class="line"><a name="l06437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96"> 6437</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_TS_0                       ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l06438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d"> 6438</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_TS_1                       ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l06439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8"> 6439</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_TS_2                       ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l06441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c"> 6441</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_MSM                        ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l06443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668"> 6443</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF                        ((uint32_t)0x00000F00)            </span></div><div class="line"><a name="l06444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62"> 6444</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF_0                      ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l06445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c"> 6445</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF_1                      ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l06446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2"> 6446</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF_2                      ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l06447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14"> 6447</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF_3                      ((uint32_t)0x00000800)            </span></div><div class="line"><a name="l06449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386"> 6449</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETPS                       ((uint32_t)0x00003000)            </span></div><div class="line"><a name="l06450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8"> 6450</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETPS_0                     ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l06451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b"> 6451</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETPS_1                     ((uint32_t)0x00002000)            </span></div><div class="line"><a name="l06453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651"> 6453</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ECE                        ((uint32_t)0x00004000)            </span></div><div class="line"><a name="l06454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322"> 6454</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETP                        ((uint32_t)0x00008000)            </span></div><div class="line"><a name="l06456"></a><span class="lineno"> 6456</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DIER register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b"> 6457</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_UIE                        ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l06458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678"> 6458</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC1IE                      ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l06459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15"> 6459</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC2IE                      ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l06460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e"> 6460</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC3IE                      ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l06461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b"> 6461</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC4IE                      ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l06462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe"> 6462</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_COMIE                      ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l06463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a"> 6463</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_TIE                        ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l06464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a"> 6464</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_BIE                        ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l06465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811"> 6465</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_UDE                        ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l06466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd"> 6466</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC1DE                      ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l06467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e"> 6467</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC2DE                      ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l06468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4"> 6468</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC3DE                      ((uint32_t)0x00000800)            </span></div><div class="line"><a name="l06469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614"> 6469</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC4DE                      ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l06470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc"> 6470</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_COMDE                      ((uint32_t)0x00002000)            </span></div><div class="line"><a name="l06471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d"> 6471</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_TDE                        ((uint32_t)0x00004000)            </span></div><div class="line"><a name="l06473"></a><span class="lineno"> 6473</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for TIM_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6"> 6474</a></span>&#160;<span class="preprocessor">#define  TIM_SR_UIF                          ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l06475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9"> 6475</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC1IF                        ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l06476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8"> 6476</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC2IF                        ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l06477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2"> 6477</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC3IF                        ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l06478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac"> 6478</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC4IF                        ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l06479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a"> 6479</a></span>&#160;<span class="preprocessor">#define  TIM_SR_COMIF                        ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l06480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e"> 6480</a></span>&#160;<span class="preprocessor">#define  TIM_SR_TIF                          ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l06481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097"> 6481</a></span>&#160;<span class="preprocessor">#define  TIM_SR_BIF                          ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l06482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef0c136d9338baf71a64ff650b385645"> 6482</a></span>&#160;<span class="preprocessor">#define  TIM_SR_B2IF                         ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l06483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c"> 6483</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC1OF                        ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l06484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050"> 6484</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC2OF                        ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l06485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358"> 6485</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC3OF                        ((uint32_t)0x00000800)            </span></div><div class="line"><a name="l06486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740"> 6486</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC4OF                        ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l06487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2167773377ba03c863cc49342c67789f"> 6487</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC5IF                        ((uint32_t)0x00010000)            </span></div><div class="line"><a name="l06488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad16e2f81b0c4fe28e323f3302c2240db"> 6488</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC6IF                        ((uint32_t)0x00020000)            </span></div><div class="line"><a name="l06490"></a><span class="lineno"> 6490</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_EGR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91"> 6491</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_UG                          ((uint32_t)0x00000001)               </span></div><div class="line"><a name="l06492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a"> 6492</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_CC1G                        ((uint32_t)0x00000002)               </span></div><div class="line"><a name="l06493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055"> 6493</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_CC2G                        ((uint32_t)0x00000004)               </span></div><div class="line"><a name="l06494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07"> 6494</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_CC3G                        ((uint32_t)0x00000008)               </span></div><div class="line"><a name="l06495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305"> 6495</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_CC4G                        ((uint32_t)0x00000010)               </span></div><div class="line"><a name="l06496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b"> 6496</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_COMG                        ((uint32_t)0x00000020)               </span></div><div class="line"><a name="l06497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585"> 6497</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_TG                          ((uint32_t)0x00000040)               </span></div><div class="line"><a name="l06498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18"> 6498</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_BG                          ((uint32_t)0x00000080)               </span></div><div class="line"><a name="l06499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42a7335ccbf7565d45b3efd51c213af2"> 6499</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_B2G                         ((uint32_t)0x00000100)               </span></div><div class="line"><a name="l06501"></a><span class="lineno"> 6501</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for TIM_CCMR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb"> 6502</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC1S                      ((uint32_t)0x00000003)            </span></div><div class="line"><a name="l06503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d"> 6503</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC1S_0                    ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l06504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe"> 6504</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC1S_1                    ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l06506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e"> 6506</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1FE                     ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l06507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb"> 6507</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1PE                     ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l06509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b"> 6509</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M                      ((uint32_t)0x00010070)            </span></div><div class="line"><a name="l06510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f"> 6510</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M_0                    ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l06511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5"> 6511</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M_1                    ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l06512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b"> 6512</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M_2                    ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l06513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac93dfe7865726bc84363684b9fa01c93"> 6513</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M_3                    ((uint32_t)0x00010000)            </span></div><div class="line"><a name="l06515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba"> 6515</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1CE                     ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l06517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf"> 6517</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC2S                      ((uint32_t)0x00000300)            </span></div><div class="line"><a name="l06518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874"> 6518</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC2S_0                    ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l06519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45"> 6519</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC2S_1                    ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l06521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c"> 6521</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2FE                     ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l06522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370"> 6522</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2PE                     ((uint32_t)0x00000800)            </span></div><div class="line"><a name="l06524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f"> 6524</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M                      ((uint32_t)0x01007000)            </span></div><div class="line"><a name="l06525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c"> 6525</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M_0                    ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l06526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4"> 6526</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M_1                    ((uint32_t)0x00002000)            </span></div><div class="line"><a name="l06527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e"> 6527</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M_2                    ((uint32_t)0x00004000)            </span></div><div class="line"><a name="l06528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4afde805ac7d80768b0e8a94133cc108"> 6528</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M_3                    ((uint32_t)0x01000000)            </span></div><div class="line"><a name="l06530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5"> 6530</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2CE                     ((uint32_t)0x00008000)            </span></div><div class="line"><a name="l06532"></a><span class="lineno"> 6532</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l06533"></a><span class="lineno"> 6533</span>&#160;</div><div class="line"><a name="l06534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72"> 6534</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1PSC                    ((uint32_t)0x0000000C)            </span></div><div class="line"><a name="l06535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d"> 6535</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1PSC_0                  ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l06536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add"> 6536</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1PSC_1                  ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l06538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912"> 6538</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F                      ((uint32_t)0x000000F0)            </span></div><div class="line"><a name="l06539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6"> 6539</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F_0                    ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l06540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84"> 6540</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F_1                    ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l06541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b"> 6541</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F_2                    ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l06542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42"> 6542</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F_3                    ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l06544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d"> 6544</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2PSC                    ((uint32_t)0x00000C00)            </span></div><div class="line"><a name="l06545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223"> 6545</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2PSC_0                  ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l06546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841"> 6546</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2PSC_1                  ((uint32_t)0x00000800)            </span></div><div class="line"><a name="l06548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb"> 6548</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F                      ((uint32_t)0x0000F000)            </span></div><div class="line"><a name="l06549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f"> 6549</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F_0                    ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l06550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd"> 6550</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F_1                    ((uint32_t)0x00002000)            </span></div><div class="line"><a name="l06551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107"> 6551</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F_2                    ((uint32_t)0x00004000)            </span></div><div class="line"><a name="l06552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8"> 6552</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F_3                    ((uint32_t)0x00008000)            </span></div><div class="line"><a name="l06554"></a><span class="lineno"> 6554</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for TIM_CCMR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260"> 6555</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC3S                      ((uint32_t)0x00000003)            </span></div><div class="line"><a name="l06556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0"> 6556</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC3S_0                    ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l06557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc"> 6557</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC3S_1                    ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l06559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba"> 6559</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3FE                     ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l06560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24"> 6560</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3PE                     ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l06562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a"> 6562</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M                      ((uint32_t)0x00010070)            </span></div><div class="line"><a name="l06563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f"> 6563</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M_0                    ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l06564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8"> 6564</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M_1                    ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l06565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5"> 6565</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M_2                    ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l06566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa715c5b88b33870f6f8763f6df5dab4e"> 6566</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M_3                    ((uint32_t)0x00010000)            </span></div><div class="line"><a name="l06568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a"> 6568</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3CE                     ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l06570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048"> 6570</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC4S                      ((uint32_t)0x00000300)            </span></div><div class="line"><a name="l06571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499"> 6571</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC4S_0                    ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l06572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893"> 6572</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC4S_1                    ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l06574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57"> 6574</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4FE                     ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l06575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa"> 6575</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4PE                     ((uint32_t)0x00000800)            </span></div><div class="line"><a name="l06577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b"> 6577</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M                      ((uint32_t)0x01007000)            </span></div><div class="line"><a name="l06578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5"> 6578</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M_0                    ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l06579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af"> 6579</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M_1                    ((uint32_t)0x00002000)            </span></div><div class="line"><a name="l06580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab"> 6580</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M_2                    ((uint32_t)0x00004000)            </span></div><div class="line"><a name="l06581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae00088921276b0185b802397e30e45f6"> 6581</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M_3                    ((uint32_t)0x01000000)            </span></div><div class="line"><a name="l06583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3"> 6583</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4CE                     ((uint32_t)0x00008000)            </span></div><div class="line"><a name="l06585"></a><span class="lineno"> 6585</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l06586"></a><span class="lineno"> 6586</span>&#160;</div><div class="line"><a name="l06587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6"> 6587</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3PSC                    ((uint32_t)0x00000000000C)            </span></div><div class="line"><a name="l06588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c"> 6588</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3PSC_0                  ((uint32_t)0x000000000004)            </span></div><div class="line"><a name="l06589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d"> 6589</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3PSC_1                  ((uint32_t)0x000000000008)            </span></div><div class="line"><a name="l06591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd"> 6591</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F                      ((uint32_t)0x0000000000F0)            </span></div><div class="line"><a name="l06592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061"> 6592</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F_0                    ((uint32_t)0x000000000010)            </span></div><div class="line"><a name="l06593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849"> 6593</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F_1                    ((uint32_t)0x000000000020)            </span></div><div class="line"><a name="l06594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9"> 6594</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F_2                    ((uint32_t)0x000000000040)            </span></div><div class="line"><a name="l06595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b"> 6595</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F_3                    ((uint32_t)0x000000000080)            </span></div><div class="line"><a name="l06597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0"> 6597</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4PSC                    ((uint32_t)0x000000000C00)            </span></div><div class="line"><a name="l06598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4"> 6598</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4PSC_0                  ((uint32_t)0x000000000400)            </span></div><div class="line"><a name="l06599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66"> 6599</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4PSC_1                  ((uint32_t)0x000000000800)            </span></div><div class="line"><a name="l06601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e"> 6601</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F                      ((uint32_t)0x00000000F000)            </span></div><div class="line"><a name="l06602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c"> 6602</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F_0                    ((uint32_t)0x000000001000)            </span></div><div class="line"><a name="l06603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85"> 6603</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F_1                    ((uint32_t)0x000000002000)            </span></div><div class="line"><a name="l06604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c"> 6604</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F_2                    ((uint32_t)0x000000004000)            </span></div><div class="line"><a name="l06605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09"> 6605</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F_3                    ((uint32_t)0x000000008000)            </span></div><div class="line"><a name="l06607"></a><span class="lineno"> 6607</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCER register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937"> 6608</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC1E                       ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l06609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291"> 6609</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC1P                       ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l06610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e"> 6610</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC1NE                      ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l06611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36"> 6611</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC1NP                      ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l06612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c"> 6612</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC2E                       ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l06613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912"> 6613</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC2P                       ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l06614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156"> 6614</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC2NE                      ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l06615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f"> 6615</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC2NP                      ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l06616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f"> 6616</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC3E                       ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l06617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5"> 6617</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC3P                       ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l06618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa"> 6618</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC3NE                      ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l06619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521"> 6619</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC3NP                      ((uint32_t)0x00000800)            </span></div><div class="line"><a name="l06620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621"> 6620</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC4E                       ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l06621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1"> 6621</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC4P                       ((uint32_t)0x00002000)            </span></div><div class="line"><a name="l06622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260"> 6622</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC4NP                      ((uint32_t)0x00008000)            </span></div><div class="line"><a name="l06623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0ee3a244dfa78f27f9e248f142defd0"> 6623</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC5E                       ((uint32_t)0x00010000)            </span></div><div class="line"><a name="l06624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cfe53a9c0e07852a83ec2dd09cbb016"> 6624</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC5P                       ((uint32_t)0x00020000)            </span></div><div class="line"><a name="l06625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga325a9db5038e4031b332099f9a0c990d"> 6625</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC6E                       ((uint32_t)0x00100000)            </span></div><div class="line"><a name="l06626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80cc5355d63f2bcf28a31921e2a165e7"> 6626</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC6P                       ((uint32_t)0x00200000)            </span></div><div class="line"><a name="l06628"></a><span class="lineno"> 6628</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CNT register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc"> 6629</a></span>&#160;<span class="preprocessor">#define  TIM_CNT_CNT                         ((uint32_t)0xFFFFFFFF)            </span></div><div class="line"><a name="l06630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9060f1ca4c5df1ab6e70af699ac71a16"> 6630</a></span>&#160;<span class="preprocessor">#define  TIM_CNT_UIFCPY                      ((uint32_t)0x80000000)            </span></div><div class="line"><a name="l06632"></a><span class="lineno"> 6632</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_PSC register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35"> 6633</a></span>&#160;<span class="preprocessor">#define  TIM_PSC_PSC                         ((uint32_t)0x0000FFFF)            </span></div><div class="line"><a name="l06635"></a><span class="lineno"> 6635</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_ARR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9"> 6636</a></span>&#160;<span class="preprocessor">#define  TIM_ARR_ARR                         ((uint32_t)0xFFFFFFFF)            </span></div><div class="line"><a name="l06638"></a><span class="lineno"> 6638</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_RCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcef8f28580e36cdfda3be1f7561afc7"> 6639</a></span>&#160;<span class="preprocessor">#define  TIM_RCR_REP                         ((uint32_t)0x000000FF)            </span></div><div class="line"><a name="l06641"></a><span class="lineno"> 6641</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0"> 6642</a></span>&#160;<span class="preprocessor">#define  TIM_CCR1_CCR1                       ((uint32_t)0x0000FFFF)            </span></div><div class="line"><a name="l06644"></a><span class="lineno"> 6644</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba"> 6645</a></span>&#160;<span class="preprocessor">#define  TIM_CCR2_CCR2                       ((uint32_t)0x0000FFFF)            </span></div><div class="line"><a name="l06647"></a><span class="lineno"> 6647</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1"> 6648</a></span>&#160;<span class="preprocessor">#define  TIM_CCR3_CCR3                       ((uint32_t)0x0000FFFF)            </span></div><div class="line"><a name="l06650"></a><span class="lineno"> 6650</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca"> 6651</a></span>&#160;<span class="preprocessor">#define  TIM_CCR4_CCR4                       ((uint32_t)0x0000FFFF)            </span></div><div class="line"><a name="l06653"></a><span class="lineno"> 6653</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR5 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57a4e24f3276f4c908874940657dc7e7"> 6654</a></span>&#160;<span class="preprocessor">#define  TIM_CCR5_CCR5                       ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l06655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadce130a8f74c02de0f6e2f8cb0f16b6e"> 6655</a></span>&#160;<span class="preprocessor">#define  TIM_CCR5_GC5C1                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66b51c31aab6f353303cffb10593a027"> 6656</a></span>&#160;<span class="preprocessor">#define  TIM_CCR5_GC5C2                      ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf84ef0edc60a2bb1d724fd28ae522e"> 6657</a></span>&#160;<span class="preprocessor">#define  TIM_CCR5_GC5C3                      ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06659"></a><span class="lineno"> 6659</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR6 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac811f82d51257abd39a3ade0b7e2d990"> 6660</a></span>&#160;<span class="preprocessor">#define  TIM_CCR6_CCR6                       ((uint32_t)0x0000FFFF)            </span></div><div class="line"><a name="l06662"></a><span class="lineno"> 6662</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_BDTR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67"> 6663</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG                        ((uint32_t)0x000000FF)            </span></div><div class="line"><a name="l06664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b575cca31b0e22ef1d5b842aa162bfc"> 6664</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_0                      ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l06665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f33ae1e9b7847a60032a60d0cc7f81d"> 6665</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_1                      ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l06666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f06a132eba960bd6cc972e3580d537c"> 6666</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_2                      ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l06667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7868643a65285fc7132f040c8950f43"> 6667</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_3                      ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l06668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga503b44e30a5fb77c34630d1faca70213"> 6668</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_4                      ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l06669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a12ecb0a8dd21bc164d9a345ea564f"> 6669</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_5                      ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l06670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7d418cbd0db89991522cb6be34a017e"> 6670</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_6                      ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l06671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac945c8bcf5567912a88eb2acee53c45b"> 6671</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_7                      ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l06673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651"> 6673</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_LOCK                       ((uint32_t)0x00000300)            </span></div><div class="line"><a name="l06674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd1736c8172e7cd098bb591264b07bf"> 6674</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_LOCK_0                     ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l06675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756df80ff8c34399435f52dca18e6eee"> 6675</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_LOCK_1                     ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l06677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a"> 6677</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_OSSI                       ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l06678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e"> 6678</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_OSSR                       ((uint32_t)0x00000800)            </span></div><div class="line"><a name="l06679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8"> 6679</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_BKE                        ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l06680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e"> 6680</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_BKP                        ((uint32_t)0x00002000)            </span></div><div class="line"><a name="l06681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509"> 6681</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_AOE                        ((uint32_t)0x00004000)            </span></div><div class="line"><a name="l06682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc"> 6682</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_MOE                        ((uint32_t)0x00008000)            </span></div><div class="line"><a name="l06684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2be17c432a12ce3ec4a79aa380a01b6"> 6684</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_BKF                        ((uint32_t)0x000F0000)            </span></div><div class="line"><a name="l06685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb338853d60dffd23d45fc67b6649705"> 6685</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_BK2F                       ((uint32_t)0x00F00000)            </span></div><div class="line"><a name="l06687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50aff10d1577a94de8c4aa46cd2cbdb5"> 6687</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_BK2E                       ((uint32_t)0x01000000)            </span></div><div class="line"><a name="l06688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94911ade52aef76f5ad41613f9fc9590"> 6688</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_BK2P                       ((uint32_t)0x02000000)            </span></div><div class="line"><a name="l06690"></a><span class="lineno"> 6690</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e"> 6691</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA                         ((uint32_t)0x0000001F)            </span></div><div class="line"><a name="l06692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba"> 6692</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_0                       ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l06693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e"> 6693</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_1                       ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l06694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1"> 6694</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_2                       ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l06695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430"> 6695</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_3                       ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l06696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc"> 6696</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_4                       ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l06698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb"> 6698</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL                         ((uint32_t)0x00001F00)            </span></div><div class="line"><a name="l06699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9"> 6699</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_0                       ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l06700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea"> 6700</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_1                       ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l06701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c"> 6701</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_2                       ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l06702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03"> 6702</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_3                       ((uint32_t)0x00000800)            </span></div><div class="line"><a name="l06703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9"> 6703</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_4                       ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l06705"></a><span class="lineno"> 6705</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DMAR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83"> 6706</a></span>&#160;<span class="preprocessor">#define  TIM_DMAR_DMAB                       ((uint32_t)0x0000FFFF)            </span></div><div class="line"><a name="l06708"></a><span class="lineno"> 6708</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM16_OR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2911a0460dae22a933e359e6863c491f"> 6709</a></span>&#160;<span class="preprocessor">#define TIM16_OR_TI1_RMP                     ((uint32_t)0x000000C0)            </span></div><div class="line"><a name="l06710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6d521da5893da29986d332ecb53c13b"> 6710</a></span>&#160;<span class="preprocessor">#define TIM16_OR_TI1_RMP_0                   ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l06711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4c247c99ce6b8fed75cd05de107a1c6"> 6711</a></span>&#160;<span class="preprocessor">#define TIM16_OR_TI1_RMP_1                   ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l06713"></a><span class="lineno"> 6713</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM1_OR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7ea976aff5c9e2dc8f38567142e03bd"> 6714</a></span>&#160;<span class="preprocessor">#define TIM1_OR_ETR_RMP                      ((uint32_t)0x0000000F)            </span></div><div class="line"><a name="l06715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e3c6c18ca7b9aba1725d5dd94c96b48"> 6715</a></span>&#160;<span class="preprocessor">#define TIM1_OR_ETR_RMP_0                    ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l06716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62869f186d252393c3beb1a9d2170917"> 6716</a></span>&#160;<span class="preprocessor">#define TIM1_OR_ETR_RMP_1                    ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l06717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29c55d9aeb043bd377667862d6092e3a"> 6717</a></span>&#160;<span class="preprocessor">#define TIM1_OR_ETR_RMP_2                    ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l06718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31b33e4e4b4a8def03caa78a39e8ebbf"> 6718</a></span>&#160;<span class="preprocessor">#define TIM1_OR_ETR_RMP_3                    ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l06720"></a><span class="lineno"> 6720</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for TIM_CCMR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1bfc494938e6bc6cecf58fe5200956a"> 6721</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR3_OC5FE                     ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l06722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2efaf0e7c00e772ba4662978f4793666"> 6722</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR3_OC5PE                     ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l06724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9288ac5e548cd27131a8178dbb439148"> 6724</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR3_OC5M                      ((uint32_t)0x00010070)            </span></div><div class="line"><a name="l06725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97fd07a7ae92aa6a6b2566d91cbe32fb"> 6725</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR3_OC5M_0                    ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l06726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba30d9baa5e308b080bc7c0bc20b388"> 6726</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR3_OC5M_1                    ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l06727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc049a5a0b8a82af4416e64229e5a478"> 6727</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR3_OC5M_2                    ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l06728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf78cb1c998cc7cf37399aa471e338ab0"> 6728</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR3_OC5M_3                    ((uint32_t)0x00010000)            </span></div><div class="line"><a name="l06730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9317192d013659f6d1708faeeda26922"> 6730</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR3_OC5CE                     ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l06732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0edb08af3da878d46153477508fbbbf8"> 6732</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR3_OC6FE                     ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l06733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421f1263c2900e4c952424d5cb062476"> 6733</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR3_OC6PE                     ((uint32_t)0x00000800)            </span></div><div class="line"><a name="l06735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41403a6becee1f75d12757fb922559cb"> 6735</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR3_OC6M                      ((uint32_t)0x01007000)            </span></div><div class="line"><a name="l06736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bec0b0b21d7f999ac1296bff0d065ca"> 6736</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR3_OC6M_0                    ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l06737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga918d4cefba958f09580585eb55e0c253"> 6737</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR3_OC6M_1                    ((uint32_t)0x00002000)            </span></div><div class="line"><a name="l06738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7faa4f85b1118969ec7f596ed986cb56"> 6738</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR3_OC6M_2                    ((uint32_t)0x00004000)            </span></div><div class="line"><a name="l06739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff0202c101a1709dbf736a349995e7d1"> 6739</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR3_OC6M_3                    ((uint32_t)0x01000000)            </span></div><div class="line"><a name="l06741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d91bdb4d4c027143628767929f996b9"> 6741</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR3_OC6CE                     ((uint32_t)0x00008000)            </span></div><div class="line"><a name="l06743"></a><span class="lineno"> 6743</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06744"></a><span class="lineno"> 6744</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06745"></a><span class="lineno"> 6745</span>&#160;<span class="comment">/*                          Touch Sensing Controller (TSC)                    */</span></div><div class="line"><a name="l06746"></a><span class="lineno"> 6746</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06747"></a><span class="lineno"> 6747</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l06748"></a><span class="lineno"> 6748</span>&#160;<span class="comment">/*******************  Bit definition for TSC_CR register  *********************/</span></div><div class="line"><a name="l06749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4bed81b0f4bfd6fc705bfd0fcf1b97a"> 6749</a></span>&#160;<span class="preprocessor">#define  TSC_CR_TSCE                         ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l06750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac07da87c403a4cbafed1f4755a8fde2d"> 6750</a></span>&#160;<span class="preprocessor">#define  TSC_CR_START                        ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l06751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade0929fc68617e66ccbfacd72dedcf06"> 6751</a></span>&#160;<span class="preprocessor">#define  TSC_CR_AM                           ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l06752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66cc52adb88fc4b2ce69ad94c3a5c9ad"> 6752</a></span>&#160;<span class="preprocessor">#define  TSC_CR_SYNCPOL                      ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l06753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44583200695245ec9b9ae0ee6a09f3fb"> 6753</a></span>&#160;<span class="preprocessor">#define  TSC_CR_IODEF                        ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l06755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb47d1e1d755553b5c7eb90339a4aea0"> 6755</a></span>&#160;<span class="preprocessor">#define  TSC_CR_MCV                          ((uint32_t)0x000000E0)            </span></div><div class="line"><a name="l06756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae35e6d62c7af6a159fcc04a7a524eff5"> 6756</a></span>&#160;<span class="preprocessor">#define  TSC_CR_MCV_0                        ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l06757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95311743cb5fe9d1037f57edc3666548"> 6757</a></span>&#160;<span class="preprocessor">#define  TSC_CR_MCV_1                        ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l06758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb9a6d5a4a9e02bf3a0ec1af61249e49"> 6758</a></span>&#160;<span class="preprocessor">#define  TSC_CR_MCV_2                        ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l06760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae47718eaf04b8c134760ff95b3b1a2b7"> 6760</a></span>&#160;<span class="preprocessor">#define  TSC_CR_PGPSC                        ((uint32_t)0x00007000)            </span></div><div class="line"><a name="l06761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ce4a4a0c8479093ee5022b4b9b9956e"> 6761</a></span>&#160;<span class="preprocessor">#define  TSC_CR_PGPSC_0                      ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l06762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55e2bfd176fe1ca0ed654bf31abac178"> 6762</a></span>&#160;<span class="preprocessor">#define  TSC_CR_PGPSC_1                      ((uint32_t)0x00002000)            </span></div><div class="line"><a name="l06763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ef6afc810b582aee3a1c03afdf4e35c"> 6763</a></span>&#160;<span class="preprocessor">#define  TSC_CR_PGPSC_2                      ((uint32_t)0x00004000)            </span></div><div class="line"><a name="l06765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa60ca84f13e44db29bcf1770e6973ca"> 6765</a></span>&#160;<span class="preprocessor">#define  TSC_CR_SSPSC                        ((uint32_t)0x00008000)            </span></div><div class="line"><a name="l06766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40821762cfb92e9fbfc34d327df79339"> 6766</a></span>&#160;<span class="preprocessor">#define  TSC_CR_SSE                          ((uint32_t)0x00010000)            </span></div><div class="line"><a name="l06768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga179977791be9b9b3678d4a018af6a2f4"> 6768</a></span>&#160;<span class="preprocessor">#define  TSC_CR_SSD                          ((uint32_t)0x00FE0000)            </span></div><div class="line"><a name="l06769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad25247bd394b2751fa11f7295ab83d10"> 6769</a></span>&#160;<span class="preprocessor">#define  TSC_CR_SSD_0                        ((uint32_t)0x00020000)            </span></div><div class="line"><a name="l06770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82bafb551613ef3b76c1bc6faa175115"> 6770</a></span>&#160;<span class="preprocessor">#define  TSC_CR_SSD_1                        ((uint32_t)0x00040000)            </span></div><div class="line"><a name="l06771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1017ff4525ec7572ca65a1a15e424990"> 6771</a></span>&#160;<span class="preprocessor">#define  TSC_CR_SSD_2                        ((uint32_t)0x00080000)            </span></div><div class="line"><a name="l06772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d0829fda8f696eb7a83436b0381b553"> 6772</a></span>&#160;<span class="preprocessor">#define  TSC_CR_SSD_3                        ((uint32_t)0x00100000)            </span></div><div class="line"><a name="l06773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4be757bc87141e2119bc288de6f3c5ad"> 6773</a></span>&#160;<span class="preprocessor">#define  TSC_CR_SSD_4                        ((uint32_t)0x00200000)            </span></div><div class="line"><a name="l06774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace3c89d8a1a5ce9cbf24077f0d3ea6d6"> 6774</a></span>&#160;<span class="preprocessor">#define  TSC_CR_SSD_5                        ((uint32_t)0x00400000)            </span></div><div class="line"><a name="l06775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02e21a182ce6bf1dfb8b8518df57a70f"> 6775</a></span>&#160;<span class="preprocessor">#define  TSC_CR_SSD_6                        ((uint32_t)0x00800000)            </span></div><div class="line"><a name="l06777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae51200f6ae20bcbd7032e5b574c272e3"> 6777</a></span>&#160;<span class="preprocessor">#define  TSC_CR_CTPL                         ((uint32_t)0x0F000000)            </span></div><div class="line"><a name="l06778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6515fc3649f7e277293ef57a0cf05665"> 6778</a></span>&#160;<span class="preprocessor">#define  TSC_CR_CTPL_0                       ((uint32_t)0x01000000)            </span></div><div class="line"><a name="l06779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacca1c175c904cf2b969bf9d913028361"> 6779</a></span>&#160;<span class="preprocessor">#define  TSC_CR_CTPL_1                       ((uint32_t)0x02000000)            </span></div><div class="line"><a name="l06780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c5fd1edf6e4e89ca7685ea17e12f4c8"> 6780</a></span>&#160;<span class="preprocessor">#define  TSC_CR_CTPL_2                       ((uint32_t)0x04000000)            </span></div><div class="line"><a name="l06781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5fc9b3da235645afd2122f7aa6ca80c"> 6781</a></span>&#160;<span class="preprocessor">#define  TSC_CR_CTPL_3                       ((uint32_t)0x08000000)            </span></div><div class="line"><a name="l06783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga205e829691df257eac92cfcbd52a9234"> 6783</a></span>&#160;<span class="preprocessor">#define  TSC_CR_CTPH                         ((uint32_t)0xF0000000)            </span></div><div class="line"><a name="l06784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dd9e63fcd48bc9a5452938602b038d0"> 6784</a></span>&#160;<span class="preprocessor">#define  TSC_CR_CTPH_0                       ((uint32_t)0x10000000)            </span></div><div class="line"><a name="l06785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25fdddd3bc31aae8a89e5f368a90d2ab"> 6785</a></span>&#160;<span class="preprocessor">#define  TSC_CR_CTPH_1                       ((uint32_t)0x20000000)            </span></div><div class="line"><a name="l06786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c4a6e9a1e320d513b6f790748dda426"> 6786</a></span>&#160;<span class="preprocessor">#define  TSC_CR_CTPH_2                       ((uint32_t)0x40000000)            </span></div><div class="line"><a name="l06787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5145023ed1e724732390a6019ee10f96"> 6787</a></span>&#160;<span class="preprocessor">#define  TSC_CR_CTPH_3                       ((uint32_t)0x80000000)            </span></div><div class="line"><a name="l06789"></a><span class="lineno"> 6789</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TSC_IER register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18609c2bd9f0722e09b7c2a2feb36b98"> 6790</a></span>&#160;<span class="preprocessor">#define  TSC_IER_EOAIE                       ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l06791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41bcb05f4f38c3cc3ee256d70962b503"> 6791</a></span>&#160;<span class="preprocessor">#define  TSC_IER_MCEIE                       ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l06793"></a><span class="lineno"> 6793</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TSC_ICR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga740bad54c77081c9a7bef94b59275dfb"> 6794</a></span>&#160;<span class="preprocessor">#define  TSC_ICR_EOAIC                       ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l06795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68531ebddec02a9850d537e3b301a245"> 6795</a></span>&#160;<span class="preprocessor">#define  TSC_ICR_MCEIC                       ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l06797"></a><span class="lineno"> 6797</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TSC_ISR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9af41466f8ec826c6d53585d7e406c94"> 6798</a></span>&#160;<span class="preprocessor">#define  TSC_ISR_EOAF                        ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l06799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08fce3de6964b2b9701254ceb90a0c9f"> 6799</a></span>&#160;<span class="preprocessor">#define  TSC_ISR_MCEF                        ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l06801"></a><span class="lineno"> 6801</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TSC_IOHCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa25cc0d8b7f3e595bac13268e5e25fc8"> 6802</a></span>&#160;<span class="preprocessor">#define  TSC_IOHCR_G1_IO1                    ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l06803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4147c9618c6eead6c51b414e94ba7da"> 6803</a></span>&#160;<span class="preprocessor">#define  TSC_IOHCR_G1_IO2                    ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l06804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea8f0d29b3ef4e73ac8b2ea96f32d8cd"> 6804</a></span>&#160;<span class="preprocessor">#define  TSC_IOHCR_G1_IO3                    ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l06805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48705b45ecd5fafb8ab7dc71f2da1d5d"> 6805</a></span>&#160;<span class="preprocessor">#define  TSC_IOHCR_G1_IO4                    ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l06806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8681571606b6796f2cd981635559c56"> 6806</a></span>&#160;<span class="preprocessor">#define  TSC_IOHCR_G2_IO1                    ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l06807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga904f727450371d79dd8ac2fd60b56511"> 6807</a></span>&#160;<span class="preprocessor">#define  TSC_IOHCR_G2_IO2                    ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l06808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c5d1e914479c16db0ded6f6bce8459a"> 6808</a></span>&#160;<span class="preprocessor">#define  TSC_IOHCR_G2_IO3                    ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l06809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d7880ae8eb9e743e428b6581fc30cf"> 6809</a></span>&#160;<span class="preprocessor">#define  TSC_IOHCR_G2_IO4                    ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l06810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30e4c08dcf346ac63a2eb8c9116b0e75"> 6810</a></span>&#160;<span class="preprocessor">#define  TSC_IOHCR_G3_IO1                    ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l06811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad88991f11f855f6ccfdb134f00dede16"> 6811</a></span>&#160;<span class="preprocessor">#define  TSC_IOHCR_G3_IO2                    ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l06812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1551f1d9718e48deb700eb4e37f41302"> 6812</a></span>&#160;<span class="preprocessor">#define  TSC_IOHCR_G3_IO3                    ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l06813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f2ba2e5bb73229545925d8be8e2ba16"> 6813</a></span>&#160;<span class="preprocessor">#define  TSC_IOHCR_G3_IO4                    ((uint32_t)0x00000800)            </span></div><div class="line"><a name="l06814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5995a7a9bb38ddd5c2bd187b9f503c9f"> 6814</a></span>&#160;<span class="preprocessor">#define  TSC_IOHCR_G4_IO1                    ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l06815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0d7e1dbd9de1e8bdce07927851a7a72"> 6815</a></span>&#160;<span class="preprocessor">#define  TSC_IOHCR_G4_IO2                    ((uint32_t)0x00002000)            </span></div><div class="line"><a name="l06816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed99725c69d270e2d63070cffc882e33"> 6816</a></span>&#160;<span class="preprocessor">#define  TSC_IOHCR_G4_IO3                    ((uint32_t)0x00004000)            </span></div><div class="line"><a name="l06817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47234ba070241ad44d8220e88df6b3f8"> 6817</a></span>&#160;<span class="preprocessor">#define  TSC_IOHCR_G4_IO4                    ((uint32_t)0x00008000)            </span></div><div class="line"><a name="l06818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga590a418cdb27fd02a4cf121e42e569b2"> 6818</a></span>&#160;<span class="preprocessor">#define  TSC_IOHCR_G5_IO1                    ((uint32_t)0x00010000)            </span></div><div class="line"><a name="l06819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade99d60646e3fa1517f799052a6cd5a6"> 6819</a></span>&#160;<span class="preprocessor">#define  TSC_IOHCR_G5_IO2                    ((uint32_t)0x00020000)            </span></div><div class="line"><a name="l06820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da7c42861ebff9f1368ce0b891cc0aa"> 6820</a></span>&#160;<span class="preprocessor">#define  TSC_IOHCR_G5_IO3                    ((uint32_t)0x00040000)            </span></div><div class="line"><a name="l06821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa38dc0c9e4de280da91030e4546e04bb"> 6821</a></span>&#160;<span class="preprocessor">#define  TSC_IOHCR_G5_IO4                    ((uint32_t)0x00080000)            </span></div><div class="line"><a name="l06822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b5e8601c2751fbfbcb9d09b4e4e3d6f"> 6822</a></span>&#160;<span class="preprocessor">#define  TSC_IOHCR_G6_IO1                    ((uint32_t)0x00100000)            </span></div><div class="line"><a name="l06823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6994edd44c8466c73563ebcecd3c9ab9"> 6823</a></span>&#160;<span class="preprocessor">#define  TSC_IOHCR_G6_IO2                    ((uint32_t)0x00200000)            </span></div><div class="line"><a name="l06824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga508bd77407f2294acef566ec79680f24"> 6824</a></span>&#160;<span class="preprocessor">#define  TSC_IOHCR_G6_IO3                    ((uint32_t)0x00400000)            </span></div><div class="line"><a name="l06825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f2dfee7d77600fda369e454119851b7"> 6825</a></span>&#160;<span class="preprocessor">#define  TSC_IOHCR_G6_IO4                    ((uint32_t)0x00800000)            </span></div><div class="line"><a name="l06826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga084806ce2eeaea2e540a8f8eff7359e8"> 6826</a></span>&#160;<span class="preprocessor">#define  TSC_IOHCR_G7_IO1                    ((uint32_t)0x01000000)            </span></div><div class="line"><a name="l06827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga904ec89e24c54b8899aa2578c38580ce"> 6827</a></span>&#160;<span class="preprocessor">#define  TSC_IOHCR_G7_IO2                    ((uint32_t)0x02000000)            </span></div><div class="line"><a name="l06828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga837cd46add4c630f7d1d335564ecd41c"> 6828</a></span>&#160;<span class="preprocessor">#define  TSC_IOHCR_G7_IO3                    ((uint32_t)0x04000000)            </span></div><div class="line"><a name="l06829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga482cd03a685f379cc1b748f7684ce395"> 6829</a></span>&#160;<span class="preprocessor">#define  TSC_IOHCR_G7_IO4                    ((uint32_t)0x08000000)            </span></div><div class="line"><a name="l06830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf93a44c09f3355e4940679eb7c80a068"> 6830</a></span>&#160;<span class="preprocessor">#define  TSC_IOHCR_G8_IO1                    ((uint32_t)0x10000000)            </span></div><div class="line"><a name="l06831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga172a21291f2b7b2de95004008721f646"> 6831</a></span>&#160;<span class="preprocessor">#define  TSC_IOHCR_G8_IO2                    ((uint32_t)0x20000000)            </span></div><div class="line"><a name="l06832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadaa845a5999eb2ede81a9d5c469a05c1"> 6832</a></span>&#160;<span class="preprocessor">#define  TSC_IOHCR_G8_IO3                    ((uint32_t)0x40000000)            </span></div><div class="line"><a name="l06833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c4a0f449241d88969d59660bbbdac8c"> 6833</a></span>&#160;<span class="preprocessor">#define  TSC_IOHCR_G8_IO4                    ((uint32_t)0x80000000)            </span></div><div class="line"><a name="l06835"></a><span class="lineno"> 6835</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TSC_IOASCR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd82b6899411d6e78512ed519d2c9a7f"> 6836</a></span>&#160;<span class="preprocessor">#define  TSC_IOASCR_G1_IO1                   ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l06837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fefef6a55f39aa48067a1c2524b4a86"> 6837</a></span>&#160;<span class="preprocessor">#define  TSC_IOASCR_G1_IO2                   ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l06838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d8ed0949d6947d14af3673b8df8bbed"> 6838</a></span>&#160;<span class="preprocessor">#define  TSC_IOASCR_G1_IO3                   ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l06839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga315b64a0b36129c0af07aac7d9a074a1"> 6839</a></span>&#160;<span class="preprocessor">#define  TSC_IOASCR_G1_IO4                   ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l06840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddc19a5bdb29490db6f0eb58e38b7e4e"> 6840</a></span>&#160;<span class="preprocessor">#define  TSC_IOASCR_G2_IO1                   ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l06841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79e85f60dd56c94d292afe16e94f5c1f"> 6841</a></span>&#160;<span class="preprocessor">#define  TSC_IOASCR_G2_IO2                   ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l06842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8228c36e743309c19108ec1acd6fa2b"> 6842</a></span>&#160;<span class="preprocessor">#define  TSC_IOASCR_G2_IO3                   ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l06843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a8d38ca46cc18da31ab4251d9600a56"> 6843</a></span>&#160;<span class="preprocessor">#define  TSC_IOASCR_G2_IO4                   ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l06844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee85c71c1ab007caab03b89054d905e7"> 6844</a></span>&#160;<span class="preprocessor">#define  TSC_IOASCR_G3_IO1                   ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l06845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dabef88c6eefffbfe230d2af841ab1a"> 6845</a></span>&#160;<span class="preprocessor">#define  TSC_IOASCR_G3_IO2                   ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l06846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c9bcda9c707d944ae3bc69ff990e0c1"> 6846</a></span>&#160;<span class="preprocessor">#define  TSC_IOASCR_G3_IO3                   ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l06847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b9496dae3ecdea0127cc48ca1f3b9bc"> 6847</a></span>&#160;<span class="preprocessor">#define  TSC_IOASCR_G3_IO4                   ((uint32_t)0x00000800)            </span></div><div class="line"><a name="l06848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf630bc82f376391d7846b34d280abc94"> 6848</a></span>&#160;<span class="preprocessor">#define  TSC_IOASCR_G4_IO1                   ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l06849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac784e0da3d24f283c2d466c1ac100ac7"> 6849</a></span>&#160;<span class="preprocessor">#define  TSC_IOASCR_G4_IO2                   ((uint32_t)0x00002000)            </span></div><div class="line"><a name="l06850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43060d8fa5382ba390da40a1386b93ff"> 6850</a></span>&#160;<span class="preprocessor">#define  TSC_IOASCR_G4_IO3                   ((uint32_t)0x00004000)            </span></div><div class="line"><a name="l06851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd55955f843445f11d1c7d75c024ddaf"> 6851</a></span>&#160;<span class="preprocessor">#define  TSC_IOASCR_G4_IO4                   ((uint32_t)0x00008000)            </span></div><div class="line"><a name="l06852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea67e6299dd4afdd1fbddfb9e810400b"> 6852</a></span>&#160;<span class="preprocessor">#define  TSC_IOASCR_G5_IO1                   ((uint32_t)0x00010000)            </span></div><div class="line"><a name="l06853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac473ea3827fd3b8be7f680e2312c2c7b"> 6853</a></span>&#160;<span class="preprocessor">#define  TSC_IOASCR_G5_IO2                   ((uint32_t)0x00020000)            </span></div><div class="line"><a name="l06854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ead086568ecc51e20d0b7b1854e1cbe"> 6854</a></span>&#160;<span class="preprocessor">#define  TSC_IOASCR_G5_IO3                   ((uint32_t)0x00040000)            </span></div><div class="line"><a name="l06855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf712c84f43d1f00a89d3a351142588cb"> 6855</a></span>&#160;<span class="preprocessor">#define  TSC_IOASCR_G5_IO4                   ((uint32_t)0x00080000)            </span></div><div class="line"><a name="l06856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab57e0cb1a489a65adcece563c1b2b657"> 6856</a></span>&#160;<span class="preprocessor">#define  TSC_IOASCR_G6_IO1                   ((uint32_t)0x00100000)            </span></div><div class="line"><a name="l06857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga486fc83799f0b599a86535ac648f1966"> 6857</a></span>&#160;<span class="preprocessor">#define  TSC_IOASCR_G6_IO2                   ((uint32_t)0x00200000)            </span></div><div class="line"><a name="l06858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13390ab79e7b1b53019e41476648a6cb"> 6858</a></span>&#160;<span class="preprocessor">#define  TSC_IOASCR_G6_IO3                   ((uint32_t)0x00400000)            </span></div><div class="line"><a name="l06859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc48485735d1d84555a9b0f9a2bbf63c"> 6859</a></span>&#160;<span class="preprocessor">#define  TSC_IOASCR_G6_IO4                   ((uint32_t)0x00800000)            </span></div><div class="line"><a name="l06860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafa6583c19f4cccd7408c0640d9a527b"> 6860</a></span>&#160;<span class="preprocessor">#define  TSC_IOASCR_G7_IO1                   ((uint32_t)0x01000000)            </span></div><div class="line"><a name="l06861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f18b8a1325536d2a6b6d4419201a88d"> 6861</a></span>&#160;<span class="preprocessor">#define  TSC_IOASCR_G7_IO2                   ((uint32_t)0x02000000)            </span></div><div class="line"><a name="l06862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81b2a03cdd4a4e1c9698d6b8269c9b0e"> 6862</a></span>&#160;<span class="preprocessor">#define  TSC_IOASCR_G7_IO3                   ((uint32_t)0x04000000)            </span></div><div class="line"><a name="l06863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc37ecf4d213bfe1e6a7eadad1ef712e"> 6863</a></span>&#160;<span class="preprocessor">#define  TSC_IOASCR_G7_IO4                   ((uint32_t)0x08000000)            </span></div><div class="line"><a name="l06864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bcfcacd23e4066b94e96123dfe3550f"> 6864</a></span>&#160;<span class="preprocessor">#define  TSC_IOASCR_G8_IO1                   ((uint32_t)0x10000000)            </span></div><div class="line"><a name="l06865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf488334e8d87ba645f797bcf0f52387b"> 6865</a></span>&#160;<span class="preprocessor">#define  TSC_IOASCR_G8_IO2                   ((uint32_t)0x20000000)            </span></div><div class="line"><a name="l06866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe93979868348844bde9664877060414"> 6866</a></span>&#160;<span class="preprocessor">#define  TSC_IOASCR_G8_IO3                   ((uint32_t)0x40000000)            </span></div><div class="line"><a name="l06867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab85fdad743c240d1d8d0baaaec875298"> 6867</a></span>&#160;<span class="preprocessor">#define  TSC_IOASCR_G8_IO4                   ((uint32_t)0x80000000)            </span></div><div class="line"><a name="l06869"></a><span class="lineno"> 6869</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TSC_IOSCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee7c90514a2b21ef121eb157ee318ba9"> 6870</a></span>&#160;<span class="preprocessor">#define  TSC_IOSCR_G1_IO1                    ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l06871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07a670311bcc0188d80a2836eb58a573"> 6871</a></span>&#160;<span class="preprocessor">#define  TSC_IOSCR_G1_IO2                    ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l06872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ccc80420fa141c83253ec8d0d5d8c75"> 6872</a></span>&#160;<span class="preprocessor">#define  TSC_IOSCR_G1_IO3                    ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l06873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d7a5de5458401ef7f637ac791bd03e"> 6873</a></span>&#160;<span class="preprocessor">#define  TSC_IOSCR_G1_IO4                    ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l06874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2642e94fd0535556cb1214b25ab54e82"> 6874</a></span>&#160;<span class="preprocessor">#define  TSC_IOSCR_G2_IO1                    ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l06875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a7fdcf0810e671eae57b7fa808bb1e1"> 6875</a></span>&#160;<span class="preprocessor">#define  TSC_IOSCR_G2_IO2                    ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l06876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d07ef55b7a38154430c79df3792ef85"> 6876</a></span>&#160;<span class="preprocessor">#define  TSC_IOSCR_G2_IO3                    ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l06877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c5701fea4de413a0446bb50299db78e"> 6877</a></span>&#160;<span class="preprocessor">#define  TSC_IOSCR_G2_IO4                    ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l06878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbd5b56543201db684a3c3cf840fe9b4"> 6878</a></span>&#160;<span class="preprocessor">#define  TSC_IOSCR_G3_IO1                    ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l06879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga521dd998ded4c56b5ae57a3bc7a73969"> 6879</a></span>&#160;<span class="preprocessor">#define  TSC_IOSCR_G3_IO2                    ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l06880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42558ab59e1d8fe5b95d9c9d608926e8"> 6880</a></span>&#160;<span class="preprocessor">#define  TSC_IOSCR_G3_IO3                    ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l06881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fd6be0181629a724bcd0ff9927ef3d8"> 6881</a></span>&#160;<span class="preprocessor">#define  TSC_IOSCR_G3_IO4                    ((uint32_t)0x00000800)            </span></div><div class="line"><a name="l06882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8f14899ff5b049f17080ab4ad73a78e"> 6882</a></span>&#160;<span class="preprocessor">#define  TSC_IOSCR_G4_IO1                    ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l06883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0edd6df22a62893fd06d623eed97818f"> 6883</a></span>&#160;<span class="preprocessor">#define  TSC_IOSCR_G4_IO2                    ((uint32_t)0x00002000)            </span></div><div class="line"><a name="l06884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ce6cc8fb0bbfe02e85987ddf5fa5621"> 6884</a></span>&#160;<span class="preprocessor">#define  TSC_IOSCR_G4_IO3                    ((uint32_t)0x00004000)            </span></div><div class="line"><a name="l06885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56f71a21108c7bdf517abe879ef990cd"> 6885</a></span>&#160;<span class="preprocessor">#define  TSC_IOSCR_G4_IO4                    ((uint32_t)0x00008000)            </span></div><div class="line"><a name="l06886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33091ef62bc05b2f348482a75d545593"> 6886</a></span>&#160;<span class="preprocessor">#define  TSC_IOSCR_G5_IO1                    ((uint32_t)0x00010000)            </span></div><div class="line"><a name="l06887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa10aec0233213b68740bb80772a1930f"> 6887</a></span>&#160;<span class="preprocessor">#define  TSC_IOSCR_G5_IO2                    ((uint32_t)0x00020000)            </span></div><div class="line"><a name="l06888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87ba5a303406fdf8c9fb1bf25e074c0f"> 6888</a></span>&#160;<span class="preprocessor">#define  TSC_IOSCR_G5_IO3                    ((uint32_t)0x00040000)            </span></div><div class="line"><a name="l06889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7cf2c83b88ec100e948aaee0b1c7bb9"> 6889</a></span>&#160;<span class="preprocessor">#define  TSC_IOSCR_G5_IO4                    ((uint32_t)0x00080000)            </span></div><div class="line"><a name="l06890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ed2e2b03e262d35c994f14cfb5f172d"> 6890</a></span>&#160;<span class="preprocessor">#define  TSC_IOSCR_G6_IO1                    ((uint32_t)0x00100000)            </span></div><div class="line"><a name="l06891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f210fae3d97341f2d94e753538a5ef1"> 6891</a></span>&#160;<span class="preprocessor">#define  TSC_IOSCR_G6_IO2                    ((uint32_t)0x00200000)            </span></div><div class="line"><a name="l06892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd96d6ff53e6ab99a00904cc71117022"> 6892</a></span>&#160;<span class="preprocessor">#define  TSC_IOSCR_G6_IO3                    ((uint32_t)0x00400000)            </span></div><div class="line"><a name="l06893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab39c8dcda3f5d1c74ddedbaf709741d5"> 6893</a></span>&#160;<span class="preprocessor">#define  TSC_IOSCR_G6_IO4                    ((uint32_t)0x00800000)            </span></div><div class="line"><a name="l06894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3385f46a99278be65b40c3586ee86c52"> 6894</a></span>&#160;<span class="preprocessor">#define  TSC_IOSCR_G7_IO1                    ((uint32_t)0x01000000)            </span></div><div class="line"><a name="l06895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50b39ba39a76106db42595b8db7c5e4b"> 6895</a></span>&#160;<span class="preprocessor">#define  TSC_IOSCR_G7_IO2                    ((uint32_t)0x02000000)            </span></div><div class="line"><a name="l06896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3de8ce4041a5aab4e1de11ba4bc1aec"> 6896</a></span>&#160;<span class="preprocessor">#define  TSC_IOSCR_G7_IO3                    ((uint32_t)0x04000000)            </span></div><div class="line"><a name="l06897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8a494df48044ec17a5963f05dc22757"> 6897</a></span>&#160;<span class="preprocessor">#define  TSC_IOSCR_G7_IO4                    ((uint32_t)0x08000000)            </span></div><div class="line"><a name="l06898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69d54f4e80ce860f644918a08577125f"> 6898</a></span>&#160;<span class="preprocessor">#define  TSC_IOSCR_G8_IO1                    ((uint32_t)0x10000000)            </span></div><div class="line"><a name="l06899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c0f96e7bbe62fb765286e5af061bd5c"> 6899</a></span>&#160;<span class="preprocessor">#define  TSC_IOSCR_G8_IO2                    ((uint32_t)0x20000000)            </span></div><div class="line"><a name="l06900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf54d34d7bb01be0253b7a38f9a00de76"> 6900</a></span>&#160;<span class="preprocessor">#define  TSC_IOSCR_G8_IO3                    ((uint32_t)0x40000000)            </span></div><div class="line"><a name="l06901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga978a6c0ce3c2748fdd73a015512b33ff"> 6901</a></span>&#160;<span class="preprocessor">#define  TSC_IOSCR_G8_IO4                    ((uint32_t)0x80000000)            </span></div><div class="line"><a name="l06903"></a><span class="lineno"> 6903</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TSC_IOCCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab72b81eebb75e5eb63d86e79e0a230db"> 6904</a></span>&#160;<span class="preprocessor">#define  TSC_IOCCR_G1_IO1                    ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l06905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed313819c3f07d83f966a707e71006a3"> 6905</a></span>&#160;<span class="preprocessor">#define  TSC_IOCCR_G1_IO2                    ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l06906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd978624dad34d428b0588fa6eda6940"> 6906</a></span>&#160;<span class="preprocessor">#define  TSC_IOCCR_G1_IO3                    ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l06907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41c929d5e60d13b71ff1d6745e281c4f"> 6907</a></span>&#160;<span class="preprocessor">#define  TSC_IOCCR_G1_IO4                    ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l06908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5754aa934264634361e0dda64c67f72"> 6908</a></span>&#160;<span class="preprocessor">#define  TSC_IOCCR_G2_IO1                    ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l06909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6bd0a2c23d06434ce49b8271df3c6a5"> 6909</a></span>&#160;<span class="preprocessor">#define  TSC_IOCCR_G2_IO2                    ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l06910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66346940b2e277bb02afb360614a0e8a"> 6910</a></span>&#160;<span class="preprocessor">#define  TSC_IOCCR_G2_IO3                    ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l06911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4078647a88048212fa079fb24dddbbd4"> 6911</a></span>&#160;<span class="preprocessor">#define  TSC_IOCCR_G2_IO4                    ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l06912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga753ebf022dcbf06c303d3bf21eb3518f"> 6912</a></span>&#160;<span class="preprocessor">#define  TSC_IOCCR_G3_IO1                    ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l06913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8c5c738f9eda3f412821c588fc7ca7d"> 6913</a></span>&#160;<span class="preprocessor">#define  TSC_IOCCR_G3_IO2                    ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l06914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ff45a42f7cb42606c71a6e31117e87c"> 6914</a></span>&#160;<span class="preprocessor">#define  TSC_IOCCR_G3_IO3                    ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l06915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f69b350a1c5606bcdbfa92bb5065c29"> 6915</a></span>&#160;<span class="preprocessor">#define  TSC_IOCCR_G3_IO4                    ((uint32_t)0x00000800)            </span></div><div class="line"><a name="l06916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625564916e51f7c314c9697fb846407d"> 6916</a></span>&#160;<span class="preprocessor">#define  TSC_IOCCR_G4_IO1                    ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l06917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3079a52ff10b641604f4a0f6e9feb39"> 6917</a></span>&#160;<span class="preprocessor">#define  TSC_IOCCR_G4_IO2                    ((uint32_t)0x00002000)            </span></div><div class="line"><a name="l06918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc53df7e1044fb53600ae195f2ca2d4b"> 6918</a></span>&#160;<span class="preprocessor">#define  TSC_IOCCR_G4_IO3                    ((uint32_t)0x00004000)            </span></div><div class="line"><a name="l06919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261d0ef6bfce853e8b015cb02968365b"> 6919</a></span>&#160;<span class="preprocessor">#define  TSC_IOCCR_G4_IO4                    ((uint32_t)0x00008000)            </span></div><div class="line"><a name="l06920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7282fe34b896af2a10d956b296d6721e"> 6920</a></span>&#160;<span class="preprocessor">#define  TSC_IOCCR_G5_IO1                    ((uint32_t)0x00010000)            </span></div><div class="line"><a name="l06921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdff67a963895adb140a7097a33d9eb7"> 6921</a></span>&#160;<span class="preprocessor">#define  TSC_IOCCR_G5_IO2                    ((uint32_t)0x00020000)            </span></div><div class="line"><a name="l06922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b69671302430ce7d25ea62c9db1eb7e"> 6922</a></span>&#160;<span class="preprocessor">#define  TSC_IOCCR_G5_IO3                    ((uint32_t)0x00040000)            </span></div><div class="line"><a name="l06923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga246a8e90cd92cdcadbbe9cd6229de582"> 6923</a></span>&#160;<span class="preprocessor">#define  TSC_IOCCR_G5_IO4                    ((uint32_t)0x00080000)            </span></div><div class="line"><a name="l06924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eadf59ed3695683921fe7de6bf95d12"> 6924</a></span>&#160;<span class="preprocessor">#define  TSC_IOCCR_G6_IO1                    ((uint32_t)0x00100000)            </span></div><div class="line"><a name="l06925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ca002c2c5c77326e9f4ede0e6e2ff0"> 6925</a></span>&#160;<span class="preprocessor">#define  TSC_IOCCR_G6_IO2                    ((uint32_t)0x00200000)            </span></div><div class="line"><a name="l06926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeead1322b93830f3d62e940d7240e2f3"> 6926</a></span>&#160;<span class="preprocessor">#define  TSC_IOCCR_G6_IO3                    ((uint32_t)0x00400000)            </span></div><div class="line"><a name="l06927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd5115b9bdeb46a1cf8d3d69ab064d4c"> 6927</a></span>&#160;<span class="preprocessor">#define  TSC_IOCCR_G6_IO4                    ((uint32_t)0x00800000)            </span></div><div class="line"><a name="l06928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadf1cc88082b9e690efa07ebf84f86a6"> 6928</a></span>&#160;<span class="preprocessor">#define  TSC_IOCCR_G7_IO1                    ((uint32_t)0x01000000)            </span></div><div class="line"><a name="l06929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7c9394233e52ad08b5a331878d5f0b8"> 6929</a></span>&#160;<span class="preprocessor">#define  TSC_IOCCR_G7_IO2                    ((uint32_t)0x02000000)            </span></div><div class="line"><a name="l06930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab55ddd0d3ee2fdfca995f82982396ba7"> 6930</a></span>&#160;<span class="preprocessor">#define  TSC_IOCCR_G7_IO3                    ((uint32_t)0x04000000)            </span></div><div class="line"><a name="l06931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a35ca0ae1a952d2058adc0cbed163f4"> 6931</a></span>&#160;<span class="preprocessor">#define  TSC_IOCCR_G7_IO4                    ((uint32_t)0x08000000)            </span></div><div class="line"><a name="l06932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga505d18ed8927c2ef746006682f671344"> 6932</a></span>&#160;<span class="preprocessor">#define  TSC_IOCCR_G8_IO1                    ((uint32_t)0x10000000)            </span></div><div class="line"><a name="l06933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03064c73fd25c29ead1dd1c361a6b911"> 6933</a></span>&#160;<span class="preprocessor">#define  TSC_IOCCR_G8_IO2                    ((uint32_t)0x20000000)            </span></div><div class="line"><a name="l06934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6a8c3cead6d177c759df7f09f2a4152"> 6934</a></span>&#160;<span class="preprocessor">#define  TSC_IOCCR_G8_IO3                    ((uint32_t)0x40000000)            </span></div><div class="line"><a name="l06935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad69b9268364a0c32da12dccc2f33ffac"> 6935</a></span>&#160;<span class="preprocessor">#define  TSC_IOCCR_G8_IO4                    ((uint32_t)0x80000000)            </span></div><div class="line"><a name="l06937"></a><span class="lineno"> 6937</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TSC_IOGCSR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18c3723e70c9f2fd76ee3b077cd6b491"> 6938</a></span>&#160;<span class="preprocessor">#define  TSC_IOGCSR_G1E                      ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l06939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f40198e18f4fda5b1aa9a8c77e67f10"> 6939</a></span>&#160;<span class="preprocessor">#define  TSC_IOGCSR_G2E                      ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l06940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fa19847b92a1cf45e004f0567fe867f"> 6940</a></span>&#160;<span class="preprocessor">#define  TSC_IOGCSR_G3E                      ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l06941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga486b5c9d1448b68e82321c2a06679157"> 6941</a></span>&#160;<span class="preprocessor">#define  TSC_IOGCSR_G4E                      ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l06942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c0350f2951a8932f68644cc46e0768b"> 6942</a></span>&#160;<span class="preprocessor">#define  TSC_IOGCSR_G5E                      ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l06943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31fa42d25ae9646ec8a0d6a53023ffff"> 6943</a></span>&#160;<span class="preprocessor">#define  TSC_IOGCSR_G6E                      ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l06944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15d928b53c999dd82c372e340e369402"> 6944</a></span>&#160;<span class="preprocessor">#define  TSC_IOGCSR_G7E                      ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l06945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9736702559c92cf102b195cb85737431"> 6945</a></span>&#160;<span class="preprocessor">#define  TSC_IOGCSR_G8E                      ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l06946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86fdc03c565bec02f1f5e32c5df65459"> 6946</a></span>&#160;<span class="preprocessor">#define  TSC_IOGCSR_G1S                      ((uint32_t)0x00010000)            </span></div><div class="line"><a name="l06947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaabb77752f29df4122ed3e7d146ecfbd"> 6947</a></span>&#160;<span class="preprocessor">#define  TSC_IOGCSR_G2S                      ((uint32_t)0x00020000)            </span></div><div class="line"><a name="l06948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0efba4a5e486fb9085528cebfa27d93"> 6948</a></span>&#160;<span class="preprocessor">#define  TSC_IOGCSR_G3S                      ((uint32_t)0x00040000)            </span></div><div class="line"><a name="l06949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2430ab8b88a76cf62aced0c8bb1efd9a"> 6949</a></span>&#160;<span class="preprocessor">#define  TSC_IOGCSR_G4S                      ((uint32_t)0x00080000)            </span></div><div class="line"><a name="l06950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86780b4dc1a9d63b9bafb358ee0e87ed"> 6950</a></span>&#160;<span class="preprocessor">#define  TSC_IOGCSR_G5S                      ((uint32_t)0x00100000)            </span></div><div class="line"><a name="l06951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf71d10228aa7a2440394403cf31f5519"> 6951</a></span>&#160;<span class="preprocessor">#define  TSC_IOGCSR_G6S                      ((uint32_t)0x00200000)            </span></div><div class="line"><a name="l06952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03a59bde1aa432fbae77923c67cd9eb2"> 6952</a></span>&#160;<span class="preprocessor">#define  TSC_IOGCSR_G7S                      ((uint32_t)0x00400000)            </span></div><div class="line"><a name="l06953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2291afe0635f467c88e0b364304f159"> 6953</a></span>&#160;<span class="preprocessor">#define  TSC_IOGCSR_G8S                      ((uint32_t)0x00800000)            </span></div><div class="line"><a name="l06955"></a><span class="lineno"> 6955</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TSC_IOGXCR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38399b5dcfbab2a1766fd39be2f35b8d"> 6956</a></span>&#160;<span class="preprocessor">#define  TSC_IOGXCR_CNT                      ((uint32_t)0x00003FFF)            </span></div><div class="line"><a name="l06958"></a><span class="lineno"> 6958</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06959"></a><span class="lineno"> 6959</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06960"></a><span class="lineno"> 6960</span>&#160;<span class="comment">/*      Universal Synchronous Asynchronous Receiver Transmitter (USART)       */</span></div><div class="line"><a name="l06961"></a><span class="lineno"> 6961</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06962"></a><span class="lineno"> 6962</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l06963"></a><span class="lineno"> 6963</span>&#160;<span class="comment">/******************  Bit definition for USART_CR1 register  *******************/</span></div><div class="line"><a name="l06964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947"> 6964</a></span>&#160;<span class="preprocessor">#define  USART_CR1_UE                        ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l06965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bf035f3a6674183945975fdda9e5d3a"> 6965</a></span>&#160;<span class="preprocessor">#define  USART_CR1_UESM                      ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l06966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb"> 6966</a></span>&#160;<span class="preprocessor">#define  USART_CR1_RE                        ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l06967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622"> 6967</a></span>&#160;<span class="preprocessor">#define  USART_CR1_TE                        ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l06968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8"> 6968</a></span>&#160;<span class="preprocessor">#define  USART_CR1_IDLEIE                    ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l06969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04"> 6969</a></span>&#160;<span class="preprocessor">#define  USART_CR1_RXNEIE                    ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l06970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e"> 6970</a></span>&#160;<span class="preprocessor">#define  USART_CR1_TCIE                      ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l06971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9"> 6971</a></span>&#160;<span class="preprocessor">#define  USART_CR1_TXEIE                     ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l06972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875"> 6972</a></span>&#160;<span class="preprocessor">#define  USART_CR1_PEIE                      ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l06973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe"> 6973</a></span>&#160;<span class="preprocessor">#define  USART_CR1_PS                        ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l06974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074"> 6974</a></span>&#160;<span class="preprocessor">#define  USART_CR1_PCE                       ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l06975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d"> 6975</a></span>&#160;<span class="preprocessor">#define  USART_CR1_WAKE                      ((uint32_t)0x00000800)            </span></div><div class="line"><a name="l06976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf15ab248c1ff14e344bf95a494c3ad8"> 6976</a></span>&#160;<span class="preprocessor">#define  USART_CR1_M0                        ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l06977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ae32b0c22f90fa8295d2ed96c2fd54d"> 6977</a></span>&#160;<span class="preprocessor">#define  USART_CR1_MME                       ((uint32_t)0x00002000)            </span></div><div class="line"><a name="l06978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac6e25c121fc78142f8866809bc98aaa"> 6978</a></span>&#160;<span class="preprocessor">#define  USART_CR1_CMIE                      ((uint32_t)0x00004000)            </span></div><div class="line"><a name="l06979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2"> 6979</a></span>&#160;<span class="preprocessor">#define  USART_CR1_OVER8                     ((uint32_t)0x00008000)            </span></div><div class="line"><a name="l06980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2d95af966e08146e1172c4b828bda38"> 6980</a></span>&#160;<span class="preprocessor">#define  USART_CR1_DEDT                      ((uint32_t)0x001F0000)            </span></div><div class="line"><a name="l06981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01b664114104da4e943d96b59ba37142"> 6981</a></span>&#160;<span class="preprocessor">#define  USART_CR1_DEDT_0                    ((uint32_t)0x00010000)            </span></div><div class="line"><a name="l06982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9691b8bc3d8dcc892379bf7d920b6396"> 6982</a></span>&#160;<span class="preprocessor">#define  USART_CR1_DEDT_1                    ((uint32_t)0x00020000)            </span></div><div class="line"><a name="l06983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeafaf7f6ddcceffd20558f162dd9c8e1"> 6983</a></span>&#160;<span class="preprocessor">#define  USART_CR1_DEDT_2                    ((uint32_t)0x00040000)            </span></div><div class="line"><a name="l06984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe2670a86aa9a616ff375b6930ffa70b"> 6984</a></span>&#160;<span class="preprocessor">#define  USART_CR1_DEDT_3                    ((uint32_t)0x00080000)            </span></div><div class="line"><a name="l06985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa005f970098bde194883b57529b0d306"> 6985</a></span>&#160;<span class="preprocessor">#define  USART_CR1_DEDT_4                    ((uint32_t)0x00100000)            </span></div><div class="line"><a name="l06986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bdc2e80e4545996ecb5901915d13e28"> 6986</a></span>&#160;<span class="preprocessor">#define  USART_CR1_DEAT                      ((uint32_t)0x03E00000)            </span></div><div class="line"><a name="l06987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3c5a5427a9d6f31a4dff944079379c3"> 6987</a></span>&#160;<span class="preprocessor">#define  USART_CR1_DEAT_0                    ((uint32_t)0x00200000)            </span></div><div class="line"><a name="l06988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga915c67729309721386a3211e7ef9c097"> 6988</a></span>&#160;<span class="preprocessor">#define  USART_CR1_DEAT_1                    ((uint32_t)0x00400000)            </span></div><div class="line"><a name="l06989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37334305484b5177eb2b0c0fbd38f333"> 6989</a></span>&#160;<span class="preprocessor">#define  USART_CR1_DEAT_2                    ((uint32_t)0x00800000)            </span></div><div class="line"><a name="l06990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad9044f6093b026dae8651416935dd2a"> 6990</a></span>&#160;<span class="preprocessor">#define  USART_CR1_DEAT_3                    ((uint32_t)0x01000000)            </span></div><div class="line"><a name="l06991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21679d47bc5412b3ff3821da03d3695e"> 6991</a></span>&#160;<span class="preprocessor">#define  USART_CR1_DEAT_4                    ((uint32_t)0x02000000)            </span></div><div class="line"><a name="l06992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfe55005a97f8ea7ca8e630e6c08912d"> 6992</a></span>&#160;<span class="preprocessor">#define  USART_CR1_RTOIE                     ((uint32_t)0x04000000)            </span></div><div class="line"><a name="l06993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae527749fded038f642974711b1d53ba3"> 6993</a></span>&#160;<span class="preprocessor">#define  USART_CR1_EOBIE                     ((uint32_t)0x08000000)            </span></div><div class="line"><a name="l06994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae19a4c9577dfb1569cf6f564fe6c4949"> 6994</a></span>&#160;<span class="preprocessor">#define  USART_CR1_M1                        ((uint32_t)0x10000000)            </span></div><div class="line"><a name="l06995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2"> 6995</a></span>&#160;<span class="preprocessor">#define  USART_CR1_M                         ((uint32_t)0x10001000)            </span></div><div class="line"><a name="l06997"></a><span class="lineno"> 6997</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d8588feb26d8b36054a060d6b691823"> 6998</a></span>&#160;<span class="preprocessor">#define  USART_CR2_ADDM7                     ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l06999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed"> 6999</a></span>&#160;<span class="preprocessor">#define  USART_CR2_LBDL                      ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l07000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4"> 7000</a></span>&#160;<span class="preprocessor">#define  USART_CR2_LBDIE                     ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l07001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e"> 7001</a></span>&#160;<span class="preprocessor">#define  USART_CR2_LBCL                      ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l07002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb"> 7002</a></span>&#160;<span class="preprocessor">#define  USART_CR2_CPHA                      ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l07003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68"> 7003</a></span>&#160;<span class="preprocessor">#define  USART_CR2_CPOL                      ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l07004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853"> 7004</a></span>&#160;<span class="preprocessor">#define  USART_CR2_CLKEN                     ((uint32_t)0x00000800)            </span></div><div class="line"><a name="l07005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6"> 7005</a></span>&#160;<span class="preprocessor">#define  USART_CR2_STOP                      ((uint32_t)0x00003000)            </span></div><div class="line"><a name="l07006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61"> 7006</a></span>&#160;<span class="preprocessor">#define  USART_CR2_STOP_0                    ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l07007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b"> 7007</a></span>&#160;<span class="preprocessor">#define  USART_CR2_STOP_1                    ((uint32_t)0x00002000)            </span></div><div class="line"><a name="l07008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef"> 7008</a></span>&#160;<span class="preprocessor">#define  USART_CR2_LINEN                     ((uint32_t)0x00004000)            </span></div><div class="line"><a name="l07009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aecba5721df1c1adb6d0264625accad"> 7009</a></span>&#160;<span class="preprocessor">#define  USART_CR2_SWAP                      ((uint32_t)0x00008000)            </span></div><div class="line"><a name="l07010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafff10115e1adb07c00f42627cedf01e5"> 7010</a></span>&#160;<span class="preprocessor">#define  USART_CR2_RXINV                     ((uint32_t)0x00010000)            </span></div><div class="line"><a name="l07011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc2ad93cdc6d8f138f455a2fb671a211"> 7011</a></span>&#160;<span class="preprocessor">#define  USART_CR2_TXINV                     ((uint32_t)0x00020000)            </span></div><div class="line"><a name="l07012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f743bbd3df209bd1d434b17e08a78fe"> 7012</a></span>&#160;<span class="preprocessor">#define  USART_CR2_DATAINV                   ((uint32_t)0x00040000)            </span></div><div class="line"><a name="l07013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7342ab16574cebf157aa885a79986812"> 7013</a></span>&#160;<span class="preprocessor">#define  USART_CR2_MSBFIRST                  ((uint32_t)0x00080000)            </span></div><div class="line"><a name="l07014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa290a89959d43fecf43f89d66123a0a"> 7014</a></span>&#160;<span class="preprocessor">#define  USART_CR2_ABREN                     ((uint32_t)0x00100000)            </span></div><div class="line"><a name="l07015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b0a61926b32b1bbe136944c4133d2be"> 7015</a></span>&#160;<span class="preprocessor">#define  USART_CR2_ABRMODE                   ((uint32_t)0x00600000)            </span></div><div class="line"><a name="l07016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74a9e3740bd087f5170c58b85bc4e689"> 7016</a></span>&#160;<span class="preprocessor">#define  USART_CR2_ABRMODE_0                 ((uint32_t)0x00200000)            </span></div><div class="line"><a name="l07017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac439d0281ee2e6f20261076a50314cff"> 7017</a></span>&#160;<span class="preprocessor">#define  USART_CR2_ABRMODE_1                 ((uint32_t)0x00400000)            </span></div><div class="line"><a name="l07018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab89524eda63950f55bc47208a66b7dca"> 7018</a></span>&#160;<span class="preprocessor">#define  USART_CR2_RTOEN                     ((uint32_t)0x00800000)            </span></div><div class="line"><a name="l07019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3"> 7019</a></span>&#160;<span class="preprocessor">#define  USART_CR2_ADD                       ((uint32_t)0xFF000000)            </span></div><div class="line"><a name="l07021"></a><span class="lineno"> 7021</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0"> 7022</a></span>&#160;<span class="preprocessor">#define  USART_CR3_EIE                       ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l07023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd"> 7023</a></span>&#160;<span class="preprocessor">#define  USART_CR3_IREN                      ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l07024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80"> 7024</a></span>&#160;<span class="preprocessor">#define  USART_CR3_IRLP                      ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l07025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01"> 7025</a></span>&#160;<span class="preprocessor">#define  USART_CR3_HDSEL                     ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l07026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c"> 7026</a></span>&#160;<span class="preprocessor">#define  USART_CR3_NACK                      ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l07027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27"> 7027</a></span>&#160;<span class="preprocessor">#define  USART_CR3_SCEN                      ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l07028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a"> 7028</a></span>&#160;<span class="preprocessor">#define  USART_CR3_DMAR                      ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l07029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993"> 7029</a></span>&#160;<span class="preprocessor">#define  USART_CR3_DMAT                      ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l07030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2"> 7030</a></span>&#160;<span class="preprocessor">#define  USART_CR3_RTSE                      ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l07031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265"> 7031</a></span>&#160;<span class="preprocessor">#define  USART_CR3_CTSE                      ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l07032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90"> 7032</a></span>&#160;<span class="preprocessor">#define  USART_CR3_CTSIE                     ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l07033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826"> 7033</a></span>&#160;<span class="preprocessor">#define  USART_CR3_ONEBIT                    ((uint32_t)0x00000800)            </span></div><div class="line"><a name="l07034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33d63c7953788124179cd18a8890a91a"> 7034</a></span>&#160;<span class="preprocessor">#define  USART_CR3_OVRDIS                    ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l07035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1f1b53b09336e82958755747853a753"> 7035</a></span>&#160;<span class="preprocessor">#define  USART_CR3_DDRE                      ((uint32_t)0x00002000)            </span></div><div class="line"><a name="l07036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd65f9fd10ee8e99db1118828deb0441"> 7036</a></span>&#160;<span class="preprocessor">#define  USART_CR3_DEM                       ((uint32_t)0x00004000)            </span></div><div class="line"><a name="l07037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2000c42015289291da1c58fe27800d64"> 7037</a></span>&#160;<span class="preprocessor">#define  USART_CR3_DEP                       ((uint32_t)0x00008000)            </span></div><div class="line"><a name="l07038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac63401e737dd8c4ac061a67e092fbece"> 7038</a></span>&#160;<span class="preprocessor">#define  USART_CR3_SCARCNT                   ((uint32_t)0x000E0000)            </span></div><div class="line"><a name="l07039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab41fee0ce74f648c1da1bdf5afb0f88e"> 7039</a></span>&#160;<span class="preprocessor">#define  USART_CR3_SCARCNT_0                 ((uint32_t)0x00020000)            </span></div><div class="line"><a name="l07040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga236904fec78373f4fa02948bbf1db56a"> 7040</a></span>&#160;<span class="preprocessor">#define  USART_CR3_SCARCNT_1                 ((uint32_t)0x00040000)            </span></div><div class="line"><a name="l07041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81fd59d184128d73b8b82d249614cb27"> 7041</a></span>&#160;<span class="preprocessor">#define  USART_CR3_SCARCNT_2                 ((uint32_t)0x00080000)            </span></div><div class="line"><a name="l07042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76d102b464f15cbe18b0d83b61150293"> 7042</a></span>&#160;<span class="preprocessor">#define  USART_CR3_WUS                       ((uint32_t)0x00300000)            </span></div><div class="line"><a name="l07043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37cfcb3873910e786d2ead7e7d4fb6bf"> 7043</a></span>&#160;<span class="preprocessor">#define  USART_CR3_WUS_0                     ((uint32_t)0x00100000)            </span></div><div class="line"><a name="l07044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3187bcba3c2e213f8a0523aa02837b32"> 7044</a></span>&#160;<span class="preprocessor">#define  USART_CR3_WUS_1                     ((uint32_t)0x00200000)            </span></div><div class="line"><a name="l07045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8006ca5d160f9805977f2c77f146a75c"> 7045</a></span>&#160;<span class="preprocessor">#define  USART_CR3_WUFIE                     ((uint32_t)0x00400000)            </span></div><div class="line"><a name="l07047"></a><span class="lineno"> 7047</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_BRR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d7dd57632bcc0f7f3b635da39b4be3e"> 7048</a></span>&#160;<span class="preprocessor">#define  USART_BRR_DIV_FRACTION              ((uint32_t)0x0000000F)            </span></div><div class="line"><a name="l07049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2"> 7049</a></span>&#160;<span class="preprocessor">#define  USART_BRR_DIV_MANTISSA              ((uint32_t)0x0000FFF0)            </span></div><div class="line"><a name="l07051"></a><span class="lineno"> 7051</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_GTPR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203"> 7052</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC                      ((uint32_t)0x000000FF)            </span></div><div class="line"><a name="l07053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b"> 7053</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_GT                       ((uint32_t)0x0000FF00)            </span></div><div class="line"><a name="l07056"></a><span class="lineno"> 7056</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_RTOR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f6cdc5aefbbb5959a978588c1a6047e"> 7057</a></span>&#160;<span class="preprocessor">#define  USART_RTOR_RTO                      ((uint32_t)0x00FFFFFF)            </span></div><div class="line"><a name="l07058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14f65309076ce671d0efac5265eb276d"> 7058</a></span>&#160;<span class="preprocessor">#define  USART_RTOR_BLEN                     ((uint32_t)0xFF000000)            </span></div><div class="line"><a name="l07060"></a><span class="lineno"> 7060</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_RQR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad261e1474dfb5329b5520e22790b026b"> 7061</a></span>&#160;<span class="preprocessor">#define  USART_RQR_ABRRQ                     ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l07062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d1a36c6b492c425b4e5cc94d983ecf1"> 7062</a></span>&#160;<span class="preprocessor">#define  USART_RQR_SBKRQ                     ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l07063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aae0f4fb0a74822ce212ea7d9b8463a"> 7063</a></span>&#160;<span class="preprocessor">#define  USART_RQR_MMRQ                      ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l07064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b148ee7c697bbcf836648063613612a"> 7064</a></span>&#160;<span class="preprocessor">#define  USART_RQR_RXFRQ                     ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l07065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa40d2e52b5955b30c9399eb3dec769e8"> 7065</a></span>&#160;<span class="preprocessor">#define  USART_RQR_TXFRQ                     ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l07067"></a><span class="lineno"> 7067</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_ISR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa10e69d231b67d698ab59db3d338baa6"> 7068</a></span>&#160;<span class="preprocessor">#define  USART_ISR_PE                        ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l07069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27cc4dfb6d5e817a69c80471b87deb4b"> 7069</a></span>&#160;<span class="preprocessor">#define  USART_ISR_FE                        ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l07070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09c7d19477a091689f50bd0ef5b6a3d8"> 7070</a></span>&#160;<span class="preprocessor">#define  USART_ISR_NE                        ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l07071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e5b4a08e3655bed8ec3022947cfc542"> 7071</a></span>&#160;<span class="preprocessor">#define  USART_ISR_ORE                       ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l07072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacee745b19e0a6073280d234fdc96e627"> 7072</a></span>&#160;<span class="preprocessor">#define  USART_ISR_IDLE                      ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l07073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39da7549976e5a5c91deff40e6044f03"> 7073</a></span>&#160;<span class="preprocessor">#define  USART_ISR_RXNE                      ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l07074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa41e8667b30453a6b966aded9f5e8cbb"> 7074</a></span>&#160;<span class="preprocessor">#define  USART_ISR_TC                        ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l07075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab59be9f02a6e304a82da3e298c6a72ab"> 7075</a></span>&#160;<span class="preprocessor">#define  USART_ISR_TXE                       ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l07076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf00a820cca1d3bb31f9f4f602f070c44"> 7076</a></span>&#160;<span class="preprocessor">#define  USART_ISR_LBDF                      ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l07077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fb259765d41183dc3c5fd36831358d1"> 7077</a></span>&#160;<span class="preprocessor">#define  USART_ISR_CTSIF                     ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l07078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89131b07184422c83fda07ca20d4ce4c"> 7078</a></span>&#160;<span class="preprocessor">#define  USART_ISR_CTS                       ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l07079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09f8a368294fb6a5c47de1193484f3b8"> 7079</a></span>&#160;<span class="preprocessor">#define  USART_ISR_RTOF                      ((uint32_t)0x00000800)            </span></div><div class="line"><a name="l07080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32ba49f7fad9ab499c6f2a1a1780c904"> 7080</a></span>&#160;<span class="preprocessor">#define  USART_ISR_EOBF                      ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l07081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae762a0bed3b7ecde26377eccd40d1e10"> 7081</a></span>&#160;<span class="preprocessor">#define  USART_ISR_ABRE                      ((uint32_t)0x00004000)            </span></div><div class="line"><a name="l07082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbbfac6c1ba908d265572184b02daed2"> 7082</a></span>&#160;<span class="preprocessor">#define  USART_ISR_ABRF                      ((uint32_t)0x00008000)            </span></div><div class="line"><a name="l07083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb7fb858e7f0dec99740570ecfb922cc"> 7083</a></span>&#160;<span class="preprocessor">#define  USART_ISR_BUSY                      ((uint32_t)0x00010000)            </span></div><div class="line"><a name="l07084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8199e4dab14311318c87b77ef758c2f9"> 7084</a></span>&#160;<span class="preprocessor">#define  USART_ISR_CMF                       ((uint32_t)0x00020000)            </span></div><div class="line"><a name="l07085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74aecf8406973a8fd5c02615d8a7b2d1"> 7085</a></span>&#160;<span class="preprocessor">#define  USART_ISR_SBKF                      ((uint32_t)0x00040000)            </span></div><div class="line"><a name="l07086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0df19201dd47f3bd43954621c88ef4a3"> 7086</a></span>&#160;<span class="preprocessor">#define  USART_ISR_RWU                       ((uint32_t)0x00080000)            </span></div><div class="line"><a name="l07087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ea420fd72b3f22e3ae5c22242c6b72"> 7087</a></span>&#160;<span class="preprocessor">#define  USART_ISR_WUF                       ((uint32_t)0x00100000)            </span></div><div class="line"><a name="l07088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1433ae77d20ec6da645117cde536f81"> 7088</a></span>&#160;<span class="preprocessor">#define  USART_ISR_TEACK                     ((uint32_t)0x00200000)            </span></div><div class="line"><a name="l07089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa513c61dd111de0945d8dd0778e70ad5"> 7089</a></span>&#160;<span class="preprocessor">#define  USART_ISR_REACK                     ((uint32_t)0x00400000)            </span></div><div class="line"><a name="l07091"></a><span class="lineno"> 7091</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_ICR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga404185136eb68f679e82e0187d66e411"> 7092</a></span>&#160;<span class="preprocessor">#define  USART_ICR_PECF                      ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l07093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8400b4500c41800e5f18fc7291a64c9f"> 7093</a></span>&#160;<span class="preprocessor">#define  USART_ICR_FECF                      ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l07094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad50b0d2460df1cbddd9576c2f4637312"> 7094</a></span>&#160;<span class="preprocessor">#define  USART_ICR_NCF                       ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l07095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga375f76b0670ffeb5d2691592d9e7c422"> 7095</a></span>&#160;<span class="preprocessor">#define  USART_ICR_ORECF                     ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l07096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d4d7675c0d36ce4347c3509d27c0760"> 7096</a></span>&#160;<span class="preprocessor">#define  USART_ICR_IDLECF                    ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l07097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf92ea54425a962dde662b10b61d0250"> 7097</a></span>&#160;<span class="preprocessor">#define  USART_ICR_TCCF                      ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l07098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae7d1bc407d9e4168d7059043fe8e50f"> 7098</a></span>&#160;<span class="preprocessor">#define  USART_ICR_LBDCF                     ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l07099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a630d4a5e4ce10ad6fdb9da47126f4f"> 7099</a></span>&#160;<span class="preprocessor">#define  USART_ICR_CTSCF                     ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l07100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d2a589246fecc7a05607c22ea7e7ee3"> 7100</a></span>&#160;<span class="preprocessor">#define  USART_ICR_RTOCF                     ((uint32_t)0x00000800)            </span></div><div class="line"><a name="l07101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42bb71b7141c9fe56a06377a0071b616"> 7101</a></span>&#160;<span class="preprocessor">#define  USART_ICR_EOBCF                     ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l07102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5478360c2639166c4d645b64cbf371be"> 7102</a></span>&#160;<span class="preprocessor">#define  USART_ICR_CMCF                      ((uint32_t)0x00020000)            </span></div><div class="line"><a name="l07103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0526db5696016ae784e46b80027044fa"> 7103</a></span>&#160;<span class="preprocessor">#define  USART_ICR_WUCF                      ((uint32_t)0x00100000)            </span></div><div class="line"><a name="l07105"></a><span class="lineno"> 7105</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_RDR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec1e63e26cd15479d01a5f13991e1184"> 7106</a></span>&#160;<span class="preprocessor">#define  USART_RDR_RDR                       ((uint32_t)0x000001FF)            </span></div><div class="line"><a name="l07108"></a><span class="lineno"> 7108</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_TDR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab55732f51dc738c19c3d5b6d6d9d081"> 7109</a></span>&#160;<span class="preprocessor">#define  USART_TDR_TDR                       ((uint32_t)0x000001FF)            </span></div><div class="line"><a name="l07111"></a><span class="lineno"> 7111</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07112"></a><span class="lineno"> 7112</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07113"></a><span class="lineno"> 7113</span>&#160;<span class="comment">/*                            Window WATCHDOG                                 */</span></div><div class="line"><a name="l07114"></a><span class="lineno"> 7114</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07115"></a><span class="lineno"> 7115</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07116"></a><span class="lineno"> 7116</span>&#160;<span class="comment">/*******************  Bit definition for WWDG_CR register  ********************/</span></div><div class="line"><a name="l07117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70"> 7117</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T                           ((uint32_t)0x0000007F)        </span></div><div class="line"><a name="l07118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d510237467b8e10ca1001574671ad8e"> 7118</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T0                          ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l07119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed4b5d3f4d2e0540058fd2253a8feb95"> 7119</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T1                          ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l07120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4e9559da387f10bac2dc8ab0d4f6e6c"> 7120</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T2                          ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l07121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1e344f4a12c60e57cb643511379b261"> 7121</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T3                          ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l07122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1f89d17eb4b3bb1b67c2b0185061e45"> 7122</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T4                          ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l07123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc9870e0e3a5c171b9c1db817afcf0ee"> 7123</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T5                          ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l07124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3a493575c9a7c6006a3af9d13399268"> 7124</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T6                          ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l07126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f"> 7126</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_WDGA                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l07128"></a><span class="lineno"> 7128</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for WWDG_CFR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9"> 7129</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W                          ((uint32_t)0x0000007F)        </span></div><div class="line"><a name="l07130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae37e08098d003f44eb8770a9d9bd40d0"> 7130</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W0                         ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l07131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga698b68239773862647ef5f9d963b80c4"> 7131</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W1                         ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l07132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166845425e89d01552bac0baeec686d9"> 7132</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W2                         ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l07133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga344253edc9710aa6db6047b76cce723b"> 7133</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W3                         ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l07134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec3a0817a2dcde78414d02c0cb5d201d"> 7134</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W4                         ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l07135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8032c21626b10fcf5cd8ad36bc051663"> 7135</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W5                         ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l07136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga106cdb96da03ce192628f54cefcbec2f"> 7136</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W6                         ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l07138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638"> 7138</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB                      ((uint32_t)0x00000180)        </span></div><div class="line"><a name="l07139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4858525604534e493b8a09e0b04ace61"> 7139</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB0                     ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l07140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d53e6fa74c43522ebacd6dd6f450d33"> 7140</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB1                     ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l07142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9"> 7142</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_EWI                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l07144"></a><span class="lineno"> 7144</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for WWDG_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69"> 7145</a></span>&#160;<span class="preprocessor">#define  WWDG_SR_EWIF                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l07159"></a><span class="lineno"> 7159</span>&#160;<span class="preprocessor"></span><span class="comment">/****************************** ADC Instances *********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07160"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga2204b62b378bcf08b3b9006c184c7c23"> 7160</a></span>&#160;<span class="preprocessor">#define IS_ADC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) || \</span></div><div class="line"><a name="l07161"></a><span class="lineno"> 7161</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == ADC2))</span></div><div class="line"><a name="l07162"></a><span class="lineno"> 7162</span>&#160;</div><div class="line"><a name="l07163"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga26b4e299ac54d09082645a70f889c143"> 7163</a></span>&#160;<span class="preprocessor">#define IS_ADC_MULTIMODE_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == ADC1))</span></div><div class="line"><a name="l07164"></a><span class="lineno"> 7164</span>&#160;</div><div class="line"><a name="l07165"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gad8a5831c786b6b265531b890a194cbe2"> 7165</a></span>&#160;<span class="preprocessor">#define IS_ADC_COMMON_INSTANCE(INSTANCE) (((INSTANCE) == ADC1_2_COMMON))</span></div><div class="line"><a name="l07166"></a><span class="lineno"> 7166</span>&#160;</div><div class="line"><a name="l07167"></a><span class="lineno"> 7167</span>&#160;<span class="comment">/****************************** CAN Instances *********************************/</span></div><div class="line"><a name="l07168"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga974dd363bcb2a5f48ec032509fd4ece3"> 7168</a></span>&#160;<span class="preprocessor">#define IS_CAN_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CAN)</span></div><div class="line"><a name="l07169"></a><span class="lineno"> 7169</span>&#160;</div><div class="line"><a name="l07170"></a><span class="lineno"> 7170</span>&#160;<span class="comment">/****************************** COMP Instances ********************************/</span></div><div class="line"><a name="l07171"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaefa161742156617f25fb34aec6354427"> 7171</a></span>&#160;<span class="preprocessor">#define IS_COMP_ALL_INSTANCE(INSTANCE) (((INSTANCE) == COMP2) || \</span></div><div class="line"><a name="l07172"></a><span class="lineno"> 7172</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == COMP4) || \</span></div><div class="line"><a name="l07173"></a><span class="lineno"> 7173</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == COMP6))</span></div><div class="line"><a name="l07174"></a><span class="lineno"> 7174</span>&#160;</div><div class="line"><a name="l07175"></a><span class="lineno"> 7175</span>&#160;<span class="comment">/******************** COMP Instances with switch on DAC1 Channel1 output ******/</span></div><div class="line"><a name="l07176"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaf2340c4592a47c171624fc99e43e4da5"> 7176</a></span>&#160;<span class="preprocessor">#define IS_COMP_DAC1SWITCH_INSTANCE(INSTANCE) (0)</span></div><div class="line"><a name="l07177"></a><span class="lineno"> 7177</span>&#160;</div><div class="line"><a name="l07178"></a><span class="lineno"> 7178</span>&#160;<span class="comment">/******************** COMP Instances with window mode capability **************/</span></div><div class="line"><a name="l07179"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gab7f78e841f84bf7ec834748ca685fbc0"> 7179</a></span>&#160;<span class="preprocessor">#define IS_COMP_WINDOWMODE_INSTANCE(INSTANCE) (0)</span></div><div class="line"><a name="l07180"></a><span class="lineno"> 7180</span>&#160;</div><div class="line"><a name="l07181"></a><span class="lineno"> 7181</span>&#160;<span class="comment">/****************************** CRC Instances *********************************/</span></div><div class="line"><a name="l07182"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaa514941a7f02f65eb27450c05e4e8dd1"> 7182</a></span>&#160;<span class="preprocessor">#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)</span></div><div class="line"><a name="l07183"></a><span class="lineno"> 7183</span>&#160;</div><div class="line"><a name="l07184"></a><span class="lineno"> 7184</span>&#160;<span class="comment">/****************************** DAC Instances *********************************/</span></div><div class="line"><a name="l07185"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga94426b97cc5f1644d67f291cbcdba6d8"> 7185</a></span>&#160;<span class="preprocessor">#define IS_DAC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DAC1) || \</span></div><div class="line"><a name="l07186"></a><span class="lineno"> 7186</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DAC2))</span></div><div class="line"><a name="l07187"></a><span class="lineno"> 7187</span>&#160;</div><div class="line"><a name="l07188"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gab2c553a230202ce2f5f3042f347044b5"> 7188</a></span>&#160;<span class="preprocessor">#define IS_DAC_CHANNEL_INSTANCE(INSTANCE, CHANNEL) \</span></div><div class="line"><a name="l07189"></a><span class="lineno"> 7189</span>&#160;<span class="preprocessor">    ((((INSTANCE) == DAC1) &amp;&amp;                   \</span></div><div class="line"><a name="l07190"></a><span class="lineno"> 7190</span>&#160;<span class="preprocessor">     (((CHANNEL) == DAC_CHANNEL_1) ||          \</span></div><div class="line"><a name="l07191"></a><span class="lineno"> 7191</span>&#160;<span class="preprocessor">      ((CHANNEL) == DAC_CHANNEL_2)))           \</span></div><div class="line"><a name="l07192"></a><span class="lineno"> 7192</span>&#160;<span class="preprocessor">    ||                                          \</span></div><div class="line"><a name="l07193"></a><span class="lineno"> 7193</span>&#160;<span class="preprocessor">    (((INSTANCE) == DAC2) &amp;&amp;                    \</span></div><div class="line"><a name="l07194"></a><span class="lineno"> 7194</span>&#160;<span class="preprocessor">     (((CHANNEL) == DAC_CHANNEL_1))))</span></div><div class="line"><a name="l07195"></a><span class="lineno"> 7195</span>&#160;</div><div class="line"><a name="l07196"></a><span class="lineno"> 7196</span>&#160;<span class="comment">/****************************** DMA Instances *********************************/</span></div><div class="line"><a name="l07197"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga40beb02b397c5f47e22a83fc28034afe"> 7197</a></span>&#160;<span class="preprocessor">#define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \</span></div><div class="line"><a name="l07198"></a><span class="lineno"> 7198</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel2) || \</span></div><div class="line"><a name="l07199"></a><span class="lineno"> 7199</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel3) || \</span></div><div class="line"><a name="l07200"></a><span class="lineno"> 7200</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel4) || \</span></div><div class="line"><a name="l07201"></a><span class="lineno"> 7201</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel5) || \</span></div><div class="line"><a name="l07202"></a><span class="lineno"> 7202</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel6) || \</span></div><div class="line"><a name="l07203"></a><span class="lineno"> 7203</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel7))</span></div><div class="line"><a name="l07204"></a><span class="lineno"> 7204</span>&#160;</div><div class="line"><a name="l07205"></a><span class="lineno"> 7205</span>&#160;<span class="comment">/****************************** GPIO Instances ********************************/</span></div><div class="line"><a name="l07206"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga783626dd2431afebea836a102e318957"> 7206</a></span>&#160;<span class="preprocessor">#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \</span></div><div class="line"><a name="l07207"></a><span class="lineno"> 7207</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOB) || \</span></div><div class="line"><a name="l07208"></a><span class="lineno"> 7208</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOC) || \</span></div><div class="line"><a name="l07209"></a><span class="lineno"> 7209</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOD) || \</span></div><div class="line"><a name="l07210"></a><span class="lineno"> 7210</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOF))</span></div><div class="line"><a name="l07211"></a><span class="lineno"> 7211</span>&#160;</div><div class="line"><a name="l07212"></a><span class="lineno"> 7212</span>&#160;<span class="comment">/****************************** HRTIM Instances *********************************/</span></div><div class="line"><a name="l07213"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaa11ef495805d1ba8c9897f07606599fb"> 7213</a></span>&#160;<span class="preprocessor">#define IS_HRTIM_ALL_INSTANCE(INSTANCE) (((INSTANCE) == HRTIM1))</span></div><div class="line"><a name="l07214"></a><span class="lineno"> 7214</span>&#160;</div><div class="line"><a name="l07215"></a><span class="lineno"> 7215</span>&#160;<span class="comment">/****************************** I2C Instances *********************************/</span></div><div class="line"><a name="l07216"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gacdf0149a4e8c41a6814c13613c38a6b2"> 7216</a></span>&#160;<span class="preprocessor">#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1))</span></div><div class="line"><a name="l07217"></a><span class="lineno"> 7217</span>&#160;</div><div class="line"><a name="l07218"></a><span class="lineno"> 7218</span>&#160;<span class="comment">/****************************** IWDG Instances ********************************/</span></div><div class="line"><a name="l07219"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gad9ec4c52f0572ee67d043e006f1d5e39"> 7219</a></span>&#160;<span class="preprocessor">#define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)</span></div><div class="line"><a name="l07220"></a><span class="lineno"> 7220</span>&#160;</div><div class="line"><a name="l07221"></a><span class="lineno"> 7221</span>&#160;<span class="comment">/****************************** OPAMP Instances *******************************/</span></div><div class="line"><a name="l07222"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gae5b0e32617bd58801736b0d18218df98"> 7222</a></span>&#160;<span class="preprocessor">#define IS_OPAMP_ALL_INSTANCE(INSTANCE) ((INSTANCE) == OPAMP2)</span></div><div class="line"><a name="l07223"></a><span class="lineno"> 7223</span>&#160;</div><div class="line"><a name="l07224"></a><span class="lineno"> 7224</span>&#160;<span class="comment">/****************************** RTC Instances *********************************/</span></div><div class="line"><a name="l07225"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gab4230e8bd4d88adc4250f041d67375ce"> 7225</a></span>&#160;<span class="preprocessor">#define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)</span></div><div class="line"><a name="l07226"></a><span class="lineno"> 7226</span>&#160;</div><div class="line"><a name="l07227"></a><span class="lineno"> 7227</span>&#160;<span class="comment">/****************************** SMBUS Instances *******************************/</span></div><div class="line"><a name="l07228"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaf492fcfe71eab8d1dadf4d837b840af6"> 7228</a></span>&#160;<span class="preprocessor">#define IS_SMBUS_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1))</span></div><div class="line"><a name="l07229"></a><span class="lineno"> 7229</span>&#160;</div><div class="line"><a name="l07230"></a><span class="lineno"> 7230</span>&#160;<span class="comment">/****************************** SPI Instances *********************************/</span></div><div class="line"><a name="l07231"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga59c7619a86c03df3ebeb4bd8aaef982c"> 7231</a></span>&#160;<span class="preprocessor">#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1))</span></div><div class="line"><a name="l07232"></a><span class="lineno"> 7232</span>&#160;</div><div class="line"><a name="l07233"></a><span class="lineno"> 7233</span>&#160;<span class="comment">/******************* TIM Instances : All supported instances ******************/</span></div><div class="line"><a name="l07234"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaba506eb03409b21388d7c5a6401a4f98"> 7234</a></span>&#160;<span class="preprocessor">#define IS_TIM_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l07235"></a><span class="lineno"> 7235</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l07236"></a><span class="lineno"> 7236</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l07237"></a><span class="lineno"> 7237</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l07238"></a><span class="lineno"> 7238</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM6)    || \</span></div><div class="line"><a name="l07239"></a><span class="lineno"> 7239</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM7)    || \</span></div><div class="line"><a name="l07240"></a><span class="lineno"> 7240</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15)   || \</span></div><div class="line"><a name="l07241"></a><span class="lineno"> 7241</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM16)   || \</span></div><div class="line"><a name="l07242"></a><span class="lineno"> 7242</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM17))</span></div><div class="line"><a name="l07243"></a><span class="lineno"> 7243</span>&#160;</div><div class="line"><a name="l07244"></a><span class="lineno"> 7244</span>&#160;<span class="comment">/******************* TIM Instances : at least 1 capture/compare channel *******/</span></div><div class="line"><a name="l07245"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga0c02efc77b1bfb640d7f6593f58ad464"> 7245</a></span>&#160;<span class="preprocessor">#define IS_TIM_CC1_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l07246"></a><span class="lineno"> 7246</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l07247"></a><span class="lineno"> 7247</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l07248"></a><span class="lineno"> 7248</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l07249"></a><span class="lineno"> 7249</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15)   || \</span></div><div class="line"><a name="l07250"></a><span class="lineno"> 7250</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM16)   || \</span></div><div class="line"><a name="l07251"></a><span class="lineno"> 7251</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM17))</span></div><div class="line"><a name="l07252"></a><span class="lineno"> 7252</span>&#160;</div><div class="line"><a name="l07253"></a><span class="lineno"> 7253</span>&#160;<span class="comment">/****************** TIM Instances : at least 2 capture/compare channels *******/</span></div><div class="line"><a name="l07254"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga6ef84d278cf917c7e420b94687b39c7c"> 7254</a></span>&#160;<span class="preprocessor">#define IS_TIM_CC2_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l07255"></a><span class="lineno"> 7255</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l07256"></a><span class="lineno"> 7256</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l07257"></a><span class="lineno"> 7257</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l07258"></a><span class="lineno"> 7258</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15))</span></div><div class="line"><a name="l07259"></a><span class="lineno"> 7259</span>&#160;</div><div class="line"><a name="l07260"></a><span class="lineno"> 7260</span>&#160;<span class="comment">/****************** TIM Instances : at least 3 capture/compare channels *******/</span></div><div class="line"><a name="l07261"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga0c37cb8f925fd43622cce7a4c00fd95e"> 7261</a></span>&#160;<span class="preprocessor">#define IS_TIM_CC3_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l07262"></a><span class="lineno"> 7262</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l07263"></a><span class="lineno"> 7263</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l07264"></a><span class="lineno"> 7264</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3))</span></div><div class="line"><a name="l07265"></a><span class="lineno"> 7265</span>&#160;</div><div class="line"><a name="l07266"></a><span class="lineno"> 7266</span>&#160;<span class="comment">/****************** TIM Instances : at least 4 capture/compare channels *******/</span></div><div class="line"><a name="l07267"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gae72b7182a73d81c33196265b31091c07"> 7267</a></span>&#160;<span class="preprocessor">#define IS_TIM_CC4_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l07268"></a><span class="lineno"> 7268</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l07269"></a><span class="lineno"> 7269</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l07270"></a><span class="lineno"> 7270</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3))</span></div><div class="line"><a name="l07271"></a><span class="lineno"> 7271</span>&#160;</div><div class="line"><a name="l07272"></a><span class="lineno"> 7272</span>&#160;<span class="comment">/****************** TIM Instances : at least 5 capture/compare channels *******/</span></div><div class="line"><a name="l07273"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga792dfa11e701c0e2dad3ed9e6b32fdff"> 7273</a></span>&#160;<span class="preprocessor">#define IS_TIM_CC5_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l07274"></a><span class="lineno"> 7274</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1))</span></div><div class="line"><a name="l07275"></a><span class="lineno"> 7275</span>&#160;</div><div class="line"><a name="l07276"></a><span class="lineno"> 7276</span>&#160;<span class="comment">/****************** TIM Instances : at least 6 capture/compare channels *******/</span></div><div class="line"><a name="l07277"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga41866b98e60d00f42889a97271d2fefa"> 7277</a></span>&#160;<span class="preprocessor">#define IS_TIM_CC6_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l07278"></a><span class="lineno"> 7278</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1))</span></div><div class="line"><a name="l07279"></a><span class="lineno"> 7279</span>&#160;</div><div class="line"><a name="l07280"></a><span class="lineno"> 7280</span>&#160;<span class="comment">/************************** TIM Instances : Advanced-control timers ***********/</span></div><div class="line"><a name="l07281"></a><span class="lineno"> 7281</span>&#160;</div><div class="line"><a name="l07282"></a><span class="lineno"> 7282</span>&#160;<span class="comment">/****************** TIM Instances : supporting clock selection ****************/</span></div><div class="line"><a name="l07283"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga89c373cd1e5009fc49d28cf59afb8958"> 7283</a></span>&#160;<span class="preprocessor">#define IS_TIM_CLOCK_SELECT_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l07284"></a><span class="lineno"> 7284</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l07285"></a><span class="lineno"> 7285</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l07286"></a><span class="lineno"> 7286</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l07287"></a><span class="lineno"> 7287</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15))</span></div><div class="line"><a name="l07288"></a><span class="lineno"> 7288</span>&#160;</div><div class="line"><a name="l07289"></a><span class="lineno"> 7289</span>&#160;<span class="comment">/****************** TIM Instances : supporting external clock mode 1 for ETRF input */</span></div><div class="line"><a name="l07290"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga0ca20886f56bf7611ad511433b9caade"> 7290</a></span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l07291"></a><span class="lineno"> 7291</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l07292"></a><span class="lineno"> 7292</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l07293"></a><span class="lineno"> 7293</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3))</span></div><div class="line"><a name="l07294"></a><span class="lineno"> 7294</span>&#160;</div><div class="line"><a name="l07295"></a><span class="lineno"> 7295</span>&#160;<span class="comment">/****************** TIM Instances : supporting external clock mode 2 **********/</span></div><div class="line"><a name="l07296"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga7beb8f84094e6a1567d10177cc4fdae9"> 7296</a></span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l07297"></a><span class="lineno"> 7297</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l07298"></a><span class="lineno"> 7298</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l07299"></a><span class="lineno"> 7299</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3))</span></div><div class="line"><a name="l07300"></a><span class="lineno"> 7300</span>&#160;</div><div class="line"><a name="l07301"></a><span class="lineno"> 7301</span>&#160;<span class="comment">/****************** TIM Instances : supporting external clock mode 1 for TIX inputs*/</span></div><div class="line"><a name="l07302"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gacbd23fd1f9f73dc249b16c89131a671c"> 7302</a></span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l07303"></a><span class="lineno"> 7303</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l07304"></a><span class="lineno"> 7304</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l07305"></a><span class="lineno"> 7305</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l07306"></a><span class="lineno"> 7306</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15))</span></div><div class="line"><a name="l07307"></a><span class="lineno"> 7307</span>&#160;</div><div class="line"><a name="l07308"></a><span class="lineno"> 7308</span>&#160;<span class="comment">/****************** TIM Instances : supporting internal trigger inputs(ITRX) *******/</span></div><div class="line"><a name="l07309"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga57882c3c75fddf0ccf0c6ecf99b3d3df"> 7309</a></span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l07310"></a><span class="lineno"> 7310</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l07311"></a><span class="lineno"> 7311</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l07312"></a><span class="lineno"> 7312</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l07313"></a><span class="lineno"> 7313</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15))</span></div><div class="line"><a name="l07314"></a><span class="lineno"> 7314</span>&#160;</div><div class="line"><a name="l07315"></a><span class="lineno"> 7315</span>&#160;<span class="comment">/****************** TIM Instances : supporting OCxREF clear *******************/</span></div><div class="line"><a name="l07316"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga7bf2abf939c55a4c8284c184735accdc"> 7316</a></span>&#160;<span class="preprocessor">#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l07317"></a><span class="lineno"> 7317</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l07318"></a><span class="lineno"> 7318</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l07319"></a><span class="lineno"> 7319</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3))</span></div><div class="line"><a name="l07320"></a><span class="lineno"> 7320</span>&#160;</div><div class="line"><a name="l07321"></a><span class="lineno"> 7321</span>&#160;<span class="comment">/****************** TIM Instances : supporting encoder interface **************/</span></div><div class="line"><a name="l07322"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gacb14170c4996e004849647d8cb626402"> 7322</a></span>&#160;<span class="preprocessor">#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l07323"></a><span class="lineno"> 7323</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l07324"></a><span class="lineno"> 7324</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l07325"></a><span class="lineno"> 7325</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3))</span></div><div class="line"><a name="l07326"></a><span class="lineno"> 7326</span>&#160;</div><div class="line"><a name="l07327"></a><span class="lineno"> 7327</span>&#160;<span class="comment">/****************** TIM Instances : supporting Hall interface *****************/</span></div><div class="line"><a name="l07328"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gacdcc047699e2d83c9d2b3a3f8375dff4"> 7328</a></span>&#160;<span class="preprocessor">#define IS_TIM_HALL_INTERFACE_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l07329"></a><span class="lineno"> 7329</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1))</span></div><div class="line"><a name="l07330"></a><span class="lineno"> 7330</span>&#160;</div><div class="line"><a name="l07331"></a><span class="lineno"> 7331</span>&#160;<span class="comment">/****************** TIM Instances : supporting input XOR function *************/</span></div><div class="line"><a name="l07332"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga6e06388143bb7bb111c78a3686dd753a"> 7332</a></span>&#160;<span class="preprocessor">#define IS_TIM_XOR_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l07333"></a><span class="lineno"> 7333</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l07334"></a><span class="lineno"> 7334</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l07335"></a><span class="lineno"> 7335</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l07336"></a><span class="lineno"> 7336</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15))</span></div><div class="line"><a name="l07337"></a><span class="lineno"> 7337</span>&#160;</div><div class="line"><a name="l07338"></a><span class="lineno"> 7338</span>&#160;<span class="comment">/****************** TIM Instances : supporting master mode ********************/</span></div><div class="line"><a name="l07339"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga98104b1522d066b0c20205ca179d0eba"> 7339</a></span>&#160;<span class="preprocessor">#define IS_TIM_MASTER_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l07340"></a><span class="lineno"> 7340</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l07341"></a><span class="lineno"> 7341</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l07342"></a><span class="lineno"> 7342</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l07343"></a><span class="lineno"> 7343</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM6)    || \</span></div><div class="line"><a name="l07344"></a><span class="lineno"> 7344</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM7)    || \</span></div><div class="line"><a name="l07345"></a><span class="lineno"> 7345</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15))</span></div><div class="line"><a name="l07346"></a><span class="lineno"> 7346</span>&#160;</div><div class="line"><a name="l07347"></a><span class="lineno"> 7347</span>&#160;<span class="comment">/****************** TIM Instances : supporting slave mode *********************/</span></div><div class="line"><a name="l07348"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga3ba7d4187dba8dfb4ffd610312e8af14"> 7348</a></span>&#160;<span class="preprocessor">#define IS_TIM_SLAVE_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l07349"></a><span class="lineno"> 7349</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l07350"></a><span class="lineno"> 7350</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l07351"></a><span class="lineno"> 7351</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l07352"></a><span class="lineno"> 7352</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15))</span></div><div class="line"><a name="l07353"></a><span class="lineno"> 7353</span>&#160;</div><div class="line"><a name="l07354"></a><span class="lineno"> 7354</span>&#160;<span class="comment">/****************** TIM Instances : supporting synchronization ****************/</span></div><div class="line"><a name="l07355"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga730694316ec15a3895d005f03eec720c"> 7355</a></span>&#160;<span class="preprocessor">#define IS_TIM_SYNCHRO_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l07356"></a><span class="lineno"> 7356</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l07357"></a><span class="lineno"> 7357</span>&#160;<span class="preprocessor">     ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l07358"></a><span class="lineno"> 7358</span>&#160;<span class="preprocessor">     ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l07359"></a><span class="lineno"> 7359</span>&#160;<span class="preprocessor">     ((INSTANCE) == TIM6)    || \</span></div><div class="line"><a name="l07360"></a><span class="lineno"> 7360</span>&#160;<span class="preprocessor">     ((INSTANCE) == TIM7)    || \</span></div><div class="line"><a name="l07361"></a><span class="lineno"> 7361</span>&#160;<span class="preprocessor">     ((INSTANCE) == TIM15))</span></div><div class="line"><a name="l07362"></a><span class="lineno"> 7362</span>&#160;</div><div class="line"><a name="l07363"></a><span class="lineno"> 7363</span>&#160;<span class="comment">/****************** TIM Instances : supporting 32 bits counter ****************/</span></div><div class="line"><a name="l07364"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gac41867bf288927ff8ff10a85e67a591b"> 7364</a></span>&#160;<span class="preprocessor">#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l07365"></a><span class="lineno"> 7365</span>&#160;<span class="preprocessor">    ((INSTANCE) == TIM2)</span></div><div class="line"><a name="l07366"></a><span class="lineno"> 7366</span>&#160;</div><div class="line"><a name="l07367"></a><span class="lineno"> 7367</span>&#160;<span class="comment">/****************** TIM Instances : supporting DMA burst **********************/</span></div><div class="line"><a name="l07368"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga1ed43d4e9823446a1b9d43afc452f42e"> 7368</a></span>&#160;<span class="preprocessor">#define IS_TIM_DMABURST_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l07369"></a><span class="lineno"> 7369</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l07370"></a><span class="lineno"> 7370</span>&#160;<span class="preprocessor">     ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l07371"></a><span class="lineno"> 7371</span>&#160;<span class="preprocessor">     ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l07372"></a><span class="lineno"> 7372</span>&#160;<span class="preprocessor">     ((INSTANCE) == TIM15)   || \</span></div><div class="line"><a name="l07373"></a><span class="lineno"> 7373</span>&#160;<span class="preprocessor">     ((INSTANCE) == TIM16)   || \</span></div><div class="line"><a name="l07374"></a><span class="lineno"> 7374</span>&#160;<span class="preprocessor">     ((INSTANCE) == TIM17))</span></div><div class="line"><a name="l07375"></a><span class="lineno"> 7375</span>&#160;</div><div class="line"><a name="l07376"></a><span class="lineno"> 7376</span>&#160;<span class="comment">/****************** TIM Instances : supporting the break function *************/</span></div><div class="line"><a name="l07377"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga68b8d9ca22720c9034753c604d83500d"> 7377</a></span>&#160;<span class="preprocessor">#define IS_TIM_BREAK_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l07378"></a><span class="lineno"> 7378</span>&#160;<span class="preprocessor">      (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l07379"></a><span class="lineno"> 7379</span>&#160;<span class="preprocessor">       ((INSTANCE) == TIM15)   || \</span></div><div class="line"><a name="l07380"></a><span class="lineno"> 7380</span>&#160;<span class="preprocessor">       ((INSTANCE) == TIM16)   || \</span></div><div class="line"><a name="l07381"></a><span class="lineno"> 7381</span>&#160;<span class="preprocessor">       ((INSTANCE) == TIM17))</span></div><div class="line"><a name="l07382"></a><span class="lineno"> 7382</span>&#160;</div><div class="line"><a name="l07383"></a><span class="lineno"> 7383</span>&#160;<span class="comment">/****************** TIM Instances : supporting input/output channel(s) ********/</span></div><div class="line"><a name="l07384"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga6517a51ea79512a42bc53c718a77f18e"> 7384</a></span>&#160;<span class="preprocessor">#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \</span></div><div class="line"><a name="l07385"></a><span class="lineno"> 7385</span>&#160;<span class="preprocessor">    ((((INSTANCE) == TIM1) &amp;&amp;                   \</span></div><div class="line"><a name="l07386"></a><span class="lineno"> 7386</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l07387"></a><span class="lineno"> 7387</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div><div class="line"><a name="l07388"></a><span class="lineno"> 7388</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div><div class="line"><a name="l07389"></a><span class="lineno"> 7389</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4) ||          \</span></div><div class="line"><a name="l07390"></a><span class="lineno"> 7390</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_5) ||          \</span></div><div class="line"><a name="l07391"></a><span class="lineno"> 7391</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_6)))           \</span></div><div class="line"><a name="l07392"></a><span class="lineno"> 7392</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l07393"></a><span class="lineno"> 7393</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM2) &amp;&amp;                   \</span></div><div class="line"><a name="l07394"></a><span class="lineno"> 7394</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l07395"></a><span class="lineno"> 7395</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div><div class="line"><a name="l07396"></a><span class="lineno"> 7396</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div><div class="line"><a name="l07397"></a><span class="lineno"> 7397</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div><div class="line"><a name="l07398"></a><span class="lineno"> 7398</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l07399"></a><span class="lineno"> 7399</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM3) &amp;&amp;                   \</span></div><div class="line"><a name="l07400"></a><span class="lineno"> 7400</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l07401"></a><span class="lineno"> 7401</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div><div class="line"><a name="l07402"></a><span class="lineno"> 7402</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div><div class="line"><a name="l07403"></a><span class="lineno"> 7403</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div><div class="line"><a name="l07404"></a><span class="lineno"> 7404</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l07405"></a><span class="lineno"> 7405</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM15) &amp;&amp;                  \</span></div><div class="line"><a name="l07406"></a><span class="lineno"> 7406</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l07407"></a><span class="lineno"> 7407</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2)))           \</span></div><div class="line"><a name="l07408"></a><span class="lineno"> 7408</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l07409"></a><span class="lineno"> 7409</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM16) &amp;&amp;                  \</span></div><div class="line"><a name="l07410"></a><span class="lineno"> 7410</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1)))           \</span></div><div class="line"><a name="l07411"></a><span class="lineno"> 7411</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l07412"></a><span class="lineno"> 7412</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM17) &amp;&amp;                  \</span></div><div class="line"><a name="l07413"></a><span class="lineno"> 7413</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1))))</span></div><div class="line"><a name="l07414"></a><span class="lineno"> 7414</span>&#160;</div><div class="line"><a name="l07415"></a><span class="lineno"> 7415</span>&#160;<span class="comment">/****************** TIM Instances : supporting complementary output(s) ********/</span></div><div class="line"><a name="l07416"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga7181cfd1649c4e65e24b7c863e94a54f"> 7416</a></span>&#160;<span class="preprocessor">#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \</span></div><div class="line"><a name="l07417"></a><span class="lineno"> 7417</span>&#160;<span class="preprocessor">   ((((INSTANCE) == TIM1) &amp;&amp;                    \</span></div><div class="line"><a name="l07418"></a><span class="lineno"> 7418</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||           \</span></div><div class="line"><a name="l07419"></a><span class="lineno"> 7419</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||           \</span></div><div class="line"><a name="l07420"></a><span class="lineno"> 7420</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3)))            \</span></div><div class="line"><a name="l07421"></a><span class="lineno"> 7421</span>&#160;<span class="preprocessor">    ||                                          \</span></div><div class="line"><a name="l07422"></a><span class="lineno"> 7422</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM15) &amp;&amp;                   \</span></div><div class="line"><a name="l07423"></a><span class="lineno"> 7423</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_1))             \</span></div><div class="line"><a name="l07424"></a><span class="lineno"> 7424</span>&#160;<span class="preprocessor">    ||                                          \</span></div><div class="line"><a name="l07425"></a><span class="lineno"> 7425</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM16) &amp;&amp;                   \</span></div><div class="line"><a name="l07426"></a><span class="lineno"> 7426</span>&#160;<span class="preprocessor">     ((CHANNEL) == TIM_CHANNEL_1))              \</span></div><div class="line"><a name="l07427"></a><span class="lineno"> 7427</span>&#160;<span class="preprocessor">    ||                                          \</span></div><div class="line"><a name="l07428"></a><span class="lineno"> 7428</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM17) &amp;&amp;                   \</span></div><div class="line"><a name="l07429"></a><span class="lineno"> 7429</span>&#160;<span class="preprocessor">     ((CHANNEL) == TIM_CHANNEL_1)))</span></div><div class="line"><a name="l07430"></a><span class="lineno"> 7430</span>&#160;</div><div class="line"><a name="l07431"></a><span class="lineno"> 7431</span>&#160;<span class="comment">/****************** TIM Instances : supporting counting mode selection ********/</span></div><div class="line"><a name="l07432"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaac0e3e7e7a18fd8eb81734b2baf9e3be"> 7432</a></span>&#160;<span class="preprocessor">#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l07433"></a><span class="lineno"> 7433</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l07434"></a><span class="lineno"> 7434</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l07435"></a><span class="lineno"> 7435</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3))</span></div><div class="line"><a name="l07436"></a><span class="lineno"> 7436</span>&#160;</div><div class="line"><a name="l07437"></a><span class="lineno"> 7437</span>&#160;<span class="comment">/****************** TIM Instances : supporting repetition counter *************/</span></div><div class="line"><a name="l07438"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga3b470612fd4c4e29fb985247056b1e07"> 7438</a></span>&#160;<span class="preprocessor">#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l07439"></a><span class="lineno"> 7439</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l07440"></a><span class="lineno"> 7440</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15)   || \</span></div><div class="line"><a name="l07441"></a><span class="lineno"> 7441</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM16)   || \</span></div><div class="line"><a name="l07442"></a><span class="lineno"> 7442</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM17))</span></div><div class="line"><a name="l07443"></a><span class="lineno"> 7443</span>&#160;</div><div class="line"><a name="l07444"></a><span class="lineno"> 7444</span>&#160;<span class="comment">/****************** TIM Instances : supporting clock division *****************/</span></div><div class="line"><a name="l07445"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gac54b9f42e8ab07c41abe7d96d13d698a"> 7445</a></span>&#160;<span class="preprocessor">#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l07446"></a><span class="lineno"> 7446</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l07447"></a><span class="lineno"> 7447</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l07448"></a><span class="lineno"> 7448</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l07449"></a><span class="lineno"> 7449</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15)   || \</span></div><div class="line"><a name="l07450"></a><span class="lineno"> 7450</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM16)   || \</span></div><div class="line"><a name="l07451"></a><span class="lineno"> 7451</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM17))</span></div><div class="line"><a name="l07452"></a><span class="lineno"> 7452</span>&#160;</div><div class="line"><a name="l07453"></a><span class="lineno"> 7453</span>&#160;<span class="comment">/****************** TIM Instances : supporting 2 break inputs *****************/</span></div><div class="line"><a name="l07454"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga64ee0eb39ee44221618c397a8f74c7b8"> 7454</a></span>&#160;<span class="preprocessor">#define IS_TIM_BKIN2_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l07455"></a><span class="lineno"> 7455</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1))</span></div><div class="line"><a name="l07456"></a><span class="lineno"> 7456</span>&#160;</div><div class="line"><a name="l07457"></a><span class="lineno"> 7457</span>&#160;<span class="comment">/****************** TIM Instances : supporting ADC triggering through TRGO2 ***/</span></div><div class="line"><a name="l07458"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga68305c0173caf4e109020403624d252f"> 7458</a></span>&#160;<span class="preprocessor">#define IS_TIM_TRGO2_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l07459"></a><span class="lineno"> 7459</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1))</span></div><div class="line"><a name="l07460"></a><span class="lineno"> 7460</span>&#160;</div><div class="line"><a name="l07461"></a><span class="lineno"> 7461</span>&#160;<span class="comment">/****************** TIM Instances : supporting DMA generation on Update events*/</span></div><div class="line"><a name="l07462"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gad51d77b3bcc12a3a5c308d727b561371"> 7462</a></span>&#160;<span class="preprocessor">#define IS_TIM_DMA_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l07463"></a><span class="lineno"> 7463</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l07464"></a><span class="lineno"> 7464</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l07465"></a><span class="lineno"> 7465</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l07466"></a><span class="lineno"> 7466</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM6)    || \</span></div><div class="line"><a name="l07467"></a><span class="lineno"> 7467</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM7)    || \</span></div><div class="line"><a name="l07468"></a><span class="lineno"> 7468</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15)   || \</span></div><div class="line"><a name="l07469"></a><span class="lineno"> 7469</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM16)   || \</span></div><div class="line"><a name="l07470"></a><span class="lineno"> 7470</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM17))</span></div><div class="line"><a name="l07471"></a><span class="lineno"> 7471</span>&#160;</div><div class="line"><a name="l07472"></a><span class="lineno"> 7472</span>&#160;<span class="comment">/****************** TIM Instances : supporting DMA generation on Capture/Compare events */</span></div><div class="line"><a name="l07473"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gad80a186286ce3daa92249a8d52111aaf"> 7473</a></span>&#160;<span class="preprocessor">#define IS_TIM_DMA_CC_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l07474"></a><span class="lineno"> 7474</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l07475"></a><span class="lineno"> 7475</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l07476"></a><span class="lineno"> 7476</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l07477"></a><span class="lineno"> 7477</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15)   || \</span></div><div class="line"><a name="l07478"></a><span class="lineno"> 7478</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM16)   || \</span></div><div class="line"><a name="l07479"></a><span class="lineno"> 7479</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM17))</span></div><div class="line"><a name="l07480"></a><span class="lineno"> 7480</span>&#160;</div><div class="line"><a name="l07481"></a><span class="lineno"> 7481</span>&#160;<span class="comment">/****************** TIM Instances : supporting commutation event generation ***/</span></div><div class="line"><a name="l07482"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga5f61206c3c8b20784f9d237dce300afd"> 7482</a></span>&#160;<span class="preprocessor">#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l07483"></a><span class="lineno"> 7483</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l07484"></a><span class="lineno"> 7484</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15)   || \</span></div><div class="line"><a name="l07485"></a><span class="lineno"> 7485</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM16)   || \</span></div><div class="line"><a name="l07486"></a><span class="lineno"> 7486</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM17))</span></div><div class="line"><a name="l07487"></a><span class="lineno"> 7487</span>&#160;</div><div class="line"><a name="l07488"></a><span class="lineno"> 7488</span>&#160;<span class="comment">/****************** TIM Instances : supporting remapping capability ***********/</span></div><div class="line"><a name="l07489"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga6bb03cf116b07bfe1bd527f8ab61a7f9"> 7489</a></span>&#160;<span class="preprocessor">#define IS_TIM_REMAP_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l07490"></a><span class="lineno"> 7490</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l07491"></a><span class="lineno"> 7491</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM16))</span></div><div class="line"><a name="l07492"></a><span class="lineno"> 7492</span>&#160;</div><div class="line"><a name="l07493"></a><span class="lineno"> 7493</span>&#160;<span class="comment">/****************** TIM Instances : supporting combined 3-phase PWM mode ******/</span></div><div class="line"><a name="l07494"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga51daa1c0bd3d45064f3e7a77ca35bc1d"> 7494</a></span>&#160;<span class="preprocessor">#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(INSTANCE) \</span></div><div class="line"><a name="l07495"></a><span class="lineno"> 7495</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1))</span></div><div class="line"><a name="l07496"></a><span class="lineno"> 7496</span>&#160;</div><div class="line"><a name="l07497"></a><span class="lineno"> 7497</span>&#160;<span class="comment">/****************************** TSC Instances *********************************/</span></div><div class="line"><a name="l07498"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaf29af2609f6b7748104a965262e95475"> 7498</a></span>&#160;<span class="preprocessor">#define IS_TSC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == TSC)</span></div><div class="line"><a name="l07499"></a><span class="lineno"> 7499</span>&#160;</div><div class="line"><a name="l07500"></a><span class="lineno"> 7500</span>&#160;<span class="comment">/******************** USART Instances : Synchronous mode **********************/</span></div><div class="line"><a name="l07501"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gafbce654f84a7c994817453695ac91cbe"> 7501</a></span>&#160;<span class="preprocessor">#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l07502"></a><span class="lineno"> 7502</span>&#160;<span class="preprocessor">                                     ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l07503"></a><span class="lineno"> 7503</span>&#160;<span class="preprocessor">                                     ((INSTANCE) == USART3))</span></div><div class="line"><a name="l07504"></a><span class="lineno"> 7504</span>&#160;</div><div class="line"><a name="l07505"></a><span class="lineno"> 7505</span>&#160;<span class="comment">/****************** USART Instances : Auto Baud Rate detection ****************/</span></div><div class="line"><a name="l07506"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga4130cef42f8cada5a91c38b85f76939e"> 7506</a></span>&#160;<span class="preprocessor">#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) ((INSTANCE) == USART1)</span></div><div class="line"><a name="l07507"></a><span class="lineno"> 7507</span>&#160;</div><div class="line"><a name="l07508"></a><span class="lineno"> 7508</span>&#160;<span class="comment">/******************** UART Instances : Asynchronous mode **********************/</span></div><div class="line"><a name="l07509"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gacbd2efab4cd39d4867c4dbeacb87e84b"> 7509</a></span>&#160;<span class="preprocessor">#define IS_UART_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l07510"></a><span class="lineno"> 7510</span>&#160;<span class="preprocessor">                                      ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l07511"></a><span class="lineno"> 7511</span>&#160;<span class="preprocessor">                                      ((INSTANCE) == USART3))</span></div><div class="line"><a name="l07512"></a><span class="lineno"> 7512</span>&#160;</div><div class="line"><a name="l07513"></a><span class="lineno"> 7513</span>&#160;<span class="comment">/******************** UART Instances : Half-Duplex mode **********************/</span></div><div class="line"><a name="l07514"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga69c4aa0c561c4c39c621710fbbb0cb7b"> 7514</a></span>&#160;<span class="preprocessor">#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l07515"></a><span class="lineno"> 7515</span>&#160;<span class="preprocessor">                                                 ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l07516"></a><span class="lineno"> 7516</span>&#160;<span class="preprocessor">                                                 ((INSTANCE) == USART3))</span></div><div class="line"><a name="l07517"></a><span class="lineno"> 7517</span>&#160;</div><div class="line"><a name="l07518"></a><span class="lineno"> 7518</span>&#160;<span class="comment">/******************** UART Instances : LIN mode **********************/</span></div><div class="line"><a name="l07519"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga7d2763df993c77cfa6e249ec7bc80482"> 7519</a></span>&#160;<span class="preprocessor">#define IS_UART_LIN_INSTANCE(INSTANCE)   ((INSTANCE) == USART1)</span></div><div class="line"><a name="l07520"></a><span class="lineno"> 7520</span>&#160;</div><div class="line"><a name="l07521"></a><span class="lineno"> 7521</span>&#160;<span class="comment">/******************** UART Instances : Wake-up from Stop mode **********************/</span></div><div class="line"><a name="l07522"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga6303097822ab1977cc83f05319a10f1e"> 7522</a></span>&#160;<span class="preprocessor">#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(INSTANCE)   ((INSTANCE) == USART1)</span></div><div class="line"><a name="l07523"></a><span class="lineno"> 7523</span>&#160;</div><div class="line"><a name="l07524"></a><span class="lineno"> 7524</span>&#160;<span class="comment">/****************** UART Instances : Hardware Flow control ********************/</span></div><div class="line"><a name="l07525"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaf9a11d0720f3efa780126414a4ac50ad"> 7525</a></span>&#160;<span class="preprocessor">#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l07526"></a><span class="lineno"> 7526</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l07527"></a><span class="lineno"> 7527</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == USART3))</span></div><div class="line"><a name="l07528"></a><span class="lineno"> 7528</span>&#160;</div><div class="line"><a name="l07529"></a><span class="lineno"> 7529</span>&#160;<span class="comment">/****************** UART Instances : Auto Baud Rate detection *****************/</span></div><div class="line"><a name="l07530"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gae35cb5d3f9637438c14c94b1864b5e5b"> 7530</a></span>&#160;<span class="preprocessor">#define IS_UART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) ((INSTANCE) == USART1)</span></div><div class="line"><a name="l07531"></a><span class="lineno"> 7531</span>&#160;</div><div class="line"><a name="l07532"></a><span class="lineno"> 7532</span>&#160;<span class="comment">/****************** UART Instances : Driver Enable ****************************/</span></div><div class="line"><a name="l07533"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga98f122ffe4d77f03a13f682301e2d596"> 7533</a></span>&#160;<span class="preprocessor">#define IS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l07534"></a><span class="lineno"> 7534</span>&#160;<span class="preprocessor">                                                  ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l07535"></a><span class="lineno"> 7535</span>&#160;<span class="preprocessor">                                                  ((INSTANCE) == USART3))</span></div><div class="line"><a name="l07536"></a><span class="lineno"> 7536</span>&#160;</div><div class="line"><a name="l07537"></a><span class="lineno"> 7537</span>&#160;<span class="comment">/********************* UART Instances : Smard card mode ***********************/</span></div><div class="line"><a name="l07538"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gab2734c105403831749ccb34eeb058988"> 7538</a></span>&#160;<span class="preprocessor">#define IS_SMARTCARD_INSTANCE(INSTANCE) ((INSTANCE) == USART1)</span></div><div class="line"><a name="l07539"></a><span class="lineno"> 7539</span>&#160;</div><div class="line"><a name="l07540"></a><span class="lineno"> 7540</span>&#160;<span class="comment">/*********************** UART Instances : IRDA mode ***************************/</span></div><div class="line"><a name="l07541"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga98ae6698dc54d8441fce553a65bf5429"> 7541</a></span>&#160;<span class="preprocessor">#define IS_IRDA_INSTANCE(INSTANCE) ((INSTANCE) == USART1)</span></div><div class="line"><a name="l07542"></a><span class="lineno"> 7542</span>&#160;</div><div class="line"><a name="l07543"></a><span class="lineno"> 7543</span>&#160;<span class="comment">/****************************** WWDG Instances ********************************/</span></div><div class="line"><a name="l07544"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gac2a8aaec233e19987232455643a04d6f"> 7544</a></span>&#160;<span class="preprocessor">#define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)</span></div><div class="line"><a name="l07545"></a><span class="lineno"> 7545</span>&#160;</div><div class="line"><a name="l07551"></a><span class="lineno"> 7551</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07552"></a><span class="lineno"> 7552</span>&#160;<span class="comment">/*  For a painless codes migration between the STM32F3xx device product       */</span></div><div class="line"><a name="l07553"></a><span class="lineno"> 7553</span>&#160;<span class="comment">/*  lines, the aliases defined below are put in place to overcome the         */</span></div><div class="line"><a name="l07554"></a><span class="lineno"> 7554</span>&#160;<span class="comment">/*  differences in the interrupt handlers and IRQn definitions.               */</span></div><div class="line"><a name="l07555"></a><span class="lineno"> 7555</span>&#160;<span class="comment">/*  No need to update developed interrupt code when moving across             */</span></div><div class="line"><a name="l07556"></a><span class="lineno"> 7556</span>&#160;<span class="comment">/*  product lines within the same STM32F3 Family                              */</span></div><div class="line"><a name="l07557"></a><span class="lineno"> 7557</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07558"></a><span class="lineno"> 7558</span>&#160;</div><div class="line"><a name="l07559"></a><span class="lineno"> 7559</span>&#160;<span class="comment">/* Aliases for __IRQn */</span></div><div class="line"><a name="l07560"></a><span class="lineno"> 7560</span>&#160;</div><div class="line"><a name="l07561"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gaa7d642ec0ffe7089d01841fe5992321c"> 7561</a></span>&#160;<span class="preprocessor">#define ADC1_IRQn                      ADC1_2_IRQn</span></div><div class="line"><a name="l07562"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga56214deaf03a031a1ddf8c56431e6ed4"> 7562</a></span>&#160;<span class="preprocessor">#define USB_HP_CAN_TX_IRQn             CAN_TX_IRQn</span></div><div class="line"><a name="l07563"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga056f073961b95e8557d50f3eaf2d6e68"> 7563</a></span>&#160;<span class="preprocessor">#define USB_LP_CAN_RX0_IRQn            CAN_RX0_IRQn</span></div><div class="line"><a name="l07564"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga74d7e816fe0c9401728712508192935c"> 7564</a></span>&#160;<span class="preprocessor">#define TIM15_IRQn                     TIM1_BRK_TIM15_IRQn</span></div><div class="line"><a name="l07565"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga968180d2a84c23611511b405fac55dd7"> 7565</a></span>&#160;<span class="preprocessor">#define TIM16_IRQn                     TIM1_UP_TIM16_IRQn</span></div><div class="line"><a name="l07566"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga79bd721fc58fce2c58565ec90940b76a"> 7566</a></span>&#160;<span class="preprocessor">#define TIM17_IRQn                     TIM1_TRG_COM_TIM17_IRQn</span></div><div class="line"><a name="l07567"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gaad3631233ea931b4ce287c228648c2c7"> 7567</a></span>&#160;<span class="preprocessor">#define COMP_IRQn                      COMP2_IRQn</span></div><div class="line"><a name="l07568"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga66dfac0217f5fc9a16062216245c9d3d"> 7568</a></span>&#160;<span class="preprocessor">#define COMP1_2_3_IRQn                 COMP2_IRQn</span></div><div class="line"><a name="l07569"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gae0ab409238b0451723359ab9578e67c0"> 7569</a></span>&#160;<span class="preprocessor">#define COMP1_2_IRQn                   COMP2_IRQn</span></div><div class="line"><a name="l07570"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga261d7a2eecfd2b7ed663920bb4ca3388"> 7570</a></span>&#160;<span class="preprocessor">#define COMP4_5_6_IRQn                 COMP4_6_IRQn</span></div><div class="line"><a name="l07571"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gad95202b3f62989995dea3404eefece19"> 7571</a></span>&#160;<span class="preprocessor">#define TIM6_DAC_IRQn                  TIM6_DAC1_IRQn</span></div><div class="line"><a name="l07572"></a><span class="lineno"> 7572</span>&#160;</div><div class="line"><a name="l07573"></a><span class="lineno"> 7573</span>&#160;<span class="comment">/* Aliases for __IRQHandler */</span></div><div class="line"><a name="l07574"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gacfad9f182b248bceb2ebedd9ae366546"> 7574</a></span>&#160;<span class="preprocessor">#define ADC1_IRQHandler                ADC1_2_IRQHandler</span></div><div class="line"><a name="l07575"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gab91a699d4e77a446649e1d25f9e08462"> 7575</a></span>&#160;<span class="preprocessor">#define USB_HP_CAN_TX_IRQHandler       CAN_TX_IRQHandler</span></div><div class="line"><a name="l07576"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gaa07a982efee34bd64974a8f72bd101b1"> 7576</a></span>&#160;<span class="preprocessor">#define USB_LP_CAN_RX0_IRQHandler      CAN_RX0_IRQHandler</span></div><div class="line"><a name="l07577"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gae3d0c676be84f49288a1167f5a0d088d"> 7577</a></span>&#160;<span class="preprocessor">#define TIM15_IRQHandler               TIM1_BRK_TIM15_IRQHandler</span></div><div class="line"><a name="l07578"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga45f0f4d0176ba35f1d47eb1bd18ba80e"> 7578</a></span>&#160;<span class="preprocessor">#define TIM16_IRQHandler               TIM1_UP_TIM16_IRQHandler</span></div><div class="line"><a name="l07579"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gaecd398236de7305b79e157c09ac838c3"> 7579</a></span>&#160;<span class="preprocessor">#define TIM17_IRQHandler               TIM1_TRG_COM_TIM17_IRQHandler</span></div><div class="line"><a name="l07580"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gab9669f64f179840f97f9ecc71e8a15ea"> 7580</a></span>&#160;<span class="preprocessor">#define COMP_IRQHandler                COMP2_IRQHandler</span></div><div class="line"><a name="l07581"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga5f844a361c94396f89bed2dae498e2f7"> 7581</a></span>&#160;<span class="preprocessor">#define COMP1_2_3_IRQHandler           COMP2_IRQHandler</span></div><div class="line"><a name="l07582"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga02ca5dbc8e91e364dea8dda7380b20c6"> 7582</a></span>&#160;<span class="preprocessor">#define COMP1_2_IRQHandler             COMP2_IRQHandler</span></div><div class="line"><a name="l07583"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga14fb16f687236c66ba6e6263ba776135"> 7583</a></span>&#160;<span class="preprocessor">#define COMP4_5_6_IRQHandler           COMP4_6_IRQHandler</span></div><div class="line"><a name="l07584"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga7d58a944f63161f2152026eedc430848"> 7584</a></span>&#160;<span class="preprocessor">#define TIM6_DAC_IRQHandler            TIM6_DAC1_IRQHandler</span></div><div class="line"><a name="l07585"></a><span class="lineno"> 7585</span>&#160;</div><div class="line"><a name="l07586"></a><span class="lineno"> 7586</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l07587"></a><span class="lineno"> 7587</span>&#160;}</div><div class="line"><a name="l07588"></a><span class="lineno"> 7588</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div><div class="line"><a name="l07589"></a><span class="lineno"> 7589</span>&#160;</div><div class="line"><a name="l07590"></a><span class="lineno"> 7590</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F334x8_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l07591"></a><span class="lineno"> 7591</span>&#160;</div><div class="line"><a name="l07604"></a><span class="lineno"> 7604</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="struct_c_a_n___f_i_f_o_mail_box___type_def_html"><div class="ttname"><a href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a></div><div class="ttdoc">Controller Area Network FIFOMailBox. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f042x6_8h_source.html#l00171">stm32f042x6.h:171</a></div></div>
<div class="ttc" id="struct_s_y_s_c_f_g___type_def_html"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a></div><div class="ttdoc">SysTem Configuration. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00271">stm32f030x8.h:271</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_a5b578ebd9a6ec5da66798dc7a3453f4e"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#a5b578ebd9a6ec5da66798dc7a3453f4e">HRTIM_Timerx_TypeDef::TIMxISR</a></div><div class="ttdeci">__IO uint32_t TIMxISR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00459">stm32f334x8.h:459</a></div></div>
<div class="ttc" id="struct_s_p_i___type_def_html"><div class="ttname"><a href="struct_s_p_i___type_def.html">SPI_TypeDef</a></div><div class="ttdoc">Serial Peripheral Interface. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00372">stm32f030x8.h:372</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_aecabd09452968fbf0098aa167f339403"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#aecabd09452968fbf0098aa167f339403">HRTIM_Common_TypeDef::FLTINR2</a></div><div class="ttdeci">__IO uint32_t FLTINR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00512">stm32f334x8.h:512</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae64d8fb6f0a1b39a3d8ac8febc0d8b22"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae64d8fb6f0a1b39a3d8ac8febc0d8b22">EXTI2_TSC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00104">stm32f334x8.h:104</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00098">stm32f334x8.h:98</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_ae3fe904fe296dcfab94f0be9cbfee2d8"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#ae3fe904fe296dcfab94f0be9cbfee2d8">HRTIM_Timerx_TypeDef::CPT2xR</a></div><div class="ttdeci">__IO uint32_t CPT2xR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00471">stm32f334x8.h:471</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_a3c8fa17b933f3a35376fed37d21305dd"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#a3c8fa17b933f3a35376fed37d21305dd">HRTIM_Timerx_TypeDef::SETx1R</a></div><div class="ttdeci">__IO uint32_t SETx1R</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00473">stm32f334x8.h:473</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_a14af2b504fddf7fdcc5383978150920a"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#a14af2b504fddf7fdcc5383978150920a">HRTIM_Common_TypeDef::DLLCR</a></div><div class="ttdeci">__IO uint32_t DLLCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00510">stm32f334x8.h:510</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___master___type_def_html_abb1dedb840292e8557cbb9448e28d035"><div class="ttname"><a href="struct_h_r_t_i_m___master___type_def.html#abb1dedb840292e8557cbb9448e28d035">HRTIM_Master_TypeDef::MCMP2R</a></div><div class="ttdeci">__IO uint32_t MCMP2R</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00449">stm32f334x8.h:449</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8abb075f2d3fd2249f11f598cfb06e34dd"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abb075f2d3fd2249f11f598cfb06e34dd">HRTIM1_TIMD_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00142">stm32f334x8.h:142</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00124">stm32f334x8.h:124</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a">ADC1_2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00114">stm32f334x8.h:114</a></div></div>
<div class="ttc" id="x86__uart_8h_html_af21fe5aa2d6c5a994df71f908dc9251cab11810deb50e765a9fc2189cc8dedee0"><div class="ttname"><a href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251cab11810deb50e765a9fc2189cc8dedee0">MSR</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00104">x86_uart.h:104</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4aa636e8851d8aff81131064af5c3519"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4aa636e8851d8aff81131064af5c3519">HRTIM1_FLT_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00144">stm32f334x8.h:144</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a83c774bf31025f1d73374029d6eb2176"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a83c774bf31025f1d73374029d6eb2176">CAN_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00115">stm32f334x8.h:115</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00106">stm32f334x8.h:106</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00129">stm32f334x8.h:129</a></div></div>
<div class="ttc" id="struct_e_x_t_i___type_def_html"><div class="ttname"><a href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a></div><div class="ttdoc">External Interrupt/Event Controller. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00210">stm32f030x8.h:210</a></div></div>
<div class="ttc" id="struct_d_m_a___channel___type_def_html"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a></div><div class="ttdoc">DMA Controller. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00192">stm32f030x8.h:192</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a973dd47d56931829ab3a6df0cca6f5fd"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a973dd47d56931829ab3a6df0cca6f5fd">HRTIM1_TIMA_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00139">stm32f334x8.h:139</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_a57c44d1e154eb75315aeef860ed11dad"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#a57c44d1e154eb75315aeef860ed11dad">HRTIM_Common_TypeDef::EECR3</a></div><div class="ttdeci">__IO uint32_t EECR3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00505">stm32f334x8.h:505</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a12f4da1d5067b86e3133a6cf9d060817"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12f4da1d5067b86e3133a6cf9d060817">HRTIM1_TIMB_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00140">stm32f334x8.h:140</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___master___type_def_html_a84f8332c921c937347b2695717f309fd"><div class="ttname"><a href="struct_h_r_t_i_m___master___type_def.html#a84f8332c921c937347b2695717f309fd">HRTIM_Master_TypeDef::MREP</a></div><div class="ttdeci">__IO uint32_t MREP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00446">stm32f334x8.h:446</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00133">stm32f334x8.h:133</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af22bf2f61dd8abc29340d0824e205f4e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af22bf2f61dd8abc29340d0824e205f4e">TIM6_DAC1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00134">stm32f334x8.h:134</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00093">stm32f334x8.h:93</a></div></div>
<div class="ttc" id="struct_o_b___type_def_html"><div class="ttname"><a href="struct_o_b___type_def.html">OB_TypeDef</a></div><div class="ttdoc">Option Bytes Registers. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00239">stm32f030x8.h:239</a></div></div>
<div class="ttc" id="struct_c_r_c___type_def_html"><div class="ttname"><a href="struct_c_r_c___type_def.html">CRC_TypeDef</a></div><div class="ttdoc">CRC calculation unit. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00164">stm32f030x8.h:164</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aee9cb26353d0038254be1d089df2be0e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee9cb26353d0038254be1d089df2be0e">HRTIM1_TIME_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00143">stm32f334x8.h:143</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00099">stm32f334x8.h:99</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html">HRTIM_Timerx_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00456">stm32f334x8.h:456</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5e8877dfe9231e48010f08246bb2b05c"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5e8877dfe9231e48010f08246bb2b05c">TIM1_TRG_COM_TIM17_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00122">stm32f334x8.h:122</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a40c0519ba4c65202ea0daefff69ddb51"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a40c0519ba4c65202ea0daefff69ddb51">COMP2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00136">stm32f334x8.h:136</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_ab5ed3ef41c4b0e86fa0e121d7fc131fa"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#ab5ed3ef41c4b0e86fa0e121d7fc131fa">HRTIM_Timerx_TypeDef::FLTxR</a></div><div class="ttdeci">__IO uint32_t FLTxR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00484">stm32f334x8.h:484</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_a91f27f126117fa3e81bbdf07af2087da"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#a91f27f126117fa3e81bbdf07af2087da">HRTIM_Timerx_TypeDef::RSTx1R</a></div><div class="ttdeci">__IO uint32_t RSTx1R</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00474">stm32f334x8.h:474</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_a7040b06fd536d8f287546f0a0eb510d6"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#a7040b06fd536d8f287546f0a0eb510d6">HRTIM_Timerx_TypeDef::CPT2xCR</a></div><div class="ttdeci">__IO uint32_t CPT2xCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00482">stm32f334x8.h:482</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646">TIM1_UP_TIM16_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00121">stm32f334x8.h:121</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00128">stm32f334x8.h:128</a></div></div>
<div class="ttc" id="core__cm4_8h_html"><div class="ttname"><a href="core__cm4_8h.html">core_cm4.h</a></div><div class="ttdoc">CMSIS Cortex-M4 Core Peripheral Access Layer Header File. </div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#afdfa307571967afb1d97943e982b6586">HRTIM_Common_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00492">stm32f334x8.h:492</a></div></div>
<div class="ttc" id="struct_d_m_a___type_def_html"><div class="ttname"><a href="struct_d_m_a___type_def.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__dma_8h_source.html#l00042">ezr32wg_dma.h:42</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_ac958e2010a06cf867e061d328458389c"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#ac958e2010a06cf867e061d328458389c">HRTIM_Timerx_TypeDef::TIMxDIER</a></div><div class="ttdeci">__IO uint32_t TIMxDIER</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00461">stm32f334x8.h:461</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html">HRTIM_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00489">stm32f334x8.h:489</a></div></div>
<div class="ttc" id="struct_w_w_d_g___type_def_html"><div class="ttname"><a href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a></div><div class="ttdoc">Window WATCHDOG. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00433">stm32f030x8.h:433</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_ae12acf680bca5dbb90058747ae3bcc4a"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#ae12acf680bca5dbb90058747ae3bcc4a">HRTIM_Timerx_TypeDef::EEFxR2</a></div><div class="ttdeci">__IO uint32_t EEFxR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00478">stm32f334x8.h:478</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___type_def_html_a27c6894cc174e9eedd9edf3ecc2218d1"><div class="ttname"><a href="struct_h_r_t_i_m___type_def.html#a27c6894cc174e9eedd9edf3ecc2218d1">HRTIM_TypeDef::sMasterRegs</a></div><div class="ttdeci">HRTIM_Master_TypeDef sMasterRegs</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00524">stm32f334x8.h:524</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9aef9e4f6f534b79f7d94db2d9eb7554"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9aef9e4f6f534b79f7d94db2d9eb7554">CAN_RX1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00117">stm32f334x8.h:117</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_a0a8c8230846fd8ff154b9fde8dfa0399"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">HRTIM_Common_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00494">stm32f334x8.h:494</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3414343307c991802f031db26cc6ced7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3414343307c991802f031db26cc6ced7">COMP4_6_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00137">stm32f334x8.h:137</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00101">stm32f334x8.h:101</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_a0cd77a782de3159644c338fb02c68738"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#a0cd77a782de3159644c338fb02c68738">HRTIM_Timerx_TypeDef::SETx2R</a></div><div class="ttdeci">__IO uint32_t SETx2R</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00475">stm32f334x8.h:475</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___master___type_def_html_a524e134cec519206cb41d0545e382978"><div class="ttname"><a href="struct_h_r_t_i_m___master___type_def.html#a524e134cec519206cb41d0545e382978">HRTIM_Master_TypeDef::MISR</a></div><div class="ttdeci">__IO uint32_t MISR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00441">stm32f334x8.h:441</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_a81448e385f4f6d97f1efc0a2500e080c"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#a81448e385f4f6d97f1efc0a2500e080c">HRTIM_Common_TypeDef::BDTDUPR</a></div><div class="ttdeci">__IO uint32_t BDTDUPR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00517">stm32f334x8.h:517</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a534671c2e3067c7b3912dbefda3e9e5c"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a534671c2e3067c7b3912dbefda3e9e5c">CAN_RX0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00116">stm32f334x8.h:116</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___master___type_def_html_af86c61a5d38a4fc9cef942a12744486b"><div class="ttname"><a href="struct_h_r_t_i_m___master___type_def.html#af86c61a5d38a4fc9cef942a12744486b">HRTIM_Master_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00448">stm32f334x8.h:448</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_a7cb85e2fd497a237e79c9186126aa724"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#a7cb85e2fd497a237e79c9186126aa724">HRTIM_Common_TypeDef::ODISR</a></div><div class="ttdeci">__IO uint32_t ODISR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00497">stm32f334x8.h:497</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00092">stm32f334x8.h:92</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_a7d7607fc7fed3c39c540aa7c15f7a81e"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#a7d7607fc7fed3c39c540aa7c15f7a81e">HRTIM_Timerx_TypeDef::EEFxR1</a></div><div class="ttdeci">__IO uint32_t EEFxR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00477">stm32f334x8.h:477</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00087">stm32f334x8.h:87</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">STM32F334x4/STM32F334x6/STM32F334x8 device Interrupt Number Definition, according to the selected dev...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00084">stm32f334x8.h:84</a></div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html"><div class="ttname"><a href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></div><div class="ttdoc">General Purpose I/O. </div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__gpio_8h_source.html#l00042">ezr32wg_gpio.h:42</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_a6566f8cfbd1d8aa7e8db046aa35e77db"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">HRTIM_Common_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00495">stm32f334x8.h:495</a></div></div>
<div class="ttc" id="tests_2driver__lis3dh_2main_8c_html_a72366fc02d79d6eaf8e65bfe4a8b560d"><div class="ttname"><a href="tests_2driver__lis3dh_2main_8c.html#a72366fc02d79d6eaf8e65bfe4a8b560d">ODR</a></div><div class="ttdeci">#define ODR</div><div class="ttdef"><b>Definition:</b> <a href="tests_2driver__lis3dh_2main_8c_source.html#l00061">main.c:61</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">HRTIM_Common_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00493">stm32f334x8.h:493</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00089">stm32f334x8.h:89</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a1b978110864579ba10f940b7df51cccc"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b978110864579ba10f940b7df51cccc">HRTIM1_Master_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00138">stm32f334x8.h:138</a></div></div>
<div class="ttc" id="struct_c_a_n___type_def_html"><div class="ttname"><a href="struct_c_a_n___type_def.html">CAN_TypeDef</a></div><div class="ttdoc">Controller Area Network. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f042x6_8h_source.html#l00191">stm32f042x6.h:191</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_a83465ff744a5a6e46b45d3a7af9edacc"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#a83465ff744a5a6e46b45d3a7af9edacc">HRTIM_Common_TypeDef::BDMADR</a></div><div class="ttdeci">__IO uint32_t BDMADR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00519">stm32f334x8.h:519</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___master___type_def_html_ad42581571d923c54d9573f0cd66e380f"><div class="ttname"><a href="struct_h_r_t_i_m___master___type_def.html#ad42581571d923c54d9573f0cd66e380f">HRTIM_Master_TypeDef::MDIER</a></div><div class="ttdeci">__IO uint32_t MDIER</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00443">stm32f334x8.h:443</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_a3b3f0b8ec006dbb237f9c16035766b6c"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#a3b3f0b8ec006dbb237f9c16035766b6c">HRTIM_Common_TypeDef::EECR2</a></div><div class="ttdeci">__IO uint32_t EECR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00504">stm32f334x8.h:504</a></div></div>
<div class="ttc" id="x86__uart_8h_html_af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98"><div class="ttname"><a href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98">MCR</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00102">x86_uart.h:102</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00097">stm32f334x8.h:97</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___type_def_html_a24af2b3bd670eee7db5af9e263d2fdcf"><div class="ttname"><a href="struct_h_r_t_i_m___type_def.html#a24af2b3bd670eee7db5af9e263d2fdcf">HRTIM_TypeDef::sCommonRegs</a></div><div class="ttdeci">HRTIM_Common_TypeDef sCommonRegs</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00527">stm32f334x8.h:527</a></div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00213">core_cm0.h:213</a></div></div>
<div class="ttc" id="struct_a_d_c___type_def_html"><div class="ttname"><a href="struct_a_d_c___type_def.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to Digital Converter. </div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__adc_8h_source.html#l00042">ezr32wg_adc.h:42</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___master___type_def_html_a3c63e23e3bcb2cd51646002911405d54"><div class="ttname"><a href="struct_h_r_t_i_m___master___type_def.html#a3c63e23e3bcb2cd51646002911405d54">HRTIM_Master_TypeDef::MICR</a></div><div class="ttdeci">__IO uint32_t MICR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00442">stm32f334x8.h:442</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_ab3ab3aa298624d406260cfcf2719e466"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#ab3ab3aa298624d406260cfcf2719e466">HRTIM_Common_TypeDef::BDTEUPR</a></div><div class="ttdeci">__IO uint32_t BDTEUPR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00518">stm32f334x8.h:518</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_a7f6b436ee4900bf2160ef4862fd4885f"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#a7f6b436ee4900bf2160ef4862fd4885f">HRTIM_Common_TypeDef::BDTCUPR</a></div><div class="ttdeci">__IO uint32_t BDTCUPR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00516">stm32f334x8.h:516</a></div></div>
<div class="ttc" id="struct_o_p_a_m_p___type_def_html"><div class="ttname"><a href="struct_o_p_a_m_p___type_def.html">OPAMP_TypeDef</a></div><div class="ttdoc">Operational Amplifier (OPAMP) </div><div class="ttdef"><b>Definition:</b> <a href="stm32f303x8_8h_source.html#l00426">stm32f303x8.h:426</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___master___type_def_html_ad8c9ecfd94b961ab9230ad90ec9e2027"><div class="ttname"><a href="struct_h_r_t_i_m___master___type_def.html#ad8c9ecfd94b961ab9230ad90ec9e2027">HRTIM_Master_TypeDef::MCMP4R</a></div><div class="ttdeci">__IO uint32_t MCMP4R</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00451">stm32f334x8.h:451</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___master___type_def_html_a9fa36b9015cab479586177451cf2410c"><div class="ttname"><a href="struct_h_r_t_i_m___master___type_def.html#a9fa36b9015cab479586177451cf2410c">HRTIM_Master_TypeDef::MCMP3R</a></div><div class="ttdeci">__IO uint32_t MCMP3R</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00450">stm32f334x8.h:450</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_afe7b9a6dc9a2d2065fac824231b22221"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#afe7b9a6dc9a2d2065fac824231b22221">HRTIM_Timerx_TypeDef::CMP1xR</a></div><div class="ttdeci">__IO uint32_t CMP1xR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00465">stm32f334x8.h:465</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#ab0ec7102960640751d44e92ddac994f0">HRTIM_Common_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00491">stm32f334x8.h:491</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00109">stm32f334x8.h:109</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_a737debf663d629e67ad479eb42e70c8b"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#a737debf663d629e67ad479eb42e70c8b">HRTIM_Common_TypeDef::BDTAUPR</a></div><div class="ttdeci">__IO uint32_t BDTAUPR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00514">stm32f334x8.h:514</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00145">stm32f334x8.h:145</a></div></div>
<div class="ttc" id="struct_c_a_n___tx_mail_box___type_def_html"><div class="ttname"><a href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a></div><div class="ttdoc">Controller Area Network TxMailBox. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f042x6_8h_source.html#l00160">stm32f042x6.h:160</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00110">stm32f334x8.h:110</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a></div><div class="ttdoc">Universal Synchronous Asynchronous Receiver Transmitter. </div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__usart_8h_source.html#l00042">ezr32wg_usart.h:42</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af8ae58e900d43046a6959e6d5b2f26fb"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af8ae58e900d43046a6959e6d5b2f26fb">CAN_SCE_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00118">stm32f334x8.h:118</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_ae15915e8ff644336733d181a454b17bd"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#ae15915e8ff644336733d181a454b17bd">HRTIM_Common_TypeDef::BMPER</a></div><div class="ttdeci">__IO uint32_t BMPER</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00502">stm32f334x8.h:502</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html"><div class="ttname"><a href="struct_t_i_m___type_def.html">TIM_TypeDef</a></div><div class="ttdoc">TIM. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00387">stm32f030x8.h:387</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_aee01add8751c200022c389a5ffed95f7"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#aee01add8751c200022c389a5ffed95f7">HRTIM_Timerx_TypeDef::CPT1xR</a></div><div class="ttdeci">__IO uint32_t CPT1xR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00470">stm32f334x8.h:470</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___master___type_def_html_a0465de102b796f73f17dfe7e88d9d85e"><div class="ttname"><a href="struct_h_r_t_i_m___master___type_def.html#a0465de102b796f73f17dfe7e88d9d85e">HRTIM_Master_TypeDef::MCNTR</a></div><div class="ttdeci">__IO uint32_t MCNTR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00444">stm32f334x8.h:444</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00130">stm32f334x8.h:130</a></div></div>
<div class="ttc" id="struct_d_a_c___type_def_html"><div class="ttname"><a href="struct_d_a_c___type_def.html">DAC_TypeDef</a></div><div class="ttdoc">Digital to Analog Converter. </div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__dac_8h_source.html#l00042">ezr32wg_dac.h:42</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_ae8c3ea512bf1f88597ee95fecbe92081"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#ae8c3ea512bf1f88597ee95fecbe92081">HRTIM_Timerx_TypeDef::REPxR</a></div><div class="ttdeci">__IO uint32_t REPxR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00464">stm32f334x8.h:464</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_a2ce5dc08111ac3b18acfc9a2c2953e38"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#a2ce5dc08111ac3b18acfc9a2c2953e38">HRTIM_Timerx_TypeDef::RSTxR</a></div><div class="ttdeci">__IO uint32_t RSTxR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00479">stm32f334x8.h:479</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_afc5ef1c5458b8a7ac6c8863d28b27dd5"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#afc5ef1c5458b8a7ac6c8863d28b27dd5">HRTIM_Common_TypeDef::OENR</a></div><div class="ttdeci">__IO uint32_t OENR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00496">stm32f334x8.h:496</a></div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a></div><div class="ttdoc">FLASH Registers. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00223">stm32f030x8.h:223</a></div></div>
<div class="ttc" id="struct_p_w_r___type_def_html"><div class="ttname"><a href="struct_p_w_r___type_def.html">PWR_TypeDef</a></div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00315">stm32f030x8.h:315</a></div></div>
<div class="ttc" id="x86__uart_8h_html_af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144"><div class="ttname"><a href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00105">x86_uart.h:105</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00125">stm32f334x8.h:125</a></div></div>
<div class="ttc" id="struct_i_w_d_g___type_def_html"><div class="ttname"><a href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a></div><div class="ttdoc">Independent WATCHDOG. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00302">stm32f030x8.h:302</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00103">stm32f334x8.h:103</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_adbc088e70c4b1e787e40e9b159dee87c"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#adbc088e70c4b1e787e40e9b159dee87c">HRTIM_Timerx_TypeDef::CMP4xR</a></div><div class="ttdeci">__IO uint32_t CMP4xR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00469">stm32f334x8.h:469</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e">TIM1_BRK_TIM15_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00120">stm32f334x8.h:120</a></div></div>
<div class="ttc" id="struct_c_o_m_p___type_def_html"><div class="ttname"><a href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a></div><div class="ttdoc">Comparator. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f051x8_8h_source.html#l00183">stm32f051x8.h:183</a></div></div>
<div class="ttc" id="struct_a_d_c___common___type_def_html"><div class="ttname"><a href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00155">stm32f030x8.h:155</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_adb89668ffdc8bd00b2382dc9532614e0"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#adb89668ffdc8bd00b2382dc9532614e0">HRTIM_Timerx_TypeDef::CNTxR</a></div><div class="ttdeci">__IO uint32_t CNTxR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00462">stm32f334x8.h:462</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00091">stm32f334x8.h:91</a></div></div>
<div class="ttc" id="struct_r_c_c___type_def_html"><div class="ttname"><a href="struct_r_c_c___type_def.html">RCC_TypeDef</a></div><div class="ttdoc">Reset and Clock Control. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00325">stm32f030x8.h:325</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00123">stm32f334x8.h:123</a></div></div>
<div class="ttc" id="group__cpu__msp430__common_html_ga7b95d35c813eaa3d8a27cd007c692a49"><div class="ttname"><a href="group__cpu__msp430__common.html#ga7b95d35c813eaa3d8a27cd007c692a49">ISR</a></div><div class="ttdeci">#define ISR(a, b)</div><div class="ttdoc">Macro for defining interrupt service routines. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__common_2include_2cpu_8h_source.html#l00046">cpu.h:46</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_aacbe476531b58a0e8360492230a03a01"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#aacbe476531b58a0e8360492230a03a01">HRTIM_Common_TypeDef::ADC1R</a></div><div class="ttdeci">__IO uint32_t ADC1R</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00506">stm32f334x8.h:506</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___master___type_def_html_a27af4e9f888f0b7b1e8da7e002d98798"><div class="ttname"><a href="struct_h_r_t_i_m___master___type_def.html#a27af4e9f888f0b7b1e8da7e002d98798">HRTIM_Master_TypeDef::MCR</a></div><div class="ttdeci">__IO uint32_t MCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00440">stm32f334x8.h:440</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00100">stm32f334x8.h:100</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_a157990ebc5f51a3c43b0d4dd317e444a"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#a157990ebc5f51a3c43b0d4dd317e444a">HRTIM_Timerx_TypeDef::CMP3xR</a></div><div class="ttdeci">__IO uint32_t CMP3xR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00468">stm32f334x8.h:468</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_a8aa829c29f3d207b7f1f32470536f5b2"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#a8aa829c29f3d207b7f1f32470536f5b2">HRTIM_Timerx_TypeDef::CPT1xCR</a></div><div class="ttdeci">__IO uint32_t CPT1xCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00481">stm32f334x8.h:481</a></div></div>
<div class="ttc" id="struct_c_a_n___filter_register___type_def_html"><div class="ttname"><a href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a></div><div class="ttdoc">Controller Area Network FilterRegister. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f042x6_8h_source.html#l00182">stm32f042x6.h:182</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___type_def_html"><div class="ttname"><a href="struct_h_r_t_i_m___type_def.html">HRTIM_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00523">stm32f334x8.h:523</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_a6d09f095c7632ad7ac48b348d734818f"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#a6d09f095c7632ad7ac48b348d734818f">HRTIM_Timerx_TypeDef::TIMxICR</a></div><div class="ttdeci">__IO uint32_t TIMxICR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00460">stm32f334x8.h:460</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00094">stm32f334x8.h:94</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_a060da3ec26c85eb3ef64b50dcd14b91f"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#a060da3ec26c85eb3ef64b50dcd14b91f">HRTIM_Timerx_TypeDef::TIMxCR</a></div><div class="ttdeci">__IO uint32_t TIMxCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00458">stm32f334x8.h:458</a></div></div>
<div class="ttc" id="struct_t_s_c___type_def_html"><div class="ttname"><a href="struct_t_s_c___type_def.html">TSC_TypeDef</a></div><div class="ttdoc">Touch Sensing Controller (TSC) </div><div class="ttdef"><b>Definition:</b> <a href="stm32f042x6_8h_source.html#l00503">stm32f042x6.h:503</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_aaf946a75b3ea025a50d591c0ec0fc79c"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#aaf946a75b3ea025a50d591c0ec0fc79c">HRTIM_Timerx_TypeDef::DTxR</a></div><div class="ttdeci">__IO uint32_t DTxR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00472">stm32f334x8.h:472</a></div></div>
<div class="ttc" id="x86__uart_8h_html_af21fe5aa2d6c5a994df71f908dc9251caa4fe81a2a70fb56b8e15785301bc7eb2"><div class="ttname"><a href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caa4fe81a2a70fb56b8e15785301bc7eb2">IER</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00097">x86_uart.h:97</a></div></div>
<div class="ttc" id="struct_r_t_c___type_def_html"><div class="ttname"><a href="struct_r_t_c___type_def.html">RTC_TypeDef</a></div><div class="ttdoc">Real-Time Clock. </div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__rtc_8h_source.html#l00042">ezr32wg_rtc.h:42</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_a4d82f9a0f2cd9fe3d26ec272728810a5"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#a4d82f9a0f2cd9fe3d26ec272728810a5">HRTIM_Timerx_TypeDef::CMP1CxR</a></div><div class="ttdeci">__IO uint32_t CMP1CxR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00466">stm32f334x8.h:466</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_a8dd084304cf733865fe18ede4125b7e9"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#a8dd084304cf733865fe18ede4125b7e9">HRTIM_Common_TypeDef::FLTINR1</a></div><div class="ttdeci">__IO uint32_t FLTINR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00511">stm32f334x8.h:511</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00112">stm32f334x8.h:112</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00090">stm32f334x8.h:90</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_a853e7ebf605585017dcd4d6df1d80f5b"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#a853e7ebf605585017dcd4d6df1d80f5b">HRTIM_Timerx_TypeDef::PERxR</a></div><div class="ttdeci">__IO uint32_t PERxR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00463">stm32f334x8.h:463</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_a7f1f50645491b933f71da46cfdef294a"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#a7f1f50645491b933f71da46cfdef294a">HRTIM_Common_TypeDef::ADC4R</a></div><div class="ttdeci">__IO uint32_t ADC4R</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00509">stm32f334x8.h:509</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_ad2aa25a673795d239f734fac724b951c"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#ad2aa25a673795d239f734fac724b951c">HRTIM_Common_TypeDef::ODSR</a></div><div class="ttdeci">__IO uint32_t ODSR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00498">stm32f334x8.h:498</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00119">stm32f334x8.h:119</a></div></div>
<div class="ttc" id="struct_i2_c___type_def_html"><div class="ttname"><a href="struct_i2_c___type_def.html">I2C_TypeDef</a></div><div class="ttdoc">Inter-integrated Circuit Interface. </div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__i2c_8h_source.html#l00042">ezr32wg_i2c.h:42</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_a77259ad89cc75621bae19f36f15a1f81"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#a77259ad89cc75621bae19f36f15a1f81">HRTIM_Timerx_TypeDef::RSTx2R</a></div><div class="ttdeci">__IO uint32_t RSTx2R</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00476">stm32f334x8.h:476</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00126">stm32f334x8.h:126</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_a59ee6f009f22c99c36ce9d88dd06ddbe"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#a59ee6f009f22c99c36ce9d88dd06ddbe">HRTIM_Common_TypeDef::BMCR</a></div><div class="ttdeci">__IO uint32_t BMCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00499">stm32f334x8.h:499</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_aad1d8ec61774affdaf09ffc7273eb692"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#aad1d8ec61774affdaf09ffc7273eb692">HRTIM_Common_TypeDef::BDMUPR</a></div><div class="ttdeci">__IO uint32_t BDMUPR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00513">stm32f334x8.h:513</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00127">stm32f334x8.h:127</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8abcbb84b9bea44c27220e07bd6bf77c1f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abcbb84b9bea44c27220e07bd6bf77c1f">HRTIM1_TIMC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00141">stm32f334x8.h:141</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_a7972a41b72702e8a2b21d480496bb422"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#a7972a41b72702e8a2b21d480496bb422">HRTIM_Common_TypeDef::BDTBUPR</a></div><div class="ttdeci">__IO uint32_t BDTBUPR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00515">stm32f334x8.h:515</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_a5f76c87441492093bd632d713c89d9d3"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#a5f76c87441492093bd632d713c89d9d3">HRTIM_Common_TypeDef::BMCMPR</a></div><div class="ttdeci">__IO uint32_t BMCMPR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00501">stm32f334x8.h:501</a></div></div>
<div class="ttc" id="struct_d_b_g_m_c_u___type_def_html"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a></div><div class="ttdoc">Debug MCU. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00180">stm32f030x8.h:180</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_a48a5f8e4c02d8e41596bdff333177498"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#a48a5f8e4c02d8e41596bdff333177498">HRTIM_Common_TypeDef::EECR1</a></div><div class="ttdeci">__IO uint32_t EECR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00503">stm32f334x8.h:503</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00107">stm32f334x8.h:107</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00111">stm32f334x8.h:111</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_adf2cb7f242d627665317368440c5b5a7"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#adf2cb7f242d627665317368440c5b5a7">HRTIM_Common_TypeDef::ADC3R</a></div><div class="ttdeci">__IO uint32_t ADC3R</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00508">stm32f334x8.h:508</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00113">stm32f334x8.h:113</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_a84e9db011efdd326e15cd9674b30054f"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#a84e9db011efdd326e15cd9674b30054f">HRTIM_Common_TypeDef::BMTRGR</a></div><div class="ttdeci">__IO uint32_t BMTRGR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00500">stm32f334x8.h:500</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00108">stm32f334x8.h:108</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___master___type_def_html_afcea0265eb206c6aaf68ef3d3b22aefe"><div class="ttname"><a href="struct_h_r_t_i_m___master___type_def.html#afcea0265eb206c6aaf68ef3d3b22aefe">HRTIM_Master_TypeDef::MCMP1R</a></div><div class="ttdeci">__IO uint32_t MCMP1R</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00447">stm32f334x8.h:447</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00096">stm32f334x8.h:96</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_a2940b6ea0d39280d7cca26eb6d21360b"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#a2940b6ea0d39280d7cca26eb6d21360b">HRTIM_Timerx_TypeDef::OUTxR</a></div><div class="ttdeci">__IO uint32_t OUTxR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00483">stm32f334x8.h:483</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_ab7cabe716f2dc9dcff3eab06a5a987bc"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#ab7cabe716f2dc9dcff3eab06a5a987bc">HRTIM_Timerx_TypeDef::CMP2xR</a></div><div class="ttdeci">__IO uint32_t CMP2xR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00467">stm32f334x8.h:467</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_a2ac635511bbff207404bd3e465032b4e"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#a2ac635511bbff207404bd3e465032b4e">HRTIM_Common_TypeDef::ADC2R</a></div><div class="ttdeci">__IO uint32_t ADC2R</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00507">stm32f334x8.h:507</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00132">stm32f334x8.h:132</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00102">stm32f334x8.h:102</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab411cd655108f79a7648bf5067906ee2"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab411cd655108f79a7648bf5067906ee2">TIM7_DAC2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00135">stm32f334x8.h:135</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_ae0cdb8d7079d34d08019013708524ed7"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#ae0cdb8d7079d34d08019013708524ed7">HRTIM_Timerx_TypeDef::CHPxR</a></div><div class="ttdeci">__IO uint32_t CHPxR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00480">stm32f334x8.h:480</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___master___type_def_html_ad30d075d6199cc9fa8b9bb90cbe4b631"><div class="ttname"><a href="struct_h_r_t_i_m___master___type_def.html#ad30d075d6199cc9fa8b9bb90cbe4b631">HRTIM_Master_TypeDef::MPER</a></div><div class="ttdeci">__IO uint32_t MPER</div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00445">stm32f334x8.h:445</a></div></div>
<div class="ttc" id="struct_h_r_t_i_m___master___type_def_html"><div class="ttname"><a href="struct_h_r_t_i_m___master___type_def.html">HRTIM_Master_TypeDef</a></div><div class="ttdoc">High resolution Timer (HRTIM) </div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00438">stm32f334x8.h:438</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00105">stm32f334x8.h:105</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00131">stm32f334x8.h:131</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f334x8_8h_source.html#l00088">stm32f334x8.h:88</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:05 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
