; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_per_fused__native_batch_norm_legit_convolution_8(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4, i32 %5) local_unnamed_addr !dbg !7 {
  %7 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #5, !dbg !10
  %8 = icmp slt i32 %7, 1024, !dbg !11
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %10 = and i32 %9, 31, !dbg !12
  %11 = lshr i32 %9, 5, !dbg !12
  %12 = and i32 %9, 63, !dbg !12
  %13 = srem i32 %7, 256, !dbg !13
  %14 = shl i32 %7, 6, !dbg !14
  %15 = or disjoint i32 %14, %12, !dbg !15
  %16 = sext i32 %15 to i64, !dbg !16
  %17 = getelementptr float, ptr addrspace(1) %0, i64 %16, !dbg !16
  %18 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %17, i1 %8, i32 0, i1 %8) #5, !dbg !17
  %19 = bitcast i32 %18 to float, !dbg !17
  %20 = sext i32 %13 to i64, !dbg !18
  %21 = getelementptr float, ptr addrspace(1) %2, i64 %20, !dbg !18
  %22 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %21, i1 %8) #5, !dbg !19
  %23 = bitcast i32 %22 to float, !dbg !19
  %24 = fadd float %19, %23, !dbg !20
  %25 = select i1 %8, float %24, float 0.000000e+00, !dbg !21
  %26 = bitcast float %25 to i32, !dbg !22
  %27 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %26, i32 16, i32 31), !dbg !22
  %28 = bitcast i32 %27 to float, !dbg !22
  %29 = fadd float %25, %28, !dbg !26
  %30 = bitcast float %29 to i32, !dbg !22
  %31 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %30, i32 8, i32 31), !dbg !22
  %32 = bitcast i32 %31 to float, !dbg !22
  %33 = fadd float %29, %32, !dbg !26
  %34 = bitcast float %33 to i32, !dbg !22
  %35 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %34, i32 4, i32 31), !dbg !22
  %36 = bitcast i32 %35 to float, !dbg !22
  %37 = fadd float %33, %36, !dbg !26
  %38 = bitcast float %37 to i32, !dbg !22
  %39 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %38, i32 2, i32 31), !dbg !22
  %40 = bitcast i32 %39 to float, !dbg !22
  %41 = fadd float %37, %40, !dbg !26
  %42 = bitcast float %41 to i32, !dbg !22
  %43 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %42, i32 1, i32 31), !dbg !22
  %44 = bitcast i32 %43 to float, !dbg !22
  %45 = fadd float %41, %44, !dbg !26
  %46 = icmp eq i32 %10, 0, !dbg !22
  %47 = and i32 %11, 1, !dbg !22
  %48 = zext nneg i32 %47 to i64, !dbg !22
  %49 = getelementptr float, ptr addrspace(3) @global_smem, i64 %48, !dbg !22
  %50 = bitcast float %45 to <1 x i32>, !dbg !22
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %49, <1 x i32> %50, i1 %46) #5, !dbg !22
  tail call void @llvm.nvvm.barrier0(), !dbg !22
  %51 = icmp slt i32 %9, 2, !dbg !22
  %52 = sext i32 %9 to i64, !dbg !22
  %53 = getelementptr float, ptr addrspace(3) @global_smem, i64 %52, !dbg !22
  %54 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %53, i1 %51) #5, !dbg !22
  %55 = bitcast i32 %54 to float, !dbg !22
  %56 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %54, i32 1, i32 31), !dbg !22
  %57 = bitcast i32 %56 to float, !dbg !22
  %58 = fadd float %55, %57, !dbg !26
  %59 = and i32 %9, 1, !dbg !22
  %60 = icmp eq i32 %59, 0, !dbg !22
  %61 = and i1 %51, %60, !dbg !22
  %62 = bitcast float %58 to <1 x i32>, !dbg !22
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %53, <1 x i32> %62, i1 %61) #5, !dbg !22
  tail call void @llvm.nvvm.barrier0(), !dbg !22
  %63 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !22
  %64 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %63, float 6.400000e+01) #5, !dbg !28
  %65 = fsub float %24, %64, !dbg !29
  %66 = fmul float %65, %65, !dbg !30
  %67 = select i1 %8, float %66, float 0.000000e+00, !dbg !31
  tail call void @llvm.nvvm.barrier0(), !dbg !32
  %68 = bitcast float %67 to i32, !dbg !32
  %69 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %68, i32 16, i32 31), !dbg !32
  %70 = bitcast i32 %69 to float, !dbg !32
  %71 = fadd float %67, %70, !dbg !34
  %72 = bitcast float %71 to i32, !dbg !32
  %73 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %72, i32 8, i32 31), !dbg !32
  %74 = bitcast i32 %73 to float, !dbg !32
  %75 = fadd float %71, %74, !dbg !34
  %76 = bitcast float %75 to i32, !dbg !32
  %77 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %76, i32 4, i32 31), !dbg !32
  %78 = bitcast i32 %77 to float, !dbg !32
  %79 = fadd float %75, %78, !dbg !34
  %80 = bitcast float %79 to i32, !dbg !32
  %81 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %80, i32 2, i32 31), !dbg !32
  %82 = bitcast i32 %81 to float, !dbg !32
  %83 = fadd float %79, %82, !dbg !34
  %84 = bitcast float %83 to i32, !dbg !32
  %85 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %84, i32 1, i32 31), !dbg !32
  %86 = bitcast i32 %85 to float, !dbg !32
  %87 = fadd float %83, %86, !dbg !34
  %88 = bitcast float %87 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %49, <1 x i32> %88, i1 %46) #5, !dbg !32
  tail call void @llvm.nvvm.barrier0(), !dbg !32
  %89 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %53, i1 %51) #5, !dbg !32
  %90 = bitcast i32 %89 to float, !dbg !32
  %91 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %89, i32 1, i32 31), !dbg !32
  %92 = bitcast i32 %91 to float, !dbg !32
  %93 = fadd float %90, %92, !dbg !34
  %94 = bitcast float %93 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %53, <1 x i32> %94, i1 %61) #5, !dbg !32
  tail call void @llvm.nvvm.barrier0(), !dbg !32
  %95 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !32
  %96 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %95, float 6.400000e+01) #5, !dbg !35
  %97 = fadd float %96, 0x3EE4F8B580000000, !dbg !36
  %98 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !37
  %.not.i = icmp eq i32 %98, 0, !dbg !37
  br i1 %.not.i, label %101, label %99, !dbg !37

99:                                               ; preds = %6
  %100 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %97), !dbg !37
  br label %__nv_rsqrtf.exit, !dbg !37

101:                                              ; preds = %6
  %102 = tail call float @llvm.nvvm.rsqrt.approx.f(float %97), !dbg !37
  br label %__nv_rsqrtf.exit, !dbg !37

__nv_rsqrtf.exit:                                 ; preds = %99, %101
  %.0.i = phi float [ %100, %99 ], [ %102, %101 ], !dbg !37
  %103 = bitcast float %24 to i32, !dbg !38
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %103, ptr addrspace(1) %17, i1 %8) #5, !dbg !38
  tail call void @llvm.nvvm.barrier0(), !dbg !39
  %104 = sext i32 %7 to i64, !dbg !40
  %105 = getelementptr float, ptr addrspace(1) %1, i64 %104, !dbg !40
  %106 = icmp eq i32 %12, 0, !dbg !41
  %107 = bitcast float %.0.i to i32, !dbg !41
  %108 = and i1 %106, %8, !dbg !41
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %107, ptr addrspace(1) %105, i1 %108) #5, !dbg !41
  %109 = getelementptr float, ptr addrspace(1) %3, i64 %104, !dbg !42
  %110 = bitcast float %64 to i32, !dbg !43
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %110, ptr addrspace(1) %109, i1 %108) #5, !dbg !43
  ret void, !dbg !44
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.ftz.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.f(float) #4

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #5 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "ch3enj2j5f3wlyidntbcapchbxskuh7cwgznatra66c6ltfwnqvf.py", directory: "inductor_cache/h3")
!4 = !{ptr @triton_per_fused__native_batch_norm_legit_convolution_8, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused__native_batch_norm_legit_convolution_8, !"reqntidx", i32 64}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused__native_batch_norm_legit_convolution_8", linkageName: "triton_per_fused__native_batch_norm_legit_convolution_8", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 23, column: 28, scope: !7)
!11 = !DILocation(line: 25, column: 21, scope: !7)
!12 = !DILocation(line: 26, column: 34, scope: !7)
!13 = !DILocation(line: 31, column: 19, scope: !7)
!14 = !DILocation(line: 32, column: 42, scope: !7)
!15 = !DILocation(line: 32, column: 39, scope: !7)
!16 = !DILocation(line: 32, column: 34, scope: !7)
!17 = !DILocation(line: 32, column: 47, scope: !7)
!18 = !DILocation(line: 33, column: 30, scope: !7)
!19 = !DILocation(line: 33, column: 35, scope: !7)
!20 = !DILocation(line: 34, column: 18, scope: !7)
!21 = !DILocation(line: 38, column: 33, scope: !7)
!22 = !DILocation(line: 267, column: 36, scope: !23, inlinedAt: !25)
!23 = distinct !DILexicalBlockFile(scope: !7, file: !24, discriminator: 0)
!24 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!25 = !DILocation(line: 39, column: 24, scope: !7)
!26 = !DILocation(line: 256, column: 15, scope: !27, inlinedAt: !25)
!27 = distinct !DILexicalBlockFile(scope: !23, file: !24, discriminator: 0)
!28 = !DILocation(line: 42, column: 19, scope: !7)
!29 = !DILocation(line: 43, column: 19, scope: !7)
!30 = !DILocation(line: 44, column: 20, scope: !7)
!31 = !DILocation(line: 46, column: 35, scope: !7)
!32 = !DILocation(line: 267, column: 36, scope: !23, inlinedAt: !33)
!33 = !DILocation(line: 47, column: 26, scope: !7)
!34 = !DILocation(line: 256, column: 15, scope: !27, inlinedAt: !33)
!35 = !DILocation(line: 49, column: 20, scope: !7)
!36 = !DILocation(line: 51, column: 20, scope: !7)
!37 = !DILocation(line: 52, column: 28, scope: !7)
!38 = !DILocation(line: 53, column: 47, scope: !7)
!39 = !DILocation(line: 54, column: 4, scope: !7)
!40 = !DILocation(line: 55, column: 28, scope: !7)
!41 = !DILocation(line: 55, column: 40, scope: !7)
!42 = !DILocation(line: 56, column: 25, scope: !7)
!43 = !DILocation(line: 56, column: 37, scope: !7)
!44 = !DILocation(line: 56, column: 4, scope: !7)
