# Compile of processor.v failed with 5 errors.
# Compile of EX_MEM.v was successful.
# Compile of ID_EX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of MEM_WB.v was successful.
# Compile of EX.v was successful.
# Compile of ID.v was successful.
# Compile of IF.v was successful.
# Compile of MEM.v failed with 5 errors.
# Compile of WB.v was successful.
# Compile of ALU.v was successful.
# Compile of CU.v was successful.
# Compile of EDU.v was successful.
# Compile of FU1.v was successful.
# Compile of FU2.v was successful.
# Compile of HDU.v was successful.
# Compile of regFile.v was successful.
# Compile of mem.v was successful.
# Compile of reg.v was successful.
# 19 compiles, 2 failed with 10 errors.
# Compile of processor.v failed with 3 errors.
# Compile of EX_MEM.v was successful.
# Compile of ID_EX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of MEM_WB.v was successful.
# Compile of EX.v was successful.
# Compile of ID.v was successful.
# Compile of IF.v was successful.
# Compile of MEM.v failed with 3 errors.
# Compile of WB.v was successful.
# Compile of ALU.v was successful.
# Compile of CU.v was successful.
# Compile of EDU.v was successful.
# Compile of FU1.v was successful.
# Compile of FU2.v was successful.
# Compile of HDU.v was successful.
# Compile of regFile.v was successful.
# Compile of mem.v was successful.
# Compile of reg.v was successful.
# 19 compiles, 2 failed with 6 errors.
# Compile of processor.v was successful.
# Compile of EX_MEM.v was successful.
# Compile of ID_EX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of MEM_WB.v was successful.
# Compile of EX.v was successful.
# Compile of ID.v was successful.
# Compile of IF.v was successful.
# Compile of MEM.v was successful.
# Compile of WB.v was successful.
# Compile of ALU.v was successful.
# Compile of CU.v was successful.
# Compile of EDU.v was successful.
# Compile of FU1.v was successful.
# Compile of FU2.v was successful.
# Compile of HDU.v was successful.
# Compile of regFile.v was successful.
# Compile of mem.v was successful.
# Compile of reg.v was successful.
# 19 compiles, 0 failed with no errors.
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:23:16 on Dec 02,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 01:23:16 on Dec 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 01:23:16 on Dec 02,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'intr_memory'.  Expected 38, found 37.
#    Time: 0 ps  Iteration: 0  Instance: /processor/intr_memory File: ../verilog files/processor.v Line: 337
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (3) for port 'Rdst_val_in'. The port definition is at: ../verilog files/stages/MEM.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /processor/intr_memory File: ../verilog files/processor.v Line: 337
# ** Warning: (vsim-3722) ../verilog files/processor.v(337): [TFMPC] - Missing connection for port 'stall_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'out_data'. The port definition is at: ../verilog files/stages/../utils/reg.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor/intr_memory/stateRef File: ../verilog files/stages/MEM.v Line: 131
# ** Error: invalid command name "POP_flags_val_MEM"
# Error in macro ./sim.do line 28
# invalid command name "POP_flags_val_MEM"
#     while executing
# "POP_flags_val_MEM POP_flags_sgn_MEM"
# Error opening D:/PROJECTS/third year/first term/computer architecture/codes/modesim_work/(vsim-3015) [PCDPC] - Port size (16) does not match connection size 
# Path name 'D:/PROJECTS/third year/first term/computer architecture/codes/modesim_work/(vsim-3015) [PCDPC] - Port size (16) does not match connection size ' doesn't exist.
# Error opening D:/PROJECTS/third year/first term/computer architecture/codes/modesim_work/(vsim-3015) [PCDPC] - Port size (16) does not match connection size 
# Path name 'D:/PROJECTS/third year/first term/computer architecture/codes/modesim_work/(vsim-3015) [PCDPC] - Port size (16) does not match connection size ' doesn't exist.
quit -sim
# End time: 01:26:03 on Dec 02,2022, Elapsed time: 0:02:47
# Errors: 1, Warnings: 8
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:26:08 on Dec 02,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 01:26:08 on Dec 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 01:26:09 on Dec 02,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'intr_memory'.  Expected 38, found 37.
#    Time: 0 ps  Iteration: 0  Instance: /processor/intr_memory File: ../verilog files/processor.v Line: 337
# ** Warning: (vsim-3722) ../verilog files/processor.v(337): [TFMPC] - Missing connection for port 'stall_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'out_data'. The port definition is at: ../verilog files/stages/../utils/reg.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor/intr_memory/stateRef File: ../verilog files/stages/MEM.v Line: 131
# ** Error: invalid command name "POP_flags_val_MEM"
# Error in macro ./sim.do line 28
# invalid command name "POP_flags_val_MEM"
#     while executing
# "POP_flags_val_MEM POP_flags_sgn_MEM"
quit -sim
# End time: 01:26:22 on Dec 02,2022, Elapsed time: 0:00:13
# Errors: 1, Warnings: 4
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:26:25 on Dec 02,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 01:26:25 on Dec 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 01:26:25 on Dec 02,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'intr_memory'.  Expected 38, found 37.
#    Time: 0 ps  Iteration: 0  Instance: /processor/intr_memory File: ../verilog files/processor.v Line: 337
# ** Warning: (vsim-3722) ../verilog files/processor.v(337): [TFMPC] - Missing connection for port 'stall_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'out_data'. The port definition is at: ../verilog files/stages/../utils/reg.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor/intr_memory/stateRef File: ../verilog files/stages/MEM.v Line: 131
# ** UI-Msg (suppressible): (vsim-4008) Object 'is_POP_flags_MEM' not found.
# Error in macro ./sim.do line 38
# ** UI-Msg (suppressible): (vsim-4008) Object 'is_POP_flags_MEM' not found.
# 
#     while executing
# "force is_POP_flags_MEM 1'b0"
quit -sim
# End time: 01:28:55 on Dec 02,2022, Elapsed time: 0:02:30
# Errors: 0, Warnings: 4
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:29:15 on Dec 02,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 01:29:15 on Dec 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 01:29:15 on Dec 02,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'out_data'. The port definition is at: ../verilog files/stages/../utils/reg.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor/intr_memory/stateRef File: ../verilog files/stages/MEM.v Line: 131
# ** UI-Msg (suppressible): (vsim-4008) Object 'is_POP_flags_MEM' not found.
# Error in macro ./sim.do line 38
# ** UI-Msg (suppressible): (vsim-4008) Object 'is_POP_flags_MEM' not found.
# 
#     while executing
# "force is_POP_flags_MEM 1'b0"
quit -sim
# End time: 01:30:08 on Dec 02,2022, Elapsed time: 0:00:53
# Errors: 0, Warnings: 2
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:30:12 on Dec 02,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 01:30:12 on Dec 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 01:30:12 on Dec 02,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'out_data'. The port definition is at: ../verilog files/stages/../utils/reg.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor/intr_memory/stateRef File: ../verilog files/stages/MEM.v Line: 131
# Error opening D:/PROJECTS/third year/first term/computer architecture/codes/modesim_work/(vsim-3015) [PCDPC] - Port size (1) does not match connection size 
# Path name 'D:/PROJECTS/third year/first term/computer architecture/codes/modesim_work/(vsim-3015) [PCDPC] - Port size (1) does not match connection size ' doesn't exist.
quit -sim
# End time: 01:31:27 on Dec 02,2022, Elapsed time: 0:01:15
# Errors: 0, Warnings: 2
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:31:31 on Dec 02,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 01:31:31 on Dec 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 01:31:31 on Dec 02,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# WARNING: No extended dataflow license exists
quit -sim
# End time: 01:34:53 on Dec 02,2022, Elapsed time: 0:03:22
# Errors: 0, Warnings: 1
