

================================================================
== Vitis HLS Report for 'MUL_MOD_3'
================================================================
* Date:           Fri Apr  4 16:47:36 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  3.803 ns|     1.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       12|       12|  72.000 ns|  72.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.36>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%MOD_INDEX_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %MOD_INDEX" [HLS/src/Arithmetic.cpp:119]   --->   Operation 14 'read' 'MOD_INDEX_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input2_val" [HLS/src/Arithmetic.cpp:119]   --->   Operation 15 'read' 'input2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input1_val" [HLS/src/Arithmetic.cpp:119]   --->   Operation 16 'read' 'input1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input2_low = trunc i32 %input2_val_read" [HLS/src/Arithmetic.cpp:119]   --->   Operation 17 'trunc' 'input2_low' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input1_low = trunc i32 %input1_val_read" [HLS/src/Arithmetic.cpp:119]   --->   Operation 18 'trunc' 'input1_low' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i16 %input1_low" [HLS/src/Arithmetic.cpp:44->HLS/src/Arithmetic.cpp:126]   --->   Operation 19 'zext' 'zext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input1_high = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %input1_val_read, i32 16, i32 31" [HLS/src/Arithmetic.cpp:45->HLS/src/Arithmetic.cpp:126]   --->   Operation 20 'partselect' 'input1_high' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i16 %input1_high" [HLS/src/Arithmetic.cpp:45->HLS/src/Arithmetic.cpp:126]   --->   Operation 21 'zext' 'zext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i16 %input2_low" [HLS/src/Arithmetic.cpp:46->HLS/src/Arithmetic.cpp:126]   --->   Operation 22 'zext' 'zext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input2_high = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %input2_val_read, i32 16, i32 31" [HLS/src/Arithmetic.cpp:47->HLS/src/Arithmetic.cpp:126]   --->   Operation 23 'partselect' 'input2_high' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i16 %input2_high" [HLS/src/Arithmetic.cpp:47->HLS/src/Arithmetic.cpp:126]   --->   Operation 24 'zext' 'zext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.24ns)   --->   "%a_plus_b = add i17 %zext_ln45_1, i17 %zext_ln44_1" [HLS/src/Arithmetic.cpp:50->HLS/src/Arithmetic.cpp:126]   --->   Operation 25 'add' 'a_plus_b' <Predicate = true> <Delay = 1.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.48ns) (grouped into DSP with root node sub_ln63)   --->   "%c_plus_d = add i17 %zext_ln47_1, i17 %zext_ln46_1" [HLS/src/Arithmetic.cpp:51->HLS/src/Arithmetic.cpp:126]   --->   Operation 26 'add' 'c_plus_d' <Predicate = true> <Delay = 1.48> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i17 %a_plus_b" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:126]   --->   Operation 27 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into DSP with root node sub_ln63)   --->   "%zext_ln63_1 = zext i17 %c_plus_d" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:126]   --->   Operation 28 'zext' 'zext_ln63_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [3/3] (0.88ns) (grouped into DSP with root node sub_ln63)   --->   "%mul_ln63 = mul i34 %zext_ln63_1, i34 %zext_ln63" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:126]   --->   Operation 29 'mul' 'mul_ln63' <Predicate = true> <Delay = 0.88> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 3.34>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i16 %input1_low" [HLS/src/Arithmetic.cpp:44->HLS/src/Arithmetic.cpp:126]   --->   Operation 30 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln45_4 = zext i16 %input1_high" [HLS/src/Arithmetic.cpp:45->HLS/src/Arithmetic.cpp:126]   --->   Operation 31 'zext' 'zext_ln45_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i16 %input2_low" [HLS/src/Arithmetic.cpp:46->HLS/src/Arithmetic.cpp:126]   --->   Operation 32 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i16 %input2_high" [HLS/src/Arithmetic.cpp:47->HLS/src/Arithmetic.cpp:126]   --->   Operation 33 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (3.34ns)   --->   "%ac = mul i32 %zext_ln47, i32 %zext_ln45_4" [HLS/src/Arithmetic.cpp:54->HLS/src/Arithmetic.cpp:126]   --->   Operation 34 'mul' 'ac' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (3.34ns)   --->   "%bd = mul i32 %zext_ln46, i32 %zext_ln44" [HLS/src/Arithmetic.cpp:55->HLS/src/Arithmetic.cpp:126]   --->   Operation 35 'mul' 'bd' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [2/3] (0.88ns) (grouped into DSP with root node sub_ln63)   --->   "%mul_ln63 = mul i34 %zext_ln63_1, i34 %zext_ln63" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:126]   --->   Operation 36 'mul' 'mul_ln63' <Predicate = true> <Delay = 0.88> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.87>
ST_3 : Operation 37 [1/3] (0.00ns) (grouped into DSP with root node sub_ln63)   --->   "%mul_ln63 = mul i34 %zext_ln63_1, i34 %zext_ln63" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:126]   --->   Operation 37 'mul' 'mul_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into DSP with root node sub_ln63)   --->   "%zext_ln63_2 = zext i34 %mul_ln63" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:126]   --->   Operation 38 'zext' 'zext_ln63_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln63_3 = zext i32 %ac" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:126]   --->   Operation 39 'zext' 'zext_ln63_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln63_4 = zext i32 %bd" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:126]   --->   Operation 40 'zext' 'zext_ln63_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.57ns)   --->   "%add_ln63 = add i33 %zext_ln63_4, i33 %zext_ln63_3" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:126]   --->   Operation 41 'add' 'add_ln63' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln63_5 = zext i33 %add_ln63" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:126]   --->   Operation 42 'zext' 'zext_ln63_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (1.30ns) (root node of the DSP)   --->   "%sub_ln63 = sub i35 %zext_ln63_2, i35 %zext_ln63_5" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:126]   --->   Operation 43 'sub' 'sub_ln63' <Predicate = true> <Delay = 1.30> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.02>
ST_4 : Operation 44 [1/2] (1.30ns) (root node of the DSP)   --->   "%sub_ln63 = sub i35 %zext_ln63_2, i35 %zext_ln63_5" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:126]   --->   Operation 44 'sub' 'sub_ln63' <Predicate = true> <Delay = 1.30> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%sum1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %ac, i32 %bd" [HLS/src/Arithmetic.cpp:62->HLS/src/Arithmetic.cpp:126]   --->   Operation 45 'bitconcatenate' 'sum1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%sum2 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i35.i16, i35 %sub_ln63, i16 0" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:126]   --->   Operation 46 'bitconcatenate' 'sum2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i51 %sum2" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:126]   --->   Operation 47 'sext' 'sext_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.72ns)   --->   "%res_mult = add i64 %sum1, i64 %sext_ln63" [HLS/src/Arithmetic.cpp:65->HLS/src/Arithmetic.cpp:126]   --->   Operation 48 'add' 'res_mult' <Predicate = true> <Delay = 1.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%input1_low_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %res_mult, i32 30, i32 45" [HLS/src/Arithmetic.cpp:130]   --->   Operation 49 'partselect' 'input1_low_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%input1_high_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %res_mult, i32 46, i32 61" [HLS/src/Arithmetic.cpp:45->HLS/src/Arithmetic.cpp:132]   --->   Operation 50 'partselect' 'input1_high_1' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.93>
ST_5 : Operation 51 [1/1] (0.80ns)   --->   "%m = sparsemux i20 @_ssdm_op_SparseMux.ap_auto.3i20.i20.i2, i2 0, i20 1015804, i2 1, i20 753680, i2 2, i20 524347, i20 0, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:121]   --->   Operation 51 'sparsemux' 'm' <Predicate = true> <Delay = 0.80> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%input2_low_1 = trunc i20 %m" [HLS/src/Arithmetic.cpp:121]   --->   Operation 52 'trunc' 'input2_low_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln44_3 = zext i16 %input1_low_1" [HLS/src/Arithmetic.cpp:44->HLS/src/Arithmetic.cpp:132]   --->   Operation 53 'zext' 'zext_ln44_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i16 %input1_high_1" [HLS/src/Arithmetic.cpp:45->HLS/src/Arithmetic.cpp:132]   --->   Operation 54 'zext' 'zext_ln45_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln46_3 = zext i16 %input2_low_1" [HLS/src/Arithmetic.cpp:46->HLS/src/Arithmetic.cpp:132]   --->   Operation 55 'zext' 'zext_ln46_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%input2_high_1 = partselect i4 @_ssdm_op_PartSelect.i4.i20.i32.i32, i20 %m, i32 16, i32 19" [HLS/src/Arithmetic.cpp:47->HLS/src/Arithmetic.cpp:132]   --->   Operation 56 'partselect' 'input2_high_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i4 %input2_high_1" [HLS/src/Arithmetic.cpp:47->HLS/src/Arithmetic.cpp:132]   --->   Operation 57 'sext' 'sext_ln47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln47_4 = zext i16 %sext_ln47" [HLS/src/Arithmetic.cpp:47->HLS/src/Arithmetic.cpp:132]   --->   Operation 58 'zext' 'zext_ln47_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.48ns) (grouped into DSP with root node sub_ln63_1)   --->   "%a_plus_b_1 = add i17 %zext_ln45_2, i17 %zext_ln44_3" [HLS/src/Arithmetic.cpp:50->HLS/src/Arithmetic.cpp:132]   --->   Operation 59 'add' 'a_plus_b_1' <Predicate = true> <Delay = 1.48> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 60 [1/1] (1.24ns)   --->   "%c_plus_d_1 = add i17 %zext_ln47_4, i17 %zext_ln46_3" [HLS/src/Arithmetic.cpp:51->HLS/src/Arithmetic.cpp:132]   --->   Operation 60 'add' 'c_plus_d_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns) (grouped into DSP with root node sub_ln63_1)   --->   "%zext_ln63_6 = zext i17 %a_plus_b_1" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:132]   --->   Operation 61 'zext' 'zext_ln63_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln63_7 = zext i17 %c_plus_d_1" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:132]   --->   Operation 62 'zext' 'zext_ln63_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [3/3] (0.88ns) (grouped into DSP with root node sub_ln63_1)   --->   "%mul_ln63_1 = mul i34 %zext_ln63_6, i34 %zext_ln63_7" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:132]   --->   Operation 63 'mul' 'mul_ln63_1' <Predicate = true> <Delay = 0.88> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.34>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i16 %input1_low_1" [HLS/src/Arithmetic.cpp:44->HLS/src/Arithmetic.cpp:132]   --->   Operation 64 'zext' 'zext_ln44_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln45_5 = zext i16 %input1_high_1" [HLS/src/Arithmetic.cpp:45->HLS/src/Arithmetic.cpp:132]   --->   Operation 65 'zext' 'zext_ln45_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i16 %input2_low_1" [HLS/src/Arithmetic.cpp:46->HLS/src/Arithmetic.cpp:132]   --->   Operation 66 'zext' 'zext_ln46_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i16 %sext_ln47" [HLS/src/Arithmetic.cpp:47->HLS/src/Arithmetic.cpp:132]   --->   Operation 67 'zext' 'zext_ln47_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (3.34ns)   --->   "%ac_1 = mul i32 %zext_ln45_5, i32 %zext_ln47_2" [HLS/src/Arithmetic.cpp:54->HLS/src/Arithmetic.cpp:132]   --->   Operation 68 'mul' 'ac_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (3.34ns)   --->   "%bd_1 = mul i32 %zext_ln44_2, i32 %zext_ln46_2" [HLS/src/Arithmetic.cpp:55->HLS/src/Arithmetic.cpp:132]   --->   Operation 69 'mul' 'bd_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [2/3] (0.88ns) (grouped into DSP with root node sub_ln63_1)   --->   "%mul_ln63_1 = mul i34 %zext_ln63_6, i34 %zext_ln63_7" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:132]   --->   Operation 70 'mul' 'mul_ln63_1' <Predicate = true> <Delay = 0.88> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.87>
ST_7 : Operation 71 [1/3] (0.00ns) (grouped into DSP with root node sub_ln63_1)   --->   "%mul_ln63_1 = mul i34 %zext_ln63_6, i34 %zext_ln63_7" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:132]   --->   Operation 71 'mul' 'mul_ln63_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 72 [1/1] (0.00ns) (grouped into DSP with root node sub_ln63_1)   --->   "%zext_ln63_8 = zext i34 %mul_ln63_1" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:132]   --->   Operation 72 'zext' 'zext_ln63_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln63_9 = zext i32 %ac_1" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:132]   --->   Operation 73 'zext' 'zext_ln63_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln63_10 = zext i32 %bd_1" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:132]   --->   Operation 74 'zext' 'zext_ln63_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (1.57ns)   --->   "%add_ln63_1 = add i33 %zext_ln63_10, i33 %zext_ln63_9" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:132]   --->   Operation 75 'add' 'add_ln63_1' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln63_11 = zext i33 %add_ln63_1" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:132]   --->   Operation 76 'zext' 'zext_ln63_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [2/2] (1.30ns) (root node of the DSP)   --->   "%sub_ln63_1 = sub i35 %zext_ln63_8, i35 %zext_ln63_11" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:132]   --->   Operation 77 'sub' 'sub_ln63_1' <Predicate = true> <Delay = 1.30> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 3.02>
ST_8 : Operation 78 [1/2] (1.30ns) (root node of the DSP)   --->   "%sub_ln63_1 = sub i35 %zext_ln63_8, i35 %zext_ln63_11" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:132]   --->   Operation 78 'sub' 'sub_ln63_1' <Predicate = true> <Delay = 1.30> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%sum1_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %ac_1, i32 %bd_1" [HLS/src/Arithmetic.cpp:62->HLS/src/Arithmetic.cpp:132]   --->   Operation 79 'bitconcatenate' 'sum1_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%sum2_1 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i35.i16, i35 %sub_ln63_1, i16 0" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:132]   --->   Operation 80 'bitconcatenate' 'sum2_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln63_1 = sext i51 %sum2_1" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:132]   --->   Operation 81 'sext' 'sext_ln63_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (1.72ns)   --->   "%res_mult_shift = add i64 %sext_ln63_1, i64 %sum1_1" [HLS/src/Arithmetic.cpp:65->HLS/src/Arithmetic.cpp:132]   --->   Operation 82 'add' 'res_mult_shift' <Predicate = true> <Delay = 1.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%res_mult_shift_part = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %res_mult_shift, i32 32, i32 47" [HLS/src/Arithmetic.cpp:137]   --->   Operation 83 'partselect' 'res_mult_shift_part' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %res_mult_shift, i32 48, i32 63" [HLS/src/Arithmetic.cpp:45->HLS/src/Arithmetic.cpp:138]   --->   Operation 84 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.93>
ST_9 : Operation 85 [1/1] (0.80ns)   --->   "%mod = sparsemux i31 @_ssdm_op_SparseMux.ap_auto.3i31.i31.i2, i2 0, i31 1073750017, i2 1, i31 1073815553, i2 2, i31 1073872897, i31 0, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:146]   --->   Operation 85 'sparsemux' 'mod' <Predicate = true> <Delay = 0.80> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%input2_low_2 = trunc i31 %mod" [HLS/src/Arithmetic.cpp:119]   --->   Operation 86 'trunc' 'input2_low_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln44_5 = zext i16 %res_mult_shift_part" [HLS/src/Arithmetic.cpp:44->HLS/src/Arithmetic.cpp:138]   --->   Operation 87 'zext' 'zext_ln44_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln45_3 = zext i16 %tmp_s" [HLS/src/Arithmetic.cpp:45->HLS/src/Arithmetic.cpp:138]   --->   Operation 88 'zext' 'zext_ln45_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln46_5 = zext i16 %input2_low_2" [HLS/src/Arithmetic.cpp:46->HLS/src/Arithmetic.cpp:138]   --->   Operation 89 'zext' 'zext_ln46_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%input2_high_2 = partselect i15 @_ssdm_op_PartSelect.i15.i31.i32.i32, i31 %mod, i32 16, i32 30" [HLS/src/Arithmetic.cpp:47->HLS/src/Arithmetic.cpp:138]   --->   Operation 90 'partselect' 'input2_high_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln47_3 = zext i15 %input2_high_2" [HLS/src/Arithmetic.cpp:47->HLS/src/Arithmetic.cpp:138]   --->   Operation 91 'zext' 'zext_ln47_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (1.48ns) (grouped into DSP with root node sub_ln63_2)   --->   "%a_plus_b_2 = add i17 %zext_ln44_5, i17 %zext_ln45_3" [HLS/src/Arithmetic.cpp:50->HLS/src/Arithmetic.cpp:138]   --->   Operation 92 'add' 'a_plus_b_2' <Predicate = true> <Delay = 1.48> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 93 [1/1] (1.24ns)   --->   "%c_plus_d_2 = add i17 %zext_ln47_3, i17 %zext_ln46_5" [HLS/src/Arithmetic.cpp:51->HLS/src/Arithmetic.cpp:138]   --->   Operation 93 'add' 'c_plus_d_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (0.00ns) (grouped into DSP with root node sub_ln63_2)   --->   "%zext_ln63_12 = zext i17 %a_plus_b_2" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:138]   --->   Operation 94 'zext' 'zext_ln63_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln63_13 = zext i17 %c_plus_d_2" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:138]   --->   Operation 95 'zext' 'zext_ln63_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [3/3] (0.88ns) (grouped into DSP with root node sub_ln63_2)   --->   "%mul_ln63_2 = mul i34 %zext_ln63_12, i34 %zext_ln63_13" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:138]   --->   Operation 96 'mul' 'mul_ln63_2' <Predicate = true> <Delay = 0.88> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 3.34>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln44_4 = zext i16 %res_mult_shift_part" [HLS/src/Arithmetic.cpp:44->HLS/src/Arithmetic.cpp:138]   --->   Operation 97 'zext' 'zext_ln44_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i16 %tmp_s" [HLS/src/Arithmetic.cpp:45->HLS/src/Arithmetic.cpp:138]   --->   Operation 98 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln46_4 = zext i16 %input2_low_2" [HLS/src/Arithmetic.cpp:46->HLS/src/Arithmetic.cpp:138]   --->   Operation 99 'zext' 'zext_ln46_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln47_5 = zext i15 %input2_high_2" [HLS/src/Arithmetic.cpp:47->HLS/src/Arithmetic.cpp:138]   --->   Operation 100 'zext' 'zext_ln47_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (3.34ns)   --->   "%ac_2 = mul i31 %zext_ln45, i31 %zext_ln47_5" [HLS/src/Arithmetic.cpp:54->HLS/src/Arithmetic.cpp:138]   --->   Operation 101 'mul' 'ac_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (3.34ns)   --->   "%bd_2 = mul i32 %zext_ln44_4, i32 %zext_ln46_4" [HLS/src/Arithmetic.cpp:55->HLS/src/Arithmetic.cpp:138]   --->   Operation 102 'mul' 'bd_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 103 [2/3] (0.88ns) (grouped into DSP with root node sub_ln63_2)   --->   "%mul_ln63_2 = mul i34 %zext_ln63_12, i34 %zext_ln63_13" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:138]   --->   Operation 103 'mul' 'mul_ln63_2' <Predicate = true> <Delay = 0.88> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 2.87>
ST_11 : Operation 104 [1/3] (0.00ns) (grouped into DSP with root node sub_ln63_2)   --->   "%mul_ln63_2 = mul i34 %zext_ln63_12, i34 %zext_ln63_13" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:138]   --->   Operation 104 'mul' 'mul_ln63_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 105 [1/1] (0.00ns) (grouped into DSP with root node sub_ln63_2)   --->   "%zext_ln63_14 = zext i34 %mul_ln63_2" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:138]   --->   Operation 105 'zext' 'zext_ln63_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln63_15 = zext i31 %ac_2" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:138]   --->   Operation 106 'zext' 'zext_ln63_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln63_16 = zext i32 %bd_2" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:138]   --->   Operation 107 'zext' 'zext_ln63_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (1.57ns)   --->   "%add_ln63_2 = add i33 %zext_ln63_16, i33 %zext_ln63_15" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:138]   --->   Operation 108 'add' 'add_ln63_2' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln63_17 = zext i33 %add_ln63_2" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:138]   --->   Operation 109 'zext' 'zext_ln63_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [2/2] (1.30ns) (root node of the DSP)   --->   "%sub_ln63_2 = sub i35 %zext_ln63_14, i35 %zext_ln63_17" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:138]   --->   Operation 110 'sub' 'sub_ln63_2' <Predicate = true> <Delay = 1.30> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 3.80>
ST_12 : Operation 111 [1/2] (1.30ns) (root node of the DSP)   --->   "%sub_ln63_2 = sub i35 %zext_ln63_14, i35 %zext_ln63_17" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:138]   --->   Operation 111 'sub' 'sub_ln63_2' <Predicate = true> <Delay = 1.30> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%sum1_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i31.i32, i31 %ac_2, i32 %bd_2" [HLS/src/Arithmetic.cpp:62->HLS/src/Arithmetic.cpp:138]   --->   Operation 112 'bitconcatenate' 'sum1_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i63 %sum1_2" [HLS/src/Arithmetic.cpp:62->HLS/src/Arithmetic.cpp:138]   --->   Operation 113 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%sum2_2 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i35.i16, i35 %sub_ln63_2, i16 0" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:138]   --->   Operation 114 'bitconcatenate' 'sum2_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln63_2 = sext i51 %sum2_2" [HLS/src/Arithmetic.cpp:63->HLS/src/Arithmetic.cpp:138]   --->   Operation 115 'sext' 'sext_ln63_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%res_shift = sub i64 %res_mult, i64 %zext_ln62" [HLS/src/Arithmetic.cpp:65->HLS/src/Arithmetic.cpp:138]   --->   Operation 116 'sub' 'res_shift' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 117 [1/1] (2.50ns) (root node of TernaryAdder)   --->   "%sub_ln142 = sub i64 %res_shift, i64 %sext_ln63_2" [HLS/src/Arithmetic.cpp:142]   --->   Operation 117 'sub' 'sub_ln142' <Predicate = true> <Delay = 2.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 2.17>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%specpipeline_ln119 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [HLS/src/Arithmetic.cpp:119]   --->   Operation 118 'specpipeline' 'specpipeline_ln119' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i31 %mod" [HLS/src/Arithmetic.cpp:146]   --->   Operation 119 'zext' 'zext_ln146' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (1.72ns)   --->   "%sub_ln146 = sub i64 %sub_ln142, i64 %zext_ln146" [HLS/src/Arithmetic.cpp:146]   --->   Operation 120 'sub' 'sub_ln146' <Predicate = true> <Delay = 1.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln147_cast = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %mod, i1 0" [HLS/src/Arithmetic.cpp:147]   --->   Operation 121 'bitconcatenate' 'zext_ln147_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i32 %zext_ln147_cast" [HLS/src/Arithmetic.cpp:147]   --->   Operation 122 'zext' 'zext_ln147' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (1.72ns)   --->   "%sub_ln147 = sub i64 %sub_ln142, i64 %zext_ln147" [HLS/src/Arithmetic.cpp:147]   --->   Operation 123 'sub' 'sub_ln147' <Predicate = true> <Delay = 1.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln149_1)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sub_ln146, i32 63" [HLS/src/Arithmetic.cpp:149]   --->   Operation 124 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln149_1)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sub_ln147, i32 63" [HLS/src/Arithmetic.cpp:149]   --->   Operation 125 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln149_1)   --->   "%trunc_ln149 = trunc i64 %sub_ln142" [HLS/src/Arithmetic.cpp:149]   --->   Operation 126 'trunc' 'trunc_ln149' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln149_1)   --->   "%trunc_ln149_1 = trunc i64 %sub_ln146" [HLS/src/Arithmetic.cpp:149]   --->   Operation 127 'trunc' 'trunc_ln149_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln149_1)   --->   "%trunc_ln149_2 = trunc i64 %sub_ln147" [HLS/src/Arithmetic.cpp:149]   --->   Operation 128 'trunc' 'trunc_ln149_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln149_1)   --->   "%select_ln149 = select i1 %tmp_43, i32 %trunc_ln149_1, i32 %trunc_ln149_2" [HLS/src/Arithmetic.cpp:149]   --->   Operation 129 'select' 'select_ln149' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 130 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln149_1 = select i1 %tmp, i32 %trunc_ln149, i32 %select_ln149" [HLS/src/Arithmetic.cpp:149]   --->   Operation 130 'select' 'select_ln149_1' <Predicate = true> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%ret_ln151 = ret i32 %select_ln149_1" [HLS/src/Arithmetic.cpp:151]   --->   Operation 131 'ret' 'ret_ln151' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MOD_INDEX]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
MOD_INDEX_read      (read          ) [ 01111111110000]
input2_val_read     (read          ) [ 00000000000000]
input1_val_read     (read          ) [ 00000000000000]
input2_low          (trunc         ) [ 01100000000000]
input1_low          (trunc         ) [ 01100000000000]
zext_ln44_1         (zext          ) [ 00000000000000]
input1_high         (partselect    ) [ 01100000000000]
zext_ln45_1         (zext          ) [ 00000000000000]
zext_ln46_1         (zext          ) [ 00000000000000]
input2_high         (partselect    ) [ 01100000000000]
zext_ln47_1         (zext          ) [ 00000000000000]
a_plus_b            (add           ) [ 00000000000000]
c_plus_d            (add           ) [ 00000000000000]
zext_ln63           (zext          ) [ 01110000000000]
zext_ln63_1         (zext          ) [ 01110000000000]
zext_ln44           (zext          ) [ 00000000000000]
zext_ln45_4         (zext          ) [ 00000000000000]
zext_ln46           (zext          ) [ 00000000000000]
zext_ln47           (zext          ) [ 00000000000000]
ac                  (mul           ) [ 01011000000000]
bd                  (mul           ) [ 01011000000000]
mul_ln63            (mul           ) [ 00000000000000]
zext_ln63_2         (zext          ) [ 01001000000000]
zext_ln63_3         (zext          ) [ 00000000000000]
zext_ln63_4         (zext          ) [ 00000000000000]
add_ln63            (add           ) [ 00000000000000]
zext_ln63_5         (zext          ) [ 01001000000000]
sub_ln63            (sub           ) [ 00000000000000]
sum1                (bitconcatenate) [ 00000000000000]
sum2                (bitconcatenate) [ 00000000000000]
sext_ln63           (sext          ) [ 00000000000000]
res_mult            (add           ) [ 01000111111110]
input1_low_1        (partselect    ) [ 01000110000000]
input1_high_1       (partselect    ) [ 01000110000000]
m                   (sparsemux     ) [ 00000000000000]
input2_low_1        (trunc         ) [ 01000010000000]
zext_ln44_3         (zext          ) [ 00000000000000]
zext_ln45_2         (zext          ) [ 00000000000000]
zext_ln46_3         (zext          ) [ 00000000000000]
input2_high_1       (partselect    ) [ 00000000000000]
sext_ln47           (sext          ) [ 01000010000000]
zext_ln47_4         (zext          ) [ 00000000000000]
a_plus_b_1          (add           ) [ 00000000000000]
c_plus_d_1          (add           ) [ 00000000000000]
zext_ln63_6         (zext          ) [ 01000011000000]
zext_ln63_7         (zext          ) [ 01000011000000]
zext_ln44_2         (zext          ) [ 00000000000000]
zext_ln45_5         (zext          ) [ 00000000000000]
zext_ln46_2         (zext          ) [ 00000000000000]
zext_ln47_2         (zext          ) [ 00000000000000]
ac_1                (mul           ) [ 01000001100000]
bd_1                (mul           ) [ 01000001100000]
mul_ln63_1          (mul           ) [ 00000000000000]
zext_ln63_8         (zext          ) [ 01000000100000]
zext_ln63_9         (zext          ) [ 00000000000000]
zext_ln63_10        (zext          ) [ 00000000000000]
add_ln63_1          (add           ) [ 00000000000000]
zext_ln63_11        (zext          ) [ 01000000100000]
sub_ln63_1          (sub           ) [ 00000000000000]
sum1_1              (bitconcatenate) [ 00000000000000]
sum2_1              (bitconcatenate) [ 00000000000000]
sext_ln63_1         (sext          ) [ 00000000000000]
res_mult_shift      (add           ) [ 00000000000000]
res_mult_shift_part (partselect    ) [ 01000000011000]
tmp_s               (partselect    ) [ 01000000011000]
mod                 (sparsemux     ) [ 01000000001111]
input2_low_2        (trunc         ) [ 01000000001000]
zext_ln44_5         (zext          ) [ 00000000000000]
zext_ln45_3         (zext          ) [ 00000000000000]
zext_ln46_5         (zext          ) [ 00000000000000]
input2_high_2       (partselect    ) [ 01000000001000]
zext_ln47_3         (zext          ) [ 00000000000000]
a_plus_b_2          (add           ) [ 00000000000000]
c_plus_d_2          (add           ) [ 00000000000000]
zext_ln63_12        (zext          ) [ 01000000001100]
zext_ln63_13        (zext          ) [ 01000000001100]
zext_ln44_4         (zext          ) [ 00000000000000]
zext_ln45           (zext          ) [ 00000000000000]
zext_ln46_4         (zext          ) [ 00000000000000]
zext_ln47_5         (zext          ) [ 00000000000000]
ac_2                (mul           ) [ 01000000000110]
bd_2                (mul           ) [ 01000000000110]
mul_ln63_2          (mul           ) [ 00000000000000]
zext_ln63_14        (zext          ) [ 01000000000010]
zext_ln63_15        (zext          ) [ 00000000000000]
zext_ln63_16        (zext          ) [ 00000000000000]
add_ln63_2          (add           ) [ 00000000000000]
zext_ln63_17        (zext          ) [ 01000000000010]
sub_ln63_2          (sub           ) [ 00000000000000]
sum1_2              (bitconcatenate) [ 00000000000000]
zext_ln62           (zext          ) [ 00000000000000]
sum2_2              (bitconcatenate) [ 00000000000000]
sext_ln63_2         (sext          ) [ 00000000000000]
res_shift           (sub           ) [ 00000000000000]
sub_ln142           (sub           ) [ 01000000000001]
specpipeline_ln119  (specpipeline  ) [ 00000000000000]
zext_ln146          (zext          ) [ 00000000000000]
sub_ln146           (sub           ) [ 00000000000000]
zext_ln147_cast     (bitconcatenate) [ 00000000000000]
zext_ln147          (zext          ) [ 00000000000000]
sub_ln147           (sub           ) [ 00000000000000]
tmp                 (bitselect     ) [ 00000000000000]
tmp_43              (bitselect     ) [ 00000000000000]
trunc_ln149         (trunc         ) [ 00000000000000]
trunc_ln149_1       (trunc         ) [ 00000000000000]
trunc_ln149_2       (trunc         ) [ 00000000000000]
select_ln149        (select        ) [ 00000000000000]
select_ln149_1      (select        ) [ 00000000000000]
ret_ln151           (ret           ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input1_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input1_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input2_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input2_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="MOD_INDEX">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MOD_INDEX"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i51.i35.i16"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.3i20.i20.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.3i31.i31.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="MOD_INDEX_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="2" slack="0"/>
<pin id="90" dir="0" index="1" bw="2" slack="0"/>
<pin id="91" dir="1" index="2" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MOD_INDEX_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="input2_val_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input2_val_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="input1_val_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input1_val_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="input2_low_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="input2_low/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="input1_low_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="input1_low/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln44_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="input1_high_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="6" slack="0"/>
<pin id="122" dir="0" index="3" bw="6" slack="0"/>
<pin id="123" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input1_high/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln45_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln46_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="input2_high_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="6" slack="0"/>
<pin id="140" dir="0" index="3" bw="6" slack="0"/>
<pin id="141" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input2_high/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln47_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="a_plus_b_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_plus_b/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln63_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="17" slack="0"/>
<pin id="158" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln44_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="1"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln45_4_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="1"/>
<pin id="165" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_4/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln46_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="1"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="zext_ln47_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="1"/>
<pin id="171" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="ac_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ac/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="bd_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bd/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="zext_ln63_3_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_3/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln63_4_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_4/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="add_ln63_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln63_5_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="33" slack="0"/>
<pin id="198" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_5/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sum1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="2"/>
<pin id="203" dir="0" index="2" bw="32" slack="2"/>
<pin id="204" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum1/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sum2_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="51" slack="0"/>
<pin id="208" dir="0" index="1" bw="35" slack="0"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum2/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="sext_ln63_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="51" slack="0"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="res_mult_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="0"/>
<pin id="219" dir="0" index="1" bw="51" slack="0"/>
<pin id="220" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_mult/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="input1_low_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="0"/>
<pin id="225" dir="0" index="1" bw="64" slack="0"/>
<pin id="226" dir="0" index="2" bw="6" slack="0"/>
<pin id="227" dir="0" index="3" bw="7" slack="0"/>
<pin id="228" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input1_low_1/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="input1_high_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="0" index="1" bw="64" slack="0"/>
<pin id="236" dir="0" index="2" bw="7" slack="0"/>
<pin id="237" dir="0" index="3" bw="7" slack="0"/>
<pin id="238" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input1_high_1/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="m_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="20" slack="0"/>
<pin id="245" dir="0" index="1" bw="2" slack="0"/>
<pin id="246" dir="0" index="2" bw="20" slack="0"/>
<pin id="247" dir="0" index="3" bw="2" slack="0"/>
<pin id="248" dir="0" index="4" bw="20" slack="0"/>
<pin id="249" dir="0" index="5" bw="2" slack="0"/>
<pin id="250" dir="0" index="6" bw="20" slack="0"/>
<pin id="251" dir="0" index="7" bw="20" slack="0"/>
<pin id="252" dir="0" index="8" bw="2" slack="4"/>
<pin id="253" dir="1" index="9" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="input2_low_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="20" slack="0"/>
<pin id="264" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="input2_low_1/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln44_3_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="1"/>
<pin id="268" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_3/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln45_2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="1"/>
<pin id="271" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_2/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln46_3_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_3/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="input2_high_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="20" slack="0"/>
<pin id="279" dir="0" index="2" bw="6" slack="0"/>
<pin id="280" dir="0" index="3" bw="6" slack="0"/>
<pin id="281" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input2_high_1/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="sext_ln47_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln47_4_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_4/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="c_plus_d_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="0"/>
<pin id="296" dir="0" index="1" bw="16" slack="0"/>
<pin id="297" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_plus_d_1/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln63_7_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="17" slack="0"/>
<pin id="302" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_7/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln44_2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="16" slack="2"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_2/6 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln45_5_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="2"/>
<pin id="309" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_5/6 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln46_2_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="1"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_2/6 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln47_2_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="1"/>
<pin id="315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_2/6 "/>
</bind>
</comp>

<comp id="316" class="1004" name="ac_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="0" index="1" bw="16" slack="0"/>
<pin id="319" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ac_1/6 "/>
</bind>
</comp>

<comp id="322" class="1004" name="bd_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="0"/>
<pin id="324" dir="0" index="1" bw="16" slack="0"/>
<pin id="325" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bd_1/6 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln63_9_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_9/7 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln63_10_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_10/7 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln63_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_1/7 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln63_11_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="33" slack="0"/>
<pin id="342" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_11/7 "/>
</bind>
</comp>

<comp id="344" class="1004" name="sum1_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="2"/>
<pin id="347" dir="0" index="2" bw="32" slack="2"/>
<pin id="348" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum1_1/8 "/>
</bind>
</comp>

<comp id="350" class="1004" name="sum2_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="51" slack="0"/>
<pin id="352" dir="0" index="1" bw="35" slack="0"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="1" index="3" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum2_1/8 "/>
</bind>
</comp>

<comp id="357" class="1004" name="sext_ln63_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="51" slack="0"/>
<pin id="359" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_1/8 "/>
</bind>
</comp>

<comp id="361" class="1004" name="res_mult_shift_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="51" slack="0"/>
<pin id="363" dir="0" index="1" bw="64" slack="0"/>
<pin id="364" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_mult_shift/8 "/>
</bind>
</comp>

<comp id="367" class="1004" name="res_mult_shift_part_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="0"/>
<pin id="369" dir="0" index="1" bw="64" slack="0"/>
<pin id="370" dir="0" index="2" bw="7" slack="0"/>
<pin id="371" dir="0" index="3" bw="7" slack="0"/>
<pin id="372" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_mult_shift_part/8 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_s_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="0"/>
<pin id="379" dir="0" index="1" bw="64" slack="0"/>
<pin id="380" dir="0" index="2" bw="7" slack="0"/>
<pin id="381" dir="0" index="3" bw="7" slack="0"/>
<pin id="382" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="387" class="1004" name="mod_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="31" slack="0"/>
<pin id="389" dir="0" index="1" bw="2" slack="0"/>
<pin id="390" dir="0" index="2" bw="31" slack="0"/>
<pin id="391" dir="0" index="3" bw="2" slack="0"/>
<pin id="392" dir="0" index="4" bw="31" slack="0"/>
<pin id="393" dir="0" index="5" bw="2" slack="0"/>
<pin id="394" dir="0" index="6" bw="31" slack="0"/>
<pin id="395" dir="0" index="7" bw="31" slack="0"/>
<pin id="396" dir="0" index="8" bw="2" slack="8"/>
<pin id="397" dir="1" index="9" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="mod/9 "/>
</bind>
</comp>

<comp id="406" class="1004" name="input2_low_2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="31" slack="0"/>
<pin id="408" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="input2_low_2/9 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln44_5_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="1"/>
<pin id="412" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_5/9 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln45_3_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="16" slack="1"/>
<pin id="415" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_3/9 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln46_5_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="16" slack="0"/>
<pin id="418" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_5/9 "/>
</bind>
</comp>

<comp id="420" class="1004" name="input2_high_2_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="15" slack="0"/>
<pin id="422" dir="0" index="1" bw="31" slack="0"/>
<pin id="423" dir="0" index="2" bw="6" slack="0"/>
<pin id="424" dir="0" index="3" bw="6" slack="0"/>
<pin id="425" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input2_high_2/9 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln47_3_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="15" slack="0"/>
<pin id="432" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_3/9 "/>
</bind>
</comp>

<comp id="434" class="1004" name="c_plus_d_2_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="15" slack="0"/>
<pin id="436" dir="0" index="1" bw="16" slack="0"/>
<pin id="437" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_plus_d_2/9 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln63_13_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="17" slack="0"/>
<pin id="442" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_13/9 "/>
</bind>
</comp>

<comp id="444" class="1004" name="zext_ln44_4_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="2"/>
<pin id="446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_4/10 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln45_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="16" slack="2"/>
<pin id="449" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/10 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln46_4_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="16" slack="1"/>
<pin id="452" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_4/10 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln47_5_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="15" slack="1"/>
<pin id="455" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_5/10 "/>
</bind>
</comp>

<comp id="456" class="1004" name="ac_2_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="0"/>
<pin id="458" dir="0" index="1" bw="15" slack="0"/>
<pin id="459" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ac_2/10 "/>
</bind>
</comp>

<comp id="462" class="1004" name="bd_2_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="0"/>
<pin id="464" dir="0" index="1" bw="16" slack="0"/>
<pin id="465" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bd_2/10 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln63_15_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="31" slack="1"/>
<pin id="470" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_15/11 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln63_16_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_16/11 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln63_2_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="31" slack="0"/>
<pin id="477" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_2/11 "/>
</bind>
</comp>

<comp id="480" class="1004" name="zext_ln63_17_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="33" slack="0"/>
<pin id="482" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_17/11 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sum1_2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="63" slack="0"/>
<pin id="486" dir="0" index="1" bw="31" slack="2"/>
<pin id="487" dir="0" index="2" bw="32" slack="2"/>
<pin id="488" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum1_2/12 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln62_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="63" slack="0"/>
<pin id="492" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/12 "/>
</bind>
</comp>

<comp id="494" class="1004" name="sum2_2_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="51" slack="0"/>
<pin id="496" dir="0" index="1" bw="35" slack="0"/>
<pin id="497" dir="0" index="2" bw="1" slack="0"/>
<pin id="498" dir="1" index="3" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum2_2/12 "/>
</bind>
</comp>

<comp id="501" class="1004" name="sext_ln63_2_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="51" slack="0"/>
<pin id="503" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_2/12 "/>
</bind>
</comp>

<comp id="505" class="1004" name="res_shift_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="64" slack="8"/>
<pin id="507" dir="0" index="1" bw="63" slack="0"/>
<pin id="508" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="res_shift/12 "/>
</bind>
</comp>

<comp id="510" class="1004" name="sub_ln142_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="64" slack="0"/>
<pin id="512" dir="0" index="1" bw="51" slack="0"/>
<pin id="513" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln142/12 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln146_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="31" slack="4"/>
<pin id="518" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln146/13 "/>
</bind>
</comp>

<comp id="519" class="1004" name="sub_ln146_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="64" slack="1"/>
<pin id="521" dir="0" index="1" bw="31" slack="0"/>
<pin id="522" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln146/13 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln147_cast_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="0"/>
<pin id="526" dir="0" index="1" bw="31" slack="4"/>
<pin id="527" dir="0" index="2" bw="1" slack="0"/>
<pin id="528" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln147_cast/13 "/>
</bind>
</comp>

<comp id="531" class="1004" name="zext_ln147_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="0"/>
<pin id="533" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln147/13 "/>
</bind>
</comp>

<comp id="535" class="1004" name="sub_ln147_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="64" slack="1"/>
<pin id="537" dir="0" index="1" bw="32" slack="0"/>
<pin id="538" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln147/13 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="64" slack="0"/>
<pin id="543" dir="0" index="2" bw="7" slack="0"/>
<pin id="544" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/13 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_43_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="64" slack="0"/>
<pin id="551" dir="0" index="2" bw="7" slack="0"/>
<pin id="552" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_43/13 "/>
</bind>
</comp>

<comp id="556" class="1004" name="trunc_ln149_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="64" slack="1"/>
<pin id="558" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln149/13 "/>
</bind>
</comp>

<comp id="559" class="1004" name="trunc_ln149_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="64" slack="0"/>
<pin id="561" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln149_1/13 "/>
</bind>
</comp>

<comp id="563" class="1004" name="trunc_ln149_2_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="64" slack="0"/>
<pin id="565" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln149_2/13 "/>
</bind>
</comp>

<comp id="567" class="1004" name="select_ln149_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="32" slack="0"/>
<pin id="570" dir="0" index="2" bw="32" slack="0"/>
<pin id="571" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln149/13 "/>
</bind>
</comp>

<comp id="575" class="1004" name="select_ln149_1_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="32" slack="0"/>
<pin id="578" dir="0" index="2" bw="32" slack="0"/>
<pin id="579" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln149_1/13 "/>
</bind>
</comp>

<comp id="583" class="1007" name="grp_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="16" slack="0"/>
<pin id="585" dir="0" index="1" bw="16" slack="0"/>
<pin id="586" dir="0" index="2" bw="17" slack="0"/>
<pin id="587" dir="0" index="3" bw="33" slack="0"/>
<pin id="588" dir="1" index="4" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="addmul_sub(1178) " fcode="addmul_sub"/>
<opset="c_plus_d/1 zext_ln63_1/1 mul_ln63/1 zext_ln63_2/3 sub_ln63/3 "/>
</bind>
</comp>

<comp id="594" class="1007" name="grp_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="16" slack="0"/>
<pin id="596" dir="0" index="1" bw="16" slack="0"/>
<pin id="597" dir="0" index="2" bw="17" slack="0"/>
<pin id="598" dir="0" index="3" bw="33" slack="0"/>
<pin id="599" dir="1" index="4" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="addmul_sub(1178) " fcode="addmul_sub"/>
<opset="a_plus_b_1/5 zext_ln63_6/5 mul_ln63_1/5 zext_ln63_8/7 sub_ln63_1/7 "/>
</bind>
</comp>

<comp id="605" class="1007" name="grp_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="16" slack="0"/>
<pin id="607" dir="0" index="1" bw="16" slack="0"/>
<pin id="608" dir="0" index="2" bw="17" slack="0"/>
<pin id="609" dir="0" index="3" bw="33" slack="0"/>
<pin id="610" dir="1" index="4" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="addmul_sub(1178) " fcode="addmul_sub"/>
<opset="a_plus_b_2/9 zext_ln63_12/9 mul_ln63_2/9 zext_ln63_14/11 sub_ln63_2/11 "/>
</bind>
</comp>

<comp id="616" class="1005" name="MOD_INDEX_read_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="2" slack="4"/>
<pin id="618" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="MOD_INDEX_read "/>
</bind>
</comp>

<comp id="622" class="1005" name="input2_low_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="16" slack="1"/>
<pin id="624" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input2_low "/>
</bind>
</comp>

<comp id="627" class="1005" name="input1_low_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="16" slack="1"/>
<pin id="629" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input1_low "/>
</bind>
</comp>

<comp id="632" class="1005" name="input1_high_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="16" slack="1"/>
<pin id="634" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input1_high "/>
</bind>
</comp>

<comp id="637" class="1005" name="input2_high_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="16" slack="1"/>
<pin id="639" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input2_high "/>
</bind>
</comp>

<comp id="642" class="1005" name="zext_ln63_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="34" slack="1"/>
<pin id="644" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln63 "/>
</bind>
</comp>

<comp id="647" class="1005" name="ac_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="1"/>
<pin id="649" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ac "/>
</bind>
</comp>

<comp id="653" class="1005" name="bd_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="1"/>
<pin id="655" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bd "/>
</bind>
</comp>

<comp id="659" class="1005" name="zext_ln63_5_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="35" slack="1"/>
<pin id="661" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln63_5 "/>
</bind>
</comp>

<comp id="664" class="1005" name="res_mult_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="64" slack="8"/>
<pin id="666" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="res_mult "/>
</bind>
</comp>

<comp id="669" class="1005" name="input1_low_1_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="16" slack="1"/>
<pin id="671" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input1_low_1 "/>
</bind>
</comp>

<comp id="675" class="1005" name="input1_high_1_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="16" slack="1"/>
<pin id="677" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input1_high_1 "/>
</bind>
</comp>

<comp id="681" class="1005" name="input2_low_1_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="16" slack="1"/>
<pin id="683" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input2_low_1 "/>
</bind>
</comp>

<comp id="686" class="1005" name="sext_ln47_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="16" slack="1"/>
<pin id="688" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln47 "/>
</bind>
</comp>

<comp id="691" class="1005" name="zext_ln63_7_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="34" slack="1"/>
<pin id="693" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln63_7 "/>
</bind>
</comp>

<comp id="696" class="1005" name="ac_1_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="1"/>
<pin id="698" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ac_1 "/>
</bind>
</comp>

<comp id="702" class="1005" name="bd_1_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="1"/>
<pin id="704" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bd_1 "/>
</bind>
</comp>

<comp id="708" class="1005" name="zext_ln63_11_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="35" slack="1"/>
<pin id="710" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln63_11 "/>
</bind>
</comp>

<comp id="713" class="1005" name="res_mult_shift_part_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="16" slack="1"/>
<pin id="715" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_mult_shift_part "/>
</bind>
</comp>

<comp id="719" class="1005" name="tmp_s_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="16" slack="1"/>
<pin id="721" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="725" class="1005" name="mod_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="31" slack="4"/>
<pin id="727" dir="1" index="1" bw="31" slack="4"/>
</pin_list>
<bind>
<opset="mod "/>
</bind>
</comp>

<comp id="731" class="1005" name="input2_low_2_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="16" slack="1"/>
<pin id="733" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input2_low_2 "/>
</bind>
</comp>

<comp id="736" class="1005" name="input2_high_2_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="15" slack="1"/>
<pin id="738" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="input2_high_2 "/>
</bind>
</comp>

<comp id="741" class="1005" name="zext_ln63_13_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="34" slack="1"/>
<pin id="743" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln63_13 "/>
</bind>
</comp>

<comp id="746" class="1005" name="ac_2_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="31" slack="1"/>
<pin id="748" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="ac_2 "/>
</bind>
</comp>

<comp id="752" class="1005" name="bd_2_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="1"/>
<pin id="754" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bd_2 "/>
</bind>
</comp>

<comp id="758" class="1005" name="zext_ln63_17_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="35" slack="1"/>
<pin id="760" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln63_17 "/>
</bind>
</comp>

<comp id="763" class="1005" name="sub_ln142_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="64" slack="1"/>
<pin id="765" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln142 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="92"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="94" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="100" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="100" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="131"><net_src comp="118" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="106" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="94" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="149"><net_src comp="136" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="128" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="114" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="150" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="176"><net_src comp="169" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="163" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="166" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="160" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="194"><net_src comp="187" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="184" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="190" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="16" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="18" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="20" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="216"><net_src comp="206" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="200" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="213" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="22" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="217" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="231"><net_src comp="24" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="232"><net_src comp="26" pin="0"/><net_sink comp="223" pin=3"/></net>

<net id="239"><net_src comp="22" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="217" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="28" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="242"><net_src comp="30" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="254"><net_src comp="32" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="255"><net_src comp="34" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="256"><net_src comp="36" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="257"><net_src comp="38" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="258"><net_src comp="40" pin="0"/><net_sink comp="243" pin=4"/></net>

<net id="259"><net_src comp="42" pin="0"/><net_sink comp="243" pin=5"/></net>

<net id="260"><net_src comp="44" pin="0"/><net_sink comp="243" pin=6"/></net>

<net id="261"><net_src comp="46" pin="0"/><net_sink comp="243" pin=7"/></net>

<net id="265"><net_src comp="243" pin="9"/><net_sink comp="262" pin=0"/></net>

<net id="275"><net_src comp="262" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="48" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="243" pin="9"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="12" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="285"><net_src comp="50" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="289"><net_src comp="276" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="272" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="320"><net_src comp="307" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="313" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="304" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="310" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="338"><net_src comp="331" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="328" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="334" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="16" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="355"><net_src comp="18" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="20" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="360"><net_src comp="350" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="357" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="344" pin="3"/><net_sink comp="361" pin=1"/></net>

<net id="373"><net_src comp="22" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="361" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="52" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="376"><net_src comp="54" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="383"><net_src comp="22" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="361" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="385"><net_src comp="56" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="386"><net_src comp="58" pin="0"/><net_sink comp="377" pin=3"/></net>

<net id="398"><net_src comp="60" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="399"><net_src comp="34" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="400"><net_src comp="62" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="401"><net_src comp="38" pin="0"/><net_sink comp="387" pin=3"/></net>

<net id="402"><net_src comp="64" pin="0"/><net_sink comp="387" pin=4"/></net>

<net id="403"><net_src comp="42" pin="0"/><net_sink comp="387" pin=5"/></net>

<net id="404"><net_src comp="66" pin="0"/><net_sink comp="387" pin=6"/></net>

<net id="405"><net_src comp="68" pin="0"/><net_sink comp="387" pin=7"/></net>

<net id="409"><net_src comp="387" pin="9"/><net_sink comp="406" pin=0"/></net>

<net id="419"><net_src comp="406" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="426"><net_src comp="70" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="387" pin="9"/><net_sink comp="420" pin=1"/></net>

<net id="428"><net_src comp="12" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="429"><net_src comp="24" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="433"><net_src comp="420" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="430" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="416" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="460"><net_src comp="447" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="453" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="444" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="450" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="478"><net_src comp="471" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="468" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="474" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="489"><net_src comp="72" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="484" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="18" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="20" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="504"><net_src comp="494" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="490" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="505" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="501" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="523"><net_src comp="516" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="82" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="84" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="534"><net_src comp="524" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="531" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="86" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="519" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="58" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="553"><net_src comp="86" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="535" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="58" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="562"><net_src comp="519" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="535" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="572"><net_src comp="548" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="559" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="563" pin="1"/><net_sink comp="567" pin=2"/></net>

<net id="580"><net_src comp="540" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="556" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="567" pin="3"/><net_sink comp="575" pin=2"/></net>

<net id="589"><net_src comp="146" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="132" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="591"><net_src comp="156" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="592"><net_src comp="196" pin="1"/><net_sink comp="583" pin=3"/></net>

<net id="593"><net_src comp="583" pin="4"/><net_sink comp="206" pin=1"/></net>

<net id="600"><net_src comp="269" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="266" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="602"><net_src comp="300" pin="1"/><net_sink comp="594" pin=2"/></net>

<net id="603"><net_src comp="340" pin="1"/><net_sink comp="594" pin=3"/></net>

<net id="604"><net_src comp="594" pin="4"/><net_sink comp="350" pin=1"/></net>

<net id="611"><net_src comp="410" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="413" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="613"><net_src comp="440" pin="1"/><net_sink comp="605" pin=2"/></net>

<net id="614"><net_src comp="480" pin="1"/><net_sink comp="605" pin=3"/></net>

<net id="615"><net_src comp="605" pin="4"/><net_sink comp="494" pin=1"/></net>

<net id="619"><net_src comp="88" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="243" pin=8"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="387" pin=8"/></net>

<net id="625"><net_src comp="106" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="630"><net_src comp="110" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="635"><net_src comp="118" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="640"><net_src comp="136" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="645"><net_src comp="156" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="650"><net_src comp="172" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="652"><net_src comp="647" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="656"><net_src comp="178" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="658"><net_src comp="653" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="662"><net_src comp="196" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="667"><net_src comp="217" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="672"><net_src comp="223" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="674"><net_src comp="669" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="678"><net_src comp="233" pin="4"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="684"><net_src comp="262" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="689"><net_src comp="286" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="694"><net_src comp="300" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="699"><net_src comp="316" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="705"><net_src comp="322" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="707"><net_src comp="702" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="711"><net_src comp="340" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="716"><net_src comp="367" pin="4"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="718"><net_src comp="713" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="722"><net_src comp="377" pin="4"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="724"><net_src comp="719" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="728"><net_src comp="387" pin="9"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="730"><net_src comp="725" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="734"><net_src comp="406" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="739"><net_src comp="420" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="744"><net_src comp="440" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="749"><net_src comp="456" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="755"><net_src comp="462" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="761"><net_src comp="480" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="766"><net_src comp="510" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="769"><net_src comp="763" pin="1"/><net_sink comp="556" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: MUL_MOD.3 : input1_val | {1 }
	Port: MUL_MOD.3 : input2_val | {1 }
	Port: MUL_MOD.3 : MOD_INDEX | {1 }
  - Chain level:
	State 1
		zext_ln44_1 : 1
		zext_ln45_1 : 1
		zext_ln46_1 : 1
		zext_ln47_1 : 1
		a_plus_b : 2
		c_plus_d : 2
		zext_ln63 : 3
		zext_ln63_1 : 3
		mul_ln63 : 4
	State 2
		ac : 1
		bd : 1
	State 3
		zext_ln63_2 : 1
		add_ln63 : 1
		zext_ln63_5 : 2
		sub_ln63 : 3
	State 4
		sum2 : 1
		sext_ln63 : 2
		res_mult : 3
		input1_low_1 : 4
		input1_high_1 : 4
	State 5
		input2_low_1 : 1
		zext_ln46_3 : 2
		input2_high_1 : 1
		sext_ln47 : 2
		zext_ln47_4 : 3
		a_plus_b_1 : 1
		c_plus_d_1 : 4
		zext_ln63_6 : 2
		zext_ln63_7 : 5
		mul_ln63_1 : 6
	State 6
		ac_1 : 1
		bd_1 : 1
	State 7
		zext_ln63_8 : 1
		add_ln63_1 : 1
		zext_ln63_11 : 2
		sub_ln63_1 : 3
	State 8
		sum2_1 : 1
		sext_ln63_1 : 2
		res_mult_shift : 3
		res_mult_shift_part : 4
		tmp_s : 4
	State 9
		input2_low_2 : 1
		zext_ln46_5 : 2
		input2_high_2 : 1
		zext_ln47_3 : 2
		a_plus_b_2 : 1
		c_plus_d_2 : 3
		zext_ln63_12 : 2
		zext_ln63_13 : 4
		mul_ln63_2 : 5
	State 10
		ac_2 : 1
		bd_2 : 1
	State 11
		zext_ln63_14 : 1
		add_ln63_2 : 1
		zext_ln63_17 : 2
		sub_ln63_2 : 3
	State 12
		zext_ln62 : 1
		sum2_2 : 1
		sext_ln63_2 : 2
		res_shift : 2
		sub_ln142 : 3
	State 13
		sub_ln146 : 1
		zext_ln147 : 1
		sub_ln147 : 2
		tmp : 2
		tmp_43 : 3
		trunc_ln149_1 : 2
		trunc_ln149_2 : 3
		select_ln149 : 4
		select_ln149_1 : 5
		ret_ln151 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |       a_plus_b_fu_150       |    0    |    0    |    23   |
|          |       add_ln63_fu_190       |    0    |    0    |    39   |
|          |       res_mult_fu_217       |    0    |    0    |    71   |
|    add   |      c_plus_d_1_fu_294      |    0    |    0    |    23   |
|          |      add_ln63_1_fu_334      |    0    |    0    |    39   |
|          |    res_mult_shift_fu_361    |    0    |    0    |    71   |
|          |      c_plus_d_2_fu_434      |    0    |    0    |    23   |
|          |      add_ln63_2_fu_474      |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|          |       res_shift_fu_505      |    0    |    0    |    64   |
|    sub   |       sub_ln142_fu_510      |    0    |    0    |    64   |
|          |       sub_ln146_fu_519      |    0    |    0    |    71   |
|          |       sub_ln147_fu_535      |    0    |    0    |    71   |
|----------|-----------------------------|---------|---------|---------|
| sparsemux|           m_fu_243          |    0    |    51   |    9    |
|          |          mod_fu_387         |    0    |    51   |    9    |
|----------|-----------------------------|---------|---------|---------|
|  select  |     select_ln149_fu_567     |    0    |    0    |    32   |
|          |    select_ln149_1_fu_575    |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|          |          ac_fu_172          |    1    |    0    |    6    |
|          |          bd_fu_178          |    1    |    0    |    6    |
|    mul   |         ac_1_fu_316         |    1    |    0    |    6    |
|          |         bd_1_fu_322         |    1    |    0    |    6    |
|          |         ac_2_fu_456         |    1    |    0    |    6    |
|          |         bd_2_fu_462         |    1    |    0    |    6    |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_583         |    1    |    0    |    0    |
|addmul_sub|          grp_fu_594         |    1    |    0    |    0    |
|          |          grp_fu_605         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |  MOD_INDEX_read_read_fu_88  |    0    |    0    |    0    |
|   read   |  input2_val_read_read_fu_94 |    0    |    0    |    0    |
|          | input1_val_read_read_fu_100 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      input2_low_fu_106      |    0    |    0    |    0    |
|          |      input1_low_fu_110      |    0    |    0    |    0    |
|          |     input2_low_1_fu_262     |    0    |    0    |    0    |
|   trunc  |     input2_low_2_fu_406     |    0    |    0    |    0    |
|          |      trunc_ln149_fu_556     |    0    |    0    |    0    |
|          |     trunc_ln149_1_fu_559    |    0    |    0    |    0    |
|          |     trunc_ln149_2_fu_563    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      zext_ln44_1_fu_114     |    0    |    0    |    0    |
|          |      zext_ln45_1_fu_128     |    0    |    0    |    0    |
|          |      zext_ln46_1_fu_132     |    0    |    0    |    0    |
|          |      zext_ln47_1_fu_146     |    0    |    0    |    0    |
|          |       zext_ln63_fu_156      |    0    |    0    |    0    |
|          |       zext_ln44_fu_160      |    0    |    0    |    0    |
|          |      zext_ln45_4_fu_163     |    0    |    0    |    0    |
|          |       zext_ln46_fu_166      |    0    |    0    |    0    |
|          |       zext_ln47_fu_169      |    0    |    0    |    0    |
|          |      zext_ln63_3_fu_184     |    0    |    0    |    0    |
|          |      zext_ln63_4_fu_187     |    0    |    0    |    0    |
|          |      zext_ln63_5_fu_196     |    0    |    0    |    0    |
|          |      zext_ln44_3_fu_266     |    0    |    0    |    0    |
|          |      zext_ln45_2_fu_269     |    0    |    0    |    0    |
|          |      zext_ln46_3_fu_272     |    0    |    0    |    0    |
|          |      zext_ln47_4_fu_290     |    0    |    0    |    0    |
|          |      zext_ln63_7_fu_300     |    0    |    0    |    0    |
|          |      zext_ln44_2_fu_304     |    0    |    0    |    0    |
|          |      zext_ln45_5_fu_307     |    0    |    0    |    0    |
|   zext   |      zext_ln46_2_fu_310     |    0    |    0    |    0    |
|          |      zext_ln47_2_fu_313     |    0    |    0    |    0    |
|          |      zext_ln63_9_fu_328     |    0    |    0    |    0    |
|          |     zext_ln63_10_fu_331     |    0    |    0    |    0    |
|          |     zext_ln63_11_fu_340     |    0    |    0    |    0    |
|          |      zext_ln44_5_fu_410     |    0    |    0    |    0    |
|          |      zext_ln45_3_fu_413     |    0    |    0    |    0    |
|          |      zext_ln46_5_fu_416     |    0    |    0    |    0    |
|          |      zext_ln47_3_fu_430     |    0    |    0    |    0    |
|          |     zext_ln63_13_fu_440     |    0    |    0    |    0    |
|          |      zext_ln44_4_fu_444     |    0    |    0    |    0    |
|          |       zext_ln45_fu_447      |    0    |    0    |    0    |
|          |      zext_ln46_4_fu_450     |    0    |    0    |    0    |
|          |      zext_ln47_5_fu_453     |    0    |    0    |    0    |
|          |     zext_ln63_15_fu_468     |    0    |    0    |    0    |
|          |     zext_ln63_16_fu_471     |    0    |    0    |    0    |
|          |     zext_ln63_17_fu_480     |    0    |    0    |    0    |
|          |       zext_ln62_fu_490      |    0    |    0    |    0    |
|          |      zext_ln146_fu_516      |    0    |    0    |    0    |
|          |      zext_ln147_fu_531      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      input1_high_fu_118     |    0    |    0    |    0    |
|          |      input2_high_fu_136     |    0    |    0    |    0    |
|          |     input1_low_1_fu_223     |    0    |    0    |    0    |
|partselect|     input1_high_1_fu_233    |    0    |    0    |    0    |
|          |     input2_high_1_fu_276    |    0    |    0    |    0    |
|          |  res_mult_shift_part_fu_367 |    0    |    0    |    0    |
|          |         tmp_s_fu_377        |    0    |    0    |    0    |
|          |     input2_high_2_fu_420    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         sum1_fu_200         |    0    |    0    |    0    |
|          |         sum2_fu_206         |    0    |    0    |    0    |
|          |        sum1_1_fu_344        |    0    |    0    |    0    |
|bitconcatenate|        sum2_1_fu_350        |    0    |    0    |    0    |
|          |        sum1_2_fu_484        |    0    |    0    |    0    |
|          |        sum2_2_fu_494        |    0    |    0    |    0    |
|          |    zext_ln147_cast_fu_524   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sext_ln63_fu_213      |    0    |    0    |    0    |
|   sext   |       sext_ln47_fu_286      |    0    |    0    |    0    |
|          |      sext_ln63_1_fu_357     |    0    |    0    |    0    |
|          |      sext_ln63_2_fu_501     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| bitselect|          tmp_fu_540         |    0    |    0    |    0    |
|          |        tmp_43_fu_548        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    9    |   102   |   716   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   MOD_INDEX_read_reg_616  |    2   |
|        ac_1_reg_696       |   32   |
|        ac_2_reg_746       |   31   |
|         ac_reg_647        |   32   |
|        bd_1_reg_702       |   32   |
|        bd_2_reg_752       |   32   |
|         bd_reg_653        |   32   |
|   input1_high_1_reg_675   |   16   |
|    input1_high_reg_632    |   16   |
|    input1_low_1_reg_669   |   16   |
|     input1_low_reg_627    |   16   |
|   input2_high_2_reg_736   |   15   |
|    input2_high_reg_637    |   16   |
|    input2_low_1_reg_681   |   16   |
|    input2_low_2_reg_731   |   16   |
|     input2_low_reg_622    |   16   |
|        mod_reg_725        |   31   |
|      res_mult_reg_664     |   64   |
|res_mult_shift_part_reg_713|   16   |
|     sext_ln47_reg_686     |   16   |
|     sub_ln142_reg_763     |   64   |
|       tmp_s_reg_719       |   16   |
|    zext_ln63_11_reg_708   |   35   |
|    zext_ln63_13_reg_741   |   34   |
|    zext_ln63_17_reg_758   |   35   |
|    zext_ln63_5_reg_659    |   35   |
|    zext_ln63_7_reg_691    |   34   |
|     zext_ln63_reg_642     |   34   |
+---------------------------+--------+
|           Total           |   750  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_583 |  p1  |   3  |  16  |   48   ||    47   ||    13   |
| grp_fu_594 |  p1  |   3  |  16  |   48   ||    47   ||    13   |
| grp_fu_605 |  p1  |   3  |  16  |   48   ||    47   ||    13   |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |   144  || 2.46236 ||   141   ||    39   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |   102  |   716  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |   141  |   39   |
|  Register |    -   |    -   |   750  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    2   |   993  |   755  |
+-----------+--------+--------+--------+--------+
