<stg><name>product<ap_fixed,ap_fixed<16,6,5,3,0>,ap_fixed<16,6,5,3,0>></name>


<trans_list>

<trans id="19" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="20" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="21" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:0 %w_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %w

]]></Node>
<StgValue><ssdm name="w_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1 %a_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %a

]]></Node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="26" op_0_bw="16">
<![CDATA[
entry:2 %sext_ln1270 = sext i16 %a_read

]]></Node>
<StgValue><ssdm name="sext_ln1270"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="26" op_0_bw="13">
<![CDATA[
entry:3 %sext_ln1270_1 = sext i13 %w_read

]]></Node>
<StgValue><ssdm name="sext_ln1270_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:4 %mul_ln1270 = mul i26 %sext_ln1270, i26 %sext_ln1270_1

]]></Node>
<StgValue><ssdm name="mul_ln1270"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:4 %mul_ln1270 = mul i26 %sext_ln1270, i26 %sext_ln1270_1

]]></Node>
<StgValue><ssdm name="mul_ln1270"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="11" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:4 %mul_ln1270 = mul i26 %sext_ln1270, i26 %sext_ln1270_1

]]></Node>
<StgValue><ssdm name="mul_ln1270"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="12" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:4 %mul_ln1270 = mul i26 %sext_ln1270, i26 %sext_ln1270_1

]]></Node>
<StgValue><ssdm name="mul_ln1270"/></StgValue>
</operation>

<operation id="13" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:5 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="14" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="16">
<![CDATA[
entry:6 %ret_ln90 = ret i16 %trunc_ln

]]></Node>
<StgValue><ssdm name="ret_ln90"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
