0.7
2020.2
Oct 19 2021
03:16:22
E:/WorkPlaceVivado/Hardware/HardwareDesign-master/rtl/defines.vh,1641371445,verilog,,E:/WorkPlaceVivado/Hardware/HardwareDesign-master/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v,,,,,../../../../../rtl,,,,,
E:/WorkPlaceVivado/test/HardwareDesign-master/lab_4/lab_4.sim/sim_1/behav/xsim/glbl.v,1641365637,verilog,,,,glbl,,,,,,,,
E:/WorkPlaceVivado/test/HardwareDesign-master/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v,1641371224,verilog,,E:/WorkPlaceVivado/test/HardwareDesign-master/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v,,data_mem,,,../../../../../rtl,,,,,
E:/WorkPlaceVivado/test/HardwareDesign-master/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v,1641371226,verilog,,E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/adder.v,,inst_mem,,,../../../../../rtl,,,,,
E:/WorkPlaceVivado/test/HardwareDesign-master/lab_4/lab_4.srcs/sources_1/new/hiloreg.v,1641365637,verilog,,E:/WorkPlaceVivado/test/HardwareDesign-master/lab_4/lab_4.srcs/sources_1/new/loaddec.v,,hilo_reg,,,../../../../../rtl,,,,,
E:/WorkPlaceVivado/test/HardwareDesign-master/lab_4/lab_4.srcs/sources_1/new/loaddec.v,1641365637,verilog,,E:/WorkPlaceVivado/test/HardwareDesign-master/lab_4/lab_4.srcs/sources_1/new/loadmux.v,,loaddec,,,../../../../../rtl,,,,,
E:/WorkPlaceVivado/test/HardwareDesign-master/lab_4/lab_4.srcs/sources_1/new/loadmux.v,1641365637,verilog,,E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/maindec.v,,loadmux,,,../../../../../rtl,,,,,
E:/WorkPlaceVivado/test/HardwareDesign-master/lab_4/lab_4.srcs/sources_1/new/storemux.v,1641365637,verilog,,E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/top.v,,storemux,,,../../../../../rtl,,,,,
E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/adder.v,1641365637,verilog,,E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/alu.v,,adder,,,../../../../../rtl,,,,,
E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/alu.v,1641395549,verilog,,E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/aludec.v,,alu,,,../../../../../rtl,,,,,
E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/aludec.v,1641373451,verilog,,E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/controller.v,E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/defines.vh,aludec,,,../../../../../rtl,,,,,
E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/controller.v,1641390043,verilog,,E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/datapath.v,,controller,,,../../../../../rtl,,,,,
E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/datapath.v,1641395077,verilog,,E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/div.v,,datapath,,,../../../../../rtl,,,,,
E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/defines.vh,1641371445,verilog,,E:/WorkPlaceVivado/test/HardwareDesign-master/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v,,,,,../../../../../rtl,,,,,
E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/div.v,1641375682,verilog,,E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/eqcmp.v,E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/defines.vh,div,,,../../../../../rtl,,,,,
E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/eqcmp.v,1641365637,verilog,,E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/flopenr.v,,eqcmp,,,../../../../../rtl,,,,,
E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/flopenr.v,1641365637,verilog,,E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/flopenrc.v,,flopenr,,,../../../../../rtl,,,,,
E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/flopenrc.v,1641389451,verilog,,E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/flopr.v,,flopenrc,,,../../../../../rtl,,,,,
E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/flopr.v,1641365637,verilog,,E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/hazard.v,,flopr,,,../../../../../rtl,,,,,
E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/floprc.v,1641365637,verilog,,E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/hazard.v,,floprc,,,../../../../../rtl,,,,,
E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/hazard.v,1641389684,verilog,,E:/WorkPlaceVivado/test/HardwareDesign-master/lab_4/lab_4.srcs/sources_1/new/hiloreg.v,,hazard,,,../../../../../rtl,,,,,
E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/maindec.v,1641370772,verilog,,E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/mips.v,E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/defines.vh,maindec,,,../../../../../rtl,,,,,
E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/mips.v,1641389800,verilog,,E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/mux2.v,,mips,,,../../../../../rtl,,,,,
E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/mux2.v,1641365637,verilog,,E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/mux3.v,,mux2,,,../../../../../rtl,,,,,
E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/mux3.v,1641365637,verilog,,E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/pc.v,,mux3,,,../../../../../rtl,,,,,
E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/pc.v,1641365637,verilog,,E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/regfile.v,,pc,,,../../../../../rtl,,,,,
E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/regfile.v,1641365637,verilog,,E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/signext.v,,regfile,,,../../../../../rtl,,,,,
E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/signext.v,1641365637,verilog,,E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/sl2.v,,signext,,,../../../../../rtl,,,,,
E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/sl2.v,1641365637,verilog,,E:/WorkPlaceVivado/test/HardwareDesign-master/lab_4/lab_4.srcs/sources_1/new/storemux.v,,sl2,,,../../../../../rtl,,,,,
E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/top.v,1641365637,verilog,,E:/WorkPlaceVivado/test/HardwareDesign-master/sim/testbench.v,,top,,,../../../../../rtl,,,,,
E:/WorkPlaceVivado/test/HardwareDesign-master/sim/testbench.v,1641365637,verilog,,,,testbench,,,../../../../../rtl,,,,,
