Timing Analyzer report for VGA-FRAMEBUFFER
Fri Aug 05 01:34:29 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; VGA-FRAMEBUFFER                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10E22C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.18        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  10.9%      ;
;     Processors 3-4         ;   3.4%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; clk                                             ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                   ; { clk }                                             ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk    ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 33.62 MHz ; 33.62 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.252 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.452 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk                                             ; 9.858  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.715 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 10.252 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.499     ; 29.250     ;
; 10.282 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.499     ; 29.220     ;
; 10.906 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.499     ; 28.596     ;
; 11.647 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.499     ; 27.855     ;
; 11.692 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.499     ; 27.810     ;
; 11.960 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 27.950     ;
; 11.990 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 27.920     ;
; 12.044 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.108     ; 27.849     ;
; 12.074 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.108     ; 27.819     ;
; 12.090 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 27.804     ;
; 12.120 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 27.774     ;
; 12.307 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 27.587     ;
; 12.308 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 27.586     ;
; 12.337 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 27.557     ;
; 12.338 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 27.556     ;
; 12.345 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 27.549     ;
; 12.370 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.499     ; 27.132     ;
; 12.375 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 27.519     ;
; 12.457 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 27.437     ;
; 12.487 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 27.407     ;
; 12.525 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[10]                                                                ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 27.369     ;
; 12.555 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[10]                                                                ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 27.339     ;
; 12.614 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 27.296     ;
; 12.657 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 27.237     ;
; 12.687 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 27.207     ;
; 12.698 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.108     ; 27.195     ;
; 12.723 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.108     ; 27.170     ;
; 12.744 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 27.150     ;
; 12.753 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.108     ; 27.140     ;
; 12.961 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 26.933     ;
; 12.962 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 26.932     ;
; 12.999 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 26.895     ;
; 13.028 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 26.873     ;
; 13.058 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 26.843     ;
; 13.111 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 26.783     ;
; 13.179 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[10]                                                                ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 26.715     ;
; 13.281 ; vga:i_vga|vpos[9]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 26.629     ;
; 13.311 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 26.583     ;
; 13.311 ; vga:i_vga|vpos[9]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 26.599     ;
; 13.329 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 26.572     ;
; 13.336 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 26.565     ;
; 13.355 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 26.555     ;
; 13.359 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 26.542     ;
; 13.366 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[2]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 26.535     ;
; 13.366 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 26.535     ;
; 13.377 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.108     ; 26.516     ;
; 13.396 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[2]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 26.505     ;
; 13.400 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 26.510     ;
; 13.405 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[4]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 26.496     ;
; 13.434 ; vga:i_vga|vpos[8]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 26.476     ;
; 13.435 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[4]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 26.466     ;
; 13.437 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.474     ; 26.090     ;
; 13.439 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.108     ; 26.454     ;
; 13.449 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[4]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 26.445     ;
; 13.464 ; vga:i_vga|vpos[8]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 26.446     ;
; 13.479 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[4]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 26.415     ;
; 13.484 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.108     ; 26.409     ;
; 13.485 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 26.409     ;
; 13.530 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 26.364     ;
; 13.584 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.476     ; 25.941     ;
; 13.682 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 26.219     ;
; 13.702 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 26.192     ;
; 13.703 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 26.191     ;
; 13.740 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 26.154     ;
; 13.747 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 26.147     ;
; 13.748 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 26.146     ;
; 13.770 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 26.131     ;
; 13.785 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 26.109     ;
; 13.800 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 26.101     ;
; 13.852 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 26.042     ;
; 13.897 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 25.997     ;
; 13.920 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[10]                                                                ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 25.974     ;
; 13.935 ; vga:i_vga|vpos[9]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 25.975     ;
; 13.965 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[10]                                                                ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 25.929     ;
; 13.983 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 25.918     ;
; 13.990 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 25.911     ;
; 14.020 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[2]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 25.881     ;
; 14.052 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 25.842     ;
; 14.059 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[4]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 25.842     ;
; 14.078 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 25.832     ;
; 14.088 ; vga:i_vga|vpos[8]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 25.822     ;
; 14.097 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 25.797     ;
; 14.103 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[4]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 25.791     ;
; 14.118 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.108     ; 25.775     ;
; 14.162 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.108     ; 25.731     ;
; 14.163 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.108     ; 25.730     ;
; 14.208 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 25.686     ;
; 14.423 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 25.478     ;
; 14.424 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 25.477     ;
; 14.425 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 25.469     ;
; 14.426 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 25.468     ;
; 14.463 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 25.431     ;
; 14.468 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 25.433     ;
; 14.575 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 25.319     ;
; 14.643 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[10]                                                                ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.107     ; 25.251     ;
; 14.676 ; vga:i_vga|vpos[9]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 25.234     ;
; 14.721 ; vga:i_vga|vpos[9]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 25.189     ;
; 14.724 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 25.177     ;
; 14.731 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 25.170     ;
; 14.761 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[2]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 25.140     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                                                                                                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.452 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[3]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[3]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[1]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[1]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[2]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[2]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; memsyncreset:memsyncreset|counter[9]                                 ; memsyncreset:memsyncreset|counter[9]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; memsyncreset:memsyncreset|counter[8]                                 ; memsyncreset:memsyncreset|counter[8]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; memsyncreset:memsyncreset|counter[6]                                 ; memsyncreset:memsyncreset|counter[6]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; memsyncreset:memsyncreset|counter[4]                                 ; memsyncreset:memsyncreset|counter[4]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; memsyncreset:memsyncreset|counter[2]                                 ; memsyncreset:memsyncreset|counter[2]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[3]     ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[3]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.000   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.000                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.100   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.100                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.010   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.010                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.001   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.001                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga:i_vga|vpos[0]                                                    ; vga:i_vga|vpos[0]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga:i_vga|vpos[2]                                                    ; vga:i_vga|vpos[2]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga:i_vga|vpos[3]                                                    ; vga:i_vga|vpos[3]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga:i_vga|vpos[1]                                                    ; vga:i_vga|vpos[1]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; memsyncreset:memsyncreset|memenable                                  ; memsyncreset:memsyncreset|memenable                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; memsyncreset:memsyncreset|counter[10]                                ; memsyncreset:memsyncreset|counter[10]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; memsyncreset:memsyncreset|stp.10                                     ; memsyncreset:memsyncreset|stp.10                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; memsyncreset:memsyncreset|counter[5]                                 ; memsyncreset:memsyncreset|counter[5]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; memsyncreset:memsyncreset|counter[3]                                 ; memsyncreset:memsyncreset|counter[3]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; memsyncreset:memsyncreset|counter[0]                                 ; memsyncreset:memsyncreset|counter[0]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; memsyncreset:memsyncreset|counter[7]                                 ; memsyncreset:memsyncreset|counter[7]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; memsyncreset:memsyncreset|counter[1]                                 ; memsyncreset:memsyncreset|counter[1]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; FIFO_top:FIFO|counter[2]                                             ; FIFO_top:FIFO|counter[2]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FIFO_top:FIFO|counter[1]                                             ; FIFO_top:FIFO|counter[1]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.466 ; FIFO_top:FIFO|counter[0]                                             ; FIFO_top:FIFO|counter[0]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.492 ; brush:Painting_Brush|counterclk[16]                                  ; brush:Painting_Brush|counterclk[16]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.785      ;
; 0.493 ; FIFO_top:FIFO|counter[2]                                             ; FIFO_top:FIFO|counter[0]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.785      ;
; 0.501 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect[0] ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_r[0]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; FIFO_top:FIFO|counter[0]                                             ; FIFO_top:FIFO|counter[2]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.502 ; FIFO_top:FIFO|counter[0]                                             ; FIFO_top:FIFO|counter[1]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.516 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[4]                        ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[4]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.810      ;
; 0.519 ; FIFO_top:FIFO|counter[0]                                             ; FIFO_top:FIFO|pop                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.811      ;
; 0.539 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|wr_ptr[0]                     ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.833      ;
; 0.547 ; memsyncreset:memsyncreset|counter[5]                                 ; RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.282      ;
; 0.548 ; memsyncreset:memsyncreset|counter[7]                                 ; RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.283      ;
; 0.571 ; memsyncreset:memsyncreset|stp.01                                     ; memsyncreset:memsyncreset|counter[0]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.864      ;
; 0.572 ; memsyncreset:memsyncreset|stp.01                                     ; memsyncreset:memsyncreset|counter[10]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.865      ;
; 0.574 ; memsyncreset:memsyncreset|stp.01                                     ; memsyncreset:memsyncreset|counter[1]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.867      ;
; 0.576 ; memsyncreset:memsyncreset|stp.01                                     ; memsyncreset:memsyncreset|counter[3]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.869      ;
; 0.579 ; memsyncreset:memsyncreset|stp.01                                     ; memsyncreset:memsyncreset|memenable                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.872      ;
; 0.626 ; memsyncreset:memsyncreset|counter[5]                                 ; RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.283      ;
; 0.627 ; memsyncreset:memsyncreset|counter[7]                                 ; RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.284      ;
; 0.633 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[5] ; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.367      ;
; 0.636 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[0] ; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.370      ;
; 0.636 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[4] ; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.370      ;
; 0.660 ; ROM_top:ROM|counter[12]                                              ; ROM_top:ROM|hpos[5]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.954      ;
; 0.667 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[3] ; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.401      ;
; 0.667 ; ROM_top:ROM|hpos[2]                                                  ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~porta_datain_reg0                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.389      ;
; 0.678 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatatomem[4] ; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.412      ;
; 0.691 ; ROM_top:ROM|hpos[0]                                                  ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~porta_datain_reg0                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.413      ;
; 0.692 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[4]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatatomem[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.987      ;
; 0.698 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatabuf[5]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatatomem[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.992      ;
; 0.701 ; ROM_top:ROM|hpos[3]                                                  ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~porta_datain_reg0                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.423      ;
; 0.719 ; ROM_top:ROM|hpos[1]                                                  ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~porta_datain_reg0                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.441      ;
; 0.720 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatabuf[4]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.015      ;
; 0.720 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatabuf[4]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatatomem[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.015      ;
; 0.722 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatabuf[2]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.017      ;
; 0.725 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatabuf[2]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatatomem[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.020      ;
; 0.733 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|wr_ptr[3]                     ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.027      ;
; 0.743 ; brush:Painting_Brush|counterclk[5]                                   ; brush:Painting_Brush|counterclk[5]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; brush:Painting_Brush|counterclk[3]                                   ; brush:Painting_Brush|counterclk[3]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; brush:Painting_Brush|counterclk[9]                                   ; brush:Painting_Brush|counterclk[9]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; brush:Painting_Brush|counterclk[13]                                  ; brush:Painting_Brush|counterclk[13]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; brush:Painting_Brush|counterclk[6]                                   ; brush:Painting_Brush|counterclk[6]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; brush:Painting_Brush|counterclk[1]                                   ; brush:Painting_Brush|counterclk[1]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; brush:Painting_Brush|counterclk[10]                                  ; brush:Painting_Brush|counterclk[10]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; brush:Painting_Brush|counterclk[8]                                   ; brush:Painting_Brush|counterclk[8]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; brush:Painting_Brush|counterclk[15]                                  ; brush:Painting_Brush|counterclk[15]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; brush:Painting_Brush|counterclk[14]                                  ; brush:Painting_Brush|counterclk[14]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; brush:Painting_Brush|counterclk[12]                                  ; brush:Painting_Brush|counterclk[12]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; brush:Painting_Brush|counterclk[4]                                   ; brush:Painting_Brush|counterclk[4]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; brush:Painting_Brush|counterclk[2]                                   ; brush:Painting_Brush|counterclk[2]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.761 ; brush:Painting_Brush|counterclk[7]                                   ; brush:Painting_Brush|counterclk[7]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; brush:Painting_Brush|counterclk[11]                                  ; brush:Painting_Brush|counterclk[11]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; ROM_top:ROM|counter[4]                                               ; ROM_top:ROM|counter[4]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; ROM_top:ROM|counter[9]                                               ; ROM_top:ROM|counter[9]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.765 ; ROM_top:ROM|counter[8]                                               ; ROM_top:ROM|counter[8]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.059      ;
; 0.767 ; vga:i_vga|hpos[7]                                                    ; vga:i_vga|hpos[7]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.060      ;
; 0.768 ; ROM_top:ROM|counter[1]                                               ; ROM_top:ROM|counter[1]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.062      ;
; 0.769 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|wr_ptr[1]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|wr_ptr[1]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.063      ;
; 0.769 ; ROM_top:ROM|counter[5]                                               ; ROM_top:ROM|counter[5]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.063      ;
; 0.770 ; vga:i_vga|hpos[3]                                                    ; vga:i_vga|hpos[3]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.770 ; vga:i_vga|hpos[2]                                                    ; vga:i_vga|hpos[2]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.771 ; vga:i_vga|hpos[6]                                                    ; vga:i_vga|hpos[6]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; ROM_top:ROM|counter[12]                                              ; ROM_top:ROM|counter[12]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.066      ;
; 0.774 ; FIFO_top:FIFO|counter[1]                                             ; FIFO_top:FIFO|counter[0]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.066      ;
; 0.774 ; FIFO_top:FIFO|counter[1]                                             ; FIFO_top:FIFO|counter[2]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.066      ;
; 0.777 ; ROM_top:ROM|counter[2]                                               ; ROM_top:ROM|counter[2]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.071      ;
; 0.778 ; FIFO_top:FIFO|counter[2]                                             ; FIFO_top:FIFO|pop                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.070      ;
; 0.783 ; brush:Painting_Brush|counterclk[0]                                   ; brush:Painting_Brush|counterclk[0]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.076      ;
; 0.786 ; ROM_top:ROM|counter[3]                                               ; ROM_top:ROM|counter[3]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.080      ;
; 0.786 ; ROM_top:ROM|counter[11]                                              ; ROM_top:ROM|counter[11]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.080      ;
; 0.786 ; vga:i_vga|hpos[0]                                                    ; vga:i_vga|hpos[0]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.079      ;
; 0.787 ; ROM_top:ROM|counter[10]                                              ; ROM_top:ROM|counter[10]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.081      ;
; 0.789 ; ROM_top:ROM|counter[6]                                               ; ROM_top:ROM|counter[6]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.083      ;
; 0.794 ; ROM_top:ROM|counter[7]                                               ; ROM_top:ROM|counter[7]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.088      ;
; 0.803 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|wr_ptr[0]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|wr_ptr[0]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.097      ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 36.62 MHz ; 36.62 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 12.689 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk                                             ; 9.855  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.716 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 12.689 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.442     ; 26.871     ;
; 12.719 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.442     ; 26.841     ;
; 13.246 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.442     ; 26.314     ;
; 13.902 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.442     ; 25.658     ;
; 13.976 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.442     ; 25.584     ;
; 14.218 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 25.686     ;
; 14.247 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 25.674     ;
; 14.248 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 25.656     ;
; 14.277 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 25.644     ;
; 14.297 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 25.607     ;
; 14.327 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 25.577     ;
; 14.552 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.099     ; 25.351     ;
; 14.555 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.099     ; 25.348     ;
; 14.563 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.099     ; 25.340     ;
; 14.582 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.099     ; 25.321     ;
; 14.583 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.442     ; 24.977     ;
; 14.585 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.099     ; 25.318     ;
; 14.593 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.099     ; 25.310     ;
; 14.620 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 25.284     ;
; 14.650 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 25.254     ;
; 14.685 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[10]                                                                ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 25.219     ;
; 14.715 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[10]                                                                ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 25.189     ;
; 14.775 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 25.129     ;
; 14.804 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 25.117     ;
; 14.846 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 25.058     ;
; 14.854 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 25.050     ;
; 14.876 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 25.028     ;
; 14.919 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.099     ; 24.984     ;
; 14.949 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.099     ; 24.954     ;
; 15.109 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.099     ; 24.794     ;
; 15.112 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.099     ; 24.791     ;
; 15.120 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.099     ; 24.783     ;
; 15.177 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 24.727     ;
; 15.221 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 24.690     ;
; 15.242 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[10]                                                                ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 24.662     ;
; 15.251 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 24.660     ;
; 15.382 ; vga:i_vga|vpos[9]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 24.539     ;
; 15.403 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 24.501     ;
; 15.412 ; vga:i_vga|vpos[9]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 24.509     ;
; 15.431 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 24.473     ;
; 15.460 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 24.461     ;
; 15.476 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.099     ; 24.427     ;
; 15.486 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 24.425     ;
; 15.492 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 24.419     ;
; 15.503 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[2]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 24.408     ;
; 15.505 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 24.399     ;
; 15.510 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 24.394     ;
; 15.516 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 24.395     ;
; 15.522 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 24.389     ;
; 15.533 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[2]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 24.378     ;
; 15.534 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 24.387     ;
; 15.558 ; vga:i_vga|vpos[8]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 24.363     ;
; 15.568 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[4]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 24.343     ;
; 15.584 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 24.320     ;
; 15.588 ; vga:i_vga|vpos[8]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 24.333     ;
; 15.598 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[4]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 24.313     ;
; 15.612 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[4]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.099     ; 24.291     ;
; 15.642 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[4]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.099     ; 24.261     ;
; 15.765 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.099     ; 24.138     ;
; 15.768 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.099     ; 24.135     ;
; 15.776 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.099     ; 24.127     ;
; 15.778 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 24.133     ;
; 15.809 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.420     ; 23.773     ;
; 15.833 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 24.071     ;
; 15.839 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.099     ; 24.064     ;
; 15.842 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.099     ; 24.061     ;
; 15.850 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.099     ; 24.053     ;
; 15.880 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 24.031     ;
; 15.898 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[10]                                                                ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 24.006     ;
; 15.907 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 23.997     ;
; 15.910 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 24.001     ;
; 15.939 ; vga:i_vga|vpos[9]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 23.982     ;
; 15.948 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.421     ; 23.633     ;
; 15.972 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[10]                                                                ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 23.932     ;
; 16.043 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 23.868     ;
; 16.049 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 23.862     ;
; 16.059 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 23.845     ;
; 16.060 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[2]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 23.851     ;
; 16.112 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 23.792     ;
; 16.115 ; vga:i_vga|vpos[8]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 23.806     ;
; 16.125 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[4]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 23.786     ;
; 16.132 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.099     ; 23.771     ;
; 16.133 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 23.771     ;
; 16.141 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 23.780     ;
; 16.169 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[4]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.099     ; 23.734     ;
; 16.191 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 23.713     ;
; 16.206 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.099     ; 23.697     ;
; 16.434 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 23.477     ;
; 16.437 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 23.474     ;
; 16.446 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.099     ; 23.457     ;
; 16.449 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.099     ; 23.454     ;
; 16.457 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.099     ; 23.446     ;
; 16.508 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 23.403     ;
; 16.514 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 23.390     ;
; 16.579 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[10]                                                                ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 23.325     ;
; 16.595 ; vga:i_vga|vpos[9]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 23.326     ;
; 16.669 ; vga:i_vga|vpos[9]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 23.252     ;
; 16.699 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 23.212     ;
; 16.705 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 23.206     ;
; 16.716 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[2]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 23.195     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                                                                                                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.401 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[3]     ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[3]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.000   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.000                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.100   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.100                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[3]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[3]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[1]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[1]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[2]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[2]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.010   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.010                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.001   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.001                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga:i_vga|vpos[0]                                                    ; vga:i_vga|vpos[0]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga:i_vga|vpos[2]                                                    ; vga:i_vga|vpos[2]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga:i_vga|vpos[3]                                                    ; vga:i_vga|vpos[3]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga:i_vga|vpos[1]                                                    ; vga:i_vga|vpos[1]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; memsyncreset:memsyncreset|memenable                                  ; memsyncreset:memsyncreset|memenable                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; memsyncreset:memsyncreset|counter[9]                                 ; memsyncreset:memsyncreset|counter[9]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; memsyncreset:memsyncreset|counter[8]                                 ; memsyncreset:memsyncreset|counter[8]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; memsyncreset:memsyncreset|counter[10]                                ; memsyncreset:memsyncreset|counter[10]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; memsyncreset:memsyncreset|stp.10                                     ; memsyncreset:memsyncreset|stp.10                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; memsyncreset:memsyncreset|counter[6]                                 ; memsyncreset:memsyncreset|counter[6]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; memsyncreset:memsyncreset|counter[5]                                 ; memsyncreset:memsyncreset|counter[5]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; memsyncreset:memsyncreset|counter[4]                                 ; memsyncreset:memsyncreset|counter[4]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; memsyncreset:memsyncreset|counter[3]                                 ; memsyncreset:memsyncreset|counter[3]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; memsyncreset:memsyncreset|counter[2]                                 ; memsyncreset:memsyncreset|counter[2]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; memsyncreset:memsyncreset|counter[0]                                 ; memsyncreset:memsyncreset|counter[0]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; memsyncreset:memsyncreset|counter[7]                                 ; memsyncreset:memsyncreset|counter[7]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; memsyncreset:memsyncreset|counter[1]                                 ; memsyncreset:memsyncreset|counter[1]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; FIFO_top:FIFO|counter[2]                                             ; FIFO_top:FIFO|counter[2]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_top:FIFO|counter[1]                                             ; FIFO_top:FIFO|counter[1]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; FIFO_top:FIFO|counter[0]                                             ; FIFO_top:FIFO|counter[0]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.455 ; brush:Painting_Brush|counterclk[16]                                  ; brush:Painting_Brush|counterclk[16]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.723      ;
; 0.457 ; FIFO_top:FIFO|counter[2]                                             ; FIFO_top:FIFO|counter[0]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.724      ;
; 0.462 ; FIFO_top:FIFO|counter[0]                                             ; FIFO_top:FIFO|counter[2]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.729      ;
; 0.463 ; FIFO_top:FIFO|counter[0]                                             ; FIFO_top:FIFO|counter[1]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.730      ;
; 0.470 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect[0] ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_r[0]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.475 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[4]                        ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[4]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.743      ;
; 0.485 ; FIFO_top:FIFO|counter[0]                                             ; FIFO_top:FIFO|pop                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.752      ;
; 0.504 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|wr_ptr[0]                     ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.772      ;
; 0.527 ; memsyncreset:memsyncreset|counter[7]                                 ; RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.182      ;
; 0.529 ; memsyncreset:memsyncreset|counter[5]                                 ; RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.184      ;
; 0.530 ; memsyncreset:memsyncreset|stp.01                                     ; memsyncreset:memsyncreset|counter[0]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.798      ;
; 0.531 ; memsyncreset:memsyncreset|stp.01                                     ; memsyncreset:memsyncreset|counter[10]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.799      ;
; 0.533 ; memsyncreset:memsyncreset|stp.01                                     ; memsyncreset:memsyncreset|counter[1]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.801      ;
; 0.534 ; memsyncreset:memsyncreset|stp.01                                     ; memsyncreset:memsyncreset|counter[3]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.802      ;
; 0.537 ; memsyncreset:memsyncreset|stp.01                                     ; memsyncreset:memsyncreset|memenable                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.805      ;
; 0.582 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[5] ; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.236      ;
; 0.586 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[0] ; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.240      ;
; 0.586 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[4] ; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.240      ;
; 0.598 ; memsyncreset:memsyncreset|counter[7]                                 ; RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.182      ;
; 0.600 ; memsyncreset:memsyncreset|counter[5]                                 ; RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.184      ;
; 0.610 ; ROM_top:ROM|counter[12]                                              ; ROM_top:ROM|hpos[5]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.879      ;
; 0.612 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[3] ; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.266      ;
; 0.617 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[4]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatatomem[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.886      ;
; 0.620 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatatomem[4] ; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.274      ;
; 0.621 ; ROM_top:ROM|hpos[2]                                                  ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~porta_datain_reg0                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.263      ;
; 0.623 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatabuf[5]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatatomem[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.892      ;
; 0.641 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatabuf[4]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.910      ;
; 0.641 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatabuf[4]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatatomem[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.910      ;
; 0.641 ; ROM_top:ROM|hpos[0]                                                  ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~porta_datain_reg0                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.283      ;
; 0.643 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatabuf[2]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.912      ;
; 0.645 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatabuf[2]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatatomem[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.914      ;
; 0.648 ; ROM_top:ROM|hpos[3]                                                  ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~porta_datain_reg0                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.290      ;
; 0.658 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|wr_ptr[3]                     ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.926      ;
; 0.666 ; ROM_top:ROM|hpos[1]                                                  ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~porta_datain_reg0                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.308      ;
; 0.690 ; brush:Painting_Brush|counterclk[5]                                   ; brush:Painting_Brush|counterclk[5]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.691 ; brush:Painting_Brush|counterclk[13]                                  ; brush:Painting_Brush|counterclk[13]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.692 ; brush:Painting_Brush|counterclk[3]                                   ; brush:Painting_Brush|counterclk[3]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; brush:Painting_Brush|counterclk[9]                                   ; brush:Painting_Brush|counterclk[9]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; brush:Painting_Brush|counterclk[8]                                   ; brush:Painting_Brush|counterclk[8]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; brush:Painting_Brush|counterclk[1]                                   ; brush:Painting_Brush|counterclk[1]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; brush:Painting_Brush|counterclk[14]                                  ; brush:Painting_Brush|counterclk[14]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; brush:Painting_Brush|counterclk[6]                                   ; brush:Painting_Brush|counterclk[6]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; brush:Painting_Brush|counterclk[4]                                   ; brush:Painting_Brush|counterclk[4]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; brush:Painting_Brush|counterclk[15]                                  ; brush:Painting_Brush|counterclk[15]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; brush:Painting_Brush|counterclk[10]                                  ; brush:Painting_Brush|counterclk[10]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; brush:Painting_Brush|counterclk[2]                                   ; brush:Painting_Brush|counterclk[2]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.697 ; brush:Painting_Brush|counterclk[12]                                  ; brush:Painting_Brush|counterclk[12]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.704 ; brush:Painting_Brush|counterclk[7]                                   ; brush:Painting_Brush|counterclk[7]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; brush:Painting_Brush|counterclk[11]                                  ; brush:Painting_Brush|counterclk[11]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; ROM_top:ROM|counter[4]                                               ; ROM_top:ROM|counter[4]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.975      ;
; 0.708 ; ROM_top:ROM|counter[9]                                               ; ROM_top:ROM|counter[9]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.977      ;
; 0.711 ; ROM_top:ROM|counter[8]                                               ; ROM_top:ROM|counter[8]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.980      ;
; 0.711 ; vga:i_vga|hpos[7]                                                    ; vga:i_vga|hpos[7]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.713 ; ROM_top:ROM|counter[5]                                               ; ROM_top:ROM|counter[5]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.982      ;
; 0.713 ; ROM_top:ROM|counter[1]                                               ; ROM_top:ROM|counter[1]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.982      ;
; 0.715 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|wr_ptr[1]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|wr_ptr[1]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.715 ; ROM_top:ROM|counter[12]                                              ; ROM_top:ROM|counter[12]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.984      ;
; 0.715 ; vga:i_vga|hpos[3]                                                    ; vga:i_vga|hpos[3]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.715 ; vga:i_vga|hpos[2]                                                    ; vga:i_vga|hpos[2]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.716 ; vga:i_vga|hpos[6]                                                    ; vga:i_vga|hpos[6]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.718 ; FIFO_top:FIFO|counter[1]                                             ; FIFO_top:FIFO|counter[0]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.985      ;
; 0.718 ; FIFO_top:FIFO|counter[1]                                             ; FIFO_top:FIFO|counter[2]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.985      ;
; 0.721 ; ROM_top:ROM|counter[2]                                               ; ROM_top:ROM|counter[2]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.990      ;
; 0.725 ; FIFO_top:FIFO|counter[2]                                             ; FIFO_top:FIFO|pop                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.992      ;
; 0.729 ; ROM_top:ROM|counter[3]                                               ; ROM_top:ROM|counter[3]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.998      ;
; 0.729 ; ROM_top:ROM|counter[10]                                              ; ROM_top:ROM|counter[10]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.998      ;
; 0.730 ; ROM_top:ROM|counter[11]                                              ; ROM_top:ROM|counter[11]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.999      ;
; 0.730 ; brush:Painting_Brush|counterclk[0]                                   ; brush:Painting_Brush|counterclk[0]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.998      ;
; 0.733 ; ROM_top:ROM|counter[6]                                               ; ROM_top:ROM|counter[6]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.002      ;
; 0.733 ; vga:i_vga|hpos[0]                                                    ; vga:i_vga|hpos[0]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.001      ;
; 0.738 ; ROM_top:ROM|counter[7]                                               ; ROM_top:ROM|counter[7]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.007      ;
; 0.748 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|wr_ptr[0]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|wr_ptr[0]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.016      ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 27.278 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.177 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk                                             ; 9.423  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.734 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 27.278 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.239     ; 12.470     ;
; 27.282 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.239     ; 12.466     ;
; 27.566 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.239     ; 12.182     ;
; 27.832 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 12.099     ;
; 27.833 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 12.111     ;
; 27.836 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 12.095     ;
; 27.837 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 12.107     ;
; 27.898 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.239     ; 11.850     ;
; 27.902 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.239     ; 11.846     ;
; 27.947 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.985     ;
; 27.951 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.981     ;
; 27.971 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.961     ;
; 27.975 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.957     ;
; 27.975 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.957     ;
; 27.979 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.953     ;
; 27.992 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.940     ;
; 27.996 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.936     ;
; 28.067 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.865     ;
; 28.071 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.861     ;
; 28.079 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[10]                                                                ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.853     ;
; 28.083 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[10]                                                                ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.849     ;
; 28.120 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 11.811     ;
; 28.121 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 11.823     ;
; 28.131 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.801     ;
; 28.135 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.797     ;
; 28.154 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 11.777     ;
; 28.158 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 11.773     ;
; 28.186 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.239     ; 11.562     ;
; 28.235 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.697     ;
; 28.259 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.673     ;
; 28.263 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.669     ;
; 28.280 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.652     ;
; 28.317 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 11.622     ;
; 28.321 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 11.618     ;
; 28.355 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.577     ;
; 28.360 ; vga:i_vga|vpos[9]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 11.584     ;
; 28.364 ; vga:i_vga|vpos[9]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 11.580     ;
; 28.367 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[10]                                                                ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.565     ;
; 28.419 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.513     ;
; 28.442 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 11.489     ;
; 28.448 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[4]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.484     ;
; 28.452 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 11.479     ;
; 28.452 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[4]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.480     ;
; 28.453 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 11.491     ;
; 28.456 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 11.475     ;
; 28.457 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 11.487     ;
; 28.471 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[2]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 11.468     ;
; 28.471 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 11.468     ;
; 28.472 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 11.467     ;
; 28.475 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[2]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 11.464     ;
; 28.475 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 11.464     ;
; 28.476 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 11.463     ;
; 28.483 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[4]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 11.456     ;
; 28.487 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[4]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 11.452     ;
; 28.564 ; vga:i_vga|vpos[8]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 11.380     ;
; 28.567 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.365     ;
; 28.568 ; vga:i_vga|vpos[8]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 11.376     ;
; 28.571 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.361     ;
; 28.591 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.341     ;
; 28.595 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.337     ;
; 28.595 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.337     ;
; 28.599 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.333     ;
; 28.600 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.227     ; 11.160     ;
; 28.605 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 11.334     ;
; 28.612 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.320     ;
; 28.616 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.316     ;
; 28.636 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.228     ; 11.123     ;
; 28.639 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 11.300     ;
; 28.643 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 11.296     ;
; 28.648 ; vga:i_vga|vpos[9]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 11.296     ;
; 28.687 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.245     ;
; 28.691 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.241     ;
; 28.699 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[10]                                                                ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.233     ;
; 28.703 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[10]                                                                ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.229     ;
; 28.736 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[4]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.196     ;
; 28.740 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 11.191     ;
; 28.741 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 11.203     ;
; 28.751 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.181     ;
; 28.755 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.177     ;
; 28.759 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[2]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 11.180     ;
; 28.759 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 11.180     ;
; 28.760 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 11.179     ;
; 28.771 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[4]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 11.168     ;
; 28.774 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 11.157     ;
; 28.778 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 11.153     ;
; 28.852 ; vga:i_vga|vpos[8]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 11.092     ;
; 28.855 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.077     ;
; 28.879 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.053     ;
; 28.883 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.049     ;
; 28.900 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 11.032     ;
; 28.927 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 11.012     ;
; 28.937 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 11.002     ;
; 28.941 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 10.998     ;
; 28.975 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 10.957     ;
; 28.980 ; vga:i_vga|vpos[9]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 10.964     ;
; 28.984 ; vga:i_vga|vpos[9]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 10.960     ;
; 28.987 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[10]                                                                ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 10.945     ;
; 29.039 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 10.893     ;
; 29.062 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 10.869     ;
; 29.068 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[4]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 10.864     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                                                                                                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.177 ; memsyncreset:memsyncreset|counter[7]                                 ; RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.507      ;
; 0.179 ; memsyncreset:memsyncreset|counter[5]                                 ; RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.509      ;
; 0.186 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[3]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[3]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[1]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[1]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[2]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[2]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; memsyncreset:memsyncreset|memenable                                  ; memsyncreset:memsyncreset|memenable                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; memsyncreset:memsyncreset|counter[9]                                 ; memsyncreset:memsyncreset|counter[9]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; memsyncreset:memsyncreset|counter[8]                                 ; memsyncreset:memsyncreset|counter[8]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; memsyncreset:memsyncreset|counter[10]                                ; memsyncreset:memsyncreset|counter[10]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; memsyncreset:memsyncreset|stp.10                                     ; memsyncreset:memsyncreset|stp.10                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; memsyncreset:memsyncreset|counter[6]                                 ; memsyncreset:memsyncreset|counter[6]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; memsyncreset:memsyncreset|counter[5]                                 ; memsyncreset:memsyncreset|counter[5]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; memsyncreset:memsyncreset|counter[4]                                 ; memsyncreset:memsyncreset|counter[4]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; memsyncreset:memsyncreset|counter[3]                                 ; memsyncreset:memsyncreset|counter[3]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; memsyncreset:memsyncreset|counter[2]                                 ; memsyncreset:memsyncreset|counter[2]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; memsyncreset:memsyncreset|counter[0]                                 ; memsyncreset:memsyncreset|counter[0]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; memsyncreset:memsyncreset|counter[7]                                 ; memsyncreset:memsyncreset|counter[7]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; memsyncreset:memsyncreset|counter[1]                                 ; memsyncreset:memsyncreset|counter[1]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[3]     ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[3]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.000   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.000                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.100   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.100                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.010   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.010                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.001   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.001                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_top:FIFO|counter[2]                                             ; FIFO_top:FIFO|counter[2]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_top:FIFO|counter[1]                                             ; FIFO_top:FIFO|counter[1]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:i_vga|vpos[0]                                                    ; vga:i_vga|vpos[0]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:i_vga|vpos[2]                                                    ; vga:i_vga|vpos[2]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:i_vga|vpos[3]                                                    ; vga:i_vga|vpos[3]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:i_vga|vpos[1]                                                    ; vga:i_vga|vpos[1]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect[0] ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_r[0]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; FIFO_top:FIFO|counter[0]                                             ; FIFO_top:FIFO|counter[0]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.197 ; brush:Painting_Brush|counterclk[16]                                  ; brush:Painting_Brush|counterclk[16]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.201 ; FIFO_top:FIFO|counter[0]                                             ; FIFO_top:FIFO|counter[2]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; FIFO_top:FIFO|counter[0]                                             ; FIFO_top:FIFO|counter[1]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; FIFO_top:FIFO|counter[0]                                             ; FIFO_top:FIFO|pop                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; FIFO_top:FIFO|counter[2]                                             ; FIFO_top:FIFO|counter[0]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.323      ;
; 0.208 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[4]                        ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[4]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.212 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|wr_ptr[0]                     ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.217 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[5] ; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.541      ;
; 0.219 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[0] ; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.543      ;
; 0.219 ; memsyncreset:memsyncreset|counter[7]                                 ; RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.508      ;
; 0.220 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[4] ; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.544      ;
; 0.221 ; memsyncreset:memsyncreset|counter[5]                                 ; RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.510      ;
; 0.224 ; memsyncreset:memsyncreset|stp.01                                     ; memsyncreset:memsyncreset|counter[0]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.345      ;
; 0.225 ; memsyncreset:memsyncreset|stp.01                                     ; memsyncreset:memsyncreset|counter[10]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.346      ;
; 0.228 ; memsyncreset:memsyncreset|stp.01                                     ; memsyncreset:memsyncreset|counter[1]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.349      ;
; 0.229 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[3] ; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.553      ;
; 0.230 ; memsyncreset:memsyncreset|stp.01                                     ; memsyncreset:memsyncreset|counter[3]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.351      ;
; 0.232 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatatomem[4] ; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.556      ;
; 0.232 ; memsyncreset:memsyncreset|stp.01                                     ; memsyncreset:memsyncreset|memenable                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.353      ;
; 0.258 ; ROM_top:ROM|hpos[2]                                                  ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~porta_datain_reg0                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.576      ;
; 0.261 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[4]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatatomem[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.382      ;
; 0.263 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatabuf[5]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatatomem[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.385      ;
; 0.266 ; ROM_top:ROM|hpos[0]                                                  ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~porta_datain_reg0                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.584      ;
; 0.270 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatabuf[4]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatabuf[4]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatatomem[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; ROM_top:ROM|counter[12]                                              ; ROM_top:ROM|hpos[5]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.272 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatabuf[2]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatabuf[2]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatatomem[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; ROM_top:ROM|hpos[3]                                                  ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~porta_datain_reg0                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.590      ;
; 0.278 ; ROM_top:ROM|hpos[1]                                                  ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~porta_datain_reg0                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.596      ;
; 0.280 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|wr_ptr[3]                     ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.297 ; brush:Painting_Brush|counterclk[5]                                   ; brush:Painting_Brush|counterclk[5]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; brush:Painting_Brush|counterclk[13]                                  ; brush:Painting_Brush|counterclk[13]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; brush:Painting_Brush|counterclk[9]                                   ; brush:Painting_Brush|counterclk[9]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; brush:Painting_Brush|counterclk[8]                                   ; brush:Painting_Brush|counterclk[8]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; brush:Painting_Brush|counterclk[3]                                   ; brush:Painting_Brush|counterclk[3]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; brush:Painting_Brush|counterclk[6]                                   ; brush:Painting_Brush|counterclk[6]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; brush:Painting_Brush|counterclk[4]                                   ; brush:Painting_Brush|counterclk[4]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; brush:Painting_Brush|counterclk[1]                                   ; brush:Painting_Brush|counterclk[1]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; brush:Painting_Brush|counterclk[15]                                  ; brush:Painting_Brush|counterclk[15]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; brush:Painting_Brush|counterclk[14]                                  ; brush:Painting_Brush|counterclk[14]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; brush:Painting_Brush|counterclk[10]                                  ; brush:Painting_Brush|counterclk[10]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; brush:Painting_Brush|counterclk[2]                                   ; brush:Painting_Brush|counterclk[2]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; brush:Painting_Brush|counterclk[12]                                  ; brush:Painting_Brush|counterclk[12]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.304 ; brush:Painting_Brush|counterclk[7]                                   ; brush:Painting_Brush|counterclk[7]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; ROM_top:ROM|counter[4]                                               ; ROM_top:ROM|counter[4]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; brush:Painting_Brush|counterclk[11]                                  ; brush:Painting_Brush|counterclk[11]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; ROM_top:ROM|counter[9]                                               ; ROM_top:ROM|counter[9]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; ROM_top:ROM|counter[8]                                               ; ROM_top:ROM|counter[8]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; vga:i_vga|hpos[7]                                                    ; vga:i_vga|hpos[7]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; vga:i_vga|hpos[3]                                                    ; vga:i_vga|hpos[3]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; ROM_top:ROM|counter[5]                                               ; ROM_top:ROM|counter[5]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; ROM_top:ROM|counter[1]                                               ; ROM_top:ROM|counter[1]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; ROM_top:ROM|counter[12]                                              ; ROM_top:ROM|counter[12]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; vga:i_vga|hpos[6]                                                    ; vga:i_vga|hpos[6]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; vga:i_vga|hpos[2]                                                    ; vga:i_vga|hpos[2]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|wr_ptr[1]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|wr_ptr[1]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; FIFO_top:FIFO|counter[1]                                             ; FIFO_top:FIFO|counter[2]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; FIFO_top:FIFO|counter[1]                                             ; FIFO_top:FIFO|counter[0]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; FIFO_top:FIFO|counter[2]                                             ; FIFO_top:FIFO|pop                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; brush:Painting_Brush|counterclk[0]                                   ; brush:Painting_Brush|counterclk[0]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; ROM_top:ROM|counter[2]                                               ; ROM_top:ROM|counter[2]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.434      ;
; 0.316 ; vga:i_vga|hpos[0]                                                    ; vga:i_vga|hpos[0]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; ROM_top:ROM|counter[3]                                               ; ROM_top:ROM|counter[3]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; ROM_top:ROM|counter[10]                                              ; ROM_top:ROM|counter[10]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; ROM_top:ROM|counter[11]                                              ; ROM_top:ROM|counter[11]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.438      ;
; 0.318 ; ROM_top:ROM|counter[6]                                               ; ROM_top:ROM|counter[6]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.439      ;
; 0.321 ; ROM_top:ROM|counter[7]                                               ; ROM_top:ROM|counter[7]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.442      ;
; 0.323 ; memsyncreset:memsyncreset|counter[5]                                 ; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.649      ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; 10.252 ; 0.177 ; N/A      ; N/A     ; 9.423               ;
;  clk                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 10.252 ; 0.177 ; N/A      ; N/A     ; 19.715              ;
; Design-wide TNS                                  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; abcdefgh[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; abcdefgh[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; abcdefgh[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; abcdefgh[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; abcdefgh[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; abcdefgh[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; abcdefgh[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; abcdefgh[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; digit[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; digit[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; digit[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; digit[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; buzzer        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hsync         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; key_sw[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; key_sw[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; key_sw[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; key_sw[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; reset_n                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; led[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; led[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; led[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; abcdefgh[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; abcdefgh[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; abcdefgh[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; abcdefgh[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; abcdefgh[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; abcdefgh[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; abcdefgh[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; abcdefgh[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; digit[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; digit[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; digit[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; digit[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; buzzer        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; hsync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vsync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; rgb[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; rgb[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; led[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; led[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; led[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; abcdefgh[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; abcdefgh[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; abcdefgh[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; abcdefgh[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; abcdefgh[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; abcdefgh[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; abcdefgh[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; abcdefgh[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; digit[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; digit[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; digit[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; digit[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; buzzer        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; hsync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vsync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; rgb[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; rgb[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; led[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; led[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; led[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; abcdefgh[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; abcdefgh[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; abcdefgh[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; abcdefgh[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; abcdefgh[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; abcdefgh[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; abcdefgh[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; abcdefgh[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; digit[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; digit[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; digit[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; digit[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; buzzer        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; hsync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vsync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; rgb[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; rgb[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; rgb[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+-------------------------------------------------+-------------------------------------------------+------------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+------------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1097549066 ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+-------------------------------------------------+-------------------------------------------------+------------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+------------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1097549066 ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 328   ; 328  ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; clk                                             ; clk                                             ; Base      ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; key_sw[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key_sw[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key_sw[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key_sw[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; hsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; key_sw[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key_sw[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key_sw[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key_sw[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; hsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Aug 05 01:34:27 2022
Info: Command: quartus_sta VGA-FRAMEBUFFER -c VGA-FRAMEBUFFER
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VGA-FRAMEBUFFER.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 10.252
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.252               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.858
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.858               0.000 clk 
    Info (332119):    19.715               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 12.689
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.689               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.855
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.855               0.000 clk 
    Info (332119):    19.716               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 27.278
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    27.278               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.177
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.177               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.423               0.000 clk 
    Info (332119):    19.734               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4774 megabytes
    Info: Processing ended: Fri Aug 05 01:34:29 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


