{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634817806149 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634817806155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 21 20:03:26 2021 " "Processing started: Thu Oct 21 20:03:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634817806155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634817806155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634817806156 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634817807772 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634817807772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_logic_baka " "Found entity 1: control_logic_baka" {  } { { "control_unit_1.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab5/Lab5__1/control_unit_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634817822992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634817822992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab5/Lab5__1/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634817823005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634817823005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8 " "Found entity 1: reg_8" {  } { { "Reg8.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab5/Lab5__1/Reg8.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634817823015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634817823015 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "lab5_toplevel.sv(14) " "Verilog HDL syntax warning at lab5_toplevel.sv(14): extra block comment delimiter characters /* within block comment" {  } { { "lab5_toplevel.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab5/Lab5__1/lab5_toplevel.sv" 14 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1634817823027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_toplevel " "Found entity 1: lab5_toplevel" {  } { { "lab5_toplevel.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab5/Lab5__1/lab5_toplevel.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634817823030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634817823030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab5/Lab5__1/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634817823047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634817823047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_9.sv 3 3 " "Found 3 design units, including 3 entities, in source file fulladder_9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_9 " "Found entity 1: full_adder_9" {  } { { "fulladder_9.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab5/Lab5__1/fulladder_9.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634817823060 ""} { "Info" "ISGN_ENTITY_NAME" "2 ripple_4bit " "Found entity 2: ripple_4bit" {  } { { "fulladder_9.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab5/Lab5__1/fulladder_9.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634817823060 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_adder " "Found entity 3: full_adder" {  } { { "fulladder_9.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab5/Lab5__1/fulladder_9.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634817823060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634817823060 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 control_unit.sv(64) " "Verilog HDL Expression warning at control_unit.sv(64): truncated literal to match 9 bits" {  } { { "control_unit.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab5/Lab5__1/control_unit.sv" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1634817823073 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 control_unit.sv(65) " "Verilog HDL Expression warning at control_unit.sv(65): truncated literal to match 9 bits" {  } { { "control_unit.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab5/Lab5__1/control_unit.sv" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1634817823075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_logic " "Found entity 1: control_logic" {  } { { "control_unit.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab5/Lab5__1/control_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634817823078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634817823078 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5_toplevel " "Elaborating entity \"lab5_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634817823193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8 reg_8:A " "Elaborating entity \"reg_8\" for hierarchy \"reg_8:A\"" {  } { { "lab5_toplevel.sv" "A" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab5/Lab5__1/lab5_toplevel.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634817823204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_logic_baka control_logic_baka:control_logic " "Elaborating entity \"control_logic_baka\" for hierarchy \"control_logic_baka:control_logic\"" {  } { { "lab5_toplevel.sv" "control_logic" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab5/Lab5__1/lab5_toplevel.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634817823210 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_unit_1.sv(85) " "Verilog HDL Case Statement information at control_unit_1.sv(85): all case item expressions in this case statement are onehot" {  } { { "control_unit_1.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab5/Lab5__1/control_unit_1.sv" 85 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1634817823213 "|lab5_toplevel|control_logic_baka:control_logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_9 full_adder_9:FA9 " "Elaborating entity \"full_adder_9\" for hierarchy \"full_adder_9:FA9\"" {  } { { "lab5_toplevel.sv" "FA9" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab5/Lab5__1/lab5_toplevel.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634817823216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_4bit full_adder_9:FA9\|ripple_4bit:FA40 " "Elaborating entity \"ripple_4bit\" for hierarchy \"full_adder_9:FA9\|ripple_4bit:FA40\"" {  } { { "fulladder_9.sv" "FA40" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab5/Lab5__1/fulladder_9.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634817823221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder_9:FA9\|ripple_4bit:FA40\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"full_adder_9:FA9\|ripple_4bit:FA40\|full_adder:FA0\"" {  } { { "fulladder_9.sv" "FA0" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab5/Lab5__1/fulladder_9.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634817823226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:Ahex0_inst " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:Ahex0_inst\"" {  } { { "lab5_toplevel.sv" "Ahex0_inst" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab5/Lab5__1/lab5_toplevel.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634817823245 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1634817823949 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634817824154 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634817824676 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634817824933 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634817824933 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "178 " "Implemented 178 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634817825039 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634817825039 ""} { "Info" "ICUT_CUT_TM_LCELLS" "121 " "Implemented 121 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634817825039 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634817825039 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634817825067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 21 20:03:45 2021 " "Processing ended: Thu Oct 21 20:03:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634817825067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634817825067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634817825067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634817825067 ""}
