<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::GPIOB::ODR Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b.html">GPIOB</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html">ODR</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::GPIOB::ODR Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port output data register.  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a636b6df26f7d045b8b2a82d3eb37f531"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#a636b6df26f7d045b8b2a82d3eb37f531">ODR15</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000414, 15, 1 &gt;</td></tr>
<tr class="memdesc:a636b6df26f7d045b8b2a82d3eb37f531"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port output data (y = 0..15)  <a href="#a636b6df26f7d045b8b2a82d3eb37f531">More...</a><br /></td></tr>
<tr class="separator:a636b6df26f7d045b8b2a82d3eb37f531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9fd8da9dcdee5e9466ea49a1e83abc3"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#af9fd8da9dcdee5e9466ea49a1e83abc3">ODR14</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000414, 14, 1 &gt;</td></tr>
<tr class="memdesc:af9fd8da9dcdee5e9466ea49a1e83abc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port output data (y = 0..15)  <a href="#af9fd8da9dcdee5e9466ea49a1e83abc3">More...</a><br /></td></tr>
<tr class="separator:af9fd8da9dcdee5e9466ea49a1e83abc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf5605d89e60e33398bb017c211d7059"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#acf5605d89e60e33398bb017c211d7059">ODR13</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000414, 13, 1 &gt;</td></tr>
<tr class="memdesc:acf5605d89e60e33398bb017c211d7059"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port output data (y = 0..15)  <a href="#acf5605d89e60e33398bb017c211d7059">More...</a><br /></td></tr>
<tr class="separator:acf5605d89e60e33398bb017c211d7059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d8191f9414ebda523d2f3f9fd0264e1"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#a8d8191f9414ebda523d2f3f9fd0264e1">ODR12</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000414, 12, 1 &gt;</td></tr>
<tr class="memdesc:a8d8191f9414ebda523d2f3f9fd0264e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port output data (y = 0..15)  <a href="#a8d8191f9414ebda523d2f3f9fd0264e1">More...</a><br /></td></tr>
<tr class="separator:a8d8191f9414ebda523d2f3f9fd0264e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91326c7c472ccfdeccdb165c7a0be918"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#a91326c7c472ccfdeccdb165c7a0be918">ODR11</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000414, 11, 1 &gt;</td></tr>
<tr class="memdesc:a91326c7c472ccfdeccdb165c7a0be918"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port output data (y = 0..15)  <a href="#a91326c7c472ccfdeccdb165c7a0be918">More...</a><br /></td></tr>
<tr class="separator:a91326c7c472ccfdeccdb165c7a0be918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af950fa7bee2b36a1e69345c0e7ee6ca3"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#af950fa7bee2b36a1e69345c0e7ee6ca3">ODR10</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000414, 10, 1 &gt;</td></tr>
<tr class="memdesc:af950fa7bee2b36a1e69345c0e7ee6ca3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port output data (y = 0..15)  <a href="#af950fa7bee2b36a1e69345c0e7ee6ca3">More...</a><br /></td></tr>
<tr class="separator:af950fa7bee2b36a1e69345c0e7ee6ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9738d77b872435e2a4b3b1975159c4ec"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#a9738d77b872435e2a4b3b1975159c4ec">ODR9</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000414, 9, 1 &gt;</td></tr>
<tr class="memdesc:a9738d77b872435e2a4b3b1975159c4ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port output data (y = 0..15)  <a href="#a9738d77b872435e2a4b3b1975159c4ec">More...</a><br /></td></tr>
<tr class="separator:a9738d77b872435e2a4b3b1975159c4ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02fc16668f55db1f891863a77c1ea7b9"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#a02fc16668f55db1f891863a77c1ea7b9">ODR8</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000414, 8, 1 &gt;</td></tr>
<tr class="memdesc:a02fc16668f55db1f891863a77c1ea7b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port output data (y = 0..15)  <a href="#a02fc16668f55db1f891863a77c1ea7b9">More...</a><br /></td></tr>
<tr class="separator:a02fc16668f55db1f891863a77c1ea7b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fffd6e6ce57127e666d7b4dcee358f6"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#a2fffd6e6ce57127e666d7b4dcee358f6">ODR7</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000414, 7, 1 &gt;</td></tr>
<tr class="memdesc:a2fffd6e6ce57127e666d7b4dcee358f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port output data (y = 0..15)  <a href="#a2fffd6e6ce57127e666d7b4dcee358f6">More...</a><br /></td></tr>
<tr class="separator:a2fffd6e6ce57127e666d7b4dcee358f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10ed30a1ac06a4fe7b1e18247e217ff1"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#a10ed30a1ac06a4fe7b1e18247e217ff1">ODR6</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000414, 6, 1 &gt;</td></tr>
<tr class="memdesc:a10ed30a1ac06a4fe7b1e18247e217ff1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port output data (y = 0..15)  <a href="#a10ed30a1ac06a4fe7b1e18247e217ff1">More...</a><br /></td></tr>
<tr class="separator:a10ed30a1ac06a4fe7b1e18247e217ff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80bc0323271a8e7c36187329f2e63561"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#a80bc0323271a8e7c36187329f2e63561">ODR5</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000414, 5, 1 &gt;</td></tr>
<tr class="memdesc:a80bc0323271a8e7c36187329f2e63561"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port output data (y = 0..15)  <a href="#a80bc0323271a8e7c36187329f2e63561">More...</a><br /></td></tr>
<tr class="separator:a80bc0323271a8e7c36187329f2e63561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10b5f11c4779bb98ddaae3a9141fbb26"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#a10b5f11c4779bb98ddaae3a9141fbb26">ODR4</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000414, 4, 1 &gt;</td></tr>
<tr class="memdesc:a10b5f11c4779bb98ddaae3a9141fbb26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port output data (y = 0..15)  <a href="#a10b5f11c4779bb98ddaae3a9141fbb26">More...</a><br /></td></tr>
<tr class="separator:a10b5f11c4779bb98ddaae3a9141fbb26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48e09b4b74d1305b2bd2193537279fbe"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#a48e09b4b74d1305b2bd2193537279fbe">ODR3</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000414, 3, 1 &gt;</td></tr>
<tr class="memdesc:a48e09b4b74d1305b2bd2193537279fbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port output data (y = 0..15)  <a href="#a48e09b4b74d1305b2bd2193537279fbe">More...</a><br /></td></tr>
<tr class="separator:a48e09b4b74d1305b2bd2193537279fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af18b8c122c25197846e513b466369366"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#af18b8c122c25197846e513b466369366">ODR2</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000414, 2, 1 &gt;</td></tr>
<tr class="memdesc:af18b8c122c25197846e513b466369366"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port output data (y = 0..15)  <a href="#af18b8c122c25197846e513b466369366">More...</a><br /></td></tr>
<tr class="separator:af18b8c122c25197846e513b466369366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b23a791456bb7173c5ee7645077314c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#a0b23a791456bb7173c5ee7645077314c">ODR1</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000414, 1, 1 &gt;</td></tr>
<tr class="memdesc:a0b23a791456bb7173c5ee7645077314c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port output data (y = 0..15)  <a href="#a0b23a791456bb7173c5ee7645077314c">More...</a><br /></td></tr>
<tr class="separator:a0b23a791456bb7173c5ee7645077314c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae90bf1222eb1324281d7f9c760ec0fbf"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#ae90bf1222eb1324281d7f9c760ec0fbf">ODR0</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000414, 0, 1 &gt;</td></tr>
<tr class="memdesc:ae90bf1222eb1324281d7f9c760ec0fbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port output data (y = 0..15)  <a href="#ae90bf1222eb1324281d7f9c760ec0fbf">More...</a><br /></td></tr>
<tr class="separator:ae90bf1222eb1324281d7f9c760ec0fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port output data register. </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="a636b6df26f7d045b8b2a82d3eb37f531"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#a636b6df26f7d045b8b2a82d3eb37f531">STM32LIB::reg::GPIOB::ODR::ODR15</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000414, 15, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port output data (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="af9fd8da9dcdee5e9466ea49a1e83abc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#af9fd8da9dcdee5e9466ea49a1e83abc3">STM32LIB::reg::GPIOB::ODR::ODR14</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000414, 14, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port output data (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="acf5605d89e60e33398bb017c211d7059"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#acf5605d89e60e33398bb017c211d7059">STM32LIB::reg::GPIOB::ODR::ODR13</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000414, 13, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port output data (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a8d8191f9414ebda523d2f3f9fd0264e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#a8d8191f9414ebda523d2f3f9fd0264e1">STM32LIB::reg::GPIOB::ODR::ODR12</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000414, 12, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port output data (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a91326c7c472ccfdeccdb165c7a0be918"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#a91326c7c472ccfdeccdb165c7a0be918">STM32LIB::reg::GPIOB::ODR::ODR11</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000414, 11, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port output data (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="af950fa7bee2b36a1e69345c0e7ee6ca3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#af950fa7bee2b36a1e69345c0e7ee6ca3">STM32LIB::reg::GPIOB::ODR::ODR10</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000414, 10, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port output data (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a9738d77b872435e2a4b3b1975159c4ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#a9738d77b872435e2a4b3b1975159c4ec">STM32LIB::reg::GPIOB::ODR::ODR9</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000414, 9, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port output data (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a02fc16668f55db1f891863a77c1ea7b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#a02fc16668f55db1f891863a77c1ea7b9">STM32LIB::reg::GPIOB::ODR::ODR8</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000414, 8, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port output data (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a2fffd6e6ce57127e666d7b4dcee358f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#a2fffd6e6ce57127e666d7b4dcee358f6">STM32LIB::reg::GPIOB::ODR::ODR7</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000414, 7, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port output data (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a10ed30a1ac06a4fe7b1e18247e217ff1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#a10ed30a1ac06a4fe7b1e18247e217ff1">STM32LIB::reg::GPIOB::ODR::ODR6</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000414, 6, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port output data (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a80bc0323271a8e7c36187329f2e63561"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#a80bc0323271a8e7c36187329f2e63561">STM32LIB::reg::GPIOB::ODR::ODR5</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000414, 5, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port output data (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a10b5f11c4779bb98ddaae3a9141fbb26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#a10b5f11c4779bb98ddaae3a9141fbb26">STM32LIB::reg::GPIOB::ODR::ODR4</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000414, 4, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port output data (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a48e09b4b74d1305b2bd2193537279fbe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#a48e09b4b74d1305b2bd2193537279fbe">STM32LIB::reg::GPIOB::ODR::ODR3</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000414, 3, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port output data (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="af18b8c122c25197846e513b466369366"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#af18b8c122c25197846e513b466369366">STM32LIB::reg::GPIOB::ODR::ODR2</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000414, 2, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port output data (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a0b23a791456bb7173c5ee7645077314c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#a0b23a791456bb7173c5ee7645077314c">STM32LIB::reg::GPIOB::ODR::ODR1</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000414, 1, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port output data (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="ae90bf1222eb1324281d7f9c760ec0fbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#ae90bf1222eb1324281d7f9c760ec0fbf">STM32LIB::reg::GPIOB::ODR::ODR0</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000414, 0, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port output data (y = 0..15) </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:15 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
