/*
 *      CONFIDENTIAL  AND  PROPRIETARY SOFTWARE OF ARTISAN COMPONENTS, INC.
 *      
 *      Copyright (c) 2013  Artisan Components, Inc.  All  Rights Reserved.
 *      
 *      Use of this Software is subject to the terms and conditions  of the
 *      applicable license agreement with Artisan Components, Inc. In addition,
 *      this Software is protected by patents, copyright law and international
 *      treaties.
 *      
 *      The copyright notice(s) in this Software does not indicate actual or
 *      intended publication of this Software.
 *      
 *      name:			SRAM-SP SRAM Generator
 *           			TSMC CL018G
 *      version:		2004Q1V1
 *      comment:		
 *      configuration:	 -instname "RA1SHD_64x8" -words 64 -bits 8 -frequency 1 -ring_width 2 -mux 16 -drive 12 -write_mask off -wp_size 8 -top_layer met6 -power_type rings -horiz met3 -vert met4 -cust_comment "" -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -libname USERLIB
 *
 *      Synopsys model for Synchronous Single-Port Ram
 *
 *      Library Name:   USERLIB
 *      Instance Name:  RA1SHD_64x8
 *      Words:          64
 *      Word Width:     8
 *      Mux:            16
 *      Pipeline:       No
 *      Process:        slow
 *      Delays:		max
 *
 *      Creation Date:  2013-11-04 20:58:06Z
 *      Version:        2004Q1V1
 *
 *      Verified With: Synopsys Design Compiler
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a
 *          default_max_transition constraint is set to the maximum
 *          characterized input slew.  Each output has a max_capacitance
 *          constraint set to the highest characterized output load.  These two
 *          constraints force Design Compiler to synthesize circuits that
 *          operate within the characterization space.  The user can tighten
 *          these constraints, if desired.  When writing SDF from Design
 *          Compiler, use the version 2.1 option.  This ensures the SDF will
 *          annotate to simulation models provided with this generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was
 *          necessary.  When reducing data, minimum values were chosen for the
 *          fast case corner and maximum values were used for the typical and
 *          best case corners.  It is recommended that critical timing and
 *          setup and hold times be checked at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(USERLIB) {
	delay_model		: table_lookup;
	revision		: 1.1;	
	date			: "2013-11-04 20:58:06Z";
	comment			: "Confidential Information of Artisan Components, Inc.  Use subject to Artisan Components license. Copyright (c) 2013 Artisan Components, Inc.";
	time_unit		: "1ns";
	voltage_unit		: "1V";
	current_unit		: "1mA";
	leakage_power_unit	: "1mW";
	nom_process		: 1;
	nom_temperature		: 125.000;
	nom_voltage		: 1.620;
	capacitive_load_unit	 (1,pf);

	pulling_resistance_unit	        : "1kohm";

	/* additional header data */
	default_cell_leakage_power      : 0;
	default_fanout_load		: 1;
	default_inout_pin_cap		: 0.005;
	default_input_pin_cap		: 0.005;
	default_output_pin_cap		: 0.0;
	default_max_transition		: 4.000;

        /* default attributes */
        default_leakage_power_density : 0.0;
        slew_derate_from_library      : 1;
        slew_lower_threshold_pct_fall : 10.000;
        slew_upper_threshold_pct_fall : 90.000;
        slew_lower_threshold_pct_rise : 10.000;
        slew_upper_threshold_pct_rise : 90.000;
        input_threshold_pct_fall      : 50.000;
        input_threshold_pct_rise      : 50.000;
        output_threshold_pct_fall     : 50.000;
        output_threshold_pct_rise     : 50.000;

 	/* k-factors */
 	k_process_cell_fall             : 1;
 	k_process_cell_leakage_power    : 0;
 	k_process_cell_rise             : 1;
 	k_process_fall_transition       : 1;
 	k_process_hold_fall             : 1;
 	k_process_hold_rise             : 1;
 	k_process_internal_power        : 0;
 	k_process_min_pulse_width_high  : 1;
 	k_process_min_pulse_width_low   : 1;
 	k_process_pin_cap               : 0;
 	k_process_recovery_fall         : 1;
 	k_process_recovery_rise         : 1;
 	k_process_rise_transition       : 1;
 	k_process_setup_fall            : 1;
 	k_process_setup_rise            : 1;
 	k_process_wire_cap              : 0;
 	k_process_wire_res              : 0;
	k_temp_cell_fall		: 0.0;
	k_temp_cell_rise		: 0.0;
	k_temp_hold_fall                : 0.0;
	k_temp_hold_rise                : 0.0;
	k_temp_min_pulse_width_high     : 0.0;
	k_temp_min_pulse_width_low      : 0.0;
	k_temp_min_period               : 0.0;
	k_temp_rise_propagation         : 0.0;
	k_temp_fall_propagation         : 0.0;
	k_temp_rise_transition          : 0.0;
	k_temp_fall_transition          : 0.0;
	k_temp_recovery_fall            : 0.0;
	k_temp_recovery_rise            : 0.0;
	k_temp_setup_fall               : 0.0;
	k_temp_setup_rise               : 0.0;
	k_volt_cell_fall                : 0.0;
	k_volt_cell_rise                : 0.0;
	k_volt_hold_fall                : 0.0;
	k_volt_hold_rise                : 0.0;
	k_volt_min_pulse_width_high     : 0.0;
	k_volt_min_pulse_width_low      : 0.0;
	k_volt_min_period               : 0.0;
	k_volt_rise_propagation         : 0.0;
	k_volt_fall_propagation         : 0.0;
	k_volt_rise_transition	        : 0.0;
	k_volt_fall_transition	        : 0.0;
	k_volt_recovery_fall            : 0.0;
	k_volt_recovery_rise            : 0.0;
	k_volt_setup_fall               : 0.0;
	k_volt_setup_rise               : 0.0;


	operating_conditions(slow) {
		process	 : 1;
		temperature	 : 125.000;
		voltage	 : 1.620;
		tree_type	 : balanced_tree;
	}
        default_operating_conditions : slow;
	wire_load("sample") {
		resistance	 : 1.6e-05;
		capacitance	 : 0.0002;
		area	 : 1.7;
  		slope	 : 500;
		fanout_length	 (1,500);
	}
	output_voltage(GENERAL) {
		vol	 : 0.4;
		voh	 : VDD - 0.4;
		vomin	 : -0.5;
		vomax	 : VDD + 0.5;
	}
	input_voltage(CMOS) {
		vil	 : 0.3 * VDD;
		vih	 : 0.7 * VDD;
		vimin	 : -0.5;
		vimax	 : VDD + 0.5;
	}
	input_voltage(TTL) {
		vil	 : 0.8;
		vih	 : 2;
		vimin	 : -0.5;
		vimax	 : VDD + 0.5;
	}
        lu_table_template(RA1SHD_64x8_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	lu_table_template(RA1SHD_64x8_constraint_template) {
           variable_1 : related_pin_transition;
           variable_2 : constrained_pin_transition;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	lu_table_template(RA1SHD_64x8_load_template) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        power_lut_template(RA1SHD_64x8_passive_energy_template_1x2) {
           variable_1 : input_transition_time;
               index_1 ("1000, 1001");
        }
	library_features(report_delay_calculation);
	type (RA1SHD_64x8_DATA) {
		base_type : array ;
		data_type : bit ;
		bit_width : 8;
		bit_from : 7;
		bit_to : 0 ;
		downto : true ;
	}
	type (RA1SHD_64x8_ADDRESS) {
		base_type : array ;
		data_type : bit ;
		bit_width : 6;
		bit_from : 5;
		bit_to : 0 ;
		downto : true ;
	}
cell(RA1SHD_64x8) {
	area		 : 44117.613;
	dont_use	 : TRUE;
	dont_touch	 : TRUE;
        interface_timing : TRUE;
	memory() {
		type : ram;
		address_width : 6;
		word_width : 8;
	}
	bus(Q)	 {
		bus_type : RA1SHD_64x8_DATA;
		direction : output;
		max_capacitance : 3.422;
		capacitance : 0.022;
                three_state : "OEN" ;
                memory_read() {
			address : A;
		}
		timing() {
			related_pin :	"CLK" ;
			timing_type : rising_edge;
			timing_sense : non_unate;
			cell_rise(RA1SHD_64x8_delay_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.022, 0.062, 0.182, 0.432, 0.852, 2.112, 3.422");
			values ( \
			  "2.098, 2.119, 2.183, 2.316, 2.540, 3.211, 3.908", \
			  "2.104, 2.125, 2.189, 2.322, 2.546, 3.217, 3.914", \
			  "2.127, 2.148, 2.212, 2.345, 2.569, 3.240, 3.937", \
			  "2.173, 2.194, 2.258, 2.391, 2.615, 3.286, 3.983", \
			  "2.249, 2.271, 2.335, 2.468, 2.691, 3.362, 4.060", \
			  "2.479, 2.500, 2.564, 2.697, 2.921, 3.592, 4.290", \
			  "2.709, 2.730, 2.794, 2.927, 3.151, 3.822, 4.519" \
			)
			}
			rise_transition(RA1SHD_64x8_load_template) {
			index_1 ("0.022, 0.062, 0.182, 0.432, 0.852, 2.112, 3.422");
			values ("0.075, 0.121, 0.261, 0.553, 1.043, 2.513, 4.041")
			}
			cell_fall(RA1SHD_64x8_delay_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.022, 0.062, 0.182, 0.432, 0.852, 2.112, 3.422");
			values ( \
			  "2.097, 2.111, 2.151, 2.236, 2.378, 2.805, 3.249", \
			  "2.103, 2.117, 2.157, 2.242, 2.384, 2.812, 3.256", \
			  "2.126, 2.140, 2.180, 2.265, 2.407, 2.834, 3.279", \
			  "2.172, 2.186, 2.226, 2.311, 2.453, 2.880, 3.324", \
			  "2.249, 2.262, 2.303, 2.388, 2.530, 2.957, 3.401", \
			  "2.478, 2.492, 2.533, 2.617, 2.760, 3.187, 3.631", \
			  "2.708, 2.722, 2.762, 2.847, 2.989, 3.417, 3.861" \
			)
			}
			fall_transition(RA1SHD_64x8_load_template) {
			index_1 ("0.022, 0.062, 0.182, 0.432, 0.852, 2.112, 3.422");
			values ("0.068, 0.093, 0.170, 0.329, 0.596, 1.399, 2.233")
		}	}
		timing() {
			related_pin :	"OEN" ;
                        timing_type : three_state_disable ;
			timing_sense : non_unate;

			cell_rise(RA1SHD_64x8_delay_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.022, 0.062, 0.182, 0.432, 0.852, 2.112, 3.422");
			values ( \
			  "0.940, 0.940, 0.940, 1.044, 1.268, 1.939, 2.636", \
			  "0.943, 0.943, 0.943, 1.049, 1.273, 1.944, 2.641", \
			  "0.955, 0.955, 0.955, 1.068, 1.292, 1.963, 2.661", \
			  "0.980, 0.980, 0.980, 1.107, 1.330, 2.001, 2.699", \
			  "1.021, 1.021, 1.037, 1.171, 1.394, 2.065, 2.763", \
			  "1.145, 1.165, 1.229, 1.362, 1.586, 2.257, 2.954", \
			  "1.335, 1.357, 1.421, 1.554, 1.777, 2.448, 3.146" \
			)
                       }
			rise_transition(RA1SHD_64x8_load_template) {
			index_1 ("0.022, 0.062, 0.182, 0.432, 0.852, 2.112, 3.422");
			values ("0.075, 0.121, 0.261, 0.553, 1.043, 2.513, 4.041")
			}
			cell_fall(RA1SHD_64x8_delay_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.022, 0.062, 0.182, 0.432, 0.852, 2.112, 3.422");
			values ( \
			  "0.940, 0.940, 0.940, 0.940, 1.023, 1.450, 1.894", \
			  "0.943, 0.943, 0.943, 0.943, 1.028, 1.455, 1.899", \
			  "0.955, 0.955, 0.955, 0.955, 1.047, 1.474, 1.918", \
			  "0.980, 0.980, 0.980, 0.980, 1.086, 1.513, 1.957", \
			  "1.021, 1.021, 1.021, 1.021, 1.149, 1.577, 2.021", \
			  "1.145, 1.145, 1.145, 1.199, 1.341, 1.768, 2.212", \
			  "1.269, 1.269, 1.306, 1.390, 1.533, 1.960, 2.404" \
			)
			}
			fall_transition(RA1SHD_64x8_load_template) {
			index_1 ("0.022, 0.062, 0.182, 0.432, 0.852, 2.112, 3.422");
			values ("0.068, 0.093, 0.170, 0.329, 0.596, 1.399, 2.233")
		}	}
		timing() {
			related_pin :	"OEN" ;
			timing_sense : non_unate;
                        timing_type : three_state_enable ;

			cell_rise(RA1SHD_64x8_delay_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.022, 0.062, 0.182, 0.432, 0.852, 2.112, 3.422");
			values ( \
			  "0.940, 0.940, 0.940, 1.044, 1.268, 1.939, 2.636", \
			  "0.943, 0.943, 0.943, 1.049, 1.273, 1.944, 2.641", \
			  "0.955, 0.955, 0.955, 1.068, 1.292, 1.963, 2.661", \
			  "0.980, 0.980, 0.980, 1.107, 1.330, 2.001, 2.699", \
			  "1.021, 1.021, 1.037, 1.171, 1.394, 2.065, 2.763", \
			  "1.145, 1.165, 1.229, 1.362, 1.586, 2.257, 2.954", \
			  "1.335, 1.357, 1.421, 1.554, 1.777, 2.448, 3.146" \
			)
                       }
			rise_transition(RA1SHD_64x8_load_template) {
			index_1 ("0.022, 0.062, 0.182, 0.432, 0.852, 2.112, 3.422");
			values ("0.075, 0.121, 0.261, 0.553, 1.043, 2.513, 4.041")
			}
			cell_fall(RA1SHD_64x8_delay_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.022, 0.062, 0.182, 0.432, 0.852, 2.112, 3.422");
			values ( \
			  "0.940, 0.940, 0.940, 0.940, 1.023, 1.450, 1.894", \
			  "0.943, 0.943, 0.943, 0.943, 1.028, 1.455, 1.899", \
			  "0.955, 0.955, 0.955, 0.955, 1.047, 1.474, 1.918", \
			  "0.980, 0.980, 0.980, 0.980, 1.086, 1.513, 1.957", \
			  "1.021, 1.021, 1.021, 1.021, 1.149, 1.577, 2.021", \
			  "1.145, 1.145, 1.145, 1.199, 1.341, 1.768, 2.212", \
			  "1.269, 1.269, 1.306, 1.390, 1.533, 1.960, 2.404" \
			)
			}
			fall_transition(RA1SHD_64x8_load_template) {
			index_1 ("0.022, 0.062, 0.182, 0.432, 0.852, 2.112, 3.422");
			values ("0.068, 0.093, 0.170, 0.329, 0.596, 1.399, 2.233")
		}	}
        }

	pin(CLK) {
		direction : input;
		capacitance : 0.252
		clock	: true;
		min_pulse_width_low	: 0.279;
		min_pulse_width_high	: 0.188;
		min_period		: 2.060;
		max_transition		: 4.000;
		internal_power(){
			when : "!CEN & WEN";
        		rise_power(RA1SHD_64x8_passive_energy_template_1x2) {
				index_1 ("0.0 1.0");
            			values ("64.356, 64.356")
        		}
        		fall_power(RA1SHD_64x8_passive_energy_template_1x2) {
				index_1 ("0.0 1.0");
            			values ("0.0, 0.0")
        		}
		}
		internal_power(){
			when : "!CEN & !WEN";
			rise_power(RA1SHD_64x8_passive_energy_template_1x2) {
	    			index_1 ("0.0 1.0");
	    			values ("71.836, 71.836")
			}	
			fall_power(RA1SHD_64x8_passive_energy_template_1x2) {
	    			index_1 ("0.0 1.0");
            			values ("0.0, 0.0")
			}	
		}
         internal_power(){
                 when : "CEN";
                 power(RA1SHD_64x8_passive_energy_template_1x2) {
                         index_1 ("0.0 1.0");
                         values ("0.051, 0.051")
                 }
         }
	}

	pin(CEN) {
		direction : input;
		capacitance : 0.014;
		timing() {
			related_pin	: "CLK" ;
			timing_type	: setup_rising ;
			rise_constraint(RA1SHD_64x8_constraint_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			values ( \
			  "0.584, 0.585, 0.591, 0.602, 0.622, 0.699, 0.840", \
			  "0.578, 0.579, 0.585, 0.596, 0.615, 0.693, 0.834", \
			  "0.555, 0.556, 0.562, 0.573, 0.592, 0.670, 0.811", \
			  "0.509, 0.510, 0.516, 0.527, 0.546, 0.624, 0.765", \
			  "0.432, 0.434, 0.439, 0.451, 0.470, 0.547, 0.688", \
			  "0.202, 0.204, 0.209, 0.221, 0.240, 0.317, 0.458", \
			  "0.000, 0.000, 0.000, 0.000, 0.010, 0.088, 0.228" \
			)
			}
			fall_constraint(RA1SHD_64x8_constraint_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			values ( \
			  "0.584, 0.585, 0.591, 0.602, 0.622, 0.699, 0.840", \
			  "0.578, 0.579, 0.585, 0.596, 0.615, 0.693, 0.834", \
			  "0.555, 0.556, 0.562, 0.573, 0.592, 0.670, 0.811", \
			  "0.509, 0.510, 0.516, 0.527, 0.546, 0.624, 0.765", \
			  "0.432, 0.434, 0.439, 0.451, 0.470, 0.547, 0.688", \
			  "0.202, 0.204, 0.209, 0.221, 0.240, 0.317, 0.458", \
			  "0.000, 0.000, 0.000, 0.000, 0.010, 0.088, 0.228" \
			)
		}	}
		timing() {
			related_pin	: "CLK" ;
			timing_type	: hold_rising ;
			rise_constraint(RA1SHD_64x8_constraint_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.070, 0.069, 0.063, 0.051, 0.032, 0.000, 0.000", \
			  "0.300, 0.298, 0.293, 0.281, 0.262, 0.205, 0.147", \
			  "0.530, 0.528, 0.522, 0.511, 0.492, 0.434, 0.377" \
			)
				
			}
			fall_constraint(RA1SHD_64x8_constraint_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.070, 0.069, 0.063, 0.051, 0.032, 0.000, 0.000", \
			  "0.300, 0.298, 0.293, 0.281, 0.262, 0.205, 0.147", \
			  "0.530, 0.528, 0.522, 0.511, 0.492, 0.434, 0.377" \
			)
	}	}	}


	pin(OEN)	{
		direction	 : input;
		capacitance : 0.010;
	}
	pin(WEN) {
		direction : input;
		capacitance : 0.015;
		timing() {
			related_pin	: "CLK" ;
			timing_type	: setup_rising ;
			rise_constraint(RA1SHD_64x8_constraint_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			values ( \
			  "0.616, 0.619, 0.634, 0.663, 0.711, 0.856, 1.001", \
			  "0.609, 0.613, 0.628, 0.657, 0.705, 0.850, 0.995", \
			  "0.586, 0.590, 0.605, 0.634, 0.682, 0.827, 0.972", \
			  "0.541, 0.544, 0.559, 0.588, 0.636, 0.781, 0.926", \
			  "0.464, 0.468, 0.482, 0.511, 0.560, 0.705, 0.850", \
			  "0.234, 0.238, 0.253, 0.282, 0.330, 0.475, 0.620", \
			  "0.208, 0.211, 0.223, 0.245, 0.282, 0.393, 0.505" \
			)
			}
			fall_constraint(RA1SHD_64x8_constraint_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			values ( \
			  "0.616, 0.619, 0.634, 0.663, 0.711, 0.856, 1.001", \
			  "0.609, 0.613, 0.628, 0.657, 0.705, 0.850, 0.995", \
			  "0.586, 0.590, 0.605, 0.634, 0.682, 0.827, 0.972", \
			  "0.541, 0.544, 0.559, 0.588, 0.636, 0.781, 0.926", \
			  "0.464, 0.468, 0.482, 0.511, 0.560, 0.705, 0.850", \
			  "0.234, 0.238, 0.253, 0.282, 0.330, 0.475, 0.620", \
			  "0.208, 0.211, 0.223, 0.245, 0.282, 0.393, 0.505" \
			)
		}	}
		timing() {
			related_pin	: "CLK" ;
			timing_type	: hold_rising ;
			rise_constraint(RA1SHD_64x8_constraint_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.051, 0.047, 0.032, 0.003, 0.000, 0.000, 0.000", \
			  "0.280, 0.277, 0.262, 0.233, 0.185, 0.040, 0.000", \
			  "0.510, 0.506, 0.492, 0.463, 0.415, 0.269, 0.124" \
			)
			}
			fall_constraint(RA1SHD_64x8_constraint_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.051, 0.047, 0.032, 0.003, 0.000, 0.000, 0.000", \
			  "0.280, 0.277, 0.262, 0.233, 0.185, 0.040, 0.000", \
			  "0.510, 0.506, 0.492, 0.463, 0.415, 0.269, 0.124" \
			)
	}	}	}

	bus(A)  {
		bus_type : RA1SHD_64x8_ADDRESS;
		direction : input;
		capacitance : 0.051;
		timing() {
			related_pin	: "CLK"
			timing_type	: setup_rising ;
			rise_constraint(RA1SHD_64x8_constraint_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			values ( \
			  "0.570, 0.572, 0.578, 0.590, 0.611, 0.673, 0.735", \
			  "0.564, 0.566, 0.572, 0.584, 0.605, 0.667, 0.729", \
			  "0.541, 0.543, 0.549, 0.561, 0.582, 0.644, 0.706", \
			  "0.495, 0.497, 0.503, 0.515, 0.536, 0.598, 0.660", \
			  "0.419, 0.420, 0.426, 0.439, 0.459, 0.521, 0.583", \
			  "0.189, 0.190, 0.197, 0.209, 0.230, 0.292, 0.354", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.062, 0.124" \
			)
			}
			fall_constraint(RA1SHD_64x8_constraint_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			values ( \
			  "0.570, 0.572, 0.578, 0.590, 0.611, 0.673, 0.735", \
			  "0.564, 0.566, 0.572, 0.584, 0.605, 0.667, 0.729", \
			  "0.541, 0.543, 0.549, 0.561, 0.582, 0.644, 0.706", \
			  "0.495, 0.497, 0.503, 0.515, 0.536, 0.598, 0.660", \
			  "0.419, 0.420, 0.426, 0.439, 0.459, 0.521, 0.583", \
			  "0.189, 0.190, 0.197, 0.209, 0.230, 0.292, 0.354", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.062, 0.124" \
			)
		}	}
		timing() {
			related_pin	: "CLK"
			timing_type	: hold_rising ;
			rise_constraint(RA1SHD_64x8_constraint_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			values ( \
			  "0.101, 0.099, 0.093, 0.081, 0.060, 0.000, 0.000", \
			  "0.107, 0.105, 0.099, 0.087, 0.066, 0.004, 0.000", \
			  "0.130, 0.128, 0.122, 0.110, 0.089, 0.027, 0.000", \
			  "0.176, 0.174, 0.168, 0.156, 0.135, 0.073, 0.011", \
			  "0.253, 0.251, 0.245, 0.232, 0.212, 0.150, 0.088", \
			  "0.482, 0.481, 0.475, 0.462, 0.441, 0.380, 0.318", \
			  "0.712, 0.710, 0.704, 0.692, 0.671, 0.609, 0.547" \
			)
			}
			fall_constraint(RA1SHD_64x8_constraint_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.037, 0.034, 0.026, 0.008, 0.000, 0.000, 0.000", \
			  "0.113, 0.111, 0.102, 0.084, 0.054, 0.000, 0.000", \
			  "0.343, 0.341, 0.332, 0.314, 0.284, 0.194, 0.105", \
			  "0.573, 0.571, 0.562, 0.544, 0.514, 0.424, 0.335" \
			)
	}	}	

         internal_power(){
                 when : "CEN";
                 power(RA1SHD_64x8_passive_energy_template_1x2) {
                         index_1 ("0.0 1.0");
                         values ("1.688, 1.688")
                 }
         }

}
	bus(D)	 {
		bus_type : RA1SHD_64x8_DATA;
		direction : input;
		capacitance : 0.003;
		memory_write() {
			address : A;
			clocked_on : "CLK";
		}
		timing() {
			related_pin	: "CLK"
			timing_type	: setup_rising ;
			rise_constraint(RA1SHD_64x8_constraint_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			values ( \
			  "0.381, 0.384, 0.393, 0.413, 0.445, 0.541, 0.679", \
			  "0.375, 0.377, 0.387, 0.406, 0.439, 0.535, 0.673", \
			  "0.352, 0.354, 0.364, 0.383, 0.416, 0.512, 0.650", \
			  "0.306, 0.309, 0.318, 0.338, 0.370, 0.466, 0.604", \
			  "0.229, 0.232, 0.242, 0.261, 0.293, 0.390, 0.528", \
			  "0.000, 0.002, 0.012, 0.031, 0.063, 0.160, 0.298", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.068" \
			)
			}
			fall_constraint(RA1SHD_64x8_constraint_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			values ( \
			  "0.381, 0.384, 0.393, 0.413, 0.445, 0.541, 0.679", \
			  "0.375, 0.377, 0.387, 0.406, 0.439, 0.535, 0.673", \
			  "0.352, 0.354, 0.364, 0.383, 0.416, 0.512, 0.650", \
			  "0.306, 0.309, 0.318, 0.338, 0.370, 0.466, 0.604", \
			  "0.229, 0.232, 0.242, 0.261, 0.293, 0.390, 0.528", \
			  "0.000, 0.002, 0.012, 0.031, 0.063, 0.160, 0.298", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.068" \
			)
		}	}
		timing() {
			related_pin	: "CLK"
			timing_type	: hold_rising ;
			rise_constraint(RA1SHD_64x8_constraint_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.018, 0.014, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.095, 0.090, 0.073, 0.039, 0.000, 0.000, 0.000", \
			  "0.325, 0.320, 0.303, 0.269, 0.212, 0.041, 0.000", \
			  "0.554, 0.550, 0.533, 0.499, 0.442, 0.271, 0.100" \
			)
			}
			fall_constraint(RA1SHD_64x8_constraint_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.018, 0.014, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.095, 0.090, 0.073, 0.039, 0.000, 0.000, 0.000", \
			  "0.325, 0.320, 0.303, 0.269, 0.212, 0.041, 0.000", \
			  "0.554, 0.550, 0.533, 0.499, 0.442, 0.271, 0.100" \
			)
		}	}
	}

	cell_leakage_power : 0.009;
  }
}
