#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:46:05 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Sun Apr  5 18:57:30 2020
# Process ID: 24316
# Current directory: C:/Users/alexn/OneDrive/Documents/Projects/HILTest/Rotom/Rotom.runs/synth_1
# Command line: vivado.exe -log i2cAddrSwitch.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source i2cAddrSwitch.tcl
# Log file: C:/Users/alexn/OneDrive/Documents/Projects/HILTest/Rotom/Rotom.runs/synth_1/i2cAddrSwitch.vds
# Journal file: C:/Users/alexn/OneDrive/Documents/Projects/HILTest/Rotom/Rotom.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source i2cAddrSwitch.tcl -notrace
Command: synth_design -top i2cAddrSwitch -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3564 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 949.039 ; gain = 233.879
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'i2cAddrSwitch' [C:/Users/alexn/OneDrive/Documents/Projects/HILTest/Rotom/Rotom.srcs/sources_1/new/i2cAddrSwitch.v:24]
	Parameter HILSlaveAddr bound to: 7'b0001000 
	Parameter BUSIDLE bound to: 4'b0000 
	Parameter GETSLAVEADDR bound to: 4'b0001 
	Parameter GETRWBIT bound to: 4'b0010 
	Parameter ACKADDR bound to: 4'b0011 
	Parameter GETREGADDR bound to: 4'b0100 
	Parameter ACKREGADDR bound to: 4'b0101 
	Parameter GETWRITE bound to: 4'b0110 
	Parameter SENDREGDATA bound to: 4'b0111 
	Parameter ACKREAD bound to: 4'b1000 
	Parameter PRESTOP bound to: 4'b1001 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/alexn/OneDrive/Documents/Projects/HILTest/Rotom/Rotom.srcs/sources_1/new/i2cAddrSwitch.v:49]
INFO: [Synth 8-6155] done synthesizing module 'i2cAddrSwitch' (1#1) [C:/Users/alexn/OneDrive/Documents/Projects/HILTest/Rotom/Rotom.srcs/sources_1/new/i2cAddrSwitch.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1021.133 ; gain = 305.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1021.133 ; gain = 305.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1021.133 ; gain = 305.973
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1021.133 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/alexn/OneDrive/Documents/Projects/HILTest/Rotom/HILConstraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'SDIMaster_IBUF'. [C:/Users/alexn/OneDrive/Documents/Projects/HILTest/Rotom/HILConstraints.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alexn/OneDrive/Documents/Projects/HILTest/Rotom/HILConstraints.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/alexn/OneDrive/Documents/Projects/HILTest/Rotom/HILConstraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/alexn/OneDrive/Documents/Projects/HILTest/Rotom/HILConstraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/i2cAddrSwitch_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/i2cAddrSwitch_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1105.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1105.941 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1105.941 ; gain = 390.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1105.941 ; gain = 390.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1105.941 ; gain = 390.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1105.941 ; gain = 390.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  11 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	  11 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module i2cAddrSwitch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  11 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	  11 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'slaveAddr_reg[0]' (FDCP) to 'slaveAddr_reg[1]'
INFO: [Synth 8-3886] merging instance 'slaveAddr_reg[1]' (FDCP) to 'slaveAddr_reg[2]'
INFO: [Synth 8-3886] merging instance 'slaveAddr_reg[2]' (FDCP) to 'slaveAddr_reg[3]'
INFO: [Synth 8-3886] merging instance 'slaveAddr_reg[3]' (FDCP) to 'slaveAddr_reg[4]'
INFO: [Synth 8-3886] merging instance 'slaveAddr_reg[4]' (FDCP) to 'slaveAddr_reg[5]'
INFO: [Synth 8-3886] merging instance 'slaveAddr_reg[5]' (FDCP) to 'slaveAddr_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[0]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[1]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[2]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[3]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (readwrite_reg_C)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slaveAddr_reg[6]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDOMaster_tristate_oe_reg_C)
WARNING: [Synth 8-3332] Sequential element (SDOMaster_tristate_oe_reg_C) is unused and will be removed from module i2cAddrSwitch.
WARNING: [Synth 8-3332] Sequential element (readwrite_reg_C) is unused and will be removed from module i2cAddrSwitch.
WARNING: [Synth 8-3332] Sequential element (state_reg[3]_C) is unused and will be removed from module i2cAddrSwitch.
WARNING: [Synth 8-3332] Sequential element (state_reg[2]_C) is unused and will be removed from module i2cAddrSwitch.
WARNING: [Synth 8-3332] Sequential element (state_reg[1]_C) is unused and will be removed from module i2cAddrSwitch.
WARNING: [Synth 8-3332] Sequential element (state_reg[0]_C) is unused and will be removed from module i2cAddrSwitch.
WARNING: [Synth 8-3332] Sequential element (slaveAddr_reg[6]_C) is unused and will be removed from module i2cAddrSwitch.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1105.941 ; gain = 390.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1105.941 ; gain = 390.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1105.941 ; gain = 390.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1105.941 ; gain = 390.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1118.668 ; gain = 403.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1118.668 ; gain = 403.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1118.668 ; gain = 403.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1118.668 ; gain = 403.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1118.668 ; gain = 403.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1118.668 ; gain = 403.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     2|
|2     |LUT1  |     1|
|3     |LUT2  |    10|
|4     |LUT3  |     7|
|5     |LUT4  |     2|
|6     |LUT5  |     9|
|7     |LUT6  |    33|
|8     |FDCE  |     6|
|9     |FDCP  |     4|
|10    |FDPE  |    13|
|11    |FDRE  |     2|
|12    |LDC   |    12|
|13    |IBUF  |     3|
|14    |OBUF  |     8|
|15    |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   113|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1118.668 ; gain = 403.508
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1118.668 ; gain = 318.699
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1118.668 ; gain = 403.508
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1129.742 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1137.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  FDCP => FDCP (FDCE, FDPE, LDCE, LUT3, VCC): 4 instances
  LDC => LDCE: 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 8 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1137.180 ; gain = 712.105
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1137.180 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/alexn/OneDrive/Documents/Projects/HILTest/Rotom/Rotom.runs/synth_1/i2cAddrSwitch.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file i2cAddrSwitch_utilization_synth.rpt -pb i2cAddrSwitch_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr  5 18:58:06 2020...
