Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Dec 10 21:59:18 2024
| Host         : joseph-legion5 running 64-bit Linux Mint 22
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.136ns  (required time - arrival time)
  Source:                 keychain/expmod/modulus_block/index_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            keychain/expmod/modulus_block/intermediate_reg[37][18]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        9.908ns  (logic 3.325ns (33.560%)  route 6.583ns (66.440%))
  Logic Levels:           18  (CARRY4=12 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 14.760 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=6040, routed)        1.550     5.058    keychain/expmod/modulus_block/clk_100mhz_IBUF_BUFG
    SLICE_X34Y90         FDRE                                         r  keychain/expmod/modulus_block/index_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     5.576 r  keychain/expmod/modulus_block/index_reg[1]_rep__3/Q
                         net (fo=113, routed)         1.665     7.241    keychain/expmod/modulus_block/index_reg[1]_rep__3_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.365 r  keychain/expmod/modulus_block/intermediate[64][0]_i_21/O
                         net (fo=1, routed)           0.000     7.365    keychain/expmod/modulus_block/intermediate[64][0]_i_21_n_0
    SLICE_X36Y73         MUXF7 (Prop_muxf7_I0_O)      0.212     7.577 r  keychain/expmod/modulus_block/intermediate_reg[64][0]_i_9/O
                         net (fo=1, routed)           0.825     8.401    keychain/expmod/modulus_block/intermediate_reg[64][0]_i_9_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I0_O)        0.299     8.700 r  keychain/expmod/modulus_block/intermediate[64][0]_i_4/O
                         net (fo=1, routed)           0.523     9.223    keychain/expmod/modulus_block/intermediate[64][0]_i_4_n_0
    SLICE_X33Y77         LUT5 (Prop_lut5_I4_O)        0.124     9.347 r  keychain/expmod/modulus_block/intermediate[64][0]_i_2/O
                         net (fo=5, routed)           0.773    10.120    keychain/expmod/modulus_block/intermediate[64][0]_i_2_n_0
    SLICE_X30Y80         LUT4 (Prop_lut4_I0_O)        0.124    10.244 r  keychain/expmod/modulus_block/intermediate[64][63]_i_128/O
                         net (fo=1, routed)           0.000    10.244    keychain/expmod/modulus_block/intermediate[64][63]_i_128_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.757 r  keychain/expmod/modulus_block/intermediate_reg[64][63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    10.757    keychain/expmod/modulus_block/intermediate_reg[64][63]_i_112_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.874 r  keychain/expmod/modulus_block/intermediate_reg[64][63]_i_103/CO[3]
                         net (fo=1, routed)           0.000    10.874    keychain/expmod/modulus_block/intermediate_reg[64][63]_i_103_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.991 r  keychain/expmod/modulus_block/intermediate_reg[64][63]_i_94/CO[3]
                         net (fo=1, routed)           0.000    10.991    keychain/expmod/modulus_block/intermediate_reg[64][63]_i_94_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.108 r  keychain/expmod/modulus_block/intermediate_reg[64][63]_i_85/CO[3]
                         net (fo=1, routed)           0.000    11.108    keychain/expmod/modulus_block/intermediate_reg[64][63]_i_85_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.225 r  keychain/expmod/modulus_block/intermediate_reg[64][63]_i_76/CO[3]
                         net (fo=1, routed)           0.000    11.225    keychain/expmod/modulus_block/intermediate_reg[64][63]_i_76_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.342 r  keychain/expmod/modulus_block/intermediate_reg[64][63]_i_67/CO[3]
                         net (fo=1, routed)           0.000    11.342    keychain/expmod/modulus_block/intermediate_reg[64][63]_i_67_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.459 r  keychain/expmod/modulus_block/intermediate_reg[64][63]_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.459    keychain/expmod/modulus_block/intermediate_reg[64][63]_i_58_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.576 r  keychain/expmod/modulus_block/intermediate_reg[64][63]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.576    keychain/expmod/modulus_block/intermediate_reg[64][63]_i_53_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.693 r  keychain/expmod/modulus_block/intermediate_reg[64][63]_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.693    keychain/expmod/modulus_block/intermediate_reg[64][63]_i_48_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.810 r  keychain/expmod/modulus_block/intermediate_reg[64][63]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.810    keychain/expmod/modulus_block/intermediate_reg[64][63]_i_27_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.927 r  keychain/expmod/modulus_block/intermediate_reg[64][63]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.927    keychain/expmod/modulus_block/intermediate_reg[64][63]_i_14_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.044 r  keychain/expmod/modulus_block/intermediate_reg[64][63]_i_7/CO[3]
                         net (fo=64, routed)          1.466    13.509    keychain/expmod/modulus_block/intermediate_reg[64][63]_i_7_n_0
    SLICE_X41Y83         LUT3 (Prop_lut3_I2_O)        0.124    13.633 r  keychain/expmod/modulus_block/intermediate[64][18]_i_1/O
                         net (fo=64, routed)          1.332    14.965    keychain/expmod/modulus_block/intermediate1_in[18]
    SLICE_X51Y80         FDRE                                         r  keychain/expmod/modulus_block/intermediate_reg[37][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=6040, routed)        1.431    14.760    keychain/expmod/modulus_block/clk_100mhz_IBUF_BUFG
    SLICE_X51Y80         FDRE                                         r  keychain/expmod/modulus_block/intermediate_reg[37][18]/C
                         clock pessimism              0.186    14.946    
                         clock uncertainty           -0.035    14.910    
    SLICE_X51Y80         FDRE (Setup_fdre_C_D)       -0.081    14.829    keychain/expmod/modulus_block/intermediate_reg[37][18]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                         -14.965    
  -------------------------------------------------------------------
                         slack                                 -0.136    




