Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Jun 20 15:39:26 2019
| Host         : joseangelSSD-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file RS232dmaramtop_timing_summary_routed.rpt -rpx RS232dmaramtop_timing_summary_routed.rpx
| Design       : RS232dmaramtop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: DMA_ACK (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bloqueDMA/FSM_onehot_estado_a_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bloqueDMA/FSM_onehot_estado_a_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bloqueDMA/FSM_onehot_estado_a_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bloqueDMA/FSM_onehot_estado_a_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bloqueDMA/FSM_onehot_estado_a_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bloqueDMA/FSM_onehot_estado_a_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bloqueDMA/FSM_onehot_estado_a_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bloqueDMA/FSM_onehot_estado_a_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bloqueDMA/FSM_onehot_estado_a_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bloqueDMA/contador_envio_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bloqueDMA/contador_envio_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bloqueDMA/contador_recepcion_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bloqueDMA/contador_recepcion_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bloqueRS232/ACK_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bloqueRS232/Transmitter/estado_a_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bloqueRS232/Transmitter/estado_a_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 153 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     43.805        0.000                      0                  215        0.032        0.000                      0                  215        3.000        0.000                       0                   159  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_Clk_Gen    {0.000 25.000}     50.000          20.000          
  clkfbout_Clk_Gen    {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_Clk_Gen_1  {0.000 25.000}     50.000          20.000          
  clkfbout_Clk_Gen_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_Clk_Gen         43.805        0.000                      0                  215        0.135        0.000                      0                  215       24.500        0.000                       0                   155  
  clkfbout_Clk_Gen                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_Clk_Gen_1       43.808        0.000                      0                  215        0.135        0.000                      0                  215       24.500        0.000                       0                   155  
  clkfbout_Clk_Gen_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_Clk_Gen_1  clk_out1_Clk_Gen         43.805        0.000                      0                  215        0.032        0.000                      0                  215  
clk_out1_Clk_Gen    clk_out1_Clk_Gen_1       43.805        0.000                      0                  215        0.032        0.000                      0                  215  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Clk_Gen
  To Clock:  clk_out1_Clk_Gen

Setup :            0  Failing Endpoints,  Worst Slack       43.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.805ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[2][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 1.087ns (18.587%)  route 4.761ns (81.413%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 48.556 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 r  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.537     1.292    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.416 r  bloqueDMA/contents_ram[16][7]_i_9/O
                         net (fo=3, routed)           0.364     1.779    bloqueDMA/contents_ram[16][7]_i_9_n_0
    SLICE_X7Y121         LUT2 (Prop_lut2_I1_O)        0.124     1.903 r  bloqueDMA/contents_ram[16][7]_i_5/O
                         net (fo=24, routed)          1.881     3.784    bloqueDMA/address[1]
    SLICE_X6Y123         LUT4 (Prop_lut4_I2_O)        0.124     3.908 r  bloqueDMA/contents_ram[2][7]_i_1/O
                         net (fo=8, routed)           1.095     5.003    bloqueRAM/FSM_onehot_estado_a_reg[9]_251[0]
    SLICE_X0Y121         FDCE                                         r  bloqueRAM/contents_ram_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.577    48.556    bloqueRAM/CLK
    SLICE_X0Y121         FDCE                                         r  bloqueRAM/contents_ram_reg[2][3]/C
                         clock pessimism              0.560    49.116    
                         clock uncertainty           -0.103    49.013    
    SLICE_X0Y121         FDCE (Setup_fdce_C_CE)      -0.205    48.808    bloqueRAM/contents_ram_reg[2][3]
  -------------------------------------------------------------------
                         required time                         48.808    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                 43.805    

Slack (MET) :             43.805ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[2][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 1.087ns (18.587%)  route 4.761ns (81.413%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 48.556 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 r  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.537     1.292    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.416 r  bloqueDMA/contents_ram[16][7]_i_9/O
                         net (fo=3, routed)           0.364     1.779    bloqueDMA/contents_ram[16][7]_i_9_n_0
    SLICE_X7Y121         LUT2 (Prop_lut2_I1_O)        0.124     1.903 r  bloqueDMA/contents_ram[16][7]_i_5/O
                         net (fo=24, routed)          1.881     3.784    bloqueDMA/address[1]
    SLICE_X6Y123         LUT4 (Prop_lut4_I2_O)        0.124     3.908 r  bloqueDMA/contents_ram[2][7]_i_1/O
                         net (fo=8, routed)           1.095     5.003    bloqueRAM/FSM_onehot_estado_a_reg[9]_251[0]
    SLICE_X0Y121         FDCE                                         r  bloqueRAM/contents_ram_reg[2][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.577    48.556    bloqueRAM/CLK
    SLICE_X0Y121         FDCE                                         r  bloqueRAM/contents_ram_reg[2][4]/C
                         clock pessimism              0.560    49.116    
                         clock uncertainty           -0.103    49.013    
    SLICE_X0Y121         FDCE (Setup_fdce_C_CE)      -0.205    48.808    bloqueRAM/contents_ram_reg[2][4]
  -------------------------------------------------------------------
                         required time                         48.808    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                 43.805    

Slack (MET) :             44.094ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[4][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        5.560ns  (logic 1.087ns (19.551%)  route 4.473ns (80.449%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 48.557 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 f  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 f  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.537     1.292    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.416 f  bloqueDMA/contents_ram[16][7]_i_9/O
                         net (fo=3, routed)           0.448     1.864    bloqueDMA/contents_ram[16][7]_i_9_n_0
    SLICE_X4Y123         LUT2 (Prop_lut2_I1_O)        0.124     1.988 f  bloqueDMA/contents_ram[17][7]_i_4/O
                         net (fo=24, routed)          1.022     3.010    bloqueDMA/address[0]
    SLICE_X7Y121         LUT4 (Prop_lut4_I1_O)        0.124     3.134 r  bloqueDMA/contents_ram[4][7]_i_1/O
                         net (fo=8, routed)           1.581     4.715    bloqueRAM/FSM_onehot_estado_a_reg[9]_249[0]
    SLICE_X1Y120         FDCE                                         r  bloqueRAM/contents_ram_reg[4][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.578    48.557    bloqueRAM/CLK
    SLICE_X1Y120         FDCE                                         r  bloqueRAM/contents_ram_reg[4][4]/C
                         clock pessimism              0.560    49.117    
                         clock uncertainty           -0.103    49.014    
    SLICE_X1Y120         FDCE (Setup_fdce_C_CE)      -0.205    48.809    bloqueRAM/contents_ram_reg[4][4]
  -------------------------------------------------------------------
                         required time                         48.809    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                 44.094    

Slack (MET) :             44.128ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[2][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 1.087ns (19.546%)  route 4.474ns (80.454%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 48.556 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 r  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.537     1.292    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.416 r  bloqueDMA/contents_ram[16][7]_i_9/O
                         net (fo=3, routed)           0.364     1.779    bloqueDMA/contents_ram[16][7]_i_9_n_0
    SLICE_X7Y121         LUT2 (Prop_lut2_I1_O)        0.124     1.903 r  bloqueDMA/contents_ram[16][7]_i_5/O
                         net (fo=24, routed)          1.881     3.784    bloqueDMA/address[1]
    SLICE_X6Y123         LUT4 (Prop_lut4_I2_O)        0.124     3.908 r  bloqueDMA/contents_ram[2][7]_i_1/O
                         net (fo=8, routed)           0.808     4.716    bloqueRAM/FSM_onehot_estado_a_reg[9]_251[0]
    SLICE_X2Y121         FDCE                                         r  bloqueRAM/contents_ram_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.577    48.556    bloqueRAM/CLK
    SLICE_X2Y121         FDCE                                         r  bloqueRAM/contents_ram_reg[2][0]/C
                         clock pessimism              0.560    49.116    
                         clock uncertainty           -0.103    49.013    
    SLICE_X2Y121         FDCE (Setup_fdce_C_CE)      -0.169    48.844    bloqueRAM/contents_ram_reg[2][0]
  -------------------------------------------------------------------
                         required time                         48.844    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                 44.128    

Slack (MET) :             44.128ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[2][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 1.087ns (19.546%)  route 4.474ns (80.454%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 48.556 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 r  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.537     1.292    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.416 r  bloqueDMA/contents_ram[16][7]_i_9/O
                         net (fo=3, routed)           0.364     1.779    bloqueDMA/contents_ram[16][7]_i_9_n_0
    SLICE_X7Y121         LUT2 (Prop_lut2_I1_O)        0.124     1.903 r  bloqueDMA/contents_ram[16][7]_i_5/O
                         net (fo=24, routed)          1.881     3.784    bloqueDMA/address[1]
    SLICE_X6Y123         LUT4 (Prop_lut4_I2_O)        0.124     3.908 r  bloqueDMA/contents_ram[2][7]_i_1/O
                         net (fo=8, routed)           0.808     4.716    bloqueRAM/FSM_onehot_estado_a_reg[9]_251[0]
    SLICE_X2Y121         FDCE                                         r  bloqueRAM/contents_ram_reg[2][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.577    48.556    bloqueRAM/CLK
    SLICE_X2Y121         FDCE                                         r  bloqueRAM/contents_ram_reg[2][1]/C
                         clock pessimism              0.560    49.116    
                         clock uncertainty           -0.103    49.013    
    SLICE_X2Y121         FDCE (Setup_fdce_C_CE)      -0.169    48.844    bloqueRAM/contents_ram_reg[2][1]
  -------------------------------------------------------------------
                         required time                         48.844    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                 44.128    

Slack (MET) :             44.229ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[2][7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 1.087ns (20.068%)  route 4.330ns (79.932%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 48.549 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 r  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.537     1.292    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.416 r  bloqueDMA/contents_ram[16][7]_i_9/O
                         net (fo=3, routed)           0.364     1.779    bloqueDMA/contents_ram[16][7]_i_9_n_0
    SLICE_X7Y121         LUT2 (Prop_lut2_I1_O)        0.124     1.903 r  bloqueDMA/contents_ram[16][7]_i_5/O
                         net (fo=24, routed)          1.881     3.784    bloqueDMA/address[1]
    SLICE_X6Y123         LUT4 (Prop_lut4_I2_O)        0.124     3.908 r  bloqueDMA/contents_ram[2][7]_i_1/O
                         net (fo=8, routed)           0.664     4.572    bloqueRAM/FSM_onehot_estado_a_reg[9]_251[0]
    SLICE_X5Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[2][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.570    48.549    bloqueRAM/CLK
    SLICE_X5Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[2][7]/C
                         clock pessimism              0.560    49.109    
                         clock uncertainty           -0.103    49.006    
    SLICE_X5Y125         FDCE (Setup_fdce_C_CE)      -0.205    48.801    bloqueRAM/contents_ram_reg[2][7]
  -------------------------------------------------------------------
                         required time                         48.801    
                         arrival time                          -4.572    
  -------------------------------------------------------------------
                         slack                                 44.229    

Slack (MET) :             44.255ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[6][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        5.393ns  (logic 1.087ns (20.155%)  route 4.306ns (79.845%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 48.551 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 r  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.835     1.590    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.714 r  bloqueDMA/contents_ram[16][7]_i_8/O
                         net (fo=1, routed)           0.689     2.403    bloqueDMA/Write_en0
    SLICE_X6Y121         LUT2 (Prop_lut2_I1_O)        0.124     2.527 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=8, routed)           1.023     3.550    bloqueDMA/write_en
    SLICE_X6Y124         LUT4 (Prop_lut4_I0_O)        0.124     3.674 r  bloqueDMA/contents_ram[6][7]_i_1/O
                         net (fo=8, routed)           0.874     4.548    bloqueRAM/FSM_onehot_estado_a_reg[9]_247[0]
    SLICE_X3Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[6][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.572    48.551    bloqueRAM/CLK
    SLICE_X3Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[6][5]/C
                         clock pessimism              0.560    49.111    
                         clock uncertainty           -0.103    49.008    
    SLICE_X3Y125         FDCE (Setup_fdce_C_CE)      -0.205    48.803    bloqueRAM/contents_ram_reg[6][5]
  -------------------------------------------------------------------
                         required time                         48.803    
                         arrival time                          -4.548    
  -------------------------------------------------------------------
                         slack                                 44.255    

Slack (MET) :             44.255ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[6][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        5.393ns  (logic 1.087ns (20.155%)  route 4.306ns (79.845%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 48.551 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 r  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.835     1.590    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.714 r  bloqueDMA/contents_ram[16][7]_i_8/O
                         net (fo=1, routed)           0.689     2.403    bloqueDMA/Write_en0
    SLICE_X6Y121         LUT2 (Prop_lut2_I1_O)        0.124     2.527 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=8, routed)           1.023     3.550    bloqueDMA/write_en
    SLICE_X6Y124         LUT4 (Prop_lut4_I0_O)        0.124     3.674 r  bloqueDMA/contents_ram[6][7]_i_1/O
                         net (fo=8, routed)           0.874     4.548    bloqueRAM/FSM_onehot_estado_a_reg[9]_247[0]
    SLICE_X3Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[6][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.572    48.551    bloqueRAM/CLK
    SLICE_X3Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[6][6]/C
                         clock pessimism              0.560    49.111    
                         clock uncertainty           -0.103    49.008    
    SLICE_X3Y125         FDCE (Setup_fdce_C_CE)      -0.205    48.803    bloqueRAM/contents_ram_reg[6][6]
  -------------------------------------------------------------------
                         required time                         48.803    
                         arrival time                          -4.548    
  -------------------------------------------------------------------
                         slack                                 44.255    

Slack (MET) :             44.378ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[5][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        5.306ns  (logic 1.087ns (20.486%)  route 4.219ns (79.514%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 48.551 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 r  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.835     1.590    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.714 r  bloqueDMA/contents_ram[16][7]_i_8/O
                         net (fo=1, routed)           0.689     2.403    bloqueDMA/Write_en0
    SLICE_X6Y121         LUT2 (Prop_lut2_I1_O)        0.124     2.527 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=8, routed)           1.033     3.560    bloqueDMA/write_en
    SLICE_X6Y124         LUT4 (Prop_lut4_I0_O)        0.124     3.684 r  bloqueDMA/contents_ram[5][7]_i_1/O
                         net (fo=8, routed)           0.777     4.461    bloqueRAM/FSM_onehot_estado_a_reg[9]_248[0]
    SLICE_X2Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[5][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.572    48.551    bloqueRAM/CLK
    SLICE_X2Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[5][5]/C
                         clock pessimism              0.560    49.111    
                         clock uncertainty           -0.103    49.008    
    SLICE_X2Y125         FDCE (Setup_fdce_C_CE)      -0.169    48.839    bloqueRAM/contents_ram_reg[5][5]
  -------------------------------------------------------------------
                         required time                         48.839    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                 44.378    

Slack (MET) :             44.378ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[5][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        5.306ns  (logic 1.087ns (20.486%)  route 4.219ns (79.514%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 48.551 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 r  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.835     1.590    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.714 r  bloqueDMA/contents_ram[16][7]_i_8/O
                         net (fo=1, routed)           0.689     2.403    bloqueDMA/Write_en0
    SLICE_X6Y121         LUT2 (Prop_lut2_I1_O)        0.124     2.527 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=8, routed)           1.033     3.560    bloqueDMA/write_en
    SLICE_X6Y124         LUT4 (Prop_lut4_I0_O)        0.124     3.684 r  bloqueDMA/contents_ram[5][7]_i_1/O
                         net (fo=8, routed)           0.777     4.461    bloqueRAM/FSM_onehot_estado_a_reg[9]_248[0]
    SLICE_X2Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[5][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.572    48.551    bloqueRAM/CLK
    SLICE_X2Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[5][6]/C
                         clock pessimism              0.560    49.111    
                         clock uncertainty           -0.103    49.008    
    SLICE_X2Y125         FDCE (Setup_fdce_C_CE)      -0.169    48.839    bloqueRAM/contents_ram_reg[5][6]
  -------------------------------------------------------------------
                         required time                         48.839    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                 44.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.579%)  route 0.166ns (56.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.559    -0.605    bloqueRS232/Shift/clk_out1
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDCE (Prop_fdce_C_Q)         0.128    -0.477 r  bloqueRS232/Shift/Q_reg[5]/Q
                         net (fo=1, routed)           0.166    -0.311    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X0Y48         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.870    -0.803    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y48         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.549    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.102    -0.447    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.320%)  route 0.198ns (60.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.559    -0.605    bloqueRS232/Shift/clk_out1
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDCE (Prop_fdce_C_Q)         0.128    -0.477 r  bloqueRS232/Shift/Q_reg[4]/Q
                         net (fo=1, routed)           0.198    -0.280    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X0Y48         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.870    -0.803    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y48         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.549    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.101    -0.448    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.469%)  route 0.126ns (43.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.559    -0.605    bloqueRS232/Shift/clk_out1
    SLICE_X10Y121        FDRE                                         r  bloqueRS232/Shift/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  bloqueRS232/Shift/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.126    -0.315    bloqueRS232/Shift/shift_reg[6]
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.828    -0.845    bloqueRS232/Shift/clk_out1
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[6]/C
                         clock pessimism              0.275    -0.570    
    SLICE_X9Y121         FDCE (Hold_fdce_C_D)         0.076    -0.494    bloqueRS232/Shift/Q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.217%)  route 0.128ns (43.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.559    -0.605    bloqueRS232/Shift/clk_out1
    SLICE_X10Y121        FDRE                                         r  bloqueRS232/Shift/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  bloqueRS232/Shift/shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.128    -0.313    bloqueRS232/Shift/shift_reg[4]
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.828    -0.845    bloqueRS232/Shift/clk_out1
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[4]/C
                         clock pessimism              0.275    -0.570    
    SLICE_X9Y121         FDCE (Hold_fdce_C_D)         0.075    -0.495    bloqueRS232/Shift/Q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.244%)  route 0.283ns (66.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.561    -0.603    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y119         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.283    -0.179    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]
    RAMB18_X0Y48         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.870    -0.803    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y48         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.549    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.366    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.366%)  route 0.138ns (45.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.561    -0.603    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y119        FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=5, routed)           0.138    -0.302    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_12_out[1]
    SLICE_X9Y119         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.830    -0.843    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y119         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X9Y119         FDRE (Hold_fdre_C_D)         0.070    -0.498    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.997%)  route 0.124ns (43.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.559    -0.605    bloqueRS232/Shift/clk_out1
    SLICE_X10Y121        FDRE                                         r  bloqueRS232/Shift/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  bloqueRS232/Shift/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.317    bloqueRS232/Shift/shift_reg[3]
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.828    -0.845    bloqueRS232/Shift/clk_out1
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[3]/C
                         clock pessimism              0.275    -0.570    
    SLICE_X9Y121         FDCE (Hold_fdce_C_D)         0.047    -0.523    bloqueRS232/Shift/Q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.559    -0.605    bloqueRS232/Shift/clk_out1
    SLICE_X8Y121         FDRE                                         r  bloqueRS232/Shift/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  bloqueRS232/Shift/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.105    -0.336    bloqueRS232/Shift/shift_reg[0]
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.828    -0.845    bloqueRS232/Shift/clk_out1
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[0]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X9Y121         FDCE (Hold_fdce_C_D)         0.046    -0.546    bloqueRS232/Shift/Q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.679%)  route 0.283ns (63.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.561    -0.603    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y119         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=3, routed)           0.283    -0.156    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[3][1]
    RAMB18_X0Y48         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.867    -0.806    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y48         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.552    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.369    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.148ns (51.979%)  route 0.137ns (48.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.559    -0.605    bloqueRS232/Shift/clk_out1
    SLICE_X10Y121        FDRE                                         r  bloqueRS232/Shift/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.148    -0.457 r  bloqueRS232/Shift/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.137    -0.320    bloqueRS232/Shift/shift_reg[7]
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.828    -0.845    bloqueRS232/Shift/clk_out1
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[7]/C
                         clock pessimism              0.275    -0.570    
    SLICE_X9Y121         FDCE (Hold_fdce_C_D)         0.024    -0.546    bloqueRS232/Shift/Q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Clk_Gen
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y48     bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y48     bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   bloqueRS232/Clock_generator/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y122     bloqueRAM/contents_ram_reg[1][3]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y122     bloqueRAM/contents_ram_reg[1][4]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X3Y123     bloqueRAM/contents_ram_reg[1][5]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X3Y123     bloqueRAM/contents_ram_reg[1][6]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X6Y124     bloqueRAM/contents_ram_reg[1][7]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X2Y121     bloqueRAM/contents_ram_reg[2][0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X3Y120     bloqueRAM/contents_ram_reg[3][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X3Y120     bloqueRAM/contents_ram_reg[3][1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X0Y120     bloqueRAM/contents_ram_reg[3][3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X1Y120     bloqueRAM/contents_ram_reg[4][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X7Y119     bloqueRS232/Transmitter/pulse_width_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X7Y119     bloqueRS232/Transmitter/pulse_width_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X7Y119     bloqueRS232/Transmitter/pulse_width_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X6Y119     bloqueDMA/FSM_onehot_estado_a_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X6Y119     bloqueDMA/FSM_onehot_estado_a_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X6Y119     bloqueDMA/FSM_onehot_estado_a_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X0Y122     bloqueRAM/contents_ram_reg[1][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X0Y122     bloqueRAM/contents_ram_reg[1][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X3Y123     bloqueRAM/contents_ram_reg[1][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X3Y123     bloqueRAM/contents_ram_reg[1][6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X6Y124     bloqueRAM/contents_ram_reg[1][7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y121     bloqueRAM/contents_ram_reg[2][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y121     bloqueRAM/contents_ram_reg[2][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X6Y125     bloqueRAM/contents_ram_reg[2][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X0Y121     bloqueRAM/contents_ram_reg[2][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X0Y121     bloqueRAM/contents_ram_reg[2][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Clk_Gen
  To Clock:  clkfbout_Clk_Gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Clk_Gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   bloqueRS232/Clock_generator/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Clk_Gen_1
  To Clock:  clk_out1_Clk_Gen_1

Setup :            0  Failing Endpoints,  Worst Slack       43.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.808ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[2][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 1.087ns (18.587%)  route 4.761ns (81.413%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 48.556 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 r  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.537     1.292    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.416 r  bloqueDMA/contents_ram[16][7]_i_9/O
                         net (fo=3, routed)           0.364     1.779    bloqueDMA/contents_ram[16][7]_i_9_n_0
    SLICE_X7Y121         LUT2 (Prop_lut2_I1_O)        0.124     1.903 r  bloqueDMA/contents_ram[16][7]_i_5/O
                         net (fo=24, routed)          1.881     3.784    bloqueDMA/address[1]
    SLICE_X6Y123         LUT4 (Prop_lut4_I2_O)        0.124     3.908 r  bloqueDMA/contents_ram[2][7]_i_1/O
                         net (fo=8, routed)           1.095     5.003    bloqueRAM/FSM_onehot_estado_a_reg[9]_251[0]
    SLICE_X0Y121         FDCE                                         r  bloqueRAM/contents_ram_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.577    48.556    bloqueRAM/CLK
    SLICE_X0Y121         FDCE                                         r  bloqueRAM/contents_ram_reg[2][3]/C
                         clock pessimism              0.560    49.116    
                         clock uncertainty           -0.100    49.016    
    SLICE_X0Y121         FDCE (Setup_fdce_C_CE)      -0.205    48.811    bloqueRAM/contents_ram_reg[2][3]
  -------------------------------------------------------------------
                         required time                         48.811    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                 43.808    

Slack (MET) :             43.808ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[2][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 1.087ns (18.587%)  route 4.761ns (81.413%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 48.556 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 r  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.537     1.292    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.416 r  bloqueDMA/contents_ram[16][7]_i_9/O
                         net (fo=3, routed)           0.364     1.779    bloqueDMA/contents_ram[16][7]_i_9_n_0
    SLICE_X7Y121         LUT2 (Prop_lut2_I1_O)        0.124     1.903 r  bloqueDMA/contents_ram[16][7]_i_5/O
                         net (fo=24, routed)          1.881     3.784    bloqueDMA/address[1]
    SLICE_X6Y123         LUT4 (Prop_lut4_I2_O)        0.124     3.908 r  bloqueDMA/contents_ram[2][7]_i_1/O
                         net (fo=8, routed)           1.095     5.003    bloqueRAM/FSM_onehot_estado_a_reg[9]_251[0]
    SLICE_X0Y121         FDCE                                         r  bloqueRAM/contents_ram_reg[2][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.577    48.556    bloqueRAM/CLK
    SLICE_X0Y121         FDCE                                         r  bloqueRAM/contents_ram_reg[2][4]/C
                         clock pessimism              0.560    49.116    
                         clock uncertainty           -0.100    49.016    
    SLICE_X0Y121         FDCE (Setup_fdce_C_CE)      -0.205    48.811    bloqueRAM/contents_ram_reg[2][4]
  -------------------------------------------------------------------
                         required time                         48.811    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                 43.808    

Slack (MET) :             44.097ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[4][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        5.560ns  (logic 1.087ns (19.551%)  route 4.473ns (80.449%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 48.557 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 f  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 f  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.537     1.292    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.416 f  bloqueDMA/contents_ram[16][7]_i_9/O
                         net (fo=3, routed)           0.448     1.864    bloqueDMA/contents_ram[16][7]_i_9_n_0
    SLICE_X4Y123         LUT2 (Prop_lut2_I1_O)        0.124     1.988 f  bloqueDMA/contents_ram[17][7]_i_4/O
                         net (fo=24, routed)          1.022     3.010    bloqueDMA/address[0]
    SLICE_X7Y121         LUT4 (Prop_lut4_I1_O)        0.124     3.134 r  bloqueDMA/contents_ram[4][7]_i_1/O
                         net (fo=8, routed)           1.581     4.715    bloqueRAM/FSM_onehot_estado_a_reg[9]_249[0]
    SLICE_X1Y120         FDCE                                         r  bloqueRAM/contents_ram_reg[4][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.578    48.557    bloqueRAM/CLK
    SLICE_X1Y120         FDCE                                         r  bloqueRAM/contents_ram_reg[4][4]/C
                         clock pessimism              0.560    49.117    
                         clock uncertainty           -0.100    49.017    
    SLICE_X1Y120         FDCE (Setup_fdce_C_CE)      -0.205    48.812    bloqueRAM/contents_ram_reg[4][4]
  -------------------------------------------------------------------
                         required time                         48.812    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                 44.097    

Slack (MET) :             44.131ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[2][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 1.087ns (19.546%)  route 4.474ns (80.454%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 48.556 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 r  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.537     1.292    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.416 r  bloqueDMA/contents_ram[16][7]_i_9/O
                         net (fo=3, routed)           0.364     1.779    bloqueDMA/contents_ram[16][7]_i_9_n_0
    SLICE_X7Y121         LUT2 (Prop_lut2_I1_O)        0.124     1.903 r  bloqueDMA/contents_ram[16][7]_i_5/O
                         net (fo=24, routed)          1.881     3.784    bloqueDMA/address[1]
    SLICE_X6Y123         LUT4 (Prop_lut4_I2_O)        0.124     3.908 r  bloqueDMA/contents_ram[2][7]_i_1/O
                         net (fo=8, routed)           0.808     4.716    bloqueRAM/FSM_onehot_estado_a_reg[9]_251[0]
    SLICE_X2Y121         FDCE                                         r  bloqueRAM/contents_ram_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.577    48.556    bloqueRAM/CLK
    SLICE_X2Y121         FDCE                                         r  bloqueRAM/contents_ram_reg[2][0]/C
                         clock pessimism              0.560    49.116    
                         clock uncertainty           -0.100    49.016    
    SLICE_X2Y121         FDCE (Setup_fdce_C_CE)      -0.169    48.847    bloqueRAM/contents_ram_reg[2][0]
  -------------------------------------------------------------------
                         required time                         48.847    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                 44.131    

Slack (MET) :             44.131ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[2][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 1.087ns (19.546%)  route 4.474ns (80.454%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 48.556 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 r  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.537     1.292    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.416 r  bloqueDMA/contents_ram[16][7]_i_9/O
                         net (fo=3, routed)           0.364     1.779    bloqueDMA/contents_ram[16][7]_i_9_n_0
    SLICE_X7Y121         LUT2 (Prop_lut2_I1_O)        0.124     1.903 r  bloqueDMA/contents_ram[16][7]_i_5/O
                         net (fo=24, routed)          1.881     3.784    bloqueDMA/address[1]
    SLICE_X6Y123         LUT4 (Prop_lut4_I2_O)        0.124     3.908 r  bloqueDMA/contents_ram[2][7]_i_1/O
                         net (fo=8, routed)           0.808     4.716    bloqueRAM/FSM_onehot_estado_a_reg[9]_251[0]
    SLICE_X2Y121         FDCE                                         r  bloqueRAM/contents_ram_reg[2][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.577    48.556    bloqueRAM/CLK
    SLICE_X2Y121         FDCE                                         r  bloqueRAM/contents_ram_reg[2][1]/C
                         clock pessimism              0.560    49.116    
                         clock uncertainty           -0.100    49.016    
    SLICE_X2Y121         FDCE (Setup_fdce_C_CE)      -0.169    48.847    bloqueRAM/contents_ram_reg[2][1]
  -------------------------------------------------------------------
                         required time                         48.847    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                 44.131    

Slack (MET) :             44.233ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[2][7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 1.087ns (20.068%)  route 4.330ns (79.932%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 48.549 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 r  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.537     1.292    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.416 r  bloqueDMA/contents_ram[16][7]_i_9/O
                         net (fo=3, routed)           0.364     1.779    bloqueDMA/contents_ram[16][7]_i_9_n_0
    SLICE_X7Y121         LUT2 (Prop_lut2_I1_O)        0.124     1.903 r  bloqueDMA/contents_ram[16][7]_i_5/O
                         net (fo=24, routed)          1.881     3.784    bloqueDMA/address[1]
    SLICE_X6Y123         LUT4 (Prop_lut4_I2_O)        0.124     3.908 r  bloqueDMA/contents_ram[2][7]_i_1/O
                         net (fo=8, routed)           0.664     4.572    bloqueRAM/FSM_onehot_estado_a_reg[9]_251[0]
    SLICE_X5Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[2][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.570    48.549    bloqueRAM/CLK
    SLICE_X5Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[2][7]/C
                         clock pessimism              0.560    49.109    
                         clock uncertainty           -0.100    49.009    
    SLICE_X5Y125         FDCE (Setup_fdce_C_CE)      -0.205    48.804    bloqueRAM/contents_ram_reg[2][7]
  -------------------------------------------------------------------
                         required time                         48.804    
                         arrival time                          -4.572    
  -------------------------------------------------------------------
                         slack                                 44.233    

Slack (MET) :             44.258ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[6][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        5.393ns  (logic 1.087ns (20.155%)  route 4.306ns (79.845%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 48.551 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 r  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.835     1.590    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.714 r  bloqueDMA/contents_ram[16][7]_i_8/O
                         net (fo=1, routed)           0.689     2.403    bloqueDMA/Write_en0
    SLICE_X6Y121         LUT2 (Prop_lut2_I1_O)        0.124     2.527 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=8, routed)           1.023     3.550    bloqueDMA/write_en
    SLICE_X6Y124         LUT4 (Prop_lut4_I0_O)        0.124     3.674 r  bloqueDMA/contents_ram[6][7]_i_1/O
                         net (fo=8, routed)           0.874     4.548    bloqueRAM/FSM_onehot_estado_a_reg[9]_247[0]
    SLICE_X3Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[6][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.572    48.551    bloqueRAM/CLK
    SLICE_X3Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[6][5]/C
                         clock pessimism              0.560    49.111    
                         clock uncertainty           -0.100    49.011    
    SLICE_X3Y125         FDCE (Setup_fdce_C_CE)      -0.205    48.806    bloqueRAM/contents_ram_reg[6][5]
  -------------------------------------------------------------------
                         required time                         48.806    
                         arrival time                          -4.548    
  -------------------------------------------------------------------
                         slack                                 44.258    

Slack (MET) :             44.258ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[6][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        5.393ns  (logic 1.087ns (20.155%)  route 4.306ns (79.845%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 48.551 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 r  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.835     1.590    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.714 r  bloqueDMA/contents_ram[16][7]_i_8/O
                         net (fo=1, routed)           0.689     2.403    bloqueDMA/Write_en0
    SLICE_X6Y121         LUT2 (Prop_lut2_I1_O)        0.124     2.527 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=8, routed)           1.023     3.550    bloqueDMA/write_en
    SLICE_X6Y124         LUT4 (Prop_lut4_I0_O)        0.124     3.674 r  bloqueDMA/contents_ram[6][7]_i_1/O
                         net (fo=8, routed)           0.874     4.548    bloqueRAM/FSM_onehot_estado_a_reg[9]_247[0]
    SLICE_X3Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[6][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.572    48.551    bloqueRAM/CLK
    SLICE_X3Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[6][6]/C
                         clock pessimism              0.560    49.111    
                         clock uncertainty           -0.100    49.011    
    SLICE_X3Y125         FDCE (Setup_fdce_C_CE)      -0.205    48.806    bloqueRAM/contents_ram_reg[6][6]
  -------------------------------------------------------------------
                         required time                         48.806    
                         arrival time                          -4.548    
  -------------------------------------------------------------------
                         slack                                 44.258    

Slack (MET) :             44.381ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[5][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        5.306ns  (logic 1.087ns (20.486%)  route 4.219ns (79.514%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 48.551 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 r  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.835     1.590    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.714 r  bloqueDMA/contents_ram[16][7]_i_8/O
                         net (fo=1, routed)           0.689     2.403    bloqueDMA/Write_en0
    SLICE_X6Y121         LUT2 (Prop_lut2_I1_O)        0.124     2.527 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=8, routed)           1.033     3.560    bloqueDMA/write_en
    SLICE_X6Y124         LUT4 (Prop_lut4_I0_O)        0.124     3.684 r  bloqueDMA/contents_ram[5][7]_i_1/O
                         net (fo=8, routed)           0.777     4.461    bloqueRAM/FSM_onehot_estado_a_reg[9]_248[0]
    SLICE_X2Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[5][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.572    48.551    bloqueRAM/CLK
    SLICE_X2Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[5][5]/C
                         clock pessimism              0.560    49.111    
                         clock uncertainty           -0.100    49.011    
    SLICE_X2Y125         FDCE (Setup_fdce_C_CE)      -0.169    48.842    bloqueRAM/contents_ram_reg[5][5]
  -------------------------------------------------------------------
                         required time                         48.842    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                 44.381    

Slack (MET) :             44.381ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[5][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        5.306ns  (logic 1.087ns (20.486%)  route 4.219ns (79.514%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 48.551 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 r  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.835     1.590    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.714 r  bloqueDMA/contents_ram[16][7]_i_8/O
                         net (fo=1, routed)           0.689     2.403    bloqueDMA/Write_en0
    SLICE_X6Y121         LUT2 (Prop_lut2_I1_O)        0.124     2.527 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=8, routed)           1.033     3.560    bloqueDMA/write_en
    SLICE_X6Y124         LUT4 (Prop_lut4_I0_O)        0.124     3.684 r  bloqueDMA/contents_ram[5][7]_i_1/O
                         net (fo=8, routed)           0.777     4.461    bloqueRAM/FSM_onehot_estado_a_reg[9]_248[0]
    SLICE_X2Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[5][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.572    48.551    bloqueRAM/CLK
    SLICE_X2Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[5][6]/C
                         clock pessimism              0.560    49.111    
                         clock uncertainty           -0.100    49.011    
    SLICE_X2Y125         FDCE (Setup_fdce_C_CE)      -0.169    48.842    bloqueRAM/contents_ram_reg[5][6]
  -------------------------------------------------------------------
                         required time                         48.842    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                 44.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.579%)  route 0.166ns (56.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.559    -0.605    bloqueRS232/Shift/clk_out1
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDCE (Prop_fdce_C_Q)         0.128    -0.477 r  bloqueRS232/Shift/Q_reg[5]/Q
                         net (fo=1, routed)           0.166    -0.311    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X0Y48         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.870    -0.803    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y48         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.549    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.102    -0.447    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.320%)  route 0.198ns (60.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.559    -0.605    bloqueRS232/Shift/clk_out1
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDCE (Prop_fdce_C_Q)         0.128    -0.477 r  bloqueRS232/Shift/Q_reg[4]/Q
                         net (fo=1, routed)           0.198    -0.280    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X0Y48         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.870    -0.803    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y48         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.549    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.101    -0.448    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.469%)  route 0.126ns (43.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.559    -0.605    bloqueRS232/Shift/clk_out1
    SLICE_X10Y121        FDRE                                         r  bloqueRS232/Shift/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  bloqueRS232/Shift/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.126    -0.315    bloqueRS232/Shift/shift_reg[6]
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.828    -0.845    bloqueRS232/Shift/clk_out1
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[6]/C
                         clock pessimism              0.275    -0.570    
    SLICE_X9Y121         FDCE (Hold_fdce_C_D)         0.076    -0.494    bloqueRS232/Shift/Q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.217%)  route 0.128ns (43.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.559    -0.605    bloqueRS232/Shift/clk_out1
    SLICE_X10Y121        FDRE                                         r  bloqueRS232/Shift/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  bloqueRS232/Shift/shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.128    -0.313    bloqueRS232/Shift/shift_reg[4]
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.828    -0.845    bloqueRS232/Shift/clk_out1
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[4]/C
                         clock pessimism              0.275    -0.570    
    SLICE_X9Y121         FDCE (Hold_fdce_C_D)         0.075    -0.495    bloqueRS232/Shift/Q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.244%)  route 0.283ns (66.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.561    -0.603    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y119         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.283    -0.179    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]
    RAMB18_X0Y48         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.870    -0.803    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y48         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.549    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.366    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.366%)  route 0.138ns (45.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.561    -0.603    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y119        FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=5, routed)           0.138    -0.302    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_12_out[1]
    SLICE_X9Y119         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.830    -0.843    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y119         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X9Y119         FDRE (Hold_fdre_C_D)         0.070    -0.498    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.997%)  route 0.124ns (43.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.559    -0.605    bloqueRS232/Shift/clk_out1
    SLICE_X10Y121        FDRE                                         r  bloqueRS232/Shift/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  bloqueRS232/Shift/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.317    bloqueRS232/Shift/shift_reg[3]
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.828    -0.845    bloqueRS232/Shift/clk_out1
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[3]/C
                         clock pessimism              0.275    -0.570    
    SLICE_X9Y121         FDCE (Hold_fdce_C_D)         0.047    -0.523    bloqueRS232/Shift/Q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.559    -0.605    bloqueRS232/Shift/clk_out1
    SLICE_X8Y121         FDRE                                         r  bloqueRS232/Shift/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  bloqueRS232/Shift/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.105    -0.336    bloqueRS232/Shift/shift_reg[0]
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.828    -0.845    bloqueRS232/Shift/clk_out1
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[0]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X9Y121         FDCE (Hold_fdce_C_D)         0.046    -0.546    bloqueRS232/Shift/Q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.679%)  route 0.283ns (63.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.561    -0.603    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y119         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=3, routed)           0.283    -0.156    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[3][1]
    RAMB18_X0Y48         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.867    -0.806    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y48         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.552    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.369    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.148ns (51.979%)  route 0.137ns (48.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.559    -0.605    bloqueRS232/Shift/clk_out1
    SLICE_X10Y121        FDRE                                         r  bloqueRS232/Shift/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.148    -0.457 r  bloqueRS232/Shift/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.137    -0.320    bloqueRS232/Shift/shift_reg[7]
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.828    -0.845    bloqueRS232/Shift/clk_out1
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[7]/C
                         clock pessimism              0.275    -0.570    
    SLICE_X9Y121         FDCE (Hold_fdce_C_D)         0.024    -0.546    bloqueRS232/Shift/Q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Clk_Gen_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y48     bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y48     bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   bloqueRS232/Clock_generator/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y122     bloqueRAM/contents_ram_reg[1][3]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y122     bloqueRAM/contents_ram_reg[1][4]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X3Y123     bloqueRAM/contents_ram_reg[1][5]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X3Y123     bloqueRAM/contents_ram_reg[1][6]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X6Y124     bloqueRAM/contents_ram_reg[1][7]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X2Y121     bloqueRAM/contents_ram_reg[2][0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X3Y120     bloqueRAM/contents_ram_reg[3][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X3Y120     bloqueRAM/contents_ram_reg[3][1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X0Y120     bloqueRAM/contents_ram_reg[3][3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X1Y120     bloqueRAM/contents_ram_reg[4][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X7Y119     bloqueRS232/Transmitter/pulse_width_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X7Y119     bloqueRS232/Transmitter/pulse_width_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X7Y119     bloqueRS232/Transmitter/pulse_width_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X6Y119     bloqueDMA/FSM_onehot_estado_a_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X6Y119     bloqueDMA/FSM_onehot_estado_a_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X6Y119     bloqueDMA/FSM_onehot_estado_a_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X0Y122     bloqueRAM/contents_ram_reg[1][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X0Y122     bloqueRAM/contents_ram_reg[1][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X3Y123     bloqueRAM/contents_ram_reg[1][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X3Y123     bloqueRAM/contents_ram_reg[1][6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X6Y124     bloqueRAM/contents_ram_reg[1][7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y121     bloqueRAM/contents_ram_reg[2][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y121     bloqueRAM/contents_ram_reg[2][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X6Y125     bloqueRAM/contents_ram_reg[2][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X0Y121     bloqueRAM/contents_ram_reg[2][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X0Y121     bloqueRAM/contents_ram_reg[2][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Clk_Gen_1
  To Clock:  clkfbout_Clk_Gen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Clk_Gen_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   bloqueRS232/Clock_generator/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Clk_Gen_1
  To Clock:  clk_out1_Clk_Gen

Setup :            0  Failing Endpoints,  Worst Slack       43.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.805ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[2][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 1.087ns (18.587%)  route 4.761ns (81.413%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 48.556 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 r  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.537     1.292    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.416 r  bloqueDMA/contents_ram[16][7]_i_9/O
                         net (fo=3, routed)           0.364     1.779    bloqueDMA/contents_ram[16][7]_i_9_n_0
    SLICE_X7Y121         LUT2 (Prop_lut2_I1_O)        0.124     1.903 r  bloqueDMA/contents_ram[16][7]_i_5/O
                         net (fo=24, routed)          1.881     3.784    bloqueDMA/address[1]
    SLICE_X6Y123         LUT4 (Prop_lut4_I2_O)        0.124     3.908 r  bloqueDMA/contents_ram[2][7]_i_1/O
                         net (fo=8, routed)           1.095     5.003    bloqueRAM/FSM_onehot_estado_a_reg[9]_251[0]
    SLICE_X0Y121         FDCE                                         r  bloqueRAM/contents_ram_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.577    48.556    bloqueRAM/CLK
    SLICE_X0Y121         FDCE                                         r  bloqueRAM/contents_ram_reg[2][3]/C
                         clock pessimism              0.560    49.116    
                         clock uncertainty           -0.103    49.013    
    SLICE_X0Y121         FDCE (Setup_fdce_C_CE)      -0.205    48.808    bloqueRAM/contents_ram_reg[2][3]
  -------------------------------------------------------------------
                         required time                         48.808    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                 43.805    

Slack (MET) :             43.805ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[2][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 1.087ns (18.587%)  route 4.761ns (81.413%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 48.556 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 r  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.537     1.292    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.416 r  bloqueDMA/contents_ram[16][7]_i_9/O
                         net (fo=3, routed)           0.364     1.779    bloqueDMA/contents_ram[16][7]_i_9_n_0
    SLICE_X7Y121         LUT2 (Prop_lut2_I1_O)        0.124     1.903 r  bloqueDMA/contents_ram[16][7]_i_5/O
                         net (fo=24, routed)          1.881     3.784    bloqueDMA/address[1]
    SLICE_X6Y123         LUT4 (Prop_lut4_I2_O)        0.124     3.908 r  bloqueDMA/contents_ram[2][7]_i_1/O
                         net (fo=8, routed)           1.095     5.003    bloqueRAM/FSM_onehot_estado_a_reg[9]_251[0]
    SLICE_X0Y121         FDCE                                         r  bloqueRAM/contents_ram_reg[2][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.577    48.556    bloqueRAM/CLK
    SLICE_X0Y121         FDCE                                         r  bloqueRAM/contents_ram_reg[2][4]/C
                         clock pessimism              0.560    49.116    
                         clock uncertainty           -0.103    49.013    
    SLICE_X0Y121         FDCE (Setup_fdce_C_CE)      -0.205    48.808    bloqueRAM/contents_ram_reg[2][4]
  -------------------------------------------------------------------
                         required time                         48.808    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                 43.805    

Slack (MET) :             44.094ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[4][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        5.560ns  (logic 1.087ns (19.551%)  route 4.473ns (80.449%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 48.557 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 f  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 f  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.537     1.292    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.416 f  bloqueDMA/contents_ram[16][7]_i_9/O
                         net (fo=3, routed)           0.448     1.864    bloqueDMA/contents_ram[16][7]_i_9_n_0
    SLICE_X4Y123         LUT2 (Prop_lut2_I1_O)        0.124     1.988 f  bloqueDMA/contents_ram[17][7]_i_4/O
                         net (fo=24, routed)          1.022     3.010    bloqueDMA/address[0]
    SLICE_X7Y121         LUT4 (Prop_lut4_I1_O)        0.124     3.134 r  bloqueDMA/contents_ram[4][7]_i_1/O
                         net (fo=8, routed)           1.581     4.715    bloqueRAM/FSM_onehot_estado_a_reg[9]_249[0]
    SLICE_X1Y120         FDCE                                         r  bloqueRAM/contents_ram_reg[4][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.578    48.557    bloqueRAM/CLK
    SLICE_X1Y120         FDCE                                         r  bloqueRAM/contents_ram_reg[4][4]/C
                         clock pessimism              0.560    49.117    
                         clock uncertainty           -0.103    49.014    
    SLICE_X1Y120         FDCE (Setup_fdce_C_CE)      -0.205    48.809    bloqueRAM/contents_ram_reg[4][4]
  -------------------------------------------------------------------
                         required time                         48.809    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                 44.094    

Slack (MET) :             44.128ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[2][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 1.087ns (19.546%)  route 4.474ns (80.454%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 48.556 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 r  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.537     1.292    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.416 r  bloqueDMA/contents_ram[16][7]_i_9/O
                         net (fo=3, routed)           0.364     1.779    bloqueDMA/contents_ram[16][7]_i_9_n_0
    SLICE_X7Y121         LUT2 (Prop_lut2_I1_O)        0.124     1.903 r  bloqueDMA/contents_ram[16][7]_i_5/O
                         net (fo=24, routed)          1.881     3.784    bloqueDMA/address[1]
    SLICE_X6Y123         LUT4 (Prop_lut4_I2_O)        0.124     3.908 r  bloqueDMA/contents_ram[2][7]_i_1/O
                         net (fo=8, routed)           0.808     4.716    bloqueRAM/FSM_onehot_estado_a_reg[9]_251[0]
    SLICE_X2Y121         FDCE                                         r  bloqueRAM/contents_ram_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.577    48.556    bloqueRAM/CLK
    SLICE_X2Y121         FDCE                                         r  bloqueRAM/contents_ram_reg[2][0]/C
                         clock pessimism              0.560    49.116    
                         clock uncertainty           -0.103    49.013    
    SLICE_X2Y121         FDCE (Setup_fdce_C_CE)      -0.169    48.844    bloqueRAM/contents_ram_reg[2][0]
  -------------------------------------------------------------------
                         required time                         48.844    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                 44.128    

Slack (MET) :             44.128ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[2][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 1.087ns (19.546%)  route 4.474ns (80.454%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 48.556 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 r  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.537     1.292    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.416 r  bloqueDMA/contents_ram[16][7]_i_9/O
                         net (fo=3, routed)           0.364     1.779    bloqueDMA/contents_ram[16][7]_i_9_n_0
    SLICE_X7Y121         LUT2 (Prop_lut2_I1_O)        0.124     1.903 r  bloqueDMA/contents_ram[16][7]_i_5/O
                         net (fo=24, routed)          1.881     3.784    bloqueDMA/address[1]
    SLICE_X6Y123         LUT4 (Prop_lut4_I2_O)        0.124     3.908 r  bloqueDMA/contents_ram[2][7]_i_1/O
                         net (fo=8, routed)           0.808     4.716    bloqueRAM/FSM_onehot_estado_a_reg[9]_251[0]
    SLICE_X2Y121         FDCE                                         r  bloqueRAM/contents_ram_reg[2][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.577    48.556    bloqueRAM/CLK
    SLICE_X2Y121         FDCE                                         r  bloqueRAM/contents_ram_reg[2][1]/C
                         clock pessimism              0.560    49.116    
                         clock uncertainty           -0.103    49.013    
    SLICE_X2Y121         FDCE (Setup_fdce_C_CE)      -0.169    48.844    bloqueRAM/contents_ram_reg[2][1]
  -------------------------------------------------------------------
                         required time                         48.844    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                 44.128    

Slack (MET) :             44.229ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[2][7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 1.087ns (20.068%)  route 4.330ns (79.932%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 48.549 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 r  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.537     1.292    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.416 r  bloqueDMA/contents_ram[16][7]_i_9/O
                         net (fo=3, routed)           0.364     1.779    bloqueDMA/contents_ram[16][7]_i_9_n_0
    SLICE_X7Y121         LUT2 (Prop_lut2_I1_O)        0.124     1.903 r  bloqueDMA/contents_ram[16][7]_i_5/O
                         net (fo=24, routed)          1.881     3.784    bloqueDMA/address[1]
    SLICE_X6Y123         LUT4 (Prop_lut4_I2_O)        0.124     3.908 r  bloqueDMA/contents_ram[2][7]_i_1/O
                         net (fo=8, routed)           0.664     4.572    bloqueRAM/FSM_onehot_estado_a_reg[9]_251[0]
    SLICE_X5Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[2][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.570    48.549    bloqueRAM/CLK
    SLICE_X5Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[2][7]/C
                         clock pessimism              0.560    49.109    
                         clock uncertainty           -0.103    49.006    
    SLICE_X5Y125         FDCE (Setup_fdce_C_CE)      -0.205    48.801    bloqueRAM/contents_ram_reg[2][7]
  -------------------------------------------------------------------
                         required time                         48.801    
                         arrival time                          -4.572    
  -------------------------------------------------------------------
                         slack                                 44.229    

Slack (MET) :             44.255ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[6][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        5.393ns  (logic 1.087ns (20.155%)  route 4.306ns (79.845%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 48.551 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 r  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.835     1.590    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.714 r  bloqueDMA/contents_ram[16][7]_i_8/O
                         net (fo=1, routed)           0.689     2.403    bloqueDMA/Write_en0
    SLICE_X6Y121         LUT2 (Prop_lut2_I1_O)        0.124     2.527 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=8, routed)           1.023     3.550    bloqueDMA/write_en
    SLICE_X6Y124         LUT4 (Prop_lut4_I0_O)        0.124     3.674 r  bloqueDMA/contents_ram[6][7]_i_1/O
                         net (fo=8, routed)           0.874     4.548    bloqueRAM/FSM_onehot_estado_a_reg[9]_247[0]
    SLICE_X3Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[6][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.572    48.551    bloqueRAM/CLK
    SLICE_X3Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[6][5]/C
                         clock pessimism              0.560    49.111    
                         clock uncertainty           -0.103    49.008    
    SLICE_X3Y125         FDCE (Setup_fdce_C_CE)      -0.205    48.803    bloqueRAM/contents_ram_reg[6][5]
  -------------------------------------------------------------------
                         required time                         48.803    
                         arrival time                          -4.548    
  -------------------------------------------------------------------
                         slack                                 44.255    

Slack (MET) :             44.255ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[6][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        5.393ns  (logic 1.087ns (20.155%)  route 4.306ns (79.845%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 48.551 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 r  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.835     1.590    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.714 r  bloqueDMA/contents_ram[16][7]_i_8/O
                         net (fo=1, routed)           0.689     2.403    bloqueDMA/Write_en0
    SLICE_X6Y121         LUT2 (Prop_lut2_I1_O)        0.124     2.527 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=8, routed)           1.023     3.550    bloqueDMA/write_en
    SLICE_X6Y124         LUT4 (Prop_lut4_I0_O)        0.124     3.674 r  bloqueDMA/contents_ram[6][7]_i_1/O
                         net (fo=8, routed)           0.874     4.548    bloqueRAM/FSM_onehot_estado_a_reg[9]_247[0]
    SLICE_X3Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[6][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.572    48.551    bloqueRAM/CLK
    SLICE_X3Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[6][6]/C
                         clock pessimism              0.560    49.111    
                         clock uncertainty           -0.103    49.008    
    SLICE_X3Y125         FDCE (Setup_fdce_C_CE)      -0.205    48.803    bloqueRAM/contents_ram_reg[6][6]
  -------------------------------------------------------------------
                         required time                         48.803    
                         arrival time                          -4.548    
  -------------------------------------------------------------------
                         slack                                 44.255    

Slack (MET) :             44.378ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[5][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        5.306ns  (logic 1.087ns (20.486%)  route 4.219ns (79.514%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 48.551 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 r  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.835     1.590    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.714 r  bloqueDMA/contents_ram[16][7]_i_8/O
                         net (fo=1, routed)           0.689     2.403    bloqueDMA/Write_en0
    SLICE_X6Y121         LUT2 (Prop_lut2_I1_O)        0.124     2.527 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=8, routed)           1.033     3.560    bloqueDMA/write_en
    SLICE_X6Y124         LUT4 (Prop_lut4_I0_O)        0.124     3.684 r  bloqueDMA/contents_ram[5][7]_i_1/O
                         net (fo=8, routed)           0.777     4.461    bloqueRAM/FSM_onehot_estado_a_reg[9]_248[0]
    SLICE_X2Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[5][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.572    48.551    bloqueRAM/CLK
    SLICE_X2Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[5][5]/C
                         clock pessimism              0.560    49.111    
                         clock uncertainty           -0.103    49.008    
    SLICE_X2Y125         FDCE (Setup_fdce_C_CE)      -0.169    48.839    bloqueRAM/contents_ram_reg[5][5]
  -------------------------------------------------------------------
                         required time                         48.839    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                 44.378    

Slack (MET) :             44.378ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[5][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        5.306ns  (logic 1.087ns (20.486%)  route 4.219ns (79.514%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 48.551 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 r  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.835     1.590    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.714 r  bloqueDMA/contents_ram[16][7]_i_8/O
                         net (fo=1, routed)           0.689     2.403    bloqueDMA/Write_en0
    SLICE_X6Y121         LUT2 (Prop_lut2_I1_O)        0.124     2.527 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=8, routed)           1.033     3.560    bloqueDMA/write_en
    SLICE_X6Y124         LUT4 (Prop_lut4_I0_O)        0.124     3.684 r  bloqueDMA/contents_ram[5][7]_i_1/O
                         net (fo=8, routed)           0.777     4.461    bloqueRAM/FSM_onehot_estado_a_reg[9]_248[0]
    SLICE_X2Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[5][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.572    48.551    bloqueRAM/CLK
    SLICE_X2Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[5][6]/C
                         clock pessimism              0.560    49.111    
                         clock uncertainty           -0.103    49.008    
    SLICE_X2Y125         FDCE (Setup_fdce_C_CE)      -0.169    48.839    bloqueRAM/contents_ram_reg[5][6]
  -------------------------------------------------------------------
                         required time                         48.839    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                 44.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.579%)  route 0.166ns (56.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.559    -0.605    bloqueRS232/Shift/clk_out1
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDCE (Prop_fdce_C_Q)         0.128    -0.477 r  bloqueRS232/Shift/Q_reg[5]/Q
                         net (fo=1, routed)           0.166    -0.311    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X0Y48         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.870    -0.803    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y48         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.549    
                         clock uncertainty            0.103    -0.446    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.102    -0.344    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.320%)  route 0.198ns (60.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.559    -0.605    bloqueRS232/Shift/clk_out1
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDCE (Prop_fdce_C_Q)         0.128    -0.477 r  bloqueRS232/Shift/Q_reg[4]/Q
                         net (fo=1, routed)           0.198    -0.280    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X0Y48         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.870    -0.803    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y48         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.549    
                         clock uncertainty            0.103    -0.446    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.101    -0.345    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.469%)  route 0.126ns (43.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.559    -0.605    bloqueRS232/Shift/clk_out1
    SLICE_X10Y121        FDRE                                         r  bloqueRS232/Shift/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  bloqueRS232/Shift/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.126    -0.315    bloqueRS232/Shift/shift_reg[6]
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.828    -0.845    bloqueRS232/Shift/clk_out1
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[6]/C
                         clock pessimism              0.275    -0.570    
                         clock uncertainty            0.103    -0.467    
    SLICE_X9Y121         FDCE (Hold_fdce_C_D)         0.076    -0.391    bloqueRS232/Shift/Q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.217%)  route 0.128ns (43.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.559    -0.605    bloqueRS232/Shift/clk_out1
    SLICE_X10Y121        FDRE                                         r  bloqueRS232/Shift/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  bloqueRS232/Shift/shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.128    -0.313    bloqueRS232/Shift/shift_reg[4]
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.828    -0.845    bloqueRS232/Shift/clk_out1
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[4]/C
                         clock pessimism              0.275    -0.570    
                         clock uncertainty            0.103    -0.467    
    SLICE_X9Y121         FDCE (Hold_fdce_C_D)         0.075    -0.392    bloqueRS232/Shift/Q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.244%)  route 0.283ns (66.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.561    -0.603    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y119         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.283    -0.179    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]
    RAMB18_X0Y48         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.870    -0.803    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y48         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.549    
                         clock uncertainty            0.103    -0.446    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.263    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.366%)  route 0.138ns (45.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.561    -0.603    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y119        FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=5, routed)           0.138    -0.302    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_12_out[1]
    SLICE_X9Y119         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.830    -0.843    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y119         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.103    -0.465    
    SLICE_X9Y119         FDRE (Hold_fdre_C_D)         0.070    -0.395    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.997%)  route 0.124ns (43.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.559    -0.605    bloqueRS232/Shift/clk_out1
    SLICE_X10Y121        FDRE                                         r  bloqueRS232/Shift/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  bloqueRS232/Shift/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.317    bloqueRS232/Shift/shift_reg[3]
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.828    -0.845    bloqueRS232/Shift/clk_out1
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[3]/C
                         clock pessimism              0.275    -0.570    
                         clock uncertainty            0.103    -0.467    
    SLICE_X9Y121         FDCE (Hold_fdce_C_D)         0.047    -0.420    bloqueRS232/Shift/Q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.559    -0.605    bloqueRS232/Shift/clk_out1
    SLICE_X8Y121         FDRE                                         r  bloqueRS232/Shift/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  bloqueRS232/Shift/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.105    -0.336    bloqueRS232/Shift/shift_reg[0]
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.828    -0.845    bloqueRS232/Shift/clk_out1
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[0]/C
                         clock pessimism              0.253    -0.592    
                         clock uncertainty            0.103    -0.489    
    SLICE_X9Y121         FDCE (Hold_fdce_C_D)         0.046    -0.443    bloqueRS232/Shift/Q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.679%)  route 0.283ns (63.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.561    -0.603    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y119         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=3, routed)           0.283    -0.156    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[3][1]
    RAMB18_X0Y48         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.867    -0.806    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y48         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.103    -0.449    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.266    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.148ns (51.979%)  route 0.137ns (48.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.559    -0.605    bloqueRS232/Shift/clk_out1
    SLICE_X10Y121        FDRE                                         r  bloqueRS232/Shift/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.148    -0.457 r  bloqueRS232/Shift/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.137    -0.320    bloqueRS232/Shift/shift_reg[7]
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.828    -0.845    bloqueRS232/Shift/clk_out1
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[7]/C
                         clock pessimism              0.275    -0.570    
                         clock uncertainty            0.103    -0.467    
    SLICE_X9Y121         FDCE (Hold_fdce_C_D)         0.024    -0.443    bloqueRS232/Shift/Q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.123    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Clk_Gen
  To Clock:  clk_out1_Clk_Gen_1

Setup :            0  Failing Endpoints,  Worst Slack       43.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.805ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[2][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 1.087ns (18.587%)  route 4.761ns (81.413%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 48.556 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 r  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.537     1.292    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.416 r  bloqueDMA/contents_ram[16][7]_i_9/O
                         net (fo=3, routed)           0.364     1.779    bloqueDMA/contents_ram[16][7]_i_9_n_0
    SLICE_X7Y121         LUT2 (Prop_lut2_I1_O)        0.124     1.903 r  bloqueDMA/contents_ram[16][7]_i_5/O
                         net (fo=24, routed)          1.881     3.784    bloqueDMA/address[1]
    SLICE_X6Y123         LUT4 (Prop_lut4_I2_O)        0.124     3.908 r  bloqueDMA/contents_ram[2][7]_i_1/O
                         net (fo=8, routed)           1.095     5.003    bloqueRAM/FSM_onehot_estado_a_reg[9]_251[0]
    SLICE_X0Y121         FDCE                                         r  bloqueRAM/contents_ram_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.577    48.556    bloqueRAM/CLK
    SLICE_X0Y121         FDCE                                         r  bloqueRAM/contents_ram_reg[2][3]/C
                         clock pessimism              0.560    49.116    
                         clock uncertainty           -0.103    49.013    
    SLICE_X0Y121         FDCE (Setup_fdce_C_CE)      -0.205    48.808    bloqueRAM/contents_ram_reg[2][3]
  -------------------------------------------------------------------
                         required time                         48.808    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                 43.805    

Slack (MET) :             43.805ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[2][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 1.087ns (18.587%)  route 4.761ns (81.413%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 48.556 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 r  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.537     1.292    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.416 r  bloqueDMA/contents_ram[16][7]_i_9/O
                         net (fo=3, routed)           0.364     1.779    bloqueDMA/contents_ram[16][7]_i_9_n_0
    SLICE_X7Y121         LUT2 (Prop_lut2_I1_O)        0.124     1.903 r  bloqueDMA/contents_ram[16][7]_i_5/O
                         net (fo=24, routed)          1.881     3.784    bloqueDMA/address[1]
    SLICE_X6Y123         LUT4 (Prop_lut4_I2_O)        0.124     3.908 r  bloqueDMA/contents_ram[2][7]_i_1/O
                         net (fo=8, routed)           1.095     5.003    bloqueRAM/FSM_onehot_estado_a_reg[9]_251[0]
    SLICE_X0Y121         FDCE                                         r  bloqueRAM/contents_ram_reg[2][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.577    48.556    bloqueRAM/CLK
    SLICE_X0Y121         FDCE                                         r  bloqueRAM/contents_ram_reg[2][4]/C
                         clock pessimism              0.560    49.116    
                         clock uncertainty           -0.103    49.013    
    SLICE_X0Y121         FDCE (Setup_fdce_C_CE)      -0.205    48.808    bloqueRAM/contents_ram_reg[2][4]
  -------------------------------------------------------------------
                         required time                         48.808    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                 43.805    

Slack (MET) :             44.094ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[4][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        5.560ns  (logic 1.087ns (19.551%)  route 4.473ns (80.449%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 48.557 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 f  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 f  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.537     1.292    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.416 f  bloqueDMA/contents_ram[16][7]_i_9/O
                         net (fo=3, routed)           0.448     1.864    bloqueDMA/contents_ram[16][7]_i_9_n_0
    SLICE_X4Y123         LUT2 (Prop_lut2_I1_O)        0.124     1.988 f  bloqueDMA/contents_ram[17][7]_i_4/O
                         net (fo=24, routed)          1.022     3.010    bloqueDMA/address[0]
    SLICE_X7Y121         LUT4 (Prop_lut4_I1_O)        0.124     3.134 r  bloqueDMA/contents_ram[4][7]_i_1/O
                         net (fo=8, routed)           1.581     4.715    bloqueRAM/FSM_onehot_estado_a_reg[9]_249[0]
    SLICE_X1Y120         FDCE                                         r  bloqueRAM/contents_ram_reg[4][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.578    48.557    bloqueRAM/CLK
    SLICE_X1Y120         FDCE                                         r  bloqueRAM/contents_ram_reg[4][4]/C
                         clock pessimism              0.560    49.117    
                         clock uncertainty           -0.103    49.014    
    SLICE_X1Y120         FDCE (Setup_fdce_C_CE)      -0.205    48.809    bloqueRAM/contents_ram_reg[4][4]
  -------------------------------------------------------------------
                         required time                         48.809    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                 44.094    

Slack (MET) :             44.128ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[2][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 1.087ns (19.546%)  route 4.474ns (80.454%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 48.556 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 r  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.537     1.292    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.416 r  bloqueDMA/contents_ram[16][7]_i_9/O
                         net (fo=3, routed)           0.364     1.779    bloqueDMA/contents_ram[16][7]_i_9_n_0
    SLICE_X7Y121         LUT2 (Prop_lut2_I1_O)        0.124     1.903 r  bloqueDMA/contents_ram[16][7]_i_5/O
                         net (fo=24, routed)          1.881     3.784    bloqueDMA/address[1]
    SLICE_X6Y123         LUT4 (Prop_lut4_I2_O)        0.124     3.908 r  bloqueDMA/contents_ram[2][7]_i_1/O
                         net (fo=8, routed)           0.808     4.716    bloqueRAM/FSM_onehot_estado_a_reg[9]_251[0]
    SLICE_X2Y121         FDCE                                         r  bloqueRAM/contents_ram_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.577    48.556    bloqueRAM/CLK
    SLICE_X2Y121         FDCE                                         r  bloqueRAM/contents_ram_reg[2][0]/C
                         clock pessimism              0.560    49.116    
                         clock uncertainty           -0.103    49.013    
    SLICE_X2Y121         FDCE (Setup_fdce_C_CE)      -0.169    48.844    bloqueRAM/contents_ram_reg[2][0]
  -------------------------------------------------------------------
                         required time                         48.844    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                 44.128    

Slack (MET) :             44.128ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[2][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 1.087ns (19.546%)  route 4.474ns (80.454%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 48.556 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 r  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.537     1.292    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.416 r  bloqueDMA/contents_ram[16][7]_i_9/O
                         net (fo=3, routed)           0.364     1.779    bloqueDMA/contents_ram[16][7]_i_9_n_0
    SLICE_X7Y121         LUT2 (Prop_lut2_I1_O)        0.124     1.903 r  bloqueDMA/contents_ram[16][7]_i_5/O
                         net (fo=24, routed)          1.881     3.784    bloqueDMA/address[1]
    SLICE_X6Y123         LUT4 (Prop_lut4_I2_O)        0.124     3.908 r  bloqueDMA/contents_ram[2][7]_i_1/O
                         net (fo=8, routed)           0.808     4.716    bloqueRAM/FSM_onehot_estado_a_reg[9]_251[0]
    SLICE_X2Y121         FDCE                                         r  bloqueRAM/contents_ram_reg[2][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.577    48.556    bloqueRAM/CLK
    SLICE_X2Y121         FDCE                                         r  bloqueRAM/contents_ram_reg[2][1]/C
                         clock pessimism              0.560    49.116    
                         clock uncertainty           -0.103    49.013    
    SLICE_X2Y121         FDCE (Setup_fdce_C_CE)      -0.169    48.844    bloqueRAM/contents_ram_reg[2][1]
  -------------------------------------------------------------------
                         required time                         48.844    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                 44.128    

Slack (MET) :             44.229ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[2][7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 1.087ns (20.068%)  route 4.330ns (79.932%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 48.549 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 r  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.537     1.292    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.416 r  bloqueDMA/contents_ram[16][7]_i_9/O
                         net (fo=3, routed)           0.364     1.779    bloqueDMA/contents_ram[16][7]_i_9_n_0
    SLICE_X7Y121         LUT2 (Prop_lut2_I1_O)        0.124     1.903 r  bloqueDMA/contents_ram[16][7]_i_5/O
                         net (fo=24, routed)          1.881     3.784    bloqueDMA/address[1]
    SLICE_X6Y123         LUT4 (Prop_lut4_I2_O)        0.124     3.908 r  bloqueDMA/contents_ram[2][7]_i_1/O
                         net (fo=8, routed)           0.664     4.572    bloqueRAM/FSM_onehot_estado_a_reg[9]_251[0]
    SLICE_X5Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[2][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.570    48.549    bloqueRAM/CLK
    SLICE_X5Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[2][7]/C
                         clock pessimism              0.560    49.109    
                         clock uncertainty           -0.103    49.006    
    SLICE_X5Y125         FDCE (Setup_fdce_C_CE)      -0.205    48.801    bloqueRAM/contents_ram_reg[2][7]
  -------------------------------------------------------------------
                         required time                         48.801    
                         arrival time                          -4.572    
  -------------------------------------------------------------------
                         slack                                 44.229    

Slack (MET) :             44.255ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[6][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        5.393ns  (logic 1.087ns (20.155%)  route 4.306ns (79.845%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 48.551 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 r  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.835     1.590    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.714 r  bloqueDMA/contents_ram[16][7]_i_8/O
                         net (fo=1, routed)           0.689     2.403    bloqueDMA/Write_en0
    SLICE_X6Y121         LUT2 (Prop_lut2_I1_O)        0.124     2.527 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=8, routed)           1.023     3.550    bloqueDMA/write_en
    SLICE_X6Y124         LUT4 (Prop_lut4_I0_O)        0.124     3.674 r  bloqueDMA/contents_ram[6][7]_i_1/O
                         net (fo=8, routed)           0.874     4.548    bloqueRAM/FSM_onehot_estado_a_reg[9]_247[0]
    SLICE_X3Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[6][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.572    48.551    bloqueRAM/CLK
    SLICE_X3Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[6][5]/C
                         clock pessimism              0.560    49.111    
                         clock uncertainty           -0.103    49.008    
    SLICE_X3Y125         FDCE (Setup_fdce_C_CE)      -0.205    48.803    bloqueRAM/contents_ram_reg[6][5]
  -------------------------------------------------------------------
                         required time                         48.803    
                         arrival time                          -4.548    
  -------------------------------------------------------------------
                         slack                                 44.255    

Slack (MET) :             44.255ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[6][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        5.393ns  (logic 1.087ns (20.155%)  route 4.306ns (79.845%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 48.551 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 r  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.835     1.590    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.714 r  bloqueDMA/contents_ram[16][7]_i_8/O
                         net (fo=1, routed)           0.689     2.403    bloqueDMA/Write_en0
    SLICE_X6Y121         LUT2 (Prop_lut2_I1_O)        0.124     2.527 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=8, routed)           1.023     3.550    bloqueDMA/write_en
    SLICE_X6Y124         LUT4 (Prop_lut4_I0_O)        0.124     3.674 r  bloqueDMA/contents_ram[6][7]_i_1/O
                         net (fo=8, routed)           0.874     4.548    bloqueRAM/FSM_onehot_estado_a_reg[9]_247[0]
    SLICE_X3Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[6][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.572    48.551    bloqueRAM/CLK
    SLICE_X3Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[6][6]/C
                         clock pessimism              0.560    49.111    
                         clock uncertainty           -0.103    49.008    
    SLICE_X3Y125         FDCE (Setup_fdce_C_CE)      -0.205    48.803    bloqueRAM/contents_ram_reg[6][6]
  -------------------------------------------------------------------
                         required time                         48.803    
                         arrival time                          -4.548    
  -------------------------------------------------------------------
                         slack                                 44.255    

Slack (MET) :             44.378ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[5][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        5.306ns  (logic 1.087ns (20.486%)  route 4.219ns (79.514%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 48.551 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 r  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.835     1.590    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.714 r  bloqueDMA/contents_ram[16][7]_i_8/O
                         net (fo=1, routed)           0.689     2.403    bloqueDMA/Write_en0
    SLICE_X6Y121         LUT2 (Prop_lut2_I1_O)        0.124     2.527 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=8, routed)           1.033     3.560    bloqueDMA/write_en
    SLICE_X6Y124         LUT4 (Prop_lut4_I0_O)        0.124     3.684 r  bloqueDMA/contents_ram[5][7]_i_1/O
                         net (fo=8, routed)           0.777     4.461    bloqueRAM/FSM_onehot_estado_a_reg[9]_248[0]
    SLICE_X2Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[5][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.572    48.551    bloqueRAM/CLK
    SLICE_X2Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[5][5]/C
                         clock pessimism              0.560    49.111    
                         clock uncertainty           -0.103    49.008    
    SLICE_X2Y125         FDCE (Setup_fdce_C_CE)      -0.169    48.839    bloqueRAM/contents_ram_reg[5][5]
  -------------------------------------------------------------------
                         required time                         48.839    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                 44.378    

Slack (MET) :             44.378ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[5][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        5.306ns  (logic 1.087ns (20.486%)  route 4.219ns (79.514%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 48.551 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.695    -0.845    bloqueDMA/clk_out1
    SLICE_X4Y120         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=9, routed)           0.885     0.459    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X7Y120         LUT4 (Prop_lut4_I2_O)        0.296     0.755 r  bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2/O
                         net (fo=9, routed)           0.835     1.590    bloqueDMA/FSM_onehot_estado_s_reg[4]_i_2_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.124     1.714 r  bloqueDMA/contents_ram[16][7]_i_8/O
                         net (fo=1, routed)           0.689     2.403    bloqueDMA/Write_en0
    SLICE_X6Y121         LUT2 (Prop_lut2_I1_O)        0.124     2.527 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=8, routed)           1.033     3.560    bloqueDMA/write_en
    SLICE_X6Y124         LUT4 (Prop_lut4_I0_O)        0.124     3.684 r  bloqueDMA/contents_ram[5][7]_i_1/O
                         net (fo=8, routed)           0.777     4.461    bloqueRAM/FSM_onehot_estado_a_reg[9]_248[0]
    SLICE_X2Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[5][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         1.572    48.551    bloqueRAM/CLK
    SLICE_X2Y125         FDCE                                         r  bloqueRAM/contents_ram_reg[5][6]/C
                         clock pessimism              0.560    49.111    
                         clock uncertainty           -0.103    49.008    
    SLICE_X2Y125         FDCE (Setup_fdce_C_CE)      -0.169    48.839    bloqueRAM/contents_ram_reg[5][6]
  -------------------------------------------------------------------
                         required time                         48.839    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                 44.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.579%)  route 0.166ns (56.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.559    -0.605    bloqueRS232/Shift/clk_out1
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDCE (Prop_fdce_C_Q)         0.128    -0.477 r  bloqueRS232/Shift/Q_reg[5]/Q
                         net (fo=1, routed)           0.166    -0.311    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X0Y48         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.870    -0.803    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y48         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.549    
                         clock uncertainty            0.103    -0.446    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.102    -0.344    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.320%)  route 0.198ns (60.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.559    -0.605    bloqueRS232/Shift/clk_out1
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDCE (Prop_fdce_C_Q)         0.128    -0.477 r  bloqueRS232/Shift/Q_reg[4]/Q
                         net (fo=1, routed)           0.198    -0.280    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X0Y48         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.870    -0.803    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y48         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.549    
                         clock uncertainty            0.103    -0.446    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.101    -0.345    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.469%)  route 0.126ns (43.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.559    -0.605    bloqueRS232/Shift/clk_out1
    SLICE_X10Y121        FDRE                                         r  bloqueRS232/Shift/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  bloqueRS232/Shift/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.126    -0.315    bloqueRS232/Shift/shift_reg[6]
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.828    -0.845    bloqueRS232/Shift/clk_out1
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[6]/C
                         clock pessimism              0.275    -0.570    
                         clock uncertainty            0.103    -0.467    
    SLICE_X9Y121         FDCE (Hold_fdce_C_D)         0.076    -0.391    bloqueRS232/Shift/Q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.217%)  route 0.128ns (43.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.559    -0.605    bloqueRS232/Shift/clk_out1
    SLICE_X10Y121        FDRE                                         r  bloqueRS232/Shift/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  bloqueRS232/Shift/shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.128    -0.313    bloqueRS232/Shift/shift_reg[4]
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.828    -0.845    bloqueRS232/Shift/clk_out1
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[4]/C
                         clock pessimism              0.275    -0.570    
                         clock uncertainty            0.103    -0.467    
    SLICE_X9Y121         FDCE (Hold_fdce_C_D)         0.075    -0.392    bloqueRS232/Shift/Q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.244%)  route 0.283ns (66.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.561    -0.603    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y119         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.283    -0.179    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]
    RAMB18_X0Y48         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.870    -0.803    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y48         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.549    
                         clock uncertainty            0.103    -0.446    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.263    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.366%)  route 0.138ns (45.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.561    -0.603    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y119        FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=5, routed)           0.138    -0.302    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_12_out[1]
    SLICE_X9Y119         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.830    -0.843    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y119         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.103    -0.465    
    SLICE_X9Y119         FDRE (Hold_fdre_C_D)         0.070    -0.395    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.997%)  route 0.124ns (43.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.559    -0.605    bloqueRS232/Shift/clk_out1
    SLICE_X10Y121        FDRE                                         r  bloqueRS232/Shift/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  bloqueRS232/Shift/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.317    bloqueRS232/Shift/shift_reg[3]
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.828    -0.845    bloqueRS232/Shift/clk_out1
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[3]/C
                         clock pessimism              0.275    -0.570    
                         clock uncertainty            0.103    -0.467    
    SLICE_X9Y121         FDCE (Hold_fdce_C_D)         0.047    -0.420    bloqueRS232/Shift/Q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.559    -0.605    bloqueRS232/Shift/clk_out1
    SLICE_X8Y121         FDRE                                         r  bloqueRS232/Shift/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  bloqueRS232/Shift/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.105    -0.336    bloqueRS232/Shift/shift_reg[0]
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.828    -0.845    bloqueRS232/Shift/clk_out1
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[0]/C
                         clock pessimism              0.253    -0.592    
                         clock uncertainty            0.103    -0.489    
    SLICE_X9Y121         FDCE (Hold_fdce_C_D)         0.046    -0.443    bloqueRS232/Shift/Q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.679%)  route 0.283ns (63.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.561    -0.603    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y119         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=3, routed)           0.283    -0.156    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[3][1]
    RAMB18_X0Y48         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.867    -0.806    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y48         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.103    -0.449    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.266    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.148ns (51.979%)  route 0.137ns (48.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.559    -0.605    bloqueRS232/Shift/clk_out1
    SLICE_X10Y121        FDRE                                         r  bloqueRS232/Shift/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.148    -0.457 r  bloqueRS232/Shift/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.137    -0.320    bloqueRS232/Shift/shift_reg[7]
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=153, routed)         0.828    -0.845    bloqueRS232/Shift/clk_out1
    SLICE_X9Y121         FDCE                                         r  bloqueRS232/Shift/Q_reg[7]/C
                         clock pessimism              0.275    -0.570    
                         clock uncertainty            0.103    -0.467    
    SLICE_X9Y121         FDCE (Hold_fdce_C_D)         0.024    -0.443    bloqueRS232/Shift/Q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.123    





