{
    "fileIDs": {
        "1": "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/test/ArchBench/Testcases/cic_integrator/try/./rtl/cic_i.sv"
    },
    "hierTree": [
        {
            "file": "1",
            "internalSignals": [
                {
                    "name": "upsample",
                    "range": {
                        "lsb": 0,
                        "msb": 10
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "Unknown"
                },
                {
                    "name": "j",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "Unknown"
                }
            ],
            "language": "SystemVerilog",
            "line": 53,
            "parameters": [
                {
                    "name": "dw",
                    "value": 8
                },
                {
                    "name": "r",
                    "value": 4
                },
                {
                    "name": "m",
                    "value": 4
                },
                {
                    "name": "g",
                    "value": 1
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "in_dv",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "data_in",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "data_out",
                    "range": {
                        "lsb": 0,
                        "msb": 13
                    },
                    "type": "LOGIC"
                }
            ],
            "topModule": "cic_i"
        }
    ],
    "modules": null
}
