#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu May 30 13:38:32 2019
# Process ID: 2728
# Log file: C:/Users/bjut/Desktop/ultrasonic/ultrasonic_ps/vivado.log
# Journal file: C:/Users/bjut/Desktop/ultrasonic/ultrasonic_ps\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/bjut/Desktop/ultrasonic/ultrasonic_ps/ultrasonic_ps.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/bjut/Desktop/ultrasonic_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/bjut/Desktop/pwmcar'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 726.672 ; gain = 148.613
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 112 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/bjut/Desktop/ultrasonic/ultrasonic_ps/ultrasonic_ps.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/bjut/Desktop/ultrasonic/ultrasonic_ps/ultrasonic_ps.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/bjut/Desktop/ultrasonic/ultrasonic_ps/ultrasonic_ps.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/bjut/Desktop/ultrasonic/ultrasonic_ps/ultrasonic_ps.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/bjut/Desktop/ultrasonic/ultrasonic_ps/ultrasonic_ps.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/bjut/Desktop/ultrasonic/ultrasonic_ps/ultrasonic_ps.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [C:/Users/bjut/Desktop/ultrasonic/ultrasonic_ps/ultrasonic_ps.srcs/constrs_1/new/ultrasonic_pwm_gjfp.xdc]
Finished Parsing XDC File [C:/Users/bjut/Desktop/ultrasonic/ultrasonic_ps/ultrasonic_ps.srcs/constrs_1/new/ultrasonic_pwm_gjfp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1088.379 ; gain = 361.707
