# verilog_simulation
A verilog work environment based on open source software---iverilog, gtkwave and yosys.

This project provides a script ([create_templete.sh](./install.sh)) to create a verilog simulation, debug and synthesis environment based on iverilog, gtkwave and yosys.

The project test is the results of running this script. The user can go to the directory of test/sim, and make it to use this environment.