// Seed: 1219442101
module module_0 (
    output wor id_0,
    input supply1 id_1,
    input wire id_2,
    input supply0 id_3,
    input uwire id_4,
    output tri id_5,
    input tri1 id_6,
    output tri1 id_7,
    input wor id_8,
    output wire id_9,
    input tri id_10,
    input wand id_11,
    output wire id_12
    , id_18,
    output supply1 id_13,
    input tri1 id_14,
    input tri0 id_15,
    output supply0 id_16
);
  assign module_1.id_12 = 0;
  wire id_19;
endmodule
module module_1 #(
    parameter id_28 = 32'd22,
    parameter id_44 = 32'd81
) (
    input wor id_0,
    input wand id_1,
    input uwire id_2,
    input supply0 id_3,
    output tri1 id_4
    , id_16,
    input uwire id_5
    , id_17,
    input tri0 id_6,
    output supply0 id_7,
    inout wor id_8,
    input tri1 id_9,
    input supply1 id_10,
    input uwire id_11#(
        .id_18(1),
        .id_19(1),
        .id_20(1),
        .id_21(1 == 1),
        .id_22(1),
        .id_23(1),
        .id_24(-1),
        .id_25(1),
        .id_26(1),
        .id_27(1)
    ),
    output tri1 id_12,
    input tri1 id_13,
    output tri1 id_14
);
  assign id_25 = 1'd0;
  wire  _id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  _id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ;
  wire [1 'h0 : id_44  (  id_28  ,  1 'h0 )] id_52, id_53, id_54;
  assign id_51 = id_17;
  module_0 modCall_1 (
      id_14,
      id_10,
      id_13,
      id_11,
      id_6,
      id_14,
      id_9,
      id_12,
      id_10,
      id_8,
      id_6,
      id_1,
      id_4,
      id_12,
      id_2,
      id_1,
      id_4
  );
  wire id_55 = id_0, id_56, id_57, id_58;
endmodule
