// Seed: 3006045154
module module_0 ();
  wire id_2, id_3;
  assign id_2 = id_2;
  wire id_4;
  parameter id_5 = 1;
  reg  id_6;
  wire id_7;
  bit  id_8;
  genvar id_9, id_10;
  always id_8 <= -1'h0 << id_5 - id_9;
  wire id_11;
  always id_6 <= 1;
  wire id_12;
  id_13[-1'h0][1] (
      id_6 - 1, 1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  bit id_6, id_7;
  supply1 id_8, id_9;
  initial id_6 <= -1 * id_8 & id_2;
  wire id_10;
  always assume #1  (id_4) release id_3;
  wire id_11;
  wire id_12;
  module_0 modCall_1 ();
endmodule
