Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: /home/tmoores/EIE2/ELEC50009/lab3_v2/db/ip/nios_setup_v2/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: /home/tmoores/EIE2/ELEC50009/lab3_v2/db/ip/nios_setup_v2/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/tmoores/EIE2/ELEC50009/lab3_v2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/tmoores/EIE2/ELEC50009/lab3_v2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/tmoores/EIE2/ELEC50009/lab3_v2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/tmoores/EIE2/ELEC50009/lab3_v2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/tmoores/EIE2/ELEC50009/lab3_v2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/tmoores/EIE2/ELEC50009/lab3_v2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/tmoores/EIE2/ELEC50009/lab3_v2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/tmoores/EIE2/ELEC50009/lab3_v2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/tmoores/EIE2/ELEC50009/lab3_v2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/tmoores/EIE2/ELEC50009/lab3_v2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router_016.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/tmoores/EIE2/ELEC50009/lab3_v2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_016.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router_016.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/tmoores/EIE2/ELEC50009/lab3_v2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_016.sv Line: 49
Warning (10236): Verilog HDL Implicit Net warning at DE10_LITE_Golden_Top.v(94): created implicit net for "DRAM_HDQM" File: /home/tmoores/EIE2/ELEC50009/lab2/Golden_Top/DE10_LITE_Golden_Top.v Line: 94
Warning (10037): Verilog HDL or VHDL warning at nios_setup_v2_sdram.v(318): conditional expression evaluates to a constant File: /home/tmoores/EIE2/ELEC50009/lab3_v2/db/ip/nios_setup_v2/submodules/nios_setup_v2_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at nios_setup_v2_sdram.v(328): conditional expression evaluates to a constant File: /home/tmoores/EIE2/ELEC50009/lab3_v2/db/ip/nios_setup_v2/submodules/nios_setup_v2_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at nios_setup_v2_sdram.v(338): conditional expression evaluates to a constant File: /home/tmoores/EIE2/ELEC50009/lab3_v2/db/ip/nios_setup_v2/submodules/nios_setup_v2_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at nios_setup_v2_sdram.v(682): conditional expression evaluates to a constant File: /home/tmoores/EIE2/ELEC50009/lab3_v2/db/ip/nios_setup_v2/submodules/nios_setup_v2_sdram.v Line: 682
