INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Repository/FPGA-midterm/HDL/Student_id_counter/Student_id_counter.srcs/sources_1/new/mearly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mearly
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Repository/FPGA-midterm/HDL/Student_id_counter/Student_id_counter.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mearly
