
PortableGenerator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a78  080001f4  080001f4  000101f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000bc  08004c6c  08004c6c  00014c6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d28  08004d28  00020020  2**0
                  CONTENTS
  4 .ARM          00000008  08004d28  08004d28  00014d28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004d30  08004d30  00020020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d30  08004d30  00014d30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004d34  08004d34  00014d34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000020  20000000  08004d38  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000230  20000020  08004d58  00020020  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000250  08004d58  00020250  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  00020020  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020056  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002871f  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003927  00000000  00000000  000487b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 000135f1  00000000  00000000  0004c0df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000017f0  00000000  00000000  0005f6d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001422  00000000  00000000  00060ec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002ce91  00000000  00000000  000622e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00029c43  00000000  00000000  0008f173  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0012486c  00000000  00000000  000b8db6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00004310  00000000  00000000  001dd624  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006d  00000000  00000000  001e1934  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f4 <__do_global_dtors_aux>:
 80001f4:	b510      	push	{r4, lr}
 80001f6:	4c05      	ldr	r4, [pc, #20]	; (800020c <__do_global_dtors_aux+0x18>)
 80001f8:	7823      	ldrb	r3, [r4, #0]
 80001fa:	b933      	cbnz	r3, 800020a <__do_global_dtors_aux+0x16>
 80001fc:	4b04      	ldr	r3, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x1c>)
 80001fe:	b113      	cbz	r3, 8000206 <__do_global_dtors_aux+0x12>
 8000200:	4804      	ldr	r0, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x20>)
 8000202:	f3af 8000 	nop.w
 8000206:	2301      	movs	r3, #1
 8000208:	7023      	strb	r3, [r4, #0]
 800020a:	bd10      	pop	{r4, pc}
 800020c:	20000020 	.word	0x20000020
 8000210:	00000000 	.word	0x00000000
 8000214:	08004c54 	.word	0x08004c54

08000218 <frame_dummy>:
 8000218:	b508      	push	{r3, lr}
 800021a:	4b03      	ldr	r3, [pc, #12]	; (8000228 <frame_dummy+0x10>)
 800021c:	b11b      	cbz	r3, 8000226 <frame_dummy+0xe>
 800021e:	4903      	ldr	r1, [pc, #12]	; (800022c <frame_dummy+0x14>)
 8000220:	4803      	ldr	r0, [pc, #12]	; (8000230 <frame_dummy+0x18>)
 8000222:	f3af 8000 	nop.w
 8000226:	bd08      	pop	{r3, pc}
 8000228:	00000000 	.word	0x00000000
 800022c:	20000024 	.word	0x20000024
 8000230:	08004c54 	.word	0x08004c54

08000234 <__aeabi_uldivmod>:
 8000234:	b953      	cbnz	r3, 800024c <__aeabi_uldivmod+0x18>
 8000236:	b94a      	cbnz	r2, 800024c <__aeabi_uldivmod+0x18>
 8000238:	2900      	cmp	r1, #0
 800023a:	bf08      	it	eq
 800023c:	2800      	cmpeq	r0, #0
 800023e:	bf1c      	itt	ne
 8000240:	f04f 31ff 	movne.w	r1, #4294967295
 8000244:	f04f 30ff 	movne.w	r0, #4294967295
 8000248:	f000 b982 	b.w	8000550 <__aeabi_idiv0>
 800024c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000250:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000254:	f000 f806 	bl	8000264 <__udivmoddi4>
 8000258:	f8dd e004 	ldr.w	lr, [sp, #4]
 800025c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000260:	b004      	add	sp, #16
 8000262:	4770      	bx	lr

08000264 <__udivmoddi4>:
 8000264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000268:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800026a:	460d      	mov	r5, r1
 800026c:	4604      	mov	r4, r0
 800026e:	460f      	mov	r7, r1
 8000270:	2b00      	cmp	r3, #0
 8000272:	d146      	bne.n	8000302 <__udivmoddi4+0x9e>
 8000274:	428a      	cmp	r2, r1
 8000276:	4694      	mov	ip, r2
 8000278:	d95e      	bls.n	8000338 <__udivmoddi4+0xd4>
 800027a:	fab2 f382 	clz	r3, r2
 800027e:	b143      	cbz	r3, 8000292 <__udivmoddi4+0x2e>
 8000280:	fa02 fc03 	lsl.w	ip, r2, r3
 8000284:	f1c3 0220 	rsb	r2, r3, #32
 8000288:	409f      	lsls	r7, r3
 800028a:	409c      	lsls	r4, r3
 800028c:	fa20 f202 	lsr.w	r2, r0, r2
 8000290:	4317      	orrs	r7, r2
 8000292:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000296:	fa1f f58c 	uxth.w	r5, ip
 800029a:	0c22      	lsrs	r2, r4, #16
 800029c:	fbb7 f1fe 	udiv	r1, r7, lr
 80002a0:	fb0e 7711 	mls	r7, lr, r1, r7
 80002a4:	fb01 f005 	mul.w	r0, r1, r5
 80002a8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002ac:	4290      	cmp	r0, r2
 80002ae:	d908      	bls.n	80002c2 <__udivmoddi4+0x5e>
 80002b0:	eb1c 0202 	adds.w	r2, ip, r2
 80002b4:	f101 37ff 	add.w	r7, r1, #4294967295
 80002b8:	d202      	bcs.n	80002c0 <__udivmoddi4+0x5c>
 80002ba:	4290      	cmp	r0, r2
 80002bc:	f200 8134 	bhi.w	8000528 <__udivmoddi4+0x2c4>
 80002c0:	4639      	mov	r1, r7
 80002c2:	1a12      	subs	r2, r2, r0
 80002c4:	b2a4      	uxth	r4, r4
 80002c6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ca:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ce:	fb00 f505 	mul.w	r5, r0, r5
 80002d2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002d6:	42a5      	cmp	r5, r4
 80002d8:	d908      	bls.n	80002ec <__udivmoddi4+0x88>
 80002da:	eb1c 0404 	adds.w	r4, ip, r4
 80002de:	f100 32ff 	add.w	r2, r0, #4294967295
 80002e2:	d202      	bcs.n	80002ea <__udivmoddi4+0x86>
 80002e4:	42a5      	cmp	r5, r4
 80002e6:	f200 8119 	bhi.w	800051c <__udivmoddi4+0x2b8>
 80002ea:	4610      	mov	r0, r2
 80002ec:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002f0:	1b64      	subs	r4, r4, r5
 80002f2:	2100      	movs	r1, #0
 80002f4:	b11e      	cbz	r6, 80002fe <__udivmoddi4+0x9a>
 80002f6:	40dc      	lsrs	r4, r3
 80002f8:	2300      	movs	r3, #0
 80002fa:	e9c6 4300 	strd	r4, r3, [r6]
 80002fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000302:	428b      	cmp	r3, r1
 8000304:	d908      	bls.n	8000318 <__udivmoddi4+0xb4>
 8000306:	2e00      	cmp	r6, #0
 8000308:	f000 80fc 	beq.w	8000504 <__udivmoddi4+0x2a0>
 800030c:	2100      	movs	r1, #0
 800030e:	e9c6 0500 	strd	r0, r5, [r6]
 8000312:	4608      	mov	r0, r1
 8000314:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000318:	fab3 f183 	clz	r1, r3
 800031c:	2900      	cmp	r1, #0
 800031e:	d14c      	bne.n	80003ba <__udivmoddi4+0x156>
 8000320:	42ab      	cmp	r3, r5
 8000322:	f0c0 80f2 	bcc.w	800050a <__udivmoddi4+0x2a6>
 8000326:	4282      	cmp	r2, r0
 8000328:	f240 80ef 	bls.w	800050a <__udivmoddi4+0x2a6>
 800032c:	4608      	mov	r0, r1
 800032e:	2e00      	cmp	r6, #0
 8000330:	d0e5      	beq.n	80002fe <__udivmoddi4+0x9a>
 8000332:	e9c6 4700 	strd	r4, r7, [r6]
 8000336:	e7e2      	b.n	80002fe <__udivmoddi4+0x9a>
 8000338:	b902      	cbnz	r2, 800033c <__udivmoddi4+0xd8>
 800033a:	deff      	udf	#255	; 0xff
 800033c:	fab2 f382 	clz	r3, r2
 8000340:	2b00      	cmp	r3, #0
 8000342:	f040 809f 	bne.w	8000484 <__udivmoddi4+0x220>
 8000346:	1a8a      	subs	r2, r1, r2
 8000348:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800034c:	fa1f f78c 	uxth.w	r7, ip
 8000350:	2101      	movs	r1, #1
 8000352:	fbb2 f5fe 	udiv	r5, r2, lr
 8000356:	fb0e 2015 	mls	r0, lr, r5, r2
 800035a:	0c22      	lsrs	r2, r4, #16
 800035c:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000360:	fb07 f005 	mul.w	r0, r7, r5
 8000364:	4290      	cmp	r0, r2
 8000366:	d90f      	bls.n	8000388 <__udivmoddi4+0x124>
 8000368:	eb1c 0202 	adds.w	r2, ip, r2
 800036c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000370:	bf2c      	ite	cs
 8000372:	f04f 0901 	movcs.w	r9, #1
 8000376:	f04f 0900 	movcc.w	r9, #0
 800037a:	4290      	cmp	r0, r2
 800037c:	d903      	bls.n	8000386 <__udivmoddi4+0x122>
 800037e:	f1b9 0f00 	cmp.w	r9, #0
 8000382:	f000 80ce 	beq.w	8000522 <__udivmoddi4+0x2be>
 8000386:	4645      	mov	r5, r8
 8000388:	1a12      	subs	r2, r2, r0
 800038a:	b2a4      	uxth	r4, r4
 800038c:	fbb2 f0fe 	udiv	r0, r2, lr
 8000390:	fb0e 2210 	mls	r2, lr, r0, r2
 8000394:	fb00 f707 	mul.w	r7, r0, r7
 8000398:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800039c:	42a7      	cmp	r7, r4
 800039e:	d908      	bls.n	80003b2 <__udivmoddi4+0x14e>
 80003a0:	eb1c 0404 	adds.w	r4, ip, r4
 80003a4:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a8:	d202      	bcs.n	80003b0 <__udivmoddi4+0x14c>
 80003aa:	42a7      	cmp	r7, r4
 80003ac:	f200 80b3 	bhi.w	8000516 <__udivmoddi4+0x2b2>
 80003b0:	4610      	mov	r0, r2
 80003b2:	1be4      	subs	r4, r4, r7
 80003b4:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003b8:	e79c      	b.n	80002f4 <__udivmoddi4+0x90>
 80003ba:	f1c1 0420 	rsb	r4, r1, #32
 80003be:	408b      	lsls	r3, r1
 80003c0:	fa05 fc01 	lsl.w	ip, r5, r1
 80003c4:	fa22 f704 	lsr.w	r7, r2, r4
 80003c8:	40e5      	lsrs	r5, r4
 80003ca:	408a      	lsls	r2, r1
 80003cc:	431f      	orrs	r7, r3
 80003ce:	fa20 f304 	lsr.w	r3, r0, r4
 80003d2:	4088      	lsls	r0, r1
 80003d4:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80003d8:	ea43 030c 	orr.w	r3, r3, ip
 80003dc:	fa1f fc87 	uxth.w	ip, r7
 80003e0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003e4:	fbb5 fef8 	udiv	lr, r5, r8
 80003e8:	fb08 551e 	mls	r5, r8, lr, r5
 80003ec:	ea49 4505 	orr.w	r5, r9, r5, lsl #16
 80003f0:	fb0e f90c 	mul.w	r9, lr, ip
 80003f4:	45a9      	cmp	r9, r5
 80003f6:	d90e      	bls.n	8000416 <__udivmoddi4+0x1b2>
 80003f8:	197d      	adds	r5, r7, r5
 80003fa:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003fe:	bf2c      	ite	cs
 8000400:	f04f 0b01 	movcs.w	fp, #1
 8000404:	f04f 0b00 	movcc.w	fp, #0
 8000408:	45a9      	cmp	r9, r5
 800040a:	d903      	bls.n	8000414 <__udivmoddi4+0x1b0>
 800040c:	f1bb 0f00 	cmp.w	fp, #0
 8000410:	f000 808d 	beq.w	800052e <__udivmoddi4+0x2ca>
 8000414:	46d6      	mov	lr, sl
 8000416:	eba5 0509 	sub.w	r5, r5, r9
 800041a:	fa1f f983 	uxth.w	r9, r3
 800041e:	fbb5 f3f8 	udiv	r3, r5, r8
 8000422:	fb08 5513 	mls	r5, r8, r3, r5
 8000426:	fb03 fc0c 	mul.w	ip, r3, ip
 800042a:	ea49 4505 	orr.w	r5, r9, r5, lsl #16
 800042e:	45ac      	cmp	ip, r5
 8000430:	d906      	bls.n	8000440 <__udivmoddi4+0x1dc>
 8000432:	197d      	adds	r5, r7, r5
 8000434:	f103 38ff 	add.w	r8, r3, #4294967295
 8000438:	d201      	bcs.n	800043e <__udivmoddi4+0x1da>
 800043a:	45ac      	cmp	ip, r5
 800043c:	d87e      	bhi.n	800053c <__udivmoddi4+0x2d8>
 800043e:	4643      	mov	r3, r8
 8000440:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000444:	eba5 050c 	sub.w	r5, r5, ip
 8000448:	fba3 9802 	umull	r9, r8, r3, r2
 800044c:	4545      	cmp	r5, r8
 800044e:	46ce      	mov	lr, r9
 8000450:	46c4      	mov	ip, r8
 8000452:	d302      	bcc.n	800045a <__udivmoddi4+0x1f6>
 8000454:	d106      	bne.n	8000464 <__udivmoddi4+0x200>
 8000456:	4548      	cmp	r0, r9
 8000458:	d204      	bcs.n	8000464 <__udivmoddi4+0x200>
 800045a:	3b01      	subs	r3, #1
 800045c:	ebb9 0e02 	subs.w	lr, r9, r2
 8000460:	eb68 0c07 	sbc.w	ip, r8, r7
 8000464:	2e00      	cmp	r6, #0
 8000466:	d06f      	beq.n	8000548 <__udivmoddi4+0x2e4>
 8000468:	ebb0 020e 	subs.w	r2, r0, lr
 800046c:	eb65 050c 	sbc.w	r5, r5, ip
 8000470:	40ca      	lsrs	r2, r1
 8000472:	fa05 f404 	lsl.w	r4, r5, r4
 8000476:	40cd      	lsrs	r5, r1
 8000478:	4618      	mov	r0, r3
 800047a:	4314      	orrs	r4, r2
 800047c:	2100      	movs	r1, #0
 800047e:	e9c6 4500 	strd	r4, r5, [r6]
 8000482:	e73c      	b.n	80002fe <__udivmoddi4+0x9a>
 8000484:	fa02 fc03 	lsl.w	ip, r2, r3
 8000488:	f1c3 0220 	rsb	r2, r3, #32
 800048c:	4099      	lsls	r1, r3
 800048e:	409c      	lsls	r4, r3
 8000490:	40d5      	lsrs	r5, r2
 8000492:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000496:	fa20 f202 	lsr.w	r2, r0, r2
 800049a:	fa1f f78c 	uxth.w	r7, ip
 800049e:	fbb5 f0fe 	udiv	r0, r5, lr
 80004a2:	430a      	orrs	r2, r1
 80004a4:	fb0e 5510 	mls	r5, lr, r0, r5
 80004a8:	0c11      	lsrs	r1, r2, #16
 80004aa:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ae:	fb00 f507 	mul.w	r5, r0, r7
 80004b2:	428d      	cmp	r5, r1
 80004b4:	d90e      	bls.n	80004d4 <__udivmoddi4+0x270>
 80004b6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ba:	f100 38ff 	add.w	r8, r0, #4294967295
 80004be:	bf2c      	ite	cs
 80004c0:	f04f 0901 	movcs.w	r9, #1
 80004c4:	f04f 0900 	movcc.w	r9, #0
 80004c8:	428d      	cmp	r5, r1
 80004ca:	d902      	bls.n	80004d2 <__udivmoddi4+0x26e>
 80004cc:	f1b9 0f00 	cmp.w	r9, #0
 80004d0:	d031      	beq.n	8000536 <__udivmoddi4+0x2d2>
 80004d2:	4640      	mov	r0, r8
 80004d4:	1b49      	subs	r1, r1, r5
 80004d6:	b292      	uxth	r2, r2
 80004d8:	fbb1 f5fe 	udiv	r5, r1, lr
 80004dc:	fb0e 1115 	mls	r1, lr, r5, r1
 80004e0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004e4:	fb05 f107 	mul.w	r1, r5, r7
 80004e8:	4291      	cmp	r1, r2
 80004ea:	d907      	bls.n	80004fc <__udivmoddi4+0x298>
 80004ec:	eb1c 0202 	adds.w	r2, ip, r2
 80004f0:	f105 38ff 	add.w	r8, r5, #4294967295
 80004f4:	d201      	bcs.n	80004fa <__udivmoddi4+0x296>
 80004f6:	4291      	cmp	r1, r2
 80004f8:	d823      	bhi.n	8000542 <__udivmoddi4+0x2de>
 80004fa:	4645      	mov	r5, r8
 80004fc:	1a52      	subs	r2, r2, r1
 80004fe:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000502:	e726      	b.n	8000352 <__udivmoddi4+0xee>
 8000504:	4631      	mov	r1, r6
 8000506:	4630      	mov	r0, r6
 8000508:	e6f9      	b.n	80002fe <__udivmoddi4+0x9a>
 800050a:	1a84      	subs	r4, r0, r2
 800050c:	eb65 0203 	sbc.w	r2, r5, r3
 8000510:	2001      	movs	r0, #1
 8000512:	4617      	mov	r7, r2
 8000514:	e70b      	b.n	800032e <__udivmoddi4+0xca>
 8000516:	4464      	add	r4, ip
 8000518:	3802      	subs	r0, #2
 800051a:	e74a      	b.n	80003b2 <__udivmoddi4+0x14e>
 800051c:	4464      	add	r4, ip
 800051e:	3802      	subs	r0, #2
 8000520:	e6e4      	b.n	80002ec <__udivmoddi4+0x88>
 8000522:	3d02      	subs	r5, #2
 8000524:	4462      	add	r2, ip
 8000526:	e72f      	b.n	8000388 <__udivmoddi4+0x124>
 8000528:	3902      	subs	r1, #2
 800052a:	4462      	add	r2, ip
 800052c:	e6c9      	b.n	80002c2 <__udivmoddi4+0x5e>
 800052e:	f1ae 0e02 	sub.w	lr, lr, #2
 8000532:	443d      	add	r5, r7
 8000534:	e76f      	b.n	8000416 <__udivmoddi4+0x1b2>
 8000536:	3802      	subs	r0, #2
 8000538:	4461      	add	r1, ip
 800053a:	e7cb      	b.n	80004d4 <__udivmoddi4+0x270>
 800053c:	3b02      	subs	r3, #2
 800053e:	443d      	add	r5, r7
 8000540:	e77e      	b.n	8000440 <__udivmoddi4+0x1dc>
 8000542:	3d02      	subs	r5, #2
 8000544:	4462      	add	r2, ip
 8000546:	e7d9      	b.n	80004fc <__udivmoddi4+0x298>
 8000548:	4618      	mov	r0, r3
 800054a:	4631      	mov	r1, r6
 800054c:	e6d7      	b.n	80002fe <__udivmoddi4+0x9a>
 800054e:	bf00      	nop

08000550 <__aeabi_idiv0>:
 8000550:	4770      	bx	lr
 8000552:	bf00      	nop

08000554 <AD9833_Init>:


extern SPI_HandleTypeDef hspi1;

	void AD9833_Init(void)
	{
 8000554:	b508      	push	{r3, lr}
    // Reset the AD9833 module
    HAL_SPI_Transmit(&hspi1, (uint8_t*)AD9833_REG_CMD, 1, HAL_MAX_DELAY);
 8000556:	f04f 33ff 	mov.w	r3, #4294967295
 800055a:	2201      	movs	r2, #1
 800055c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000560:	4801      	ldr	r0, [pc, #4]	; (8000568 <AD9833_Init+0x14>)
 8000562:	f003 fced 	bl	8003f40 <HAL_SPI_Transmit>
	}
 8000566:	bd08      	pop	{r3, pc}
 8000568:	20000104 	.word	0x20000104

0800056c <AD9833_SetFrequency>:

	void AD9833_SetFrequency(uint32_t frequency)
	{
 800056c:	b510      	push	{r4, lr}
 800056e:	b082      	sub	sp, #8
	    uint16_t freq_reg = (frequency * 268435456) / 25000000;
 8000570:	0703      	lsls	r3, r0, #28
 8000572:	4a0f      	ldr	r2, [pc, #60]	; (80005b0 <AD9833_SetFrequency+0x44>)
 8000574:	fba2 2303 	umull	r2, r3, r2, r3
 8000578:	0ddb      	lsrs	r3, r3, #23
	    uint16_t upper = (uint16_t)((freq_reg >> 14) & 0x3FFF);

	    lower <<= 2;
	    upper <<= 2;

	    uint16_t lower_data = AD9833_REG_FREQ0 | lower;
 800057a:	009b      	lsls	r3, r3, #2
 800057c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000580:	f8ad 3006 	strh.w	r3, [sp, #6]
	    uint16_t upper_data = AD9833_REG_FREQ0 | upper;
 8000584:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000588:	f8ad 3004 	strh.w	r3, [sp, #4]

	    HAL_SPI_Transmit(&hspi1, (uint8_t*)&lower_data, 1, HAL_MAX_DELAY);
 800058c:	4c09      	ldr	r4, [pc, #36]	; (80005b4 <AD9833_SetFrequency+0x48>)
 800058e:	f04f 33ff 	mov.w	r3, #4294967295
 8000592:	2201      	movs	r2, #1
 8000594:	f10d 0106 	add.w	r1, sp, #6
 8000598:	4620      	mov	r0, r4
 800059a:	f003 fcd1 	bl	8003f40 <HAL_SPI_Transmit>
	    HAL_SPI_Transmit(&hspi1, (uint8_t*)&upper_data, 1, HAL_MAX_DELAY);
 800059e:	f04f 33ff 	mov.w	r3, #4294967295
 80005a2:	2201      	movs	r2, #1
 80005a4:	a901      	add	r1, sp, #4
 80005a6:	4620      	mov	r0, r4
 80005a8:	f003 fcca 	bl	8003f40 <HAL_SPI_Transmit>
	}
 80005ac:	b002      	add	sp, #8
 80005ae:	bd10      	pop	{r4, pc}
 80005b0:	55e63b89 	.word	0x55e63b89
 80005b4:	20000104 	.word	0x20000104

080005b8 <AD9833_SetWaveform>:
	void AD9833_SetWaveform(uint16_t waveform)
	{
 80005b8:	b508      	push	{r3, lr}
	    HAL_SPI_Transmit(&hspi1, (uint8_t*)(AD9833_REG_CMD | waveform), 1, HAL_MAX_DELAY);
 80005ba:	f04f 33ff 	mov.w	r3, #4294967295
 80005be:	2201      	movs	r2, #1
 80005c0:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
 80005c4:	4801      	ldr	r0, [pc, #4]	; (80005cc <AD9833_SetWaveform+0x14>)
 80005c6:	f003 fcbb 	bl	8003f40 <HAL_SPI_Transmit>
	}
 80005ca:	bd08      	pop	{r3, pc}
 80005cc:	20000104 	.word	0x20000104

080005d0 <TPL0102_Write>:
    // Set digipot to 50k ohm value at the start ==> offset 0V
    TPL0102_Write(hi2c, CHANNEL_0, 128);
    TPL0102_Write(hi2c, CHANNEL_1, 128);
}

void TPL0102_Write(I2C_HandleTypeDef *hi2c, uint8_t channel, uint8_t value) {
 80005d0:	b500      	push	{lr}
 80005d2:	b085      	sub	sp, #20
    uint8_t data[2] = {channel, value};
 80005d4:	f88d 100c 	strb.w	r1, [sp, #12]
 80005d8:	f88d 200d 	strb.w	r2, [sp, #13]
    HAL_I2C_Master_Transmit(hi2c, (uint16_t)(TPL0102_ADDR<<1), data, 2, HAL_MAX_DELAY);
 80005dc:	f04f 33ff 	mov.w	r3, #4294967295
 80005e0:	9300      	str	r3, [sp, #0]
 80005e2:	2302      	movs	r3, #2
 80005e4:	aa03      	add	r2, sp, #12
 80005e6:	2150      	movs	r1, #80	; 0x50
 80005e8:	f001 ffe8 	bl	80025bc <HAL_I2C_Master_Transmit>
}
 80005ec:	b005      	add	sp, #20
 80005ee:	f85d fb04 	ldr.w	pc, [sp], #4

080005f2 <TPL0102_Init>:
void TPL0102_Init(I2C_HandleTypeDef *hi2c) {
 80005f2:	b510      	push	{r4, lr}
 80005f4:	4604      	mov	r4, r0
    TPL0102_Write(hi2c, CHANNEL_0, 128);
 80005f6:	2280      	movs	r2, #128	; 0x80
 80005f8:	2100      	movs	r1, #0
 80005fa:	f7ff ffe9 	bl	80005d0 <TPL0102_Write>
    TPL0102_Write(hi2c, CHANNEL_1, 128);
 80005fe:	2280      	movs	r2, #128	; 0x80
 8000600:	2110      	movs	r1, #16
 8000602:	4620      	mov	r0, r4
 8000604:	f7ff ffe4 	bl	80005d0 <TPL0102_Write>
}
 8000608:	bd10      	pop	{r4, pc}
	...

0800060c <DelayInit>:
  DelayUS(20);
}

static void DelayInit(void)
{
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 800060c:	4b0e      	ldr	r3, [pc, #56]	; (8000648 <DelayInit+0x3c>)
 800060e:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
 8000612:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8000616:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 800061a:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
 800061e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8000622:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000626:	f5a3 435d 	sub.w	r3, r3, #56576	; 0xdd00
 800062a:	681a      	ldr	r2, [r3, #0]
 800062c:	f022 0201 	bic.w	r2, r2, #1
 8000630:	601a      	str	r2, [r3, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000632:	681a      	ldr	r2, [r3, #0]
 8000634:	f042 0201 	orr.w	r2, r2, #1
 8000638:	601a      	str	r2, [r3, #0]

  DWT->CYCCNT = 0;
 800063a:	2200      	movs	r2, #0
 800063c:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 800063e:	bf00      	nop
  __ASM volatile ("NOP");
 8000640:	bf00      	nop
  __ASM volatile ("NOP");
 8000642:	bf00      	nop
}
 8000644:	4770      	bx	lr
 8000646:	bf00      	nop
 8000648:	e000ed00 	.word	0xe000ed00

0800064c <DelayUS>:

static void DelayUS(uint32_t us) {
 800064c:	b082      	sub	sp, #8
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 800064e:	4b09      	ldr	r3, [pc, #36]	; (8000674 <DelayUS+0x28>)
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	4a09      	ldr	r2, [pc, #36]	; (8000678 <DelayUS+0x2c>)
 8000654:	fba2 2303 	umull	r2, r3, r2, r3
 8000658:	0c9b      	lsrs	r3, r3, #18
 800065a:	fb03 f000 	mul.w	r0, r3, r0
  uint32_t start = DWT->CYCCNT;
 800065e:	4b07      	ldr	r3, [pc, #28]	; (800067c <DelayUS+0x30>)
 8000660:	685a      	ldr	r2, [r3, #4]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 8000662:	4b06      	ldr	r3, [pc, #24]	; (800067c <DelayUS+0x30>)
 8000664:	685b      	ldr	r3, [r3, #4]
 8000666:	1a9b      	subs	r3, r3, r2
 8000668:	9301      	str	r3, [sp, #4]
  } while(cnt < cycles);
 800066a:	9b01      	ldr	r3, [sp, #4]
 800066c:	4283      	cmp	r3, r0
 800066e:	d3f8      	bcc.n	8000662 <DelayUS+0x16>
}
 8000670:	b002      	add	sp, #8
 8000672:	4770      	bx	lr
 8000674:	20000014 	.word	0x20000014
 8000678:	431bde83 	.word	0x431bde83
 800067c:	e0001000 	.word	0xe0001000

08000680 <ExpanderWrite>:
{
 8000680:	b500      	push	{lr}
 8000682:	b085      	sub	sp, #20
  uint8_t data = _data | dpBacklight;
 8000684:	4b08      	ldr	r3, [pc, #32]	; (80006a8 <ExpanderWrite+0x28>)
 8000686:	781b      	ldrb	r3, [r3, #0]
 8000688:	4318      	orrs	r0, r3
 800068a:	f88d 000f 	strb.w	r0, [sp, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 800068e:	230a      	movs	r3, #10
 8000690:	9300      	str	r3, [sp, #0]
 8000692:	2301      	movs	r3, #1
 8000694:	f10d 020f 	add.w	r2, sp, #15
 8000698:	214e      	movs	r1, #78	; 0x4e
 800069a:	4804      	ldr	r0, [pc, #16]	; (80006ac <ExpanderWrite+0x2c>)
 800069c:	f001 ff8e 	bl	80025bc <HAL_I2C_Master_Transmit>
}
 80006a0:	b005      	add	sp, #20
 80006a2:	f85d fb04 	ldr.w	pc, [sp], #4
 80006a6:	bf00      	nop
 80006a8:	2000003c 	.word	0x2000003c
 80006ac:	200000b0 	.word	0x200000b0

080006b0 <PulseEnable>:
{
 80006b0:	b510      	push	{r4, lr}
 80006b2:	4604      	mov	r4, r0
  ExpanderWrite(_data | ENABLE);
 80006b4:	f040 0004 	orr.w	r0, r0, #4
 80006b8:	f7ff ffe2 	bl	8000680 <ExpanderWrite>
  DelayUS(20);
 80006bc:	2014      	movs	r0, #20
 80006be:	f7ff ffc5 	bl	800064c <DelayUS>
  ExpanderWrite(_data & ~ENABLE);
 80006c2:	f004 00fb 	and.w	r0, r4, #251	; 0xfb
 80006c6:	f7ff ffdb 	bl	8000680 <ExpanderWrite>
  DelayUS(20);
 80006ca:	2014      	movs	r0, #20
 80006cc:	f7ff ffbe 	bl	800064c <DelayUS>
}
 80006d0:	bd10      	pop	{r4, pc}

080006d2 <Write4Bits>:
{
 80006d2:	b510      	push	{r4, lr}
 80006d4:	4604      	mov	r4, r0
  ExpanderWrite(value);
 80006d6:	f7ff ffd3 	bl	8000680 <ExpanderWrite>
  PulseEnable(value);
 80006da:	4620      	mov	r0, r4
 80006dc:	f7ff ffe8 	bl	80006b0 <PulseEnable>
}
 80006e0:	bd10      	pop	{r4, pc}

080006e2 <Send>:
{
 80006e2:	b538      	push	{r3, r4, r5, lr}
 80006e4:	460d      	mov	r5, r1
  uint8_t highnib = value & 0xF0;
 80006e6:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
  uint8_t lownib = (value<<4) & 0xF0;
 80006ea:	0104      	lsls	r4, r0, #4
 80006ec:	b2e4      	uxtb	r4, r4
  Write4Bits((highnib)|mode);
 80006ee:	ea43 0001 	orr.w	r0, r3, r1
 80006f2:	f7ff ffee 	bl	80006d2 <Write4Bits>
  Write4Bits((lownib)|mode);
 80006f6:	ea44 0005 	orr.w	r0, r4, r5
 80006fa:	f7ff ffea 	bl	80006d2 <Write4Bits>
}
 80006fe:	bd38      	pop	{r3, r4, r5, pc}

08000700 <SendCommand>:
{
 8000700:	b508      	push	{r3, lr}
  Send(cmd, 0);
 8000702:	2100      	movs	r1, #0
 8000704:	f7ff ffed 	bl	80006e2 <Send>
}
 8000708:	bd08      	pop	{r3, pc}

0800070a <SendChar>:
{
 800070a:	b508      	push	{r3, lr}
  Send(ch, RS);
 800070c:	2101      	movs	r1, #1
 800070e:	f7ff ffe8 	bl	80006e2 <Send>
}
 8000712:	bd08      	pop	{r3, pc}

08000714 <HD44780_Clear>:
{
 8000714:	b508      	push	{r3, lr}
  SendCommand(LCD_CLEARDISPLAY);
 8000716:	2001      	movs	r0, #1
 8000718:	f7ff fff2 	bl	8000700 <SendCommand>
  DelayUS(2000);
 800071c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000720:	f7ff ff94 	bl	800064c <DelayUS>
}
 8000724:	bd08      	pop	{r3, pc}

08000726 <HD44780_Home>:
{
 8000726:	b508      	push	{r3, lr}
  SendCommand(LCD_RETURNHOME);
 8000728:	2002      	movs	r0, #2
 800072a:	f7ff ffe9 	bl	8000700 <SendCommand>
  DelayUS(2000);
 800072e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000732:	f7ff ff8b 	bl	800064c <DelayUS>
}
 8000736:	bd08      	pop	{r3, pc}

08000738 <HD44780_SetCursor>:
{
 8000738:	b510      	push	{r4, lr}
 800073a:	b084      	sub	sp, #16
 800073c:	4684      	mov	ip, r0
 800073e:	468e      	mov	lr, r1
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 8000740:	4b0c      	ldr	r3, [pc, #48]	; (8000774 <HD44780_SetCursor+0x3c>)
 8000742:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000744:	ac04      	add	r4, sp, #16
 8000746:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 800074a:	4b0b      	ldr	r3, [pc, #44]	; (8000778 <HD44780_SetCursor+0x40>)
 800074c:	781b      	ldrb	r3, [r3, #0]
 800074e:	4573      	cmp	r3, lr
 8000750:	d802      	bhi.n	8000758 <HD44780_SetCursor+0x20>
    row = dpRows-1;
 8000752:	3b01      	subs	r3, #1
 8000754:	fa5f fe83 	uxtb.w	lr, r3
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 8000758:	ab04      	add	r3, sp, #16
 800075a:	eb03 0e8e 	add.w	lr, r3, lr, lsl #2
 800075e:	f85e 0c10 	ldr.w	r0, [lr, #-16]
 8000762:	4460      	add	r0, ip
 8000764:	b240      	sxtb	r0, r0
 8000766:	f060 007f 	orn	r0, r0, #127	; 0x7f
 800076a:	b2c0      	uxtb	r0, r0
 800076c:	f7ff ffc8 	bl	8000700 <SendCommand>
}
 8000770:	b004      	add	sp, #16
 8000772:	bd10      	pop	{r4, pc}
 8000774:	08004c6c 	.word	0x08004c6c
 8000778:	20000040 	.word	0x20000040

0800077c <HD44780_Display>:
{
 800077c:	b508      	push	{r3, lr}
  dpControl |= LCD_DISPLAYON;
 800077e:	4b05      	ldr	r3, [pc, #20]	; (8000794 <HD44780_Display+0x18>)
 8000780:	7818      	ldrb	r0, [r3, #0]
 8000782:	f040 0004 	orr.w	r0, r0, #4
 8000786:	7018      	strb	r0, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 8000788:	f040 0008 	orr.w	r0, r0, #8
 800078c:	f7ff ffb8 	bl	8000700 <SendCommand>
}
 8000790:	bd08      	pop	{r3, pc}
 8000792:	bf00      	nop
 8000794:	2000003d 	.word	0x2000003d

08000798 <HD44780_CreateSpecialChar>:
{
 8000798:	b538      	push	{r3, r4, r5, lr}
 800079a:	460d      	mov	r5, r1
  location &= 0x7;
 800079c:	f000 0007 	and.w	r0, r0, #7
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 80007a0:	00c0      	lsls	r0, r0, #3
 80007a2:	f040 0040 	orr.w	r0, r0, #64	; 0x40
 80007a6:	f7ff ffab 	bl	8000700 <SendCommand>
  for (int i=0; i<8; i++)
 80007aa:	2400      	movs	r4, #0
 80007ac:	e003      	b.n	80007b6 <HD44780_CreateSpecialChar+0x1e>
    SendChar(charmap[i]);
 80007ae:	5d28      	ldrb	r0, [r5, r4]
 80007b0:	f7ff ffab 	bl	800070a <SendChar>
  for (int i=0; i<8; i++)
 80007b4:	3401      	adds	r4, #1
 80007b6:	2c07      	cmp	r4, #7
 80007b8:	ddf9      	ble.n	80007ae <HD44780_CreateSpecialChar+0x16>
}
 80007ba:	bd38      	pop	{r3, r4, r5, pc}

080007bc <HD44780_Init>:
{
 80007bc:	b508      	push	{r3, lr}
  dpRows = rows;
 80007be:	4b2d      	ldr	r3, [pc, #180]	; (8000874 <HD44780_Init+0xb8>)
 80007c0:	7018      	strb	r0, [r3, #0]
  dpBacklight = LCD_BACKLIGHT;
 80007c2:	4b2d      	ldr	r3, [pc, #180]	; (8000878 <HD44780_Init+0xbc>)
 80007c4:	2208      	movs	r2, #8
 80007c6:	701a      	strb	r2, [r3, #0]
  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 80007c8:	4b2c      	ldr	r3, [pc, #176]	; (800087c <HD44780_Init+0xc0>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	701a      	strb	r2, [r3, #0]
  if (dpRows > 1)
 80007ce:	2801      	cmp	r0, #1
 80007d0:	d94b      	bls.n	800086a <HD44780_Init+0xae>
    dpFunction |= LCD_2LINE;
 80007d2:	2208      	movs	r2, #8
 80007d4:	701a      	strb	r2, [r3, #0]
  DelayInit();
 80007d6:	f7ff ff19 	bl	800060c <DelayInit>
  HAL_Delay(50);
 80007da:	2032      	movs	r0, #50	; 0x32
 80007dc:	f000 fd50 	bl	8001280 <HAL_Delay>
  ExpanderWrite(dpBacklight);
 80007e0:	4b25      	ldr	r3, [pc, #148]	; (8000878 <HD44780_Init+0xbc>)
 80007e2:	7818      	ldrb	r0, [r3, #0]
 80007e4:	f7ff ff4c 	bl	8000680 <ExpanderWrite>
  HAL_Delay(1000);
 80007e8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80007ec:	f000 fd48 	bl	8001280 <HAL_Delay>
  Write4Bits(0x03 << 4);
 80007f0:	2030      	movs	r0, #48	; 0x30
 80007f2:	f7ff ff6e 	bl	80006d2 <Write4Bits>
  DelayUS(4500);
 80007f6:	f241 1094 	movw	r0, #4500	; 0x1194
 80007fa:	f7ff ff27 	bl	800064c <DelayUS>
  Write4Bits(0x03 << 4);
 80007fe:	2030      	movs	r0, #48	; 0x30
 8000800:	f7ff ff67 	bl	80006d2 <Write4Bits>
  DelayUS(4500);
 8000804:	f241 1094 	movw	r0, #4500	; 0x1194
 8000808:	f7ff ff20 	bl	800064c <DelayUS>
  Write4Bits(0x03 << 4);
 800080c:	2030      	movs	r0, #48	; 0x30
 800080e:	f7ff ff60 	bl	80006d2 <Write4Bits>
  DelayUS(4500);
 8000812:	f241 1094 	movw	r0, #4500	; 0x1194
 8000816:	f7ff ff19 	bl	800064c <DelayUS>
  Write4Bits(0x02 << 4);
 800081a:	2020      	movs	r0, #32
 800081c:	f7ff ff59 	bl	80006d2 <Write4Bits>
  DelayUS(100);
 8000820:	2064      	movs	r0, #100	; 0x64
 8000822:	f7ff ff13 	bl	800064c <DelayUS>
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 8000826:	4b15      	ldr	r3, [pc, #84]	; (800087c <HD44780_Init+0xc0>)
 8000828:	7818      	ldrb	r0, [r3, #0]
 800082a:	f040 0020 	orr.w	r0, r0, #32
 800082e:	f7ff ff67 	bl	8000700 <SendCommand>
  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8000832:	4b13      	ldr	r3, [pc, #76]	; (8000880 <HD44780_Init+0xc4>)
 8000834:	2204      	movs	r2, #4
 8000836:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 8000838:	f7ff ffa0 	bl	800077c <HD44780_Display>
  HD44780_Clear();
 800083c:	f7ff ff6a 	bl	8000714 <HD44780_Clear>
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8000840:	4b10      	ldr	r3, [pc, #64]	; (8000884 <HD44780_Init+0xc8>)
 8000842:	2202      	movs	r2, #2
 8000844:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 8000846:	2006      	movs	r0, #6
 8000848:	f7ff ff5a 	bl	8000700 <SendCommand>
  DelayUS(4500);
 800084c:	f241 1094 	movw	r0, #4500	; 0x1194
 8000850:	f7ff fefc 	bl	800064c <DelayUS>
  HD44780_CreateSpecialChar(0, special1);
 8000854:	490c      	ldr	r1, [pc, #48]	; (8000888 <HD44780_Init+0xcc>)
 8000856:	2000      	movs	r0, #0
 8000858:	f7ff ff9e 	bl	8000798 <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 800085c:	490b      	ldr	r1, [pc, #44]	; (800088c <HD44780_Init+0xd0>)
 800085e:	2001      	movs	r0, #1
 8000860:	f7ff ff9a 	bl	8000798 <HD44780_CreateSpecialChar>
  HD44780_Home();
 8000864:	f7ff ff5f 	bl	8000726 <HD44780_Home>
}
 8000868:	bd08      	pop	{r3, pc}
    dpFunction |= LCD_5x10DOTS;
 800086a:	4b04      	ldr	r3, [pc, #16]	; (800087c <HD44780_Init+0xc0>)
 800086c:	2204      	movs	r2, #4
 800086e:	701a      	strb	r2, [r3, #0]
 8000870:	e7b1      	b.n	80007d6 <HD44780_Init+0x1a>
 8000872:	bf00      	nop
 8000874:	20000040 	.word	0x20000040
 8000878:	2000003c 	.word	0x2000003c
 800087c:	2000003e 	.word	0x2000003e
 8000880:	2000003d 	.word	0x2000003d
 8000884:	2000003f 	.word	0x2000003f
 8000888:	20000000 	.word	0x20000000
 800088c:	20000008 	.word	0x20000008

08000890 <HD44780_PrintStr>:
{
 8000890:	b510      	push	{r4, lr}
 8000892:	4604      	mov	r4, r0
  while(*c) SendChar(*c++);
 8000894:	e002      	b.n	800089c <HD44780_PrintStr+0xc>
 8000896:	3401      	adds	r4, #1
 8000898:	f7ff ff37 	bl	800070a <SendChar>
 800089c:	7820      	ldrb	r0, [r4, #0]
 800089e:	2800      	cmp	r0, #0
 80008a0:	d1f9      	bne.n	8000896 <HD44780_PrintStr+0x6>
}
 80008a2:	bd10      	pop	{r4, pc}

080008a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008a6:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008a8:	2400      	movs	r4, #0
 80008aa:	9403      	str	r4, [sp, #12]
 80008ac:	9404      	str	r4, [sp, #16]
 80008ae:	9405      	str	r4, [sp, #20]
 80008b0:	9406      	str	r4, [sp, #24]
 80008b2:	9407      	str	r4, [sp, #28]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008b4:	4b23      	ldr	r3, [pc, #140]	; (8000944 <MX_GPIO_Init+0xa0>)
 80008b6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80008b8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80008bc:	64da      	str	r2, [r3, #76]	; 0x4c
 80008be:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80008c0:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80008c4:	9200      	str	r2, [sp, #0]
 80008c6:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008c8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80008ca:	f042 0201 	orr.w	r2, r2, #1
 80008ce:	64da      	str	r2, [r3, #76]	; 0x4c
 80008d0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80008d2:	f002 0201 	and.w	r2, r2, #1
 80008d6:	9201      	str	r2, [sp, #4]
 80008d8:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008da:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80008dc:	f042 0202 	orr.w	r2, r2, #2
 80008e0:	64da      	str	r2, [r3, #76]	; 0x4c
 80008e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008e4:	f003 0302 	and.w	r3, r3, #2
 80008e8:	9302      	str	r3, [sp, #8]
 80008ea:	9b02      	ldr	r3, [sp, #8]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Relay_GPIO_Port, Relay_Pin, GPIO_PIN_RESET);
 80008ec:	4f16      	ldr	r7, [pc, #88]	; (8000948 <MX_GPIO_Init+0xa4>)
 80008ee:	4622      	mov	r2, r4
 80008f0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008f4:	4638      	mov	r0, r7
 80008f6:	f001 fca8 	bl	800224a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 80008fa:	4d14      	ldr	r5, [pc, #80]	; (800094c <MX_GPIO_Init+0xa8>)
 80008fc:	4622      	mov	r2, r4
 80008fe:	2110      	movs	r1, #16
 8000900:	4628      	mov	r0, r5
 8000902:	f001 fca2 	bl	800224a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : button_1_Pin button_2_Pin button_3_Pin button_4_Pin
                           Encoder_SW_Pin */
  GPIO_InitStruct.Pin = button_1_Pin|button_2_Pin|button_3_Pin|button_4_Pin
 8000906:	f648 4306 	movw	r3, #35846	; 0x8c06
 800090a:	9303      	str	r3, [sp, #12]
                          |Encoder_SW_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800090c:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090e:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000910:	a903      	add	r1, sp, #12
 8000912:	4628      	mov	r0, r5
 8000914:	f001 fbae 	bl	8002074 <HAL_GPIO_Init>

  /*Configure GPIO pin : Relay_Pin */
  GPIO_InitStruct.Pin = Relay_Pin;
 8000918:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800091c:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800091e:	2601      	movs	r6, #1
 8000920:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000922:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000924:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(Relay_GPIO_Port, &GPIO_InitStruct);
 8000926:	a903      	add	r1, sp, #12
 8000928:	4638      	mov	r0, r7
 800092a:	f001 fba3 	bl	8002074 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800092e:	2310      	movs	r3, #16
 8000930:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000932:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000934:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000936:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000938:	a903      	add	r1, sp, #12
 800093a:	4628      	mov	r0, r5
 800093c:	f001 fb9a 	bl	8002074 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000940:	b009      	add	sp, #36	; 0x24
 8000942:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000944:	40021000 	.word	0x40021000
 8000948:	42020000 	.word	0x42020000
 800094c:	42020400 	.word	0x42020400

08000950 <HAL_ADC_ConvCpltCallback>:
	{
 8000950:	b508      	push	{r3, lr}
		adc_value = HAL_ADC_GetValue(&hadc1);
 8000952:	4803      	ldr	r0, [pc, #12]	; (8000960 <HAL_ADC_ConvCpltCallback+0x10>)
 8000954:	f000 fd9c 	bl	8001490 <HAL_ADC_GetValue>
 8000958:	b280      	uxth	r0, r0
 800095a:	4b02      	ldr	r3, [pc, #8]	; (8000964 <HAL_ADC_ConvCpltCallback+0x14>)
 800095c:	8018      	strh	r0, [r3, #0]
	}
 800095e:	bd08      	pop	{r3, pc}
 8000960:	20000048 	.word	0x20000048
 8000964:	20000042 	.word	0x20000042

08000968 <adc_voltage>:
		float adc_voltage = (adc_value/4095)*reference;
 8000968:	4b07      	ldr	r3, [pc, #28]	; (8000988 <adc_voltage+0x20>)
 800096a:	fb83 2300 	smull	r2, r3, r3, r0
 800096e:	4403      	add	r3, r0
 8000970:	17c0      	asrs	r0, r0, #31
 8000972:	ebc0 20e3 	rsb	r0, r0, r3, asr #11
 8000976:	ee07 0a90 	vmov	s15, r0
 800097a:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
	}
 800097e:	eef0 7a08 	vmov.f32	s15, #8	; 0x40400000  3.0
 8000982:	ee20 0a27 	vmul.f32	s0, s0, s15
 8000986:	4770      	bx	lr
 8000988:	80080081 	.word	0x80080081

0800098c <ImpChangeState>:
	{
 800098c:	b508      	push	{r3, lr}
		imp_currentstate = 1-imp_currentstate;
 800098e:	4a0b      	ldr	r2, [pc, #44]	; (80009bc <ImpChangeState+0x30>)
 8000990:	7813      	ldrb	r3, [r2, #0]
 8000992:	f1c3 0301 	rsb	r3, r3, #1
 8000996:	b2db      	uxtb	r3, r3
 8000998:	7013      	strb	r3, [r2, #0]
		if (imp_currentstate == 0)
 800099a:	b93b      	cbnz	r3, 80009ac <ImpChangeState+0x20>
					HD44780_SetCursor(11,1);
 800099c:	2101      	movs	r1, #1
 800099e:	200b      	movs	r0, #11
 80009a0:	f7ff feca 	bl	8000738 <HD44780_SetCursor>
					HD44780_PrintStr("M:HighZ");
 80009a4:	4806      	ldr	r0, [pc, #24]	; (80009c0 <ImpChangeState+0x34>)
 80009a6:	f7ff ff73 	bl	8000890 <HD44780_PrintStr>
	}
 80009aa:	bd08      	pop	{r3, pc}
					HD44780_SetCursor(13,1);
 80009ac:	2101      	movs	r1, #1
 80009ae:	200d      	movs	r0, #13
 80009b0:	f7ff fec2 	bl	8000738 <HD44780_SetCursor>
					HD44780_PrintStr("M:50Î©");
 80009b4:	4803      	ldr	r0, [pc, #12]	; (80009c4 <ImpChangeState+0x38>)
 80009b6:	f7ff ff6b 	bl	8000890 <HD44780_PrintStr>
	}
 80009ba:	e7f6      	b.n	80009aa <ImpChangeState+0x1e>
 80009bc:	20000248 	.word	0x20000248
 80009c0:	08004c7c 	.word	0x08004c7c
 80009c4:	08004c84 	.word	0x08004c84

080009c8 <WaveformChangeState>:
	{
 80009c8:	b508      	push	{r3, lr}
		wv_currentstate = (wv_currentstate+1)% 3;
 80009ca:	491a      	ldr	r1, [pc, #104]	; (8000a34 <WaveformChangeState+0x6c>)
 80009cc:	780a      	ldrb	r2, [r1, #0]
 80009ce:	3201      	adds	r2, #1
 80009d0:	4b19      	ldr	r3, [pc, #100]	; (8000a38 <WaveformChangeState+0x70>)
 80009d2:	fb83 0302 	smull	r0, r3, r3, r2
 80009d6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80009da:	1ad3      	subs	r3, r2, r3
 80009dc:	b2db      	uxtb	r3, r3
 80009de:	700b      	strb	r3, [r1, #0]
		switch(wv_currentstate)
 80009e0:	2b01      	cmp	r3, #1
 80009e2:	d00f      	beq.n	8000a04 <WaveformChangeState+0x3c>
 80009e4:	2b02      	cmp	r3, #2
 80009e6:	d019      	beq.n	8000a1c <WaveformChangeState+0x54>
 80009e8:	b103      	cbz	r3, 80009ec <WaveformChangeState+0x24>
	}
 80009ea:	bd08      	pop	{r3, pc}
			AD9833_SetWaveform(AD9833_WAVEFORM_SINE);
 80009ec:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80009f0:	f7ff fde2 	bl	80005b8 <AD9833_SetWaveform>
			HD44780_SetCursor(0,1);
 80009f4:	2101      	movs	r1, #1
 80009f6:	2000      	movs	r0, #0
 80009f8:	f7ff fe9e 	bl	8000738 <HD44780_SetCursor>
			HD44780_PrintStr("SINE");
 80009fc:	480f      	ldr	r0, [pc, #60]	; (8000a3c <WaveformChangeState+0x74>)
 80009fe:	f7ff ff47 	bl	8000890 <HD44780_PrintStr>
			break;
 8000a02:	e7f2      	b.n	80009ea <WaveformChangeState+0x22>
			AD9833_SetWaveform(AD9833_WAVEFORM_TRIANGLE);
 8000a04:	f242 0002 	movw	r0, #8194	; 0x2002
 8000a08:	f7ff fdd6 	bl	80005b8 <AD9833_SetWaveform>
			HD44780_SetCursor(0,1);
 8000a0c:	2101      	movs	r1, #1
 8000a0e:	2000      	movs	r0, #0
 8000a10:	f7ff fe92 	bl	8000738 <HD44780_SetCursor>
			HD44780_PrintStr("TRIANGLE");
 8000a14:	480a      	ldr	r0, [pc, #40]	; (8000a40 <WaveformChangeState+0x78>)
 8000a16:	f7ff ff3b 	bl	8000890 <HD44780_PrintStr>
			break;
 8000a1a:	e7e6      	b.n	80009ea <WaveformChangeState+0x22>
			AD9833_SetWaveform(AD9833_WAVEFORM_SQUARE);
 8000a1c:	f242 0028 	movw	r0, #8232	; 0x2028
 8000a20:	f7ff fdca 	bl	80005b8 <AD9833_SetWaveform>
			HD44780_SetCursor(0,1);
 8000a24:	2101      	movs	r1, #1
 8000a26:	2000      	movs	r0, #0
 8000a28:	f7ff fe86 	bl	8000738 <HD44780_SetCursor>
			HD44780_PrintStr("SQUARE");
 8000a2c:	4805      	ldr	r0, [pc, #20]	; (8000a44 <WaveformChangeState+0x7c>)
 8000a2e:	f7ff ff2f 	bl	8000890 <HD44780_PrintStr>
	}
 8000a32:	e7da      	b.n	80009ea <WaveformChangeState+0x22>
 8000a34:	20000249 	.word	0x20000249
 8000a38:	55555556 	.word	0x55555556
 8000a3c:	08004c8c 	.word	0x08004c8c
 8000a40:	08004c94 	.word	0x08004c94
 8000a44:	08004ca0 	.word	0x08004ca0

08000a48 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a48:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000a4a:	e7fe      	b.n	8000a4a <Error_Handler+0x2>

08000a4c <MX_TIM1_Init>:
{
 8000a4c:	b500      	push	{lr}
 8000a4e:	b08d      	sub	sp, #52	; 0x34
  TIM_Encoder_InitTypeDef sConfig = {0};
 8000a50:	2224      	movs	r2, #36	; 0x24
 8000a52:	2100      	movs	r1, #0
 8000a54:	a803      	add	r0, sp, #12
 8000a56:	f004 f8d0 	bl	8004bfa <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	9300      	str	r3, [sp, #0]
 8000a5e:	9301      	str	r3, [sp, #4]
 8000a60:	9302      	str	r3, [sp, #8]
  htim1.Instance = TIM1;
 8000a62:	4813      	ldr	r0, [pc, #76]	; (8000ab0 <MX_TIM1_Init+0x64>)
 8000a64:	4a13      	ldr	r2, [pc, #76]	; (8000ab4 <MX_TIM1_Init+0x68>)
 8000a66:	6002      	str	r2, [r0, #0]
  htim1.Init.Prescaler = 0;
 8000a68:	6043      	str	r3, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a6a:	6083      	str	r3, [r0, #8]
  htim1.Init.Period = 65535;
 8000a6c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000a70:	60c2      	str	r2, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a72:	6103      	str	r3, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8000a74:	6143      	str	r3, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a76:	6183      	str	r3, [r0, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000a78:	2303      	movs	r3, #3
 8000a7a:	9303      	str	r3, [sp, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8000a7c:	2202      	movs	r2, #2
 8000a7e:	9204      	str	r2, [sp, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000a80:	2301      	movs	r3, #1
 8000a82:	9305      	str	r3, [sp, #20]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8000a84:	9208      	str	r2, [sp, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000a86:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8000a88:	a903      	add	r1, sp, #12
 8000a8a:	f003 fbbf 	bl	800420c <HAL_TIM_Encoder_Init>
 8000a8e:	b958      	cbnz	r0, 8000aa8 <MX_TIM1_Init+0x5c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a90:	2300      	movs	r3, #0
 8000a92:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000a94:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a96:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a98:	4669      	mov	r1, sp
 8000a9a:	4805      	ldr	r0, [pc, #20]	; (8000ab0 <MX_TIM1_Init+0x64>)
 8000a9c:	f003 fc98 	bl	80043d0 <HAL_TIMEx_MasterConfigSynchronization>
 8000aa0:	b920      	cbnz	r0, 8000aac <MX_TIM1_Init+0x60>
}
 8000aa2:	b00d      	add	sp, #52	; 0x34
 8000aa4:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000aa8:	f7ff ffce 	bl	8000a48 <Error_Handler>
    Error_Handler();
 8000aac:	f7ff ffcc 	bl	8000a48 <Error_Handler>
 8000ab0:	20000168 	.word	0x20000168
 8000ab4:	40012c00 	.word	0x40012c00

08000ab8 <MX_I2C1_Init>:
{
 8000ab8:	b508      	push	{r3, lr}
  hi2c1.Instance = I2C1;
 8000aba:	4811      	ldr	r0, [pc, #68]	; (8000b00 <MX_I2C1_Init+0x48>)
 8000abc:	4b11      	ldr	r3, [pc, #68]	; (8000b04 <MX_I2C1_Init+0x4c>)
 8000abe:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x00000E14;
 8000ac0:	f640 6314 	movw	r3, #3604	; 0xe14
 8000ac4:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000aca:	2201      	movs	r2, #1
 8000acc:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ace:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000ad0:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000ad2:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ad4:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ad6:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000ad8:	f001 fd12 	bl	8002500 <HAL_I2C_Init>
 8000adc:	b950      	cbnz	r0, 8000af4 <MX_I2C1_Init+0x3c>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000ade:	2100      	movs	r1, #0
 8000ae0:	4807      	ldr	r0, [pc, #28]	; (8000b00 <MX_I2C1_Init+0x48>)
 8000ae2:	f001 fe29 	bl	8002738 <HAL_I2CEx_ConfigAnalogFilter>
 8000ae6:	b938      	cbnz	r0, 8000af8 <MX_I2C1_Init+0x40>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000ae8:	2100      	movs	r1, #0
 8000aea:	4805      	ldr	r0, [pc, #20]	; (8000b00 <MX_I2C1_Init+0x48>)
 8000aec:	f001 fe52 	bl	8002794 <HAL_I2CEx_ConfigDigitalFilter>
 8000af0:	b920      	cbnz	r0, 8000afc <MX_I2C1_Init+0x44>
}
 8000af2:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000af4:	f7ff ffa8 	bl	8000a48 <Error_Handler>
    Error_Handler();
 8000af8:	f7ff ffa6 	bl	8000a48 <Error_Handler>
    Error_Handler();
 8000afc:	f7ff ffa4 	bl	8000a48 <Error_Handler>
 8000b00:	200000b0 	.word	0x200000b0
 8000b04:	40005400 	.word	0x40005400

08000b08 <MX_UART4_Init>:
{
 8000b08:	b508      	push	{r3, lr}
  huart4.Instance = UART4;
 8000b0a:	4815      	ldr	r0, [pc, #84]	; (8000b60 <MX_UART4_Init+0x58>)
 8000b0c:	4b15      	ldr	r3, [pc, #84]	; (8000b64 <MX_UART4_Init+0x5c>)
 8000b0e:	6003      	str	r3, [r0, #0]
  huart4.Init.BaudRate = 115200;
 8000b10:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000b14:	6043      	str	r3, [r0, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000b16:	2300      	movs	r3, #0
 8000b18:	6083      	str	r3, [r0, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000b1a:	60c3      	str	r3, [r0, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000b1c:	6103      	str	r3, [r0, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000b1e:	220c      	movs	r2, #12
 8000b20:	6142      	str	r2, [r0, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b22:	6183      	str	r3, [r0, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b24:	61c3      	str	r3, [r0, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b26:	6203      	str	r3, [r0, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b28:	6243      	str	r3, [r0, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b2a:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000b2c:	f003 ffa3 	bl	8004a76 <HAL_UART_Init>
 8000b30:	b970      	cbnz	r0, 8000b50 <MX_UART4_Init+0x48>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b32:	2100      	movs	r1, #0
 8000b34:	480a      	ldr	r0, [pc, #40]	; (8000b60 <MX_UART4_Init+0x58>)
 8000b36:	f004 f816 	bl	8004b66 <HAL_UARTEx_SetTxFifoThreshold>
 8000b3a:	b958      	cbnz	r0, 8000b54 <MX_UART4_Init+0x4c>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b3c:	2100      	movs	r1, #0
 8000b3e:	4808      	ldr	r0, [pc, #32]	; (8000b60 <MX_UART4_Init+0x58>)
 8000b40:	f004 f836 	bl	8004bb0 <HAL_UARTEx_SetRxFifoThreshold>
 8000b44:	b940      	cbnz	r0, 8000b58 <MX_UART4_Init+0x50>
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8000b46:	4806      	ldr	r0, [pc, #24]	; (8000b60 <MX_UART4_Init+0x58>)
 8000b48:	f003 ffee 	bl	8004b28 <HAL_UARTEx_DisableFifoMode>
 8000b4c:	b930      	cbnz	r0, 8000b5c <MX_UART4_Init+0x54>
}
 8000b4e:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000b50:	f7ff ff7a 	bl	8000a48 <Error_Handler>
    Error_Handler();
 8000b54:	f7ff ff78 	bl	8000a48 <Error_Handler>
    Error_Handler();
 8000b58:	f7ff ff76 	bl	8000a48 <Error_Handler>
    Error_Handler();
 8000b5c:	f7ff ff74 	bl	8000a48 <Error_Handler>
 8000b60:	200001b4 	.word	0x200001b4
 8000b64:	40004c00 	.word	0x40004c00

08000b68 <MX_SPI1_Init>:
{
 8000b68:	b508      	push	{r3, lr}
  hspi1.Instance = SPI1;
 8000b6a:	4810      	ldr	r0, [pc, #64]	; (8000bac <MX_SPI1_Init+0x44>)
 8000b6c:	4b10      	ldr	r3, [pc, #64]	; (8000bb0 <MX_SPI1_Init+0x48>)
 8000b6e:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b70:	f44f 7382 	mov.w	r3, #260	; 0x104
 8000b74:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000b76:	2300      	movs	r3, #0
 8000b78:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8000b7a:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 8000b7e:	60c2      	str	r2, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000b80:	2202      	movs	r2, #2
 8000b82:	6102      	str	r2, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b84:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000b86:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000b8a:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000b8c:	61c3      	str	r3, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b8e:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b90:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b92:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000b94:	2207      	movs	r2, #7
 8000b96:	62c2      	str	r2, [r0, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000b98:	6303      	str	r3, [r0, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000b9a:	2308      	movs	r3, #8
 8000b9c:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000b9e:	f003 f960 	bl	8003e62 <HAL_SPI_Init>
 8000ba2:	b900      	cbnz	r0, 8000ba6 <MX_SPI1_Init+0x3e>
}
 8000ba4:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000ba6:	f7ff ff4f 	bl	8000a48 <Error_Handler>
 8000baa:	bf00      	nop
 8000bac:	20000104 	.word	0x20000104
 8000bb0:	40013000 	.word	0x40013000

08000bb4 <MX_ADC1_Init>:
{
 8000bb4:	b500      	push	{lr}
 8000bb6:	b08b      	sub	sp, #44	; 0x2c
  ADC_MultiModeTypeDef multimode = {0};
 8000bb8:	2300      	movs	r3, #0
 8000bba:	9307      	str	r3, [sp, #28]
 8000bbc:	9308      	str	r3, [sp, #32]
 8000bbe:	9309      	str	r3, [sp, #36]	; 0x24
  ADC_ChannelConfTypeDef sConfig = {0};
 8000bc0:	9301      	str	r3, [sp, #4]
 8000bc2:	9302      	str	r3, [sp, #8]
 8000bc4:	9303      	str	r3, [sp, #12]
 8000bc6:	9304      	str	r3, [sp, #16]
 8000bc8:	9305      	str	r3, [sp, #20]
 8000bca:	9306      	str	r3, [sp, #24]
  hadc1.Instance = ADC1;
 8000bcc:	481d      	ldr	r0, [pc, #116]	; (8000c44 <MX_ADC1_Init+0x90>)
 8000bce:	4a1e      	ldr	r2, [pc, #120]	; (8000c48 <MX_ADC1_Init+0x94>)
 8000bd0:	6002      	str	r2, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000bd2:	6043      	str	r3, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000bd4:	6083      	str	r3, [r0, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000bd6:	60c3      	str	r3, [r0, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000bd8:	6103      	str	r3, [r0, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000bda:	2204      	movs	r2, #4
 8000bdc:	6142      	str	r2, [r0, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000bde:	7603      	strb	r3, [r0, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000be0:	7642      	strb	r2, [r0, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000be2:	2201      	movs	r2, #1
 8000be4:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000be6:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000bea:	6283      	str	r3, [r0, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000bec:	62c3      	str	r3, [r0, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000bee:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000bf2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000bf6:	6342      	str	r2, [r0, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000bf8:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000bfc:	f000 fb54 	bl	80012a8 <HAL_ADC_Init>
 8000c00:	b9d0      	cbnz	r0, 8000c38 <MX_ADC1_Init+0x84>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000c02:	2300      	movs	r3, #0
 8000c04:	9307      	str	r3, [sp, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000c06:	a907      	add	r1, sp, #28
 8000c08:	480e      	ldr	r0, [pc, #56]	; (8000c44 <MX_ADC1_Init+0x90>)
 8000c0a:	f001 f93b 	bl	8001e84 <HAL_ADCEx_MultiModeConfigChannel>
 8000c0e:	b9a8      	cbnz	r0, 8000c3c <MX_ADC1_Init+0x88>
  sConfig.Channel = ADC_CHANNEL_7;
 8000c10:	4b0e      	ldr	r3, [pc, #56]	; (8000c4c <MX_ADC1_Init+0x98>)
 8000c12:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c14:	2306      	movs	r3, #6
 8000c16:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	9303      	str	r3, [sp, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c1c:	227f      	movs	r2, #127	; 0x7f
 8000c1e:	9204      	str	r2, [sp, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c20:	2204      	movs	r2, #4
 8000c22:	9205      	str	r2, [sp, #20]
  sConfig.Offset = 0;
 8000c24:	9306      	str	r3, [sp, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c26:	eb0d 0102 	add.w	r1, sp, r2
 8000c2a:	4806      	ldr	r0, [pc, #24]	; (8000c44 <MX_ADC1_Init+0x90>)
 8000c2c:	f000 fd84 	bl	8001738 <HAL_ADC_ConfigChannel>
 8000c30:	b930      	cbnz	r0, 8000c40 <MX_ADC1_Init+0x8c>
}
 8000c32:	b00b      	add	sp, #44	; 0x2c
 8000c34:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000c38:	f7ff ff06 	bl	8000a48 <Error_Handler>
    Error_Handler();
 8000c3c:	f7ff ff04 	bl	8000a48 <Error_Handler>
    Error_Handler();
 8000c40:	f7ff ff02 	bl	8000a48 <Error_Handler>
 8000c44:	20000048 	.word	0x20000048
 8000c48:	42028000 	.word	0x42028000
 8000c4c:	1d500080 	.word	0x1d500080

08000c50 <SystemClock_Config>:
{
 8000c50:	b500      	push	{lr}
 8000c52:	b099      	sub	sp, #100	; 0x64
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c54:	2248      	movs	r2, #72	; 0x48
 8000c56:	2100      	movs	r1, #0
 8000c58:	a806      	add	r0, sp, #24
 8000c5a:	f003 ffce 	bl	8004bfa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c5e:	2300      	movs	r3, #0
 8000c60:	9301      	str	r3, [sp, #4]
 8000c62:	9302      	str	r3, [sp, #8]
 8000c64:	9303      	str	r3, [sp, #12]
 8000c66:	9304      	str	r3, [sp, #16]
 8000c68:	9305      	str	r3, [sp, #20]
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2) != HAL_OK)
 8000c6a:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000c6e:	f001 fdd7 	bl	8002820 <HAL_PWREx_ControlVoltageScaling>
 8000c72:	b9d0      	cbnz	r0, 8000caa <SystemClock_Config+0x5a>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000c74:	2310      	movs	r3, #16
 8000c76:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000c78:	2301      	movs	r3, #1
 8000c7a:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000c80:	2260      	movs	r2, #96	; 0x60
 8000c82:	920f      	str	r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000c84:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c86:	a806      	add	r0, sp, #24
 8000c88:	f001 ff1c 	bl	8002ac4 <HAL_RCC_OscConfig>
 8000c8c:	b978      	cbnz	r0, 8000cae <SystemClock_Config+0x5e>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c8e:	230f      	movs	r3, #15
 8000c90:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000c92:	2100      	movs	r1, #0
 8000c94:	9102      	str	r1, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c96:	9103      	str	r1, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c98:	9104      	str	r1, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c9a:	9105      	str	r1, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c9c:	a801      	add	r0, sp, #4
 8000c9e:	f002 faeb 	bl	8003278 <HAL_RCC_ClockConfig>
 8000ca2:	b930      	cbnz	r0, 8000cb2 <SystemClock_Config+0x62>
}
 8000ca4:	b019      	add	sp, #100	; 0x64
 8000ca6:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000caa:	f7ff fecd 	bl	8000a48 <Error_Handler>
    Error_Handler();
 8000cae:	f7ff fecb 	bl	8000a48 <Error_Handler>
    Error_Handler();
 8000cb2:	f7ff fec9 	bl	8000a48 <Error_Handler>
	...

08000cb8 <main>:
{
 8000cb8:	b508      	push	{r3, lr}
  HAL_Init();
 8000cba:	f000 fabd 	bl	8001238 <HAL_Init>
  SystemClock_Config();
 8000cbe:	f7ff ffc7 	bl	8000c50 <SystemClock_Config>
  MX_GPIO_Init();
 8000cc2:	f7ff fdef 	bl	80008a4 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000cc6:	f7ff fec1 	bl	8000a4c <MX_TIM1_Init>
  MX_I2C1_Init();
 8000cca:	f7ff fef5 	bl	8000ab8 <MX_I2C1_Init>
  MX_UART4_Init();
 8000cce:	f7ff ff1b 	bl	8000b08 <MX_UART4_Init>
  MX_SPI1_Init();
 8000cd2:	f7ff ff49 	bl	8000b68 <MX_SPI1_Init>
  MX_ADC1_Init();
 8000cd6:	f7ff ff6d 	bl	8000bb4 <MX_ADC1_Init>
  HD44780_Init(2);
 8000cda:	2002      	movs	r0, #2
 8000cdc:	f7ff fd6e 	bl	80007bc <HD44780_Init>
  HAL_TIM_Encoder_Start_IT(&htim1, TIM_CHANNEL_ALL);
 8000ce0:	213c      	movs	r1, #60	; 0x3c
 8000ce2:	482f      	ldr	r0, [pc, #188]	; (8000da0 <main+0xe8>)
 8000ce4:	f003 faf9 	bl	80042da <HAL_TIM_Encoder_Start_IT>
  HAL_ADC_Start_IT(&hadc1);
 8000ce8:	482e      	ldr	r0, [pc, #184]	; (8000da4 <main+0xec>)
 8000cea:	f000 fffd 	bl	8001ce8 <HAL_ADC_Start_IT>
  AD9833_Init();
 8000cee:	f7ff fc31 	bl	8000554 <AD9833_Init>
  TPL0102_Init(&hi2c1);
 8000cf2:	482d      	ldr	r0, [pc, #180]	; (8000da8 <main+0xf0>)
 8000cf4:	f7ff fc7d 	bl	80005f2 <TPL0102_Init>
 8000cf8:	e031      	b.n	8000d5e <main+0xa6>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_11);
 8000cfa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000cfe:	482b      	ldr	r0, [pc, #172]	; (8000dac <main+0xf4>)
 8000d00:	f001 faa8 	bl	8002254 <HAL_GPIO_TogglePin>
		ImpChangeState();
 8000d04:	f7ff fe42 	bl	800098c <ImpChangeState>
		HAL_Delay(500);
 8000d08:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000d0c:	f000 fab8 	bl	8001280 <HAL_Delay>
 8000d10:	e02c      	b.n	8000d6c <main+0xb4>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8000d12:	2201      	movs	r2, #1
 8000d14:	2110      	movs	r1, #16
 8000d16:	4826      	ldr	r0, [pc, #152]	; (8000db0 <main+0xf8>)
 8000d18:	f001 fa97 	bl	800224a <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 8000d1c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d20:	f000 faae 	bl	8001280 <HAL_Delay>
	AD9833_SetFrequency(1000);
 8000d24:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d28:	f7ff fc20 	bl	800056c <AD9833_SetFrequency>
	if(HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_10)==GPIO_PIN_RESET)
 8000d2c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d30:	481f      	ldr	r0, [pc, #124]	; (8000db0 <main+0xf8>)
 8000d32:	f001 fa83 	bl	800223c <HAL_GPIO_ReadPin>
 8000d36:	b928      	cbnz	r0, 8000d44 <main+0x8c>
		WaveformChangeState();
 8000d38:	f7ff fe46 	bl	80009c8 <WaveformChangeState>
		HAL_Delay(500);
 8000d3c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000d40:	f000 fa9e 	bl	8001280 <HAL_Delay>
	TPL0102_Write(&hi2c1, CHANNEL_0, res0);
 8000d44:	4c18      	ldr	r4, [pc, #96]	; (8000da8 <main+0xf0>)
 8000d46:	4b1b      	ldr	r3, [pc, #108]	; (8000db4 <main+0xfc>)
 8000d48:	781a      	ldrb	r2, [r3, #0]
 8000d4a:	2100      	movs	r1, #0
 8000d4c:	4620      	mov	r0, r4
 8000d4e:	f7ff fc3f 	bl	80005d0 <TPL0102_Write>
	TPL0102_Write(&hi2c1, CHANNEL_1, res1);
 8000d52:	4b19      	ldr	r3, [pc, #100]	; (8000db8 <main+0x100>)
 8000d54:	781a      	ldrb	r2, [r3, #0]
 8000d56:	2110      	movs	r1, #16
 8000d58:	4620      	mov	r0, r4
 8000d5a:	f7ff fc39 	bl	80005d0 <TPL0102_Write>
	if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11)==GPIO_PIN_RESET)
 8000d5e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d62:	4813      	ldr	r0, [pc, #76]	; (8000db0 <main+0xf8>)
 8000d64:	f001 fa6a 	bl	800223c <HAL_GPIO_ReadPin>
 8000d68:	2800      	cmp	r0, #0
 8000d6a:	d0c6      	beq.n	8000cfa <main+0x42>
	battery_voltage = adc_voltage(adc_value);
 8000d6c:	4b13      	ldr	r3, [pc, #76]	; (8000dbc <main+0x104>)
 8000d6e:	8818      	ldrh	r0, [r3, #0]
 8000d70:	b280      	uxth	r0, r0
 8000d72:	f7ff fdf9 	bl	8000968 <adc_voltage>
 8000d76:	4b12      	ldr	r3, [pc, #72]	; (8000dc0 <main+0x108>)
 8000d78:	ed83 0a00 	vstr	s0, [r3]
	if (battery_voltage <= 3.5)
 8000d7c:	eef0 7a0c 	vmov.f32	s15, #12	; 0x40600000  3.5
 8000d80:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8000d84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d88:	d9c3      	bls.n	8000d12 <main+0x5a>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	2110      	movs	r1, #16
 8000d8e:	4808      	ldr	r0, [pc, #32]	; (8000db0 <main+0xf8>)
 8000d90:	f001 fa5b 	bl	800224a <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 8000d94:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d98:	f000 fa72 	bl	8001280 <HAL_Delay>
 8000d9c:	e7c2      	b.n	8000d24 <main+0x6c>
 8000d9e:	bf00      	nop
 8000da0:	20000168 	.word	0x20000168
 8000da4:	20000048 	.word	0x20000048
 8000da8:	200000b0 	.word	0x200000b0
 8000dac:	42020000 	.word	0x42020000
 8000db0:	42020400 	.word	0x42020400
 8000db4:	20000010 	.word	0x20000010
 8000db8:	20000011 	.word	0x20000011
 8000dbc:	20000042 	.word	0x20000042
 8000dc0:	20000044 	.word	0x20000044

08000dc4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000dc4:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dc6:	4b0a      	ldr	r3, [pc, #40]	; (8000df0 <HAL_MspInit+0x2c>)
 8000dc8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000dca:	f042 0201 	orr.w	r2, r2, #1
 8000dce:	661a      	str	r2, [r3, #96]	; 0x60
 8000dd0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000dd2:	f002 0201 	and.w	r2, r2, #1
 8000dd6:	9200      	str	r2, [sp, #0]
 8000dd8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dda:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000ddc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000de0:	659a      	str	r2, [r3, #88]	; 0x58
 8000de2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000de4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000de8:	9301      	str	r3, [sp, #4]
 8000dea:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dec:	b002      	add	sp, #8
 8000dee:	4770      	bx	lr
 8000df0:	40021000 	.word	0x40021000

08000df4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000df4:	b510      	push	{r4, lr}
 8000df6:	b0ac      	sub	sp, #176	; 0xb0
 8000df8:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	9127      	str	r1, [sp, #156]	; 0x9c
 8000dfe:	9128      	str	r1, [sp, #160]	; 0xa0
 8000e00:	9129      	str	r1, [sp, #164]	; 0xa4
 8000e02:	912a      	str	r1, [sp, #168]	; 0xa8
 8000e04:	912b      	str	r1, [sp, #172]	; 0xac
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e06:	2294      	movs	r2, #148	; 0x94
 8000e08:	a802      	add	r0, sp, #8
 8000e0a:	f003 fef6 	bl	8004bfa <memset>
  if(hadc->Instance==ADC1)
 8000e0e:	6822      	ldr	r2, [r4, #0]
 8000e10:	4b22      	ldr	r3, [pc, #136]	; (8000e9c <HAL_ADC_MspInit+0xa8>)
 8000e12:	429a      	cmp	r2, r3
 8000e14:	d001      	beq.n	8000e1a <HAL_ADC_MspInit+0x26>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000e16:	b02c      	add	sp, #176	; 0xb0
 8000e18:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000e1a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000e1e:	9302      	str	r3, [sp, #8]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000e20:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e24:	9322      	str	r3, [sp, #136]	; 0x88
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSAI1SOURCE_MSI;
 8000e26:	2301      	movs	r3, #1
 8000e28:	9303      	str	r3, [sp, #12]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000e2a:	9304      	str	r3, [sp, #16]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8000e2c:	2310      	movs	r3, #16
 8000e2e:	9305      	str	r3, [sp, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000e30:	2307      	movs	r3, #7
 8000e32:	9306      	str	r3, [sp, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000e34:	2302      	movs	r3, #2
 8000e36:	9307      	str	r3, [sp, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000e38:	9308      	str	r3, [sp, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000e3a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000e3e:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e40:	a802      	add	r0, sp, #8
 8000e42:	f002 fc47 	bl	80036d4 <HAL_RCCEx_PeriphCLKConfig>
 8000e46:	bb28      	cbnz	r0, 8000e94 <HAL_ADC_MspInit+0xa0>
    __HAL_RCC_ADC_CLK_ENABLE();
 8000e48:	4b15      	ldr	r3, [pc, #84]	; (8000ea0 <HAL_ADC_MspInit+0xac>)
 8000e4a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000e4c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000e50:	64da      	str	r2, [r3, #76]	; 0x4c
 8000e52:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000e54:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8000e58:	9200      	str	r2, [sp, #0]
 8000e5a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e5c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000e5e:	f042 0201 	orr.w	r2, r2, #1
 8000e62:	64da      	str	r2, [r3, #76]	; 0x4c
 8000e64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e66:	f003 0301 	and.w	r3, r3, #1
 8000e6a:	9301      	str	r3, [sp, #4]
 8000e6c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000e6e:	2304      	movs	r3, #4
 8000e70:	9327      	str	r3, [sp, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e72:	2303      	movs	r3, #3
 8000e74:	9328      	str	r3, [sp, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e76:	2400      	movs	r4, #0
 8000e78:	9429      	str	r4, [sp, #164]	; 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e7a:	a927      	add	r1, sp, #156	; 0x9c
 8000e7c:	4809      	ldr	r0, [pc, #36]	; (8000ea4 <HAL_ADC_MspInit+0xb0>)
 8000e7e:	f001 f8f9 	bl	8002074 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000e82:	4622      	mov	r2, r4
 8000e84:	4621      	mov	r1, r4
 8000e86:	2025      	movs	r0, #37	; 0x25
 8000e88:	f001 f89a 	bl	8001fc0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000e8c:	2025      	movs	r0, #37	; 0x25
 8000e8e:	f001 f8cf 	bl	8002030 <HAL_NVIC_EnableIRQ>
}
 8000e92:	e7c0      	b.n	8000e16 <HAL_ADC_MspInit+0x22>
      Error_Handler();
 8000e94:	f7ff fdd8 	bl	8000a48 <Error_Handler>
 8000e98:	e7d6      	b.n	8000e48 <HAL_ADC_MspInit+0x54>
 8000e9a:	bf00      	nop
 8000e9c:	42028000 	.word	0x42028000
 8000ea0:	40021000 	.word	0x40021000
 8000ea4:	42020000 	.word	0x42020000

08000ea8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ea8:	b510      	push	{r4, lr}
 8000eaa:	b0ac      	sub	sp, #176	; 0xb0
 8000eac:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eae:	2100      	movs	r1, #0
 8000eb0:	9127      	str	r1, [sp, #156]	; 0x9c
 8000eb2:	9128      	str	r1, [sp, #160]	; 0xa0
 8000eb4:	9129      	str	r1, [sp, #164]	; 0xa4
 8000eb6:	912a      	str	r1, [sp, #168]	; 0xa8
 8000eb8:	912b      	str	r1, [sp, #172]	; 0xac
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000eba:	2294      	movs	r2, #148	; 0x94
 8000ebc:	a802      	add	r0, sp, #8
 8000ebe:	f003 fe9c 	bl	8004bfa <memset>
  if(hi2c->Instance==I2C1)
 8000ec2:	6822      	ldr	r2, [r4, #0]
 8000ec4:	4b17      	ldr	r3, [pc, #92]	; (8000f24 <HAL_I2C_MspInit+0x7c>)
 8000ec6:	429a      	cmp	r2, r3
 8000ec8:	d001      	beq.n	8000ece <HAL_I2C_MspInit+0x26>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000eca:	b02c      	add	sp, #176	; 0xb0
 8000ecc:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000ece:	2340      	movs	r3, #64	; 0x40
 8000ed0:	9302      	str	r3, [sp, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ed2:	a802      	add	r0, sp, #8
 8000ed4:	f002 fbfe 	bl	80036d4 <HAL_RCCEx_PeriphCLKConfig>
 8000ed8:	bb08      	cbnz	r0, 8000f1e <HAL_I2C_MspInit+0x76>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eda:	4c13      	ldr	r4, [pc, #76]	; (8000f28 <HAL_I2C_MspInit+0x80>)
 8000edc:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000ede:	f043 0302 	orr.w	r3, r3, #2
 8000ee2:	64e3      	str	r3, [r4, #76]	; 0x4c
 8000ee4:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000ee6:	f003 0302 	and.w	r3, r3, #2
 8000eea:	9300      	str	r3, [sp, #0]
 8000eec:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000eee:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000ef2:	9327      	str	r3, [sp, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ef4:	2312      	movs	r3, #18
 8000ef6:	9328      	str	r3, [sp, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	9329      	str	r3, [sp, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000efc:	932a      	str	r3, [sp, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000efe:	2304      	movs	r3, #4
 8000f00:	932b      	str	r3, [sp, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f02:	a927      	add	r1, sp, #156	; 0x9c
 8000f04:	4809      	ldr	r0, [pc, #36]	; (8000f2c <HAL_I2C_MspInit+0x84>)
 8000f06:	f001 f8b5 	bl	8002074 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f0a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000f0c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000f10:	65a3      	str	r3, [r4, #88]	; 0x58
 8000f12:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000f14:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f18:	9301      	str	r3, [sp, #4]
 8000f1a:	9b01      	ldr	r3, [sp, #4]
}
 8000f1c:	e7d5      	b.n	8000eca <HAL_I2C_MspInit+0x22>
      Error_Handler();
 8000f1e:	f7ff fd93 	bl	8000a48 <Error_Handler>
 8000f22:	e7da      	b.n	8000eda <HAL_I2C_MspInit+0x32>
 8000f24:	40005400 	.word	0x40005400
 8000f28:	40021000 	.word	0x40021000
 8000f2c:	42020400 	.word	0x42020400

08000f30 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000f30:	b500      	push	{lr}
 8000f32:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f34:	2300      	movs	r3, #0
 8000f36:	9303      	str	r3, [sp, #12]
 8000f38:	9304      	str	r3, [sp, #16]
 8000f3a:	9305      	str	r3, [sp, #20]
 8000f3c:	9306      	str	r3, [sp, #24]
 8000f3e:	9307      	str	r3, [sp, #28]
  if(hspi->Instance==SPI1)
 8000f40:	6802      	ldr	r2, [r0, #0]
 8000f42:	4b12      	ldr	r3, [pc, #72]	; (8000f8c <HAL_SPI_MspInit+0x5c>)
 8000f44:	429a      	cmp	r2, r3
 8000f46:	d002      	beq.n	8000f4e <HAL_SPI_MspInit+0x1e>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000f48:	b009      	add	sp, #36	; 0x24
 8000f4a:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000f4e:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 8000f52:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000f54:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000f58:	661a      	str	r2, [r3, #96]	; 0x60
 8000f5a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000f5c:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8000f60:	9201      	str	r2, [sp, #4]
 8000f62:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f64:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000f66:	f042 0201 	orr.w	r2, r2, #1
 8000f6a:	64da      	str	r2, [r3, #76]	; 0x4c
 8000f6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f6e:	f003 0301 	and.w	r3, r3, #1
 8000f72:	9302      	str	r3, [sp, #8]
 8000f74:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 8000f76:	23b0      	movs	r3, #176	; 0xb0
 8000f78:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f7a:	2302      	movs	r3, #2
 8000f7c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000f7e:	2305      	movs	r3, #5
 8000f80:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f82:	a903      	add	r1, sp, #12
 8000f84:	4802      	ldr	r0, [pc, #8]	; (8000f90 <HAL_SPI_MspInit+0x60>)
 8000f86:	f001 f875 	bl	8002074 <HAL_GPIO_Init>
}
 8000f8a:	e7dd      	b.n	8000f48 <HAL_SPI_MspInit+0x18>
 8000f8c:	40013000 	.word	0x40013000
 8000f90:	42020000 	.word	0x42020000

08000f94 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8000f94:	b500      	push	{lr}
 8000f96:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f98:	2300      	movs	r3, #0
 8000f9a:	9303      	str	r3, [sp, #12]
 8000f9c:	9304      	str	r3, [sp, #16]
 8000f9e:	9305      	str	r3, [sp, #20]
 8000fa0:	9306      	str	r3, [sp, #24]
 8000fa2:	9307      	str	r3, [sp, #28]
  if(htim_encoder->Instance==TIM1)
 8000fa4:	6802      	ldr	r2, [r0, #0]
 8000fa6:	4b13      	ldr	r3, [pc, #76]	; (8000ff4 <HAL_TIM_Encoder_MspInit+0x60>)
 8000fa8:	429a      	cmp	r2, r3
 8000faa:	d002      	beq.n	8000fb2 <HAL_TIM_Encoder_MspInit+0x1e>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000fac:	b009      	add	sp, #36	; 0x24
 8000fae:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000fb2:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8000fb6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000fb8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000fbc:	661a      	str	r2, [r3, #96]	; 0x60
 8000fbe:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000fc0:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8000fc4:	9201      	str	r2, [sp, #4]
 8000fc6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fc8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000fca:	f042 0201 	orr.w	r2, r2, #1
 8000fce:	64da      	str	r2, [r3, #76]	; 0x4c
 8000fd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fd2:	f003 0301 	and.w	r3, r3, #1
 8000fd6:	9302      	str	r3, [sp, #8]
 8000fd8:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000fda:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000fde:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fe0:	2302      	movs	r3, #2
 8000fe2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fe8:	a903      	add	r1, sp, #12
 8000fea:	4803      	ldr	r0, [pc, #12]	; (8000ff8 <HAL_TIM_Encoder_MspInit+0x64>)
 8000fec:	f001 f842 	bl	8002074 <HAL_GPIO_Init>
}
 8000ff0:	e7dc      	b.n	8000fac <HAL_TIM_Encoder_MspInit+0x18>
 8000ff2:	bf00      	nop
 8000ff4:	40012c00 	.word	0x40012c00
 8000ff8:	42020000 	.word	0x42020000

08000ffc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ffc:	b510      	push	{r4, lr}
 8000ffe:	b0ac      	sub	sp, #176	; 0xb0
 8001000:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001002:	2100      	movs	r1, #0
 8001004:	9127      	str	r1, [sp, #156]	; 0x9c
 8001006:	9128      	str	r1, [sp, #160]	; 0xa0
 8001008:	9129      	str	r1, [sp, #164]	; 0xa4
 800100a:	912a      	str	r1, [sp, #168]	; 0xa8
 800100c:	912b      	str	r1, [sp, #172]	; 0xac
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800100e:	2294      	movs	r2, #148	; 0x94
 8001010:	a802      	add	r0, sp, #8
 8001012:	f003 fdf2 	bl	8004bfa <memset>
  if(huart->Instance==UART4)
 8001016:	6822      	ldr	r2, [r4, #0]
 8001018:	4b17      	ldr	r3, [pc, #92]	; (8001078 <HAL_UART_MspInit+0x7c>)
 800101a:	429a      	cmp	r2, r3
 800101c:	d001      	beq.n	8001022 <HAL_UART_MspInit+0x26>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 800101e:	b02c      	add	sp, #176	; 0xb0
 8001020:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001022:	2308      	movs	r3, #8
 8001024:	9302      	str	r3, [sp, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001026:	eb0d 0003 	add.w	r0, sp, r3
 800102a:	f002 fb53 	bl	80036d4 <HAL_RCCEx_PeriphCLKConfig>
 800102e:	bb00      	cbnz	r0, 8001072 <HAL_UART_MspInit+0x76>
    __HAL_RCC_UART4_CLK_ENABLE();
 8001030:	4b12      	ldr	r3, [pc, #72]	; (800107c <HAL_UART_MspInit+0x80>)
 8001032:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001034:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001038:	659a      	str	r2, [r3, #88]	; 0x58
 800103a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800103c:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8001040:	9200      	str	r2, [sp, #0]
 8001042:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001044:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001046:	f042 0201 	orr.w	r2, r2, #1
 800104a:	64da      	str	r2, [r3, #76]	; 0x4c
 800104c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800104e:	f003 0301 	and.w	r3, r3, #1
 8001052:	9301      	str	r3, [sp, #4]
 8001054:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001056:	2303      	movs	r3, #3
 8001058:	9327      	str	r3, [sp, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800105a:	2302      	movs	r3, #2
 800105c:	9328      	str	r3, [sp, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105e:	2300      	movs	r3, #0
 8001060:	9329      	str	r3, [sp, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001062:	932a      	str	r3, [sp, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001064:	2308      	movs	r3, #8
 8001066:	932b      	str	r3, [sp, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001068:	a927      	add	r1, sp, #156	; 0x9c
 800106a:	4805      	ldr	r0, [pc, #20]	; (8001080 <HAL_UART_MspInit+0x84>)
 800106c:	f001 f802 	bl	8002074 <HAL_GPIO_Init>
}
 8001070:	e7d5      	b.n	800101e <HAL_UART_MspInit+0x22>
      Error_Handler();
 8001072:	f7ff fce9 	bl	8000a48 <Error_Handler>
 8001076:	e7db      	b.n	8001030 <HAL_UART_MspInit+0x34>
 8001078:	40004c00 	.word	0x40004c00
 800107c:	40021000 	.word	0x40021000
 8001080:	42020000 	.word	0x42020000

08001084 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001084:	e7fe      	b.n	8001084 <NMI_Handler>

08001086 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001086:	e7fe      	b.n	8001086 <HardFault_Handler>

08001088 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001088:	e7fe      	b.n	8001088 <MemManage_Handler>

0800108a <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800108a:	e7fe      	b.n	800108a <BusFault_Handler>

0800108c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800108c:	e7fe      	b.n	800108c <UsageFault_Handler>

0800108e <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800108e:	4770      	bx	lr

08001090 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001090:	4770      	bx	lr

08001092 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001092:	4770      	bx	lr

08001094 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001094:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001096:	f000 f8e1 	bl	800125c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800109a:	bd08      	pop	{r3, pc}

0800109c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 800109c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800109e:	4802      	ldr	r0, [pc, #8]	; (80010a8 <ADC1_2_IRQHandler+0xc>)
 80010a0:	f000 f9fc 	bl	800149c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80010a4:	bd08      	pop	{r3, pc}
 80010a6:	bf00      	nop
 80010a8:	20000048 	.word	0x20000048

080010ac <SystemInit>:
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80010ac:	4a03      	ldr	r2, [pc, #12]	; (80010bc <SystemInit+0x10>)
 80010ae:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80010b2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80010b6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80010ba:	4770      	bx	lr
 80010bc:	e000ed00 	.word	0xe000ed00

080010c0 <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
  uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 80010c0:	4b2f      	ldr	r3, [pc, #188]	; (8001180 <SystemCoreClockUpdate+0xc0>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f013 0f08 	tst.w	r3, #8
 80010c8:	d116      	bne.n	80010f8 <SystemCoreClockUpdate+0x38>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 80010ca:	4b2d      	ldr	r3, [pc, #180]	; (8001180 <SystemCoreClockUpdate+0xc0>)
 80010cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80010d0:	f3c3 2303 	ubfx	r3, r3, #8, #4
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 80010d4:	4a2b      	ldr	r2, [pc, #172]	; (8001184 <SystemCoreClockUpdate+0xc4>)
 80010d6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80010da:	4b29      	ldr	r3, [pc, #164]	; (8001180 <SystemCoreClockUpdate+0xc0>)
 80010dc:	689b      	ldr	r3, [r3, #8]
 80010de:	f003 030c 	and.w	r3, r3, #12
 80010e2:	2b0c      	cmp	r3, #12
 80010e4:	d848      	bhi.n	8001178 <SystemCoreClockUpdate+0xb8>
 80010e6:	e8df f003 	tbb	[pc, r3]
 80010ea:	470c      	.short	0x470c
 80010ec:	470f4747 	.word	0x470f4747
 80010f0:	47134747 	.word	0x47134747
 80010f4:	4747      	.short	0x4747
 80010f6:	17          	.byte	0x17
 80010f7:	00          	.byte	0x00
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 80010f8:	4b21      	ldr	r3, [pc, #132]	; (8001180 <SystemCoreClockUpdate+0xc0>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001100:	e7e8      	b.n	80010d4 <SystemCoreClockUpdate+0x14>
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 8001102:	4b21      	ldr	r3, [pc, #132]	; (8001188 <SystemCoreClockUpdate+0xc8>)
 8001104:	601a      	str	r2, [r3, #0]
      break;
 8001106:	e028      	b.n	800115a <SystemCoreClockUpdate+0x9a>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8001108:	4b1f      	ldr	r3, [pc, #124]	; (8001188 <SystemCoreClockUpdate+0xc8>)
 800110a:	4a20      	ldr	r2, [pc, #128]	; (800118c <SystemCoreClockUpdate+0xcc>)
 800110c:	601a      	str	r2, [r3, #0]
      break;
 800110e:	e024      	b.n	800115a <SystemCoreClockUpdate+0x9a>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8001110:	4b1d      	ldr	r3, [pc, #116]	; (8001188 <SystemCoreClockUpdate+0xc8>)
 8001112:	4a1e      	ldr	r2, [pc, #120]	; (800118c <SystemCoreClockUpdate+0xcc>)
 8001114:	601a      	str	r2, [r3, #0]
      break;
 8001116:	e020      	b.n	800115a <SystemCoreClockUpdate+0x9a>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001118:	4b19      	ldr	r3, [pc, #100]	; (8001180 <SystemCoreClockUpdate+0xc0>)
 800111a:	68d9      	ldr	r1, [r3, #12]
 800111c:	f001 0103 	and.w	r1, r1, #3
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 8001120:	68db      	ldr	r3, [r3, #12]
 8001122:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001126:	3301      	adds	r3, #1

      switch (pllsource)
 8001128:	2902      	cmp	r1, #2
 800112a:	d004      	beq.n	8001136 <SystemCoreClockUpdate+0x76>
 800112c:	2903      	cmp	r1, #3
 800112e:	d01f      	beq.n	8001170 <SystemCoreClockUpdate+0xb0>
        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
          break;

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 8001130:	fbb2 f2f3 	udiv	r2, r2, r3
          break;
 8001134:	e002      	b.n	800113c <SystemCoreClockUpdate+0x7c>
          pllvco = (HSI_VALUE / pllm);
 8001136:	4a15      	ldr	r2, [pc, #84]	; (800118c <SystemCoreClockUpdate+0xcc>)
 8001138:	fbb2 f2f3 	udiv	r2, r2, r3
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 800113c:	4910      	ldr	r1, [pc, #64]	; (8001180 <SystemCoreClockUpdate+0xc0>)
 800113e:	68cb      	ldr	r3, [r1, #12]
 8001140:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8001144:	fb02 f303 	mul.w	r3, r2, r3
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 8001148:	68ca      	ldr	r2, [r1, #12]
 800114a:	f3c2 6241 	ubfx	r2, r2, #25, #2
 800114e:	3201      	adds	r2, #1
 8001150:	0052      	lsls	r2, r2, #1
      SystemCoreClock = pllvco/pllr;
 8001152:	fbb3 f3f2 	udiv	r3, r3, r2
 8001156:	4a0c      	ldr	r2, [pc, #48]	; (8001188 <SystemCoreClockUpdate+0xc8>)
 8001158:	6013      	str	r3, [r2, #0]
      SystemCoreClock = msirange;
      break;
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 800115a:	4b09      	ldr	r3, [pc, #36]	; (8001180 <SystemCoreClockUpdate+0xc0>)
 800115c:	689b      	ldr	r3, [r3, #8]
 800115e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001162:	4a0b      	ldr	r2, [pc, #44]	; (8001190 <SystemCoreClockUpdate+0xd0>)
 8001164:	5cd1      	ldrb	r1, [r2, r3]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8001166:	4a08      	ldr	r2, [pc, #32]	; (8001188 <SystemCoreClockUpdate+0xc8>)
 8001168:	6813      	ldr	r3, [r2, #0]
 800116a:	40cb      	lsrs	r3, r1
 800116c:	6013      	str	r3, [r2, #0]
}
 800116e:	4770      	bx	lr
          pllvco = (HSE_VALUE / pllm);
 8001170:	4a06      	ldr	r2, [pc, #24]	; (800118c <SystemCoreClockUpdate+0xcc>)
 8001172:	fbb2 f2f3 	udiv	r2, r2, r3
          break;
 8001176:	e7e1      	b.n	800113c <SystemCoreClockUpdate+0x7c>
      SystemCoreClock = msirange;
 8001178:	4b03      	ldr	r3, [pc, #12]	; (8001188 <SystemCoreClockUpdate+0xc8>)
 800117a:	601a      	str	r2, [r3, #0]
      break;
 800117c:	e7ed      	b.n	800115a <SystemCoreClockUpdate+0x9a>
 800117e:	bf00      	nop
 8001180:	40021000 	.word	0x40021000
 8001184:	08004cc0 	.word	0x08004cc0
 8001188:	20000014 	.word	0x20000014
 800118c:	00f42400 	.word	0x00f42400
 8001190:	08004ca8 	.word	0x08004ca8

08001194 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8001194:	f8df d034 	ldr.w	sp, [pc, #52]	; 80011cc <LoopForever+0x2>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001198:	f7ff ff88 	bl	80010ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800119c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800119e:	e003      	b.n	80011a8 <LoopCopyDataInit>

080011a0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80011a0:	4b0b      	ldr	r3, [pc, #44]	; (80011d0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80011a2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80011a4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80011a6:	3104      	adds	r1, #4

080011a8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80011a8:	480a      	ldr	r0, [pc, #40]	; (80011d4 <LoopForever+0xa>)
	ldr	r3, =_edata
 80011aa:	4b0b      	ldr	r3, [pc, #44]	; (80011d8 <LoopForever+0xe>)
	adds	r2, r0, r1
 80011ac:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80011ae:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80011b0:	d3f6      	bcc.n	80011a0 <CopyDataInit>
	ldr	r2, =_sbss
 80011b2:	4a0a      	ldr	r2, [pc, #40]	; (80011dc <LoopForever+0x12>)
	b	LoopFillZerobss
 80011b4:	e002      	b.n	80011bc <LoopFillZerobss>

080011b6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80011b6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80011b8:	f842 3b04 	str.w	r3, [r2], #4

080011bc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80011bc:	4b08      	ldr	r3, [pc, #32]	; (80011e0 <LoopForever+0x16>)
	cmp	r2, r3
 80011be:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80011c0:	d3f9      	bcc.n	80011b6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80011c2:	f003 fd23 	bl	8004c0c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80011c6:	f7ff fd77 	bl	8000cb8 <main>

080011ca <LoopForever>:

LoopForever:
    b LoopForever
 80011ca:	e7fe      	b.n	80011ca <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 80011cc:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 80011d0:	08004d38 	.word	0x08004d38
	ldr	r0, =_sdata
 80011d4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80011d8:	20000020 	.word	0x20000020
	ldr	r2, =_sbss
 80011dc:	20000020 	.word	0x20000020
	ldr	r3, = _ebss
 80011e0:	20000250 	.word	0x20000250

080011e4 <AES_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80011e4:	e7fe      	b.n	80011e4 <AES_IRQHandler>
	...

080011e8 <HAL_InitTick>:
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80011e8:	4b10      	ldr	r3, [pc, #64]	; (800122c <HAL_InitTick+0x44>)
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	b90b      	cbnz	r3, 80011f2 <HAL_InitTick+0xa>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 80011ee:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 80011f0:	4770      	bx	lr
{
 80011f2:	b510      	push	{r4, lr}
 80011f4:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80011f6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80011fe:	4a0c      	ldr	r2, [pc, #48]	; (8001230 <HAL_InitTick+0x48>)
 8001200:	6810      	ldr	r0, [r2, #0]
 8001202:	fbb0 f0f3 	udiv	r0, r0, r3
 8001206:	f000 ff21 	bl	800204c <HAL_SYSTICK_Config>
 800120a:	b968      	cbnz	r0, 8001228 <HAL_InitTick+0x40>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800120c:	2c07      	cmp	r4, #7
 800120e:	d901      	bls.n	8001214 <HAL_InitTick+0x2c>
        status = HAL_ERROR;
 8001210:	2001      	movs	r0, #1
 8001212:	e00a      	b.n	800122a <HAL_InitTick+0x42>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001214:	2200      	movs	r2, #0
 8001216:	4621      	mov	r1, r4
 8001218:	f04f 30ff 	mov.w	r0, #4294967295
 800121c:	f000 fed0 	bl	8001fc0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001220:	4b04      	ldr	r3, [pc, #16]	; (8001234 <HAL_InitTick+0x4c>)
 8001222:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 8001224:	2000      	movs	r0, #0
 8001226:	e000      	b.n	800122a <HAL_InitTick+0x42>
      status = HAL_ERROR;
 8001228:	2001      	movs	r0, #1
}
 800122a:	bd10      	pop	{r4, pc}
 800122c:	20000018 	.word	0x20000018
 8001230:	20000014 	.word	0x20000014
 8001234:	2000001c 	.word	0x2000001c

08001238 <HAL_Init>:
{
 8001238:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 800123a:	2004      	movs	r0, #4
 800123c:	f000 feae 	bl	8001f9c <HAL_NVIC_SetPriorityGrouping>
  SystemCoreClockUpdate();
 8001240:	f7ff ff3e 	bl	80010c0 <SystemCoreClockUpdate>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001244:	2007      	movs	r0, #7
 8001246:	f7ff ffcf 	bl	80011e8 <HAL_InitTick>
 800124a:	b110      	cbz	r0, 8001252 <HAL_Init+0x1a>
    status = HAL_ERROR;
 800124c:	2401      	movs	r4, #1
}
 800124e:	4620      	mov	r0, r4
 8001250:	bd10      	pop	{r4, pc}
 8001252:	4604      	mov	r4, r0
    HAL_MspInit();
 8001254:	f7ff fdb6 	bl	8000dc4 <HAL_MspInit>
 8001258:	e7f9      	b.n	800124e <HAL_Init+0x16>
	...

0800125c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 800125c:	4b03      	ldr	r3, [pc, #12]	; (800126c <HAL_IncTick+0x10>)
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	4a03      	ldr	r2, [pc, #12]	; (8001270 <HAL_IncTick+0x14>)
 8001262:	6811      	ldr	r1, [r2, #0]
 8001264:	440b      	add	r3, r1
 8001266:	6013      	str	r3, [r2, #0]
}
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	20000018 	.word	0x20000018
 8001270:	2000024c 	.word	0x2000024c

08001274 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001274:	4b01      	ldr	r3, [pc, #4]	; (800127c <HAL_GetTick+0x8>)
 8001276:	6818      	ldr	r0, [r3, #0]
}
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop
 800127c:	2000024c 	.word	0x2000024c

08001280 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001280:	b538      	push	{r3, r4, r5, lr}
 8001282:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001284:	f7ff fff6 	bl	8001274 <HAL_GetTick>
 8001288:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800128a:	f1b4 3fff 	cmp.w	r4, #4294967295
 800128e:	d002      	beq.n	8001296 <HAL_Delay+0x16>
  {
    wait += (uint32_t)uwTickFreq;
 8001290:	4b04      	ldr	r3, [pc, #16]	; (80012a4 <HAL_Delay+0x24>)
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001296:	f7ff ffed 	bl	8001274 <HAL_GetTick>
 800129a:	1b40      	subs	r0, r0, r5
 800129c:	42a0      	cmp	r0, r4
 800129e:	d3fa      	bcc.n	8001296 <HAL_Delay+0x16>
  {
  }
}
 80012a0:	bd38      	pop	{r3, r4, r5, pc}
 80012a2:	bf00      	nop
 80012a4:	20000018 	.word	0x20000018

080012a8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80012a8:	b530      	push	{r4, r5, lr}
 80012aa:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80012ac:	2300      	movs	r3, #0
 80012ae:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 80012b0:	2800      	cmp	r0, #0
 80012b2:	f000 80df 	beq.w	8001474 <HAL_ADC_Init+0x1cc>
 80012b6:	4604      	mov	r4, r0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80012b8:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80012ba:	b313      	cbz	r3, 8001302 <HAL_ADC_Init+0x5a>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80012bc:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80012be:	689a      	ldr	r2, [r3, #8]
 80012c0:	f012 5f00 	tst.w	r2, #536870912	; 0x20000000
 80012c4:	d005      	beq.n	80012d2 <HAL_ADC_Init+0x2a>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80012c6:	689a      	ldr	r2, [r3, #8]
 80012c8:	f022 4220 	bic.w	r2, r2, #2684354560	; 0xa0000000
 80012cc:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80012d0:	609a      	str	r2, [r3, #8]
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80012d2:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80012d4:	6893      	ldr	r3, [r2, #8]
 80012d6:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80012da:	d11f      	bne.n	800131c <HAL_ADC_Init+0x74>
  MODIFY_REG(ADCx->CR,
 80012dc:	6893      	ldr	r3, [r2, #8]
 80012de:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80012e2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80012e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012ea:	6093      	str	r3, [r2, #8]
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80012ec:	4b62      	ldr	r3, [pc, #392]	; (8001478 <HAL_ADC_Init+0x1d0>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	099b      	lsrs	r3, r3, #6
 80012f2:	4a62      	ldr	r2, [pc, #392]	; (800147c <HAL_ADC_Init+0x1d4>)
 80012f4:	fba2 2303 	umull	r2, r3, r2, r3
 80012f8:	099b      	lsrs	r3, r3, #6
 80012fa:	3301      	adds	r3, #1
 80012fc:	005b      	lsls	r3, r3, #1
 80012fe:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8001300:	e009      	b.n	8001316 <HAL_ADC_Init+0x6e>
    HAL_ADC_MspInit(hadc);
 8001302:	f7ff fd77 	bl	8000df4 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8001306:	2300      	movs	r3, #0
 8001308:	65e3      	str	r3, [r4, #92]	; 0x5c
    hadc->Lock = HAL_UNLOCKED;
 800130a:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
 800130e:	e7d5      	b.n	80012bc <HAL_ADC_Init+0x14>
    {
      wait_loop_index--;
 8001310:	9b01      	ldr	r3, [sp, #4]
 8001312:	3b01      	subs	r3, #1
 8001314:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8001316:	9b01      	ldr	r3, [sp, #4]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d1f9      	bne.n	8001310 <HAL_ADC_Init+0x68>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800131c:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800131e:	6893      	ldr	r3, [r2, #8]
 8001320:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001324:	d17d      	bne.n	8001422 <HAL_ADC_Init+0x17a>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001326:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001328:	f043 0310 	orr.w	r3, r3, #16
 800132c:	65a3      	str	r3, [r4, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800132e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001330:	f043 0301 	orr.w	r3, r3, #1
 8001334:	65e3      	str	r3, [r4, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8001336:	2001      	movs	r0, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001338:	6893      	ldr	r3, [r2, #8]
 800133a:	f013 0304 	ands.w	r3, r3, #4
 800133e:	d000      	beq.n	8001342 <HAL_ADC_Init+0x9a>
 8001340:	2301      	movs	r3, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001342:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8001344:	f011 0f10 	tst.w	r1, #16
 8001348:	f040 808d 	bne.w	8001466 <HAL_ADC_Init+0x1be>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800134c:	2b00      	cmp	r3, #0
 800134e:	f040 808a 	bne.w	8001466 <HAL_ADC_Init+0x1be>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001352:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001354:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001358:	f043 0302 	orr.w	r3, r3, #2
 800135c:	65a3      	str	r3, [r4, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800135e:	6893      	ldr	r3, [r2, #8]
 8001360:	f013 0f01 	tst.w	r3, #1
 8001364:	d114      	bne.n	8001390 <HAL_ADC_Init+0xe8>
 8001366:	4b46      	ldr	r3, [pc, #280]	; (8001480 <HAL_ADC_Init+0x1d8>)
 8001368:	689a      	ldr	r2, [r3, #8]
 800136a:	f012 0201 	ands.w	r2, r2, #1
 800136e:	d000      	beq.n	8001372 <HAL_ADC_Init+0xca>
 8001370:	2201      	movs	r2, #1
 8001372:	4b44      	ldr	r3, [pc, #272]	; (8001484 <HAL_ADC_Init+0x1dc>)
 8001374:	689b      	ldr	r3, [r3, #8]
 8001376:	f013 0301 	ands.w	r3, r3, #1
 800137a:	d000      	beq.n	800137e <HAL_ADC_Init+0xd6>
 800137c:	2301      	movs	r3, #1
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800137e:	4313      	orrs	r3, r2
 8001380:	d106      	bne.n	8001390 <HAL_ADC_Init+0xe8>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001382:	6863      	ldr	r3, [r4, #4]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001384:	4940      	ldr	r1, [pc, #256]	; (8001488 <HAL_ADC_Init+0x1e0>)
 8001386:	688a      	ldr	r2, [r1, #8]
 8001388:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 800138c:	4313      	orrs	r3, r2
 800138e:	608b      	str	r3, [r1, #8]
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001390:	7e62      	ldrb	r2, [r4, #25]
                 hadc->Init.Overrun                                                     |
 8001392:	6b63      	ldr	r3, [r4, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001394:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
                 hadc->Init.DataAlign                                                   |
 8001398:	68e2      	ldr	r2, [r4, #12]
                 hadc->Init.Overrun                                                     |
 800139a:	4313      	orrs	r3, r2
                 hadc->Init.Resolution                                                  |
 800139c:	68a2      	ldr	r2, [r4, #8]
                 hadc->Init.DataAlign                                                   |
 800139e:	4313      	orrs	r3, r2
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80013a0:	f894 2020 	ldrb.w	r2, [r4, #32]
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80013a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80013a8:	2a01      	cmp	r2, #1
 80013aa:	d03c      	beq.n	8001426 <HAL_ADC_Init+0x17e>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80013ac:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80013ae:	b122      	cbz	r2, 80013ba <HAL_ADC_Init+0x112>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80013b0:	f402 7270 	and.w	r2, r2, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80013b4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80013b6:	430a      	orrs	r2, r1
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80013b8:	4313      	orrs	r3, r2
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80013ba:	6821      	ldr	r1, [r4, #0]
 80013bc:	68cd      	ldr	r5, [r1, #12]
 80013be:	4a33      	ldr	r2, [pc, #204]	; (800148c <HAL_ADC_Init+0x1e4>)
 80013c0:	402a      	ands	r2, r5
 80013c2:	431a      	orrs	r2, r3
 80013c4:	60ca      	str	r2, [r1, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80013c6:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80013c8:	6893      	ldr	r3, [r2, #8]
 80013ca:	f013 0308 	ands.w	r3, r3, #8
 80013ce:	d000      	beq.n	80013d2 <HAL_ADC_Init+0x12a>
 80013d0:	2301      	movs	r3, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80013d2:	b9bb      	cbnz	r3, 8001404 <HAL_ADC_Init+0x15c>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80013d4:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80013d6:	7e21      	ldrb	r1, [r4, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80013d8:	ea43 3381 	orr.w	r3, r3, r1, lsl #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80013dc:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80013e0:	ea43 0141 	orr.w	r1, r3, r1, lsl #1

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80013e4:	68d3      	ldr	r3, [r2, #12]
 80013e6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80013ea:	f023 0306 	bic.w	r3, r3, #6
 80013ee:	430b      	orrs	r3, r1
 80013f0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80013f2:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 80013f6:	2b01      	cmp	r3, #1
 80013f8:	d01a      	beq.n	8001430 <HAL_ADC_Init+0x188>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80013fa:	6822      	ldr	r2, [r4, #0]
 80013fc:	6913      	ldr	r3, [r2, #16]
 80013fe:	f023 0301 	bic.w	r3, r3, #1
 8001402:	6113      	str	r3, [r2, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001404:	6923      	ldr	r3, [r4, #16]
 8001406:	2b01      	cmp	r3, #1
 8001408:	d024      	beq.n	8001454 <HAL_ADC_Init+0x1ac>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800140a:	6822      	ldr	r2, [r4, #0]
 800140c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800140e:	f023 030f 	bic.w	r3, r3, #15
 8001412:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001414:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001416:	f023 0303 	bic.w	r3, r3, #3
 800141a:	f043 0301 	orr.w	r3, r3, #1
 800141e:	65a3      	str	r3, [r4, #88]	; 0x58
 8001420:	e026      	b.n	8001470 <HAL_ADC_Init+0x1c8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001422:	2000      	movs	r0, #0
 8001424:	e788      	b.n	8001338 <HAL_ADC_Init+0x90>
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001426:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001428:	3a01      	subs	r2, #1
 800142a:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 800142e:	e7bd      	b.n	80013ac <HAL_ADC_Init+0x104>
        MODIFY_REG(hadc->Instance->CFGR2,
 8001430:	6821      	ldr	r1, [r4, #0]
 8001432:	690b      	ldr	r3, [r1, #16]
 8001434:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001438:	f023 0304 	bic.w	r3, r3, #4
 800143c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800143e:	6c25      	ldr	r5, [r4, #64]	; 0x40
 8001440:	432a      	orrs	r2, r5
 8001442:	6c65      	ldr	r5, [r4, #68]	; 0x44
 8001444:	432a      	orrs	r2, r5
 8001446:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8001448:	432a      	orrs	r2, r5
 800144a:	4313      	orrs	r3, r2
 800144c:	f043 0301 	orr.w	r3, r3, #1
 8001450:	610b      	str	r3, [r1, #16]
 8001452:	e7d7      	b.n	8001404 <HAL_ADC_Init+0x15c>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001454:	6821      	ldr	r1, [r4, #0]
 8001456:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8001458:	f023 030f 	bic.w	r3, r3, #15
 800145c:	69e2      	ldr	r2, [r4, #28]
 800145e:	3a01      	subs	r2, #1
 8001460:	4313      	orrs	r3, r2
 8001462:	630b      	str	r3, [r1, #48]	; 0x30
 8001464:	e7d6      	b.n	8001414 <HAL_ADC_Init+0x16c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001466:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001468:	f043 0310 	orr.w	r3, r3, #16
 800146c:	65a3      	str	r3, [r4, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800146e:	2001      	movs	r0, #1
  }

  /* Return function status */
  return tmp_hal_status;
}
 8001470:	b003      	add	sp, #12
 8001472:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8001474:	2001      	movs	r0, #1
 8001476:	e7fb      	b.n	8001470 <HAL_ADC_Init+0x1c8>
 8001478:	20000014 	.word	0x20000014
 800147c:	053e2d63 	.word	0x053e2d63
 8001480:	42028000 	.word	0x42028000
 8001484:	42028100 	.word	0x42028100
 8001488:	42028300 	.word	0x42028300
 800148c:	fff0c007 	.word	0xfff0c007

08001490 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001490:	6803      	ldr	r3, [r0, #0]
 8001492:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 8001494:	4770      	bx	lr

08001496 <HAL_ADC_LevelOutOfWindowCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001496:	4770      	bx	lr

08001498 <HAL_ADC_ErrorCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001498:	4770      	bx	lr
	...

0800149c <HAL_ADC_IRQHandler>:
{
 800149c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800149e:	4604      	mov	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 80014a0:	6803      	ldr	r3, [r0, #0]
 80014a2:	681f      	ldr	r7, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 80014a4:	685d      	ldr	r5, [r3, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80014a6:	4b9a      	ldr	r3, [pc, #616]	; (8001710 <HAL_ADC_IRQHandler+0x274>)
 80014a8:	689e      	ldr	r6, [r3, #8]
 80014aa:	f006 061f 	and.w	r6, r6, #31
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80014ae:	f017 0f02 	tst.w	r7, #2
 80014b2:	d010      	beq.n	80014d6 <HAL_ADC_IRQHandler+0x3a>
 80014b4:	f015 0f02 	tst.w	r5, #2
 80014b8:	d00d      	beq.n	80014d6 <HAL_ADC_IRQHandler+0x3a>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80014ba:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80014bc:	f013 0f10 	tst.w	r3, #16
 80014c0:	d103      	bne.n	80014ca <HAL_ADC_IRQHandler+0x2e>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80014c2:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80014c4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80014c8:	6583      	str	r3, [r0, #88]	; 0x58
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80014ca:	4620      	mov	r0, r4
 80014cc:	f000 fcd8 	bl	8001e80 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80014d0:	6823      	ldr	r3, [r4, #0]
 80014d2:	2202      	movs	r2, #2
 80014d4:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80014d6:	f017 0f04 	tst.w	r7, #4
 80014da:	d002      	beq.n	80014e2 <HAL_ADC_IRQHandler+0x46>
 80014dc:	f015 0f04 	tst.w	r5, #4
 80014e0:	d105      	bne.n	80014ee <HAL_ADC_IRQHandler+0x52>
 80014e2:	f017 0f08 	tst.w	r7, #8
 80014e6:	d04d      	beq.n	8001584 <HAL_ADC_IRQHandler+0xe8>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80014e8:	f015 0f08 	tst.w	r5, #8
 80014ec:	d04a      	beq.n	8001584 <HAL_ADC_IRQHandler+0xe8>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80014ee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80014f0:	f013 0f10 	tst.w	r3, #16
 80014f4:	d103      	bne.n	80014fe <HAL_ADC_IRQHandler+0x62>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80014f6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80014f8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80014fc:	65a3      	str	r3, [r4, #88]	; 0x58
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80014fe:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001500:	68da      	ldr	r2, [r3, #12]
 8001502:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8001506:	d137      	bne.n	8001578 <HAL_ADC_IRQHandler+0xdc>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001508:	4a82      	ldr	r2, [pc, #520]	; (8001714 <HAL_ADC_IRQHandler+0x278>)
 800150a:	4293      	cmp	r3, r2
 800150c:	d00c      	beq.n	8001528 <HAL_ADC_IRQHandler+0x8c>
 800150e:	461a      	mov	r2, r3
 8001510:	4293      	cmp	r3, r2
 8001512:	d00c      	beq.n	800152e <HAL_ADC_IRQHandler+0x92>
 8001514:	2e09      	cmp	r6, #9
 8001516:	d805      	bhi.n	8001524 <HAL_ADC_IRQHandler+0x88>
 8001518:	f240 2121 	movw	r1, #545	; 0x221
 800151c:	40f1      	lsrs	r1, r6
 800151e:	f011 0f01 	tst.w	r1, #1
 8001522:	d104      	bne.n	800152e <HAL_ADC_IRQHandler+0x92>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001524:	68d2      	ldr	r2, [r2, #12]
 8001526:	e003      	b.n	8001530 <HAL_ADC_IRQHandler+0x94>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001528:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 800152c:	e7f0      	b.n	8001510 <HAL_ADC_IRQHandler+0x74>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800152e:	68da      	ldr	r2, [r3, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8001530:	f412 5f00 	tst.w	r2, #8192	; 0x2000
 8001534:	d120      	bne.n	8001578 <HAL_ADC_IRQHandler+0xdc>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001536:	681a      	ldr	r2, [r3, #0]
 8001538:	f012 0f08 	tst.w	r2, #8
 800153c:	d01c      	beq.n	8001578 <HAL_ADC_IRQHandler+0xdc>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800153e:	689a      	ldr	r2, [r3, #8]
 8001540:	f012 0f04 	tst.w	r2, #4
 8001544:	d110      	bne.n	8001568 <HAL_ADC_IRQHandler+0xcc>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001546:	685a      	ldr	r2, [r3, #4]
 8001548:	f022 020c 	bic.w	r2, r2, #12
 800154c:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800154e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001550:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001554:	65a3      	str	r3, [r4, #88]	; 0x58
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001556:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001558:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 800155c:	d10c      	bne.n	8001578 <HAL_ADC_IRQHandler+0xdc>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800155e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001560:	f043 0301 	orr.w	r3, r3, #1
 8001564:	65a3      	str	r3, [r4, #88]	; 0x58
 8001566:	e007      	b.n	8001578 <HAL_ADC_IRQHandler+0xdc>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001568:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800156a:	f043 0310 	orr.w	r3, r3, #16
 800156e:	65a3      	str	r3, [r4, #88]	; 0x58
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001570:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001572:	f043 0301 	orr.w	r3, r3, #1
 8001576:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADC_ConvCpltCallback(hadc);
 8001578:	4620      	mov	r0, r4
 800157a:	f7ff f9e9 	bl	8000950 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800157e:	6823      	ldr	r3, [r4, #0]
 8001580:	220c      	movs	r2, #12
 8001582:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001584:	f017 0f20 	tst.w	r7, #32
 8001588:	d002      	beq.n	8001590 <HAL_ADC_IRQHandler+0xf4>
 800158a:	f015 0f20 	tst.w	r5, #32
 800158e:	d105      	bne.n	800159c <HAL_ADC_IRQHandler+0x100>
 8001590:	f017 0f40 	tst.w	r7, #64	; 0x40
 8001594:	d05c      	beq.n	8001650 <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001596:	f015 0f40 	tst.w	r5, #64	; 0x40
 800159a:	d059      	beq.n	8001650 <HAL_ADC_IRQHandler+0x1b4>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800159c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800159e:	f013 0f10 	tst.w	r3, #16
 80015a2:	d103      	bne.n	80015ac <HAL_ADC_IRQHandler+0x110>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80015a4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80015a6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80015aa:	65a3      	str	r3, [r4, #88]	; 0x58
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80015ac:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80015ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80015b0:	f012 0fc0 	tst.w	r2, #192	; 0xc0
 80015b4:	d112      	bne.n	80015dc <HAL_ADC_IRQHandler+0x140>
 80015b6:	2101      	movs	r1, #1
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80015b8:	68da      	ldr	r2, [r3, #12]
 80015ba:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 80015be:	d10f      	bne.n	80015e0 <HAL_ADC_IRQHandler+0x144>
 80015c0:	2001      	movs	r0, #1
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80015c2:	4a54      	ldr	r2, [pc, #336]	; (8001714 <HAL_ADC_IRQHandler+0x278>)
 80015c4:	4293      	cmp	r3, r2
 80015c6:	d00d      	beq.n	80015e4 <HAL_ADC_IRQHandler+0x148>
 80015c8:	461a      	mov	r2, r3
 80015ca:	4293      	cmp	r3, r2
 80015cc:	d00d      	beq.n	80015ea <HAL_ADC_IRQHandler+0x14e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80015ce:	b166      	cbz	r6, 80015ea <HAL_ADC_IRQHandler+0x14e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80015d0:	2e06      	cmp	r6, #6
 80015d2:	d00a      	beq.n	80015ea <HAL_ADC_IRQHandler+0x14e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80015d4:	2e07      	cmp	r6, #7
 80015d6:	d008      	beq.n	80015ea <HAL_ADC_IRQHandler+0x14e>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80015d8:	68d2      	ldr	r2, [r2, #12]
 80015da:	e007      	b.n	80015ec <HAL_ADC_IRQHandler+0x150>
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80015dc:	2100      	movs	r1, #0
 80015de:	e7eb      	b.n	80015b8 <HAL_ADC_IRQHandler+0x11c>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80015e0:	2000      	movs	r0, #0
 80015e2:	e7ee      	b.n	80015c2 <HAL_ADC_IRQHandler+0x126>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80015e4:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 80015e8:	e7ef      	b.n	80015ca <HAL_ADC_IRQHandler+0x12e>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80015ea:	68da      	ldr	r2, [r3, #12]
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80015ec:	b351      	cbz	r1, 8001644 <HAL_ADC_IRQHandler+0x1a8>
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80015ee:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 80015f2:	d003      	beq.n	80015fc <HAL_ADC_IRQHandler+0x160>
 80015f4:	b330      	cbz	r0, 8001644 <HAL_ADC_IRQHandler+0x1a8>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80015f6:	f412 5f00 	tst.w	r2, #8192	; 0x2000
 80015fa:	d123      	bne.n	8001644 <HAL_ADC_IRQHandler+0x1a8>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80015fc:	6819      	ldr	r1, [r3, #0]
 80015fe:	f011 0f40 	tst.w	r1, #64	; 0x40
 8001602:	d01f      	beq.n	8001644 <HAL_ADC_IRQHandler+0x1a8>
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8001604:	f412 1f00 	tst.w	r2, #2097152	; 0x200000
 8001608:	d11c      	bne.n	8001644 <HAL_ADC_IRQHandler+0x1a8>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800160a:	689a      	ldr	r2, [r3, #8]
 800160c:	f012 0f08 	tst.w	r2, #8
 8001610:	d110      	bne.n	8001634 <HAL_ADC_IRQHandler+0x198>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8001612:	685a      	ldr	r2, [r3, #4]
 8001614:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001618:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800161a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800161c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001620:	65a3      	str	r3, [r4, #88]	; 0x58
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8001622:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001624:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001628:	d10c      	bne.n	8001644 <HAL_ADC_IRQHandler+0x1a8>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800162a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800162c:	f043 0301 	orr.w	r3, r3, #1
 8001630:	65a3      	str	r3, [r4, #88]	; 0x58
 8001632:	e007      	b.n	8001644 <HAL_ADC_IRQHandler+0x1a8>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001634:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001636:	f043 0310 	orr.w	r3, r3, #16
 800163a:	65a3      	str	r3, [r4, #88]	; 0x58
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800163c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800163e:	f043 0301 	orr.w	r3, r3, #1
 8001642:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001644:	4620      	mov	r0, r4
 8001646:	f000 fc17 	bl	8001e78 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800164a:	6823      	ldr	r3, [r4, #0]
 800164c:	2260      	movs	r2, #96	; 0x60
 800164e:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001650:	f017 0f80 	tst.w	r7, #128	; 0x80
 8001654:	d002      	beq.n	800165c <HAL_ADC_IRQHandler+0x1c0>
 8001656:	f015 0f80 	tst.w	r5, #128	; 0x80
 800165a:	d12f      	bne.n	80016bc <HAL_ADC_IRQHandler+0x220>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800165c:	f417 7f80 	tst.w	r7, #256	; 0x100
 8001660:	d002      	beq.n	8001668 <HAL_ADC_IRQHandler+0x1cc>
 8001662:	f415 7f80 	tst.w	r5, #256	; 0x100
 8001666:	d134      	bne.n	80016d2 <HAL_ADC_IRQHandler+0x236>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001668:	f417 7f00 	tst.w	r7, #512	; 0x200
 800166c:	d002      	beq.n	8001674 <HAL_ADC_IRQHandler+0x1d8>
 800166e:	f415 7f00 	tst.w	r5, #512	; 0x200
 8001672:	d13a      	bne.n	80016ea <HAL_ADC_IRQHandler+0x24e>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001674:	f017 0f10 	tst.w	r7, #16
 8001678:	d019      	beq.n	80016ae <HAL_ADC_IRQHandler+0x212>
 800167a:	f015 0f10 	tst.w	r5, #16
 800167e:	d016      	beq.n	80016ae <HAL_ADC_IRQHandler+0x212>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001680:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001682:	b133      	cbz	r3, 8001692 <HAL_ADC_IRQHandler+0x1f6>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8001684:	2e00      	cmp	r6, #0
 8001686:	d03c      	beq.n	8001702 <HAL_ADC_IRQHandler+0x266>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001688:	4b21      	ldr	r3, [pc, #132]	; (8001710 <HAL_ADC_IRQHandler+0x274>)
 800168a:	689b      	ldr	r3, [r3, #8]
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800168c:	f413 4f60 	tst.w	r3, #57344	; 0xe000
 8001690:	d00a      	beq.n	80016a8 <HAL_ADC_IRQHandler+0x20c>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001692:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001694:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001698:	65a3      	str	r3, [r4, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800169a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800169c:	f043 0302 	orr.w	r3, r3, #2
 80016a0:	65e3      	str	r3, [r4, #92]	; 0x5c
      HAL_ADC_ErrorCallback(hadc);
 80016a2:	4620      	mov	r0, r4
 80016a4:	f7ff fef8 	bl	8001498 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80016a8:	6823      	ldr	r3, [r4, #0]
 80016aa:	2210      	movs	r2, #16
 80016ac:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80016ae:	f417 6f80 	tst.w	r7, #1024	; 0x400
 80016b2:	d002      	beq.n	80016ba <HAL_ADC_IRQHandler+0x21e>
 80016b4:	f415 6f80 	tst.w	r5, #1024	; 0x400
 80016b8:	d12e      	bne.n	8001718 <HAL_ADC_IRQHandler+0x27c>
}
 80016ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80016bc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80016be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016c2:	65a3      	str	r3, [r4, #88]	; 0x58
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80016c4:	4620      	mov	r0, r4
 80016c6:	f7ff fee6 	bl	8001496 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80016ca:	6823      	ldr	r3, [r4, #0]
 80016cc:	2280      	movs	r2, #128	; 0x80
 80016ce:	601a      	str	r2, [r3, #0]
 80016d0:	e7c4      	b.n	800165c <HAL_ADC_IRQHandler+0x1c0>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80016d2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80016d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016d8:	65a3      	str	r3, [r4, #88]	; 0x58
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80016da:	4620      	mov	r0, r4
 80016dc:	f000 fbce 	bl	8001e7c <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80016e0:	6823      	ldr	r3, [r4, #0]
 80016e2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80016e6:	601a      	str	r2, [r3, #0]
 80016e8:	e7be      	b.n	8001668 <HAL_ADC_IRQHandler+0x1cc>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80016ea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80016ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016f0:	65a3      	str	r3, [r4, #88]	; 0x58
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80016f2:	4620      	mov	r0, r4
 80016f4:	f000 fbc3 	bl	8001e7e <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80016f8:	6823      	ldr	r3, [r4, #0]
 80016fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80016fe:	601a      	str	r2, [r3, #0]
 8001700:	e7b8      	b.n	8001674 <HAL_ADC_IRQHandler+0x1d8>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8001702:	6823      	ldr	r3, [r4, #0]
 8001704:	68db      	ldr	r3, [r3, #12]
 8001706:	f013 0f01 	tst.w	r3, #1
 800170a:	d0cd      	beq.n	80016a8 <HAL_ADC_IRQHandler+0x20c>
 800170c:	e7c1      	b.n	8001692 <HAL_ADC_IRQHandler+0x1f6>
 800170e:	bf00      	nop
 8001710:	42028300 	.word	0x42028300
 8001714:	42028100 	.word	0x42028100
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8001718:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800171a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800171e:	65a3      	str	r3, [r4, #88]	; 0x58
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8001720:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001722:	f043 0308 	orr.w	r3, r3, #8
 8001726:	65e3      	str	r3, [r4, #92]	; 0x5c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8001728:	6823      	ldr	r3, [r4, #0]
 800172a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800172e:	601a      	str	r2, [r3, #0]
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8001730:	4620      	mov	r0, r4
 8001732:	f000 fba2 	bl	8001e7a <HAL_ADCEx_InjectedQueueOverflowCallback>
}
 8001736:	e7c0      	b.n	80016ba <HAL_ADC_IRQHandler+0x21e>

08001738 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001738:	b5f0      	push	{r4, r5, r6, r7, lr}
 800173a:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800173c:	2200      	movs	r2, #0
 800173e:	9201      	str	r2, [sp, #4]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001740:	f890 2054 	ldrb.w	r2, [r0, #84]	; 0x54
 8001744:	2a01      	cmp	r2, #1
 8001746:	f000 8257 	beq.w	8001bf8 <HAL_ADC_ConfigChannel+0x4c0>
 800174a:	4603      	mov	r3, r0
 800174c:	2201      	movs	r2, #1
 800174e:	f880 2054 	strb.w	r2, [r0, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001752:	6805      	ldr	r5, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001754:	68a8      	ldr	r0, [r5, #8]
 8001756:	f010 0f04 	tst.w	r0, #4
 800175a:	d009      	beq.n	8001770 <HAL_ADC_ConfigChannel+0x38>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800175c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800175e:	f042 0220 	orr.w	r2, r2, #32
 8001762:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001764:	2001      	movs	r0, #1
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001766:	2200      	movs	r2, #0
 8001768:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
}
 800176c:	b003      	add	sp, #12
 800176e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001770:	684c      	ldr	r4, [r1, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001772:	3530      	adds	r5, #48	; 0x30
 8001774:	0a22      	lsrs	r2, r4, #8
 8001776:	0092      	lsls	r2, r2, #2
 8001778:	f002 020c 	and.w	r2, r2, #12
  MODIFY_REG(*preg,
 800177c:	58a8      	ldr	r0, [r5, r2]
 800177e:	f004 0e1f 	and.w	lr, r4, #31
 8001782:	241f      	movs	r4, #31
 8001784:	fa04 f40e 	lsl.w	r4, r4, lr
 8001788:	ea20 0004 	bic.w	r0, r0, r4
 800178c:	680c      	ldr	r4, [r1, #0]
 800178e:	f3c4 6c84 	ubfx	ip, r4, #26, #5
 8001792:	fa0c fc0e 	lsl.w	ip, ip, lr
 8001796:	ea40 000c 	orr.w	r0, r0, ip
 800179a:	50a8      	str	r0, [r5, r2]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800179c:	681c      	ldr	r4, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800179e:	68a2      	ldr	r2, [r4, #8]
 80017a0:	f012 0204 	ands.w	r2, r2, #4
 80017a4:	d000      	beq.n	80017a8 <HAL_ADC_ConfigChannel+0x70>
 80017a6:	2201      	movs	r2, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80017a8:	68a0      	ldr	r0, [r4, #8]
 80017aa:	f010 0008 	ands.w	r0, r0, #8
 80017ae:	d000      	beq.n	80017b2 <HAL_ADC_ConfigChannel+0x7a>
 80017b0:	2001      	movs	r0, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80017b2:	2a00      	cmp	r2, #0
 80017b4:	d134      	bne.n	8001820 <HAL_ADC_ConfigChannel+0xe8>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80017b6:	2800      	cmp	r0, #0
 80017b8:	d132      	bne.n	8001820 <HAL_ADC_ConfigChannel+0xe8>
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80017ba:	6888      	ldr	r0, [r1, #8]
 80017bc:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
 80017c0:	d073      	beq.n	80018aa <HAL_ADC_ConfigChannel+0x172>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80017c2:	680e      	ldr	r6, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80017c4:	3414      	adds	r4, #20
 80017c6:	0e72      	lsrs	r2, r6, #25
 80017c8:	0092      	lsls	r2, r2, #2
 80017ca:	f002 0204 	and.w	r2, r2, #4
  MODIFY_REG(*preg,
 80017ce:	58a5      	ldr	r5, [r4, r2]
 80017d0:	f3c6 5c04 	ubfx	ip, r6, #20, #5
 80017d4:	2607      	movs	r6, #7
 80017d6:	fa06 f60c 	lsl.w	r6, r6, ip
 80017da:	ea25 0506 	bic.w	r5, r5, r6
 80017de:	fa00 f00c 	lsl.w	r0, r0, ip
 80017e2:	4328      	orrs	r0, r5
 80017e4:	50a0      	str	r0, [r4, r2]
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80017e6:	6818      	ldr	r0, [r3, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80017e8:	6942      	ldr	r2, [r0, #20]
 80017ea:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80017ee:	6142      	str	r2, [r0, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80017f0:	694c      	ldr	r4, [r1, #20]
 80017f2:	6818      	ldr	r0, [r3, #0]
 80017f4:	68c2      	ldr	r2, [r0, #12]
 80017f6:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 80017fa:	0052      	lsls	r2, r2, #1
 80017fc:	4094      	lsls	r4, r2
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80017fe:	690d      	ldr	r5, [r1, #16]
 8001800:	2d04      	cmp	r5, #4
 8001802:	d067      	beq.n	80018d4 <HAL_ADC_ConfigChannel+0x19c>
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001804:	680e      	ldr	r6, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001806:	3060      	adds	r0, #96	; 0x60
  MODIFY_REG(*preg,
 8001808:	f850 7025 	ldr.w	r7, [r0, r5, lsl #2]
 800180c:	4aae      	ldr	r2, [pc, #696]	; (8001ac8 <HAL_ADC_ConfigChannel+0x390>)
 800180e:	403a      	ands	r2, r7
 8001810:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8001814:	4334      	orrs	r4, r6
 8001816:	4322      	orrs	r2, r4
 8001818:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800181c:	f840 2025 	str.w	r2, [r0, r5, lsl #2]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001820:	6818      	ldr	r0, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001822:	6882      	ldr	r2, [r0, #8]
 8001824:	f012 0f01 	tst.w	r2, #1
 8001828:	f040 81e0 	bne.w	8001bec <HAL_ADC_ConfigChannel+0x4b4>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800182c:	680a      	ldr	r2, [r1, #0]
 800182e:	68cd      	ldr	r5, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8001830:	f8d0 40b0 	ldr.w	r4, [r0, #176]	; 0xb0
 8001834:	f3c2 0c12 	ubfx	ip, r2, #0, #19
 8001838:	ea24 040c 	bic.w	r4, r4, ip
 800183c:	f005 0c18 	and.w	ip, r5, #24
 8001840:	4da2      	ldr	r5, [pc, #648]	; (8001acc <HAL_ADC_ConfigChannel+0x394>)
 8001842:	fa25 f50c 	lsr.w	r5, r5, ip
 8001846:	402a      	ands	r2, r5
 8001848:	f3c2 0212 	ubfx	r2, r2, #0, #19
 800184c:	4322      	orrs	r2, r4
 800184e:	f8c0 20b0 	str.w	r2, [r0, #176]	; 0xb0
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001852:	68c8      	ldr	r0, [r1, #12]
 8001854:	4a9e      	ldr	r2, [pc, #632]	; (8001ad0 <HAL_ADC_ConfigChannel+0x398>)
 8001856:	4290      	cmp	r0, r2
 8001858:	f000 80a4 	beq.w	80019a4 <HAL_ADC_ConfigChannel+0x26c>
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800185c:	6808      	ldr	r0, [r1, #0]
 800185e:	4a9d      	ldr	r2, [pc, #628]	; (8001ad4 <HAL_ADC_ConfigChannel+0x39c>)
 8001860:	4210      	tst	r0, r2
 8001862:	f000 81c5 	beq.w	8001bf0 <HAL_ADC_ConfigChannel+0x4b8>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001866:	4a9c      	ldr	r2, [pc, #624]	; (8001ad8 <HAL_ADC_ConfigChannel+0x3a0>)
 8001868:	6894      	ldr	r4, [r2, #8]
 800186a:	f004 75e0 	and.w	r5, r4, #29360128	; 0x1c00000
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800186e:	f5a2 7240 	sub.w	r2, r2, #768	; 0x300
 8001872:	6891      	ldr	r1, [r2, #8]
 8001874:	f011 0101 	ands.w	r1, r1, #1
 8001878:	d000      	beq.n	800187c <HAL_ADC_ConfigChannel+0x144>
 800187a:	2101      	movs	r1, #1
 800187c:	4a97      	ldr	r2, [pc, #604]	; (8001adc <HAL_ADC_ConfigChannel+0x3a4>)
 800187e:	6892      	ldr	r2, [r2, #8]
 8001880:	f012 0201 	ands.w	r2, r2, #1
 8001884:	d000      	beq.n	8001888 <HAL_ADC_ConfigChannel+0x150>
 8001886:	2201      	movs	r2, #1
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001888:	430a      	orrs	r2, r1
 800188a:	f040 81a9 	bne.w	8001be0 <HAL_ADC_ConfigChannel+0x4a8>
          if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800188e:	4a94      	ldr	r2, [pc, #592]	; (8001ae0 <HAL_ADC_ConfigChannel+0x3a8>)
 8001890:	4290      	cmp	r0, r2
 8001892:	f000 8157 	beq.w	8001b44 <HAL_ADC_ConfigChannel+0x40c>
          else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001896:	4a93      	ldr	r2, [pc, #588]	; (8001ae4 <HAL_ADC_ConfigChannel+0x3ac>)
 8001898:	4290      	cmp	r0, r2
 800189a:	f000 817a 	beq.w	8001b92 <HAL_ADC_ConfigChannel+0x45a>
          else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800189e:	4a92      	ldr	r2, [pc, #584]	; (8001ae8 <HAL_ADC_ConfigChannel+0x3b0>)
 80018a0:	4290      	cmp	r0, r2
 80018a2:	f000 818a 	beq.w	8001bba <HAL_ADC_ConfigChannel+0x482>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018a6:	2000      	movs	r0, #0
 80018a8:	e75d      	b.n	8001766 <HAL_ADC_ConfigChannel+0x2e>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80018aa:	6808      	ldr	r0, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80018ac:	3414      	adds	r4, #20
 80018ae:	0e42      	lsrs	r2, r0, #25
 80018b0:	0092      	lsls	r2, r2, #2
 80018b2:	f002 0204 	and.w	r2, r2, #4
  MODIFY_REG(*preg,
 80018b6:	58a5      	ldr	r5, [r4, r2]
 80018b8:	f3c0 5004 	ubfx	r0, r0, #20, #5
 80018bc:	2607      	movs	r6, #7
 80018be:	fa06 f000 	lsl.w	r0, r6, r0
 80018c2:	ea25 0000 	bic.w	r0, r5, r0
 80018c6:	50a0      	str	r0, [r4, r2]
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80018c8:	6818      	ldr	r0, [r3, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80018ca:	6942      	ldr	r2, [r0, #20]
 80018cc:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80018d0:	6142      	str	r2, [r0, #20]
}
 80018d2:	e78d      	b.n	80017f0 <HAL_ADC_ConfigChannel+0xb8>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80018d4:	6e02      	ldr	r2, [r0, #96]	; 0x60
 80018d6:	6e04      	ldr	r4, [r0, #96]	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80018d8:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80018dc:	680a      	ldr	r2, [r1, #0]
 80018de:	f3c2 0512 	ubfx	r5, r2, #0, #19
 80018e2:	bb85      	cbnz	r5, 8001946 <HAL_ADC_ConfigChannel+0x20e>
 80018e4:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80018e8:	4294      	cmp	r4, r2
 80018ea:	d034      	beq.n	8001956 <HAL_ADC_ConfigChannel+0x21e>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80018ec:	681c      	ldr	r4, [r3, #0]
 80018ee:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80018f0:	6e60      	ldr	r0, [r4, #100]	; 0x64
 80018f2:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80018f6:	680a      	ldr	r2, [r1, #0]
 80018f8:	f3c2 0512 	ubfx	r5, r2, #0, #19
 80018fc:	bb85      	cbnz	r5, 8001960 <HAL_ADC_ConfigChannel+0x228>
 80018fe:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001902:	4290      	cmp	r0, r2
 8001904:	d034      	beq.n	8001970 <HAL_ADC_ConfigChannel+0x238>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001906:	681c      	ldr	r4, [r3, #0]
 8001908:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 800190a:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 800190c:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001910:	680a      	ldr	r2, [r1, #0]
 8001912:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8001916:	bb85      	cbnz	r5, 800197a <HAL_ADC_ConfigChannel+0x242>
 8001918:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800191c:	4290      	cmp	r0, r2
 800191e:	d034      	beq.n	800198a <HAL_ADC_ConfigChannel+0x252>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001920:	681c      	ldr	r4, [r3, #0]
 8001922:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8001924:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8001926:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800192a:	680a      	ldr	r2, [r1, #0]
 800192c:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8001930:	bb85      	cbnz	r5, 8001994 <HAL_ADC_ConfigChannel+0x25c>
 8001932:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001936:	4290      	cmp	r0, r2
 8001938:	f47f af72 	bne.w	8001820 <HAL_ADC_ConfigChannel+0xe8>
  MODIFY_REG(*preg,
 800193c:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800193e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001942:	66e2      	str	r2, [r4, #108]	; 0x6c
}
 8001944:	e76c      	b.n	8001820 <HAL_ADC_ConfigChannel+0xe8>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001946:	fa92 f2a2 	rbit	r2, r2
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800194a:	b112      	cbz	r2, 8001952 <HAL_ADC_ConfigChannel+0x21a>
  {
    return 32U;
  }
  return __builtin_clz(value);
 800194c:	fab2 f282 	clz	r2, r2
 8001950:	e7ca      	b.n	80018e8 <HAL_ADC_ConfigChannel+0x1b0>
    return 32U;
 8001952:	2220      	movs	r2, #32
 8001954:	e7c8      	b.n	80018e8 <HAL_ADC_ConfigChannel+0x1b0>
  MODIFY_REG(*preg,
 8001956:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8001958:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800195c:	6602      	str	r2, [r0, #96]	; 0x60
}
 800195e:	e7c5      	b.n	80018ec <HAL_ADC_ConfigChannel+0x1b4>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001960:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8001964:	b112      	cbz	r2, 800196c <HAL_ADC_ConfigChannel+0x234>
  return __builtin_clz(value);
 8001966:	fab2 f282 	clz	r2, r2
 800196a:	e7ca      	b.n	8001902 <HAL_ADC_ConfigChannel+0x1ca>
    return 32U;
 800196c:	2220      	movs	r2, #32
 800196e:	e7c8      	b.n	8001902 <HAL_ADC_ConfigChannel+0x1ca>
  MODIFY_REG(*preg,
 8001970:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8001972:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001976:	6662      	str	r2, [r4, #100]	; 0x64
}
 8001978:	e7c5      	b.n	8001906 <HAL_ADC_ConfigChannel+0x1ce>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800197a:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 800197e:	b112      	cbz	r2, 8001986 <HAL_ADC_ConfigChannel+0x24e>
  return __builtin_clz(value);
 8001980:	fab2 f282 	clz	r2, r2
 8001984:	e7ca      	b.n	800191c <HAL_ADC_ConfigChannel+0x1e4>
    return 32U;
 8001986:	2220      	movs	r2, #32
 8001988:	e7c8      	b.n	800191c <HAL_ADC_ConfigChannel+0x1e4>
  MODIFY_REG(*preg,
 800198a:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 800198c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001990:	66a2      	str	r2, [r4, #104]	; 0x68
}
 8001992:	e7c5      	b.n	8001920 <HAL_ADC_ConfigChannel+0x1e8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001994:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8001998:	b112      	cbz	r2, 80019a0 <HAL_ADC_ConfigChannel+0x268>
  return __builtin_clz(value);
 800199a:	fab2 f282 	clz	r2, r2
 800199e:	e7ca      	b.n	8001936 <HAL_ADC_ConfigChannel+0x1fe>
    return 32U;
 80019a0:	2220      	movs	r2, #32
 80019a2:	e7c8      	b.n	8001936 <HAL_ADC_ConfigChannel+0x1fe>
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80019a4:	681c      	ldr	r4, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80019a6:	680a      	ldr	r2, [r1, #0]
 80019a8:	f3c2 0512 	ubfx	r5, r2, #0, #19
 80019ac:	2d00      	cmp	r5, #0
 80019ae:	d138      	bne.n	8001a22 <HAL_ADC_ConfigChannel+0x2ea>
 80019b0:	0e90      	lsrs	r0, r2, #26
 80019b2:	3001      	adds	r0, #1
 80019b4:	f000 001f 	and.w	r0, r0, #31
 80019b8:	2809      	cmp	r0, #9
 80019ba:	bf8c      	ite	hi
 80019bc:	2000      	movhi	r0, #0
 80019be:	2001      	movls	r0, #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80019c0:	2800      	cmp	r0, #0
 80019c2:	d066      	beq.n	8001a92 <HAL_ADC_ConfigChannel+0x35a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80019c4:	2d00      	cmp	r5, #0
 80019c6:	d13b      	bne.n	8001a40 <HAL_ADC_ConfigChannel+0x308>
 80019c8:	0e90      	lsrs	r0, r2, #26
 80019ca:	3001      	adds	r0, #1
 80019cc:	0680      	lsls	r0, r0, #26
 80019ce:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80019d2:	2d00      	cmp	r5, #0
 80019d4:	d140      	bne.n	8001a58 <HAL_ADC_ConfigChannel+0x320>
 80019d6:	0e97      	lsrs	r7, r2, #26
 80019d8:	3701      	adds	r7, #1
 80019da:	f007 071f 	and.w	r7, r7, #31
 80019de:	2601      	movs	r6, #1
 80019e0:	40be      	lsls	r6, r7
 80019e2:	4330      	orrs	r0, r6
 80019e4:	2d00      	cmp	r5, #0
 80019e6:	d146      	bne.n	8001a76 <HAL_ADC_ConfigChannel+0x33e>
 80019e8:	0e92      	lsrs	r2, r2, #26
 80019ea:	3201      	adds	r2, #1
 80019ec:	f002 021f 	and.w	r2, r2, #31
 80019f0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80019f4:	0512      	lsls	r2, r2, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80019f6:	4310      	orrs	r0, r2
                                      pConfig->SamplingTime);
 80019f8:	688d      	ldr	r5, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80019fa:	f104 0e14 	add.w	lr, r4, #20
 80019fe:	0e42      	lsrs	r2, r0, #25
 8001a00:	0092      	lsls	r2, r2, #2
 8001a02:	f002 0204 	and.w	r2, r2, #4
  MODIFY_REG(*preg,
 8001a06:	f85e 4002 	ldr.w	r4, [lr, r2]
 8001a0a:	f3c0 5004 	ubfx	r0, r0, #20, #5
 8001a0e:	2607      	movs	r6, #7
 8001a10:	4086      	lsls	r6, r0
 8001a12:	ea24 0c06 	bic.w	ip, r4, r6
 8001a16:	4085      	lsls	r5, r0
 8001a18:	ea4c 0505 	orr.w	r5, ip, r5
 8001a1c:	f84e 5002 	str.w	r5, [lr, r2]
}
 8001a20:	e71c      	b.n	800185c <HAL_ADC_ConfigChannel+0x124>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a22:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8001a26:	b148      	cbz	r0, 8001a3c <HAL_ADC_ConfigChannel+0x304>
  return __builtin_clz(value);
 8001a28:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001a2c:	3001      	adds	r0, #1
 8001a2e:	f000 001f 	and.w	r0, r0, #31
 8001a32:	2809      	cmp	r0, #9
 8001a34:	bf8c      	ite	hi
 8001a36:	2000      	movhi	r0, #0
 8001a38:	2001      	movls	r0, #1
 8001a3a:	e7c1      	b.n	80019c0 <HAL_ADC_ConfigChannel+0x288>
    return 32U;
 8001a3c:	2020      	movs	r0, #32
 8001a3e:	e7f5      	b.n	8001a2c <HAL_ADC_ConfigChannel+0x2f4>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a40:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8001a44:	b130      	cbz	r0, 8001a54 <HAL_ADC_ConfigChannel+0x31c>
  return __builtin_clz(value);
 8001a46:	fab0 f080 	clz	r0, r0
 8001a4a:	3001      	adds	r0, #1
 8001a4c:	0680      	lsls	r0, r0, #26
 8001a4e:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8001a52:	e7be      	b.n	80019d2 <HAL_ADC_ConfigChannel+0x29a>
    return 32U;
 8001a54:	2020      	movs	r0, #32
 8001a56:	e7f8      	b.n	8001a4a <HAL_ADC_ConfigChannel+0x312>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a58:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8001a5c:	b14e      	cbz	r6, 8001a72 <HAL_ADC_ConfigChannel+0x33a>
  return __builtin_clz(value);
 8001a5e:	fab6 f686 	clz	r6, r6
 8001a62:	3601      	adds	r6, #1
 8001a64:	f006 061f 	and.w	r6, r6, #31
 8001a68:	f04f 0c01 	mov.w	ip, #1
 8001a6c:	fa0c f606 	lsl.w	r6, ip, r6
 8001a70:	e7b7      	b.n	80019e2 <HAL_ADC_ConfigChannel+0x2aa>
    return 32U;
 8001a72:	2620      	movs	r6, #32
 8001a74:	e7f5      	b.n	8001a62 <HAL_ADC_ConfigChannel+0x32a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a76:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8001a7a:	b142      	cbz	r2, 8001a8e <HAL_ADC_ConfigChannel+0x356>
  return __builtin_clz(value);
 8001a7c:	fab2 f282 	clz	r2, r2
 8001a80:	3201      	adds	r2, #1
 8001a82:	f002 021f 	and.w	r2, r2, #31
 8001a86:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001a8a:	0512      	lsls	r2, r2, #20
 8001a8c:	e7b3      	b.n	80019f6 <HAL_ADC_ConfigChannel+0x2be>
    return 32U;
 8001a8e:	2220      	movs	r2, #32
 8001a90:	e7f6      	b.n	8001a80 <HAL_ADC_ConfigChannel+0x348>
 8001a92:	bb5d      	cbnz	r5, 8001aec <HAL_ADC_ConfigChannel+0x3b4>
 8001a94:	0e90      	lsrs	r0, r2, #26
 8001a96:	3001      	adds	r0, #1
 8001a98:	0680      	lsls	r0, r0, #26
 8001a9a:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8001a9e:	bb8d      	cbnz	r5, 8001b04 <HAL_ADC_ConfigChannel+0x3cc>
 8001aa0:	0e97      	lsrs	r7, r2, #26
 8001aa2:	3701      	adds	r7, #1
 8001aa4:	f007 071f 	and.w	r7, r7, #31
 8001aa8:	2601      	movs	r6, #1
 8001aaa:	40be      	lsls	r6, r7
 8001aac:	4330      	orrs	r0, r6
 8001aae:	bbc5      	cbnz	r5, 8001b22 <HAL_ADC_ConfigChannel+0x3ea>
 8001ab0:	0e92      	lsrs	r2, r2, #26
 8001ab2:	3201      	adds	r2, #1
 8001ab4:	f002 021f 	and.w	r2, r2, #31
 8001ab8:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001abc:	3a1e      	subs	r2, #30
 8001abe:	0512      	lsls	r2, r2, #20
 8001ac0:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001ac4:	4310      	orrs	r0, r2
 8001ac6:	e797      	b.n	80019f8 <HAL_ADC_ConfigChannel+0x2c0>
 8001ac8:	03fff000 	.word	0x03fff000
 8001acc:	0007ffff 	.word	0x0007ffff
 8001ad0:	407f0000 	.word	0x407f0000
 8001ad4:	80080000 	.word	0x80080000
 8001ad8:	42028300 	.word	0x42028300
 8001adc:	42028100 	.word	0x42028100
 8001ae0:	c7520000 	.word	0xc7520000
 8001ae4:	cb840000 	.word	0xcb840000
 8001ae8:	80000001 	.word	0x80000001
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aec:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8001af0:	b130      	cbz	r0, 8001b00 <HAL_ADC_ConfigChannel+0x3c8>
  return __builtin_clz(value);
 8001af2:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001af6:	3001      	adds	r0, #1
 8001af8:	0680      	lsls	r0, r0, #26
 8001afa:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8001afe:	e7ce      	b.n	8001a9e <HAL_ADC_ConfigChannel+0x366>
    return 32U;
 8001b00:	2020      	movs	r0, #32
 8001b02:	e7f8      	b.n	8001af6 <HAL_ADC_ConfigChannel+0x3be>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b04:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8001b08:	b14e      	cbz	r6, 8001b1e <HAL_ADC_ConfigChannel+0x3e6>
  return __builtin_clz(value);
 8001b0a:	fab6 f686 	clz	r6, r6
 8001b0e:	3601      	adds	r6, #1
 8001b10:	f006 061f 	and.w	r6, r6, #31
 8001b14:	f04f 0c01 	mov.w	ip, #1
 8001b18:	fa0c f606 	lsl.w	r6, ip, r6
 8001b1c:	e7c6      	b.n	8001aac <HAL_ADC_ConfigChannel+0x374>
    return 32U;
 8001b1e:	2620      	movs	r6, #32
 8001b20:	e7f5      	b.n	8001b0e <HAL_ADC_ConfigChannel+0x3d6>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b22:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8001b26:	b15a      	cbz	r2, 8001b40 <HAL_ADC_ConfigChannel+0x408>
  return __builtin_clz(value);
 8001b28:	fab2 f282 	clz	r2, r2
 8001b2c:	3201      	adds	r2, #1
 8001b2e:	f002 021f 	and.w	r2, r2, #31
 8001b32:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001b36:	3a1e      	subs	r2, #30
 8001b38:	0512      	lsls	r2, r2, #20
 8001b3a:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8001b3e:	e7c1      	b.n	8001ac4 <HAL_ADC_ConfigChannel+0x38c>
    return 32U;
 8001b40:	2220      	movs	r2, #32
 8001b42:	e7f3      	b.n	8001b2c <HAL_ADC_ConfigChannel+0x3f4>
              && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001b44:	f414 0f00 	tst.w	r4, #8388608	; 0x800000
 8001b48:	f47f aea5 	bne.w	8001896 <HAL_ADC_ConfigChannel+0x15e>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001b4c:	6819      	ldr	r1, [r3, #0]
 8001b4e:	4a2b      	ldr	r2, [pc, #172]	; (8001bfc <HAL_ADC_ConfigChannel+0x4c4>)
 8001b50:	4291      	cmp	r1, r2
 8001b52:	d001      	beq.n	8001b58 <HAL_ADC_ConfigChannel+0x420>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b54:	2000      	movs	r0, #0
 8001b56:	e606      	b.n	8001766 <HAL_ADC_ConfigChannel+0x2e>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001b58:	f445 0200 	orr.w	r2, r5, #8388608	; 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001b5c:	4828      	ldr	r0, [pc, #160]	; (8001c00 <HAL_ADC_ConfigChannel+0x4c8>)
 8001b5e:	6881      	ldr	r1, [r0, #8]
 8001b60:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8001b64:	430a      	orrs	r2, r1
 8001b66:	6082      	str	r2, [r0, #8]
                                 * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001b68:	4a26      	ldr	r2, [pc, #152]	; (8001c04 <HAL_ADC_ConfigChannel+0x4cc>)
 8001b6a:	6812      	ldr	r2, [r2, #0]
 8001b6c:	0992      	lsrs	r2, r2, #6
 8001b6e:	4926      	ldr	r1, [pc, #152]	; (8001c08 <HAL_ADC_ConfigChannel+0x4d0>)
 8001b70:	fba1 1202 	umull	r1, r2, r1, r2
 8001b74:	0992      	lsrs	r2, r2, #6
 8001b76:	3201      	adds	r2, #1
 8001b78:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001b7c:	0092      	lsls	r2, r2, #2
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 8001b7e:	9201      	str	r2, [sp, #4]
              while(wait_loop_index != 0UL)
 8001b80:	e002      	b.n	8001b88 <HAL_ADC_ConfigChannel+0x450>
                wait_loop_index--;
 8001b82:	9a01      	ldr	r2, [sp, #4]
 8001b84:	3a01      	subs	r2, #1
 8001b86:	9201      	str	r2, [sp, #4]
              while(wait_loop_index != 0UL)
 8001b88:	9a01      	ldr	r2, [sp, #4]
 8001b8a:	2a00      	cmp	r2, #0
 8001b8c:	d1f9      	bne.n	8001b82 <HAL_ADC_ConfigChannel+0x44a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b8e:	2000      	movs	r0, #0
 8001b90:	e5e9      	b.n	8001766 <HAL_ADC_ConfigChannel+0x2e>
                   && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001b92:	f014 7f80 	tst.w	r4, #16777216	; 0x1000000
 8001b96:	f47f ae82 	bne.w	800189e <HAL_ADC_ConfigChannel+0x166>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001b9a:	6819      	ldr	r1, [r3, #0]
 8001b9c:	4a17      	ldr	r2, [pc, #92]	; (8001bfc <HAL_ADC_ConfigChannel+0x4c4>)
 8001b9e:	4291      	cmp	r1, r2
 8001ba0:	d001      	beq.n	8001ba6 <HAL_ADC_ConfigChannel+0x46e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ba2:	2000      	movs	r0, #0
 8001ba4:	e5df      	b.n	8001766 <HAL_ADC_ConfigChannel+0x2e>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001ba6:	f045 7280 	orr.w	r2, r5, #16777216	; 0x1000000
 8001baa:	4815      	ldr	r0, [pc, #84]	; (8001c00 <HAL_ADC_ConfigChannel+0x4c8>)
 8001bac:	6881      	ldr	r1, [r0, #8]
 8001bae:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8001bb2:	430a      	orrs	r2, r1
 8001bb4:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bb6:	2000      	movs	r0, #0
}
 8001bb8:	e5d5      	b.n	8001766 <HAL_ADC_ConfigChannel+0x2e>
                   && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001bba:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
 8001bbe:	d119      	bne.n	8001bf4 <HAL_ADC_ConfigChannel+0x4bc>
            if (ADC_VREFINT_INSTANCE(hadc))
 8001bc0:	6819      	ldr	r1, [r3, #0]
 8001bc2:	4a0e      	ldr	r2, [pc, #56]	; (8001bfc <HAL_ADC_ConfigChannel+0x4c4>)
 8001bc4:	4291      	cmp	r1, r2
 8001bc6:	d001      	beq.n	8001bcc <HAL_ADC_ConfigChannel+0x494>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bc8:	2000      	movs	r0, #0
 8001bca:	e5cc      	b.n	8001766 <HAL_ADC_ConfigChannel+0x2e>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001bcc:	f445 0280 	orr.w	r2, r5, #4194304	; 0x400000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001bd0:	480b      	ldr	r0, [pc, #44]	; (8001c00 <HAL_ADC_ConfigChannel+0x4c8>)
 8001bd2:	6881      	ldr	r1, [r0, #8]
 8001bd4:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8001bd8:	430a      	orrs	r2, r1
 8001bda:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bdc:	2000      	movs	r0, #0
}
 8001bde:	e5c2      	b.n	8001766 <HAL_ADC_ConfigChannel+0x2e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001be0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001be2:	f042 0220 	orr.w	r2, r2, #32
 8001be6:	659a      	str	r2, [r3, #88]	; 0x58
          tmp_hal_status = HAL_ERROR;
 8001be8:	2001      	movs	r0, #1
 8001bea:	e5bc      	b.n	8001766 <HAL_ADC_ConfigChannel+0x2e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bec:	2000      	movs	r0, #0
 8001bee:	e5ba      	b.n	8001766 <HAL_ADC_ConfigChannel+0x2e>
 8001bf0:	2000      	movs	r0, #0
 8001bf2:	e5b8      	b.n	8001766 <HAL_ADC_ConfigChannel+0x2e>
 8001bf4:	2000      	movs	r0, #0
 8001bf6:	e5b6      	b.n	8001766 <HAL_ADC_ConfigChannel+0x2e>
  __HAL_LOCK(hadc);
 8001bf8:	2002      	movs	r0, #2
 8001bfa:	e5b7      	b.n	800176c <HAL_ADC_ConfigChannel+0x34>
 8001bfc:	42028000 	.word	0x42028000
 8001c00:	42028300 	.word	0x42028300
 8001c04:	20000014 	.word	0x20000014
 8001c08:	053e2d63 	.word	0x053e2d63

08001c0c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001c0c:	b530      	push	{r4, r5, lr}
 8001c0e:	b083      	sub	sp, #12
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001c10:	2300      	movs	r3, #0
 8001c12:	9301      	str	r3, [sp, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001c14:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001c16:	689a      	ldr	r2, [r3, #8]
 8001c18:	f012 0f01 	tst.w	r2, #1
 8001c1c:	d158      	bne.n	8001cd0 <ADC_Enable+0xc4>
 8001c1e:	4604      	mov	r4, r0
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8001c20:	6899      	ldr	r1, [r3, #8]
 8001c22:	4a2d      	ldr	r2, [pc, #180]	; (8001cd8 <ADC_Enable+0xcc>)
 8001c24:	4211      	tst	r1, r2
 8001c26:	d119      	bne.n	8001c5c <ADC_Enable+0x50>
  MODIFY_REG(ADCx->CR,
 8001c28:	689a      	ldr	r2, [r3, #8]
 8001c2a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001c2e:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8001c32:	f042 0201 	orr.w	r2, r2, #1
 8001c36:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001c38:	4b28      	ldr	r3, [pc, #160]	; (8001cdc <ADC_Enable+0xd0>)
 8001c3a:	689b      	ldr	r3, [r3, #8]
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8001c3c:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8001c40:	d01c      	beq.n	8001c7c <ADC_Enable+0x70>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001c42:	4b27      	ldr	r3, [pc, #156]	; (8001ce0 <ADC_Enable+0xd4>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	099b      	lsrs	r3, r3, #6
 8001c48:	4a26      	ldr	r2, [pc, #152]	; (8001ce4 <ADC_Enable+0xd8>)
 8001c4a:	fba2 2303 	umull	r2, r3, r2, r3
 8001c4e:	099b      	lsrs	r3, r3, #6
 8001c50:	3301      	adds	r3, #1
 8001c52:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001c56:	009b      	lsls	r3, r3, #2
 8001c58:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8001c5a:	e00c      	b.n	8001c76 <ADC_Enable+0x6a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c5c:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8001c5e:	f043 0310 	orr.w	r3, r3, #16
 8001c62:	6583      	str	r3, [r0, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c64:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8001c66:	f043 0301 	orr.w	r3, r3, #1
 8001c6a:	65c3      	str	r3, [r0, #92]	; 0x5c
      return HAL_ERROR;
 8001c6c:	2001      	movs	r0, #1
 8001c6e:	e030      	b.n	8001cd2 <ADC_Enable+0xc6>
      {
        wait_loop_index--;
 8001c70:	9b01      	ldr	r3, [sp, #4]
 8001c72:	3b01      	subs	r3, #1
 8001c74:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8001c76:	9b01      	ldr	r3, [sp, #4]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d1f9      	bne.n	8001c70 <ADC_Enable+0x64>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8001c7c:	f7ff fafa 	bl	8001274 <HAL_GetTick>
 8001c80:	4605      	mov	r5, r0

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001c82:	6823      	ldr	r3, [r4, #0]
 8001c84:	681a      	ldr	r2, [r3, #0]
 8001c86:	f012 0f01 	tst.w	r2, #1
 8001c8a:	d11f      	bne.n	8001ccc <ADC_Enable+0xc0>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001c8c:	689a      	ldr	r2, [r3, #8]
 8001c8e:	f012 0f01 	tst.w	r2, #1
 8001c92:	d107      	bne.n	8001ca4 <ADC_Enable+0x98>
  MODIFY_REG(ADCx->CR,
 8001c94:	689a      	ldr	r2, [r3, #8]
 8001c96:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001c9a:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8001c9e:	f042 0201 	orr.w	r2, r2, #1
 8001ca2:	609a      	str	r2, [r3, #8]
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
      {
        LL_ADC_Enable(hadc->Instance);
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001ca4:	f7ff fae6 	bl	8001274 <HAL_GetTick>
 8001ca8:	1b43      	subs	r3, r0, r5
 8001caa:	2b02      	cmp	r3, #2
 8001cac:	d9e9      	bls.n	8001c82 <ADC_Enable+0x76>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001cae:	6823      	ldr	r3, [r4, #0]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f013 0f01 	tst.w	r3, #1
 8001cb6:	d1e4      	bne.n	8001c82 <ADC_Enable+0x76>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cb8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001cba:	f043 0310 	orr.w	r3, r3, #16
 8001cbe:	65a3      	str	r3, [r4, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cc0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001cc2:	f043 0301 	orr.w	r3, r3, #1
 8001cc6:	65e3      	str	r3, [r4, #92]	; 0x5c

          return HAL_ERROR;
 8001cc8:	2001      	movs	r0, #1
 8001cca:	e002      	b.n	8001cd2 <ADC_Enable+0xc6>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001ccc:	2000      	movs	r0, #0
 8001cce:	e000      	b.n	8001cd2 <ADC_Enable+0xc6>
 8001cd0:	2000      	movs	r0, #0
}
 8001cd2:	b003      	add	sp, #12
 8001cd4:	bd30      	pop	{r4, r5, pc}
 8001cd6:	bf00      	nop
 8001cd8:	8000003f 	.word	0x8000003f
 8001cdc:	42028300 	.word	0x42028300
 8001ce0:	20000014 	.word	0x20000014
 8001ce4:	053e2d63 	.word	0x053e2d63

08001ce8 <HAL_ADC_Start_IT>:
{
 8001ce8:	b538      	push	{r3, r4, r5, lr}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001cea:	4b61      	ldr	r3, [pc, #388]	; (8001e70 <HAL_ADC_Start_IT+0x188>)
 8001cec:	689d      	ldr	r5, [r3, #8]
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001cee:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001cf0:	689b      	ldr	r3, [r3, #8]
 8001cf2:	f013 0f04 	tst.w	r3, #4
 8001cf6:	f040 80b6 	bne.w	8001e66 <HAL_ADC_Start_IT+0x17e>
 8001cfa:	4604      	mov	r4, r0
 8001cfc:	f005 051f 	and.w	r5, r5, #31
    __HAL_LOCK(hadc);
 8001d00:	f890 3054 	ldrb.w	r3, [r0, #84]	; 0x54
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	f000 80b0 	beq.w	8001e6a <HAL_ADC_Start_IT+0x182>
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	f880 3054 	strb.w	r3, [r0, #84]	; 0x54
    tmp_hal_status = ADC_Enable(hadc);
 8001d10:	f7ff ff7c 	bl	8001c0c <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8001d14:	2800      	cmp	r0, #0
 8001d16:	f040 80a2 	bne.w	8001e5e <HAL_ADC_Start_IT+0x176>
      ADC_STATE_CLR_SET(hadc->State,
 8001d1a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001d1c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001d20:	f023 0301 	bic.w	r3, r3, #1
 8001d24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d28:	65a3      	str	r3, [r4, #88]	; 0x58
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001d2a:	6823      	ldr	r3, [r4, #0]
 8001d2c:	4a51      	ldr	r2, [pc, #324]	; (8001e74 <HAL_ADC_Start_IT+0x18c>)
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d052      	beq.n	8001dd8 <HAL_ADC_Start_IT+0xf0>
 8001d32:	461a      	mov	r2, r3
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d000      	beq.n	8001d3a <HAL_ADC_Start_IT+0x52>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001d38:	b91d      	cbnz	r5, 8001d42 <HAL_ADC_Start_IT+0x5a>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001d3a:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8001d3c:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8001d40:	65a2      	str	r2, [r4, #88]	; 0x58
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001d42:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8001d44:	f412 5f80 	tst.w	r2, #4096	; 0x1000
 8001d48:	d049      	beq.n	8001dde <HAL_ADC_Start_IT+0xf6>
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001d4a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001d4c:	f022 0206 	bic.w	r2, r2, #6
 8001d50:	65e2      	str	r2, [r4, #92]	; 0x5c
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001d52:	221c      	movs	r2, #28
 8001d54:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hadc);
 8001d56:	2300      	movs	r3, #0
 8001d58:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8001d5c:	6822      	ldr	r2, [r4, #0]
 8001d5e:	6853      	ldr	r3, [r2, #4]
 8001d60:	f023 031c 	bic.w	r3, r3, #28
 8001d64:	6053      	str	r3, [r2, #4]
      switch (hadc->Init.EOCSelection)
 8001d66:	6963      	ldr	r3, [r4, #20]
 8001d68:	2b08      	cmp	r3, #8
 8001d6a:	d03b      	beq.n	8001de4 <HAL_ADC_Start_IT+0xfc>
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8001d6c:	6822      	ldr	r2, [r4, #0]
 8001d6e:	6853      	ldr	r3, [r2, #4]
 8001d70:	f043 0304 	orr.w	r3, r3, #4
 8001d74:	6053      	str	r3, [r2, #4]
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001d76:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001d78:	b923      	cbnz	r3, 8001d84 <HAL_ADC_Start_IT+0x9c>
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001d7a:	6822      	ldr	r2, [r4, #0]
 8001d7c:	6853      	ldr	r3, [r2, #4]
 8001d7e:	f043 0310 	orr.w	r3, r3, #16
 8001d82:	6053      	str	r3, [r2, #4]
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001d84:	6823      	ldr	r3, [r4, #0]
 8001d86:	4a3b      	ldr	r2, [pc, #236]	; (8001e74 <HAL_ADC_Start_IT+0x18c>)
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	d031      	beq.n	8001df0 <HAL_ADC_Start_IT+0x108>
 8001d8c:	461a      	mov	r2, r3
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d031      	beq.n	8001df6 <HAL_ADC_Start_IT+0x10e>
 8001d92:	2d09      	cmp	r5, #9
 8001d94:	d805      	bhi.n	8001da2 <HAL_ADC_Start_IT+0xba>
 8001d96:	f240 2121 	movw	r1, #545	; 0x221
 8001d9a:	40e9      	lsrs	r1, r5
 8001d9c:	f011 0f01 	tst.w	r1, #1
 8001da0:	d129      	bne.n	8001df6 <HAL_ADC_Start_IT+0x10e>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001da2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8001da4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8001da8:	65a1      	str	r1, [r4, #88]	; 0x58
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001daa:	68d2      	ldr	r2, [r2, #12]
 8001dac:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8001db0:	d05a      	beq.n	8001e68 <HAL_ADC_Start_IT+0x180>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001db2:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8001db4:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001db8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001dbc:	65a2      	str	r2, [r4, #88]	; 0x58
          switch (hadc->Init.EOCSelection)
 8001dbe:	6962      	ldr	r2, [r4, #20]
 8001dc0:	2a08      	cmp	r2, #8
 8001dc2:	d042      	beq.n	8001e4a <HAL_ADC_Start_IT+0x162>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8001dc4:	685a      	ldr	r2, [r3, #4]
 8001dc6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001dca:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8001dcc:	6822      	ldr	r2, [r4, #0]
 8001dce:	6853      	ldr	r3, [r2, #4]
 8001dd0:	f043 0320 	orr.w	r3, r3, #32
 8001dd4:	6053      	str	r3, [r2, #4]
              break;
 8001dd6:	e047      	b.n	8001e68 <HAL_ADC_Start_IT+0x180>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001dd8:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 8001ddc:	e7aa      	b.n	8001d34 <HAL_ADC_Start_IT+0x4c>
        ADC_CLEAR_ERRORCODE(hadc);
 8001dde:	2200      	movs	r2, #0
 8001de0:	65e2      	str	r2, [r4, #92]	; 0x5c
 8001de2:	e7b6      	b.n	8001d52 <HAL_ADC_Start_IT+0x6a>
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8001de4:	6822      	ldr	r2, [r4, #0]
 8001de6:	6853      	ldr	r3, [r2, #4]
 8001de8:	f043 0308 	orr.w	r3, r3, #8
 8001dec:	6053      	str	r3, [r2, #4]
          break;
 8001dee:	e7c2      	b.n	8001d76 <HAL_ADC_Start_IT+0x8e>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001df0:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 8001df4:	e7cb      	b.n	8001d8e <HAL_ADC_Start_IT+0xa6>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001df6:	68da      	ldr	r2, [r3, #12]
 8001df8:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8001dfc:	d011      	beq.n	8001e22 <HAL_ADC_Start_IT+0x13a>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001dfe:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8001e00:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001e04:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001e08:	65a2      	str	r2, [r4, #88]	; 0x58
          switch (hadc->Init.EOCSelection)
 8001e0a:	6962      	ldr	r2, [r4, #20]
 8001e0c:	2a08      	cmp	r2, #8
 8001e0e:	d012      	beq.n	8001e36 <HAL_ADC_Start_IT+0x14e>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8001e10:	685a      	ldr	r2, [r3, #4]
 8001e12:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001e16:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8001e18:	6822      	ldr	r2, [r4, #0]
 8001e1a:	6853      	ldr	r3, [r2, #4]
 8001e1c:	f043 0320 	orr.w	r3, r3, #32
 8001e20:	6053      	str	r3, [r2, #4]
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001e22:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8001e24:	6893      	ldr	r3, [r2, #8]
 8001e26:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001e2a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001e2e:	f043 0304 	orr.w	r3, r3, #4
 8001e32:	6093      	str	r3, [r2, #8]
}
 8001e34:	e018      	b.n	8001e68 <HAL_ADC_Start_IT+0x180>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001e36:	685a      	ldr	r2, [r3, #4]
 8001e38:	f022 0220 	bic.w	r2, r2, #32
 8001e3c:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8001e3e:	6822      	ldr	r2, [r4, #0]
 8001e40:	6853      	ldr	r3, [r2, #4]
 8001e42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001e46:	6053      	str	r3, [r2, #4]
              break;
 8001e48:	e7eb      	b.n	8001e22 <HAL_ADC_Start_IT+0x13a>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001e4a:	685a      	ldr	r2, [r3, #4]
 8001e4c:	f022 0220 	bic.w	r2, r2, #32
 8001e50:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8001e52:	6822      	ldr	r2, [r4, #0]
 8001e54:	6853      	ldr	r3, [r2, #4]
 8001e56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001e5a:	6053      	str	r3, [r2, #4]
              break;
 8001e5c:	e004      	b.n	8001e68 <HAL_ADC_Start_IT+0x180>
      __HAL_UNLOCK(hadc);
 8001e5e:	2300      	movs	r3, #0
 8001e60:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
 8001e64:	e000      	b.n	8001e68 <HAL_ADC_Start_IT+0x180>
    tmp_hal_status = HAL_BUSY;
 8001e66:	2002      	movs	r0, #2
}
 8001e68:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_LOCK(hadc);
 8001e6a:	2002      	movs	r0, #2
 8001e6c:	e7fc      	b.n	8001e68 <HAL_ADC_Start_IT+0x180>
 8001e6e:	bf00      	nop
 8001e70:	42028300 	.word	0x42028300
 8001e74:	42028100 	.word	0x42028100

08001e78 <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8001e78:	4770      	bx	lr

08001e7a <HAL_ADCEx_InjectedQueueOverflowCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8001e7a:	4770      	bx	lr

08001e7c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8001e7c:	4770      	bx	lr

08001e7e <HAL_ADCEx_LevelOutOfWindow3Callback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8001e7e:	4770      	bx	lr

08001e80 <HAL_ADCEx_EndOfSamplingCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8001e80:	4770      	bx	lr
	...

08001e84 <HAL_ADCEx_MultiModeConfigChannel>:
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001e84:	f890 2054 	ldrb.w	r2, [r0, #84]	; 0x54
 8001e88:	2a01      	cmp	r2, #1
 8001e8a:	d07e      	beq.n	8001f8a <HAL_ADCEx_MultiModeConfigChannel+0x106>
{
 8001e8c:	b410      	push	{r4}
 8001e8e:	b09b      	sub	sp, #108	; 0x6c
 8001e90:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8001e92:	2201      	movs	r2, #1
 8001e94:	f880 2054 	strb.w	r2, [r0, #84]	; 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8001e98:	2200      	movs	r2, #0
 8001e9a:	9216      	str	r2, [sp, #88]	; 0x58
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8001e9c:	9217      	str	r2, [sp, #92]	; 0x5c

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8001e9e:	6800      	ldr	r0, [r0, #0]
 8001ea0:	4a3b      	ldr	r2, [pc, #236]	; (8001f90 <HAL_ADCEx_MultiModeConfigChannel+0x10c>)
 8001ea2:	4290      	cmp	r0, r2
 8001ea4:	d038      	beq.n	8001f18 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	9200      	str	r2, [sp, #0]

  if (tmp_hadc_slave.Instance == NULL)
 8001eaa:	9a00      	ldr	r2, [sp, #0]
 8001eac:	2a00      	cmp	r2, #0
 8001eae:	d037      	beq.n	8001f20 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001eb0:	6892      	ldr	r2, [r2, #8]
 8001eb2:	f012 0204 	ands.w	r2, r2, #4
 8001eb6:	d000      	beq.n	8001eba <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8001eb8:	2201      	movs	r2, #1
 8001eba:	6880      	ldr	r0, [r0, #8]
 8001ebc:	f010 0f04 	tst.w	r0, #4
 8001ec0:	d153      	bne.n	8001f6a <HAL_ADCEx_MultiModeConfigChannel+0xe6>
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8001ec2:	2a00      	cmp	r2, #0
 8001ec4:	d151      	bne.n	8001f6a <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8001ec6:	680a      	ldr	r2, [r1, #0]
 8001ec8:	2a00      	cmp	r2, #0
 8001eca:	d032      	beq.n	8001f32 <HAL_ADCEx_MultiModeConfigChannel+0xae>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8001ecc:	4c31      	ldr	r4, [pc, #196]	; (8001f94 <HAL_ADCEx_MultiModeConfigChannel+0x110>)
 8001ece:	68a2      	ldr	r2, [r4, #8]
 8001ed0:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001ed4:	6848      	ldr	r0, [r1, #4]
 8001ed6:	f893 c030 	ldrb.w	ip, [r3, #48]	; 0x30
 8001eda:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
 8001ede:	4302      	orrs	r2, r0
 8001ee0:	60a2      	str	r2, [r4, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001ee2:	4a2b      	ldr	r2, [pc, #172]	; (8001f90 <HAL_ADCEx_MultiModeConfigChannel+0x10c>)
 8001ee4:	6890      	ldr	r0, [r2, #8]
 8001ee6:	f010 0001 	ands.w	r0, r0, #1
 8001eea:	d000      	beq.n	8001eee <HAL_ADCEx_MultiModeConfigChannel+0x6a>
 8001eec:	2001      	movs	r0, #1
 8001eee:	4a2a      	ldr	r2, [pc, #168]	; (8001f98 <HAL_ADCEx_MultiModeConfigChannel+0x114>)
 8001ef0:	6892      	ldr	r2, [r2, #8]
 8001ef2:	f012 0201 	ands.w	r2, r2, #1
 8001ef6:	d000      	beq.n	8001efa <HAL_ADCEx_MultiModeConfigChannel+0x76>
 8001ef8:	2201      	movs	r2, #1
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001efa:	4302      	orrs	r2, r0
 8001efc:	d141      	bne.n	8001f82 <HAL_ADCEx_MultiModeConfigChannel+0xfe>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8001efe:	4c25      	ldr	r4, [pc, #148]	; (8001f94 <HAL_ADCEx_MultiModeConfigChannel+0x110>)
 8001f00:	68a2      	ldr	r2, [r4, #8]
 8001f02:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 8001f06:	f022 020f 	bic.w	r2, r2, #15
 8001f0a:	6808      	ldr	r0, [r1, #0]
 8001f0c:	6889      	ldr	r1, [r1, #8]
 8001f0e:	4301      	orrs	r1, r0
 8001f10:	430a      	orrs	r2, r1
 8001f12:	60a2      	str	r2, [r4, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f14:	2000      	movs	r0, #0
 8001f16:	e02d      	b.n	8001f74 <HAL_ADCEx_MultiModeConfigChannel+0xf0>
  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8001f18:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8001f1c:	9200      	str	r2, [sp, #0]
 8001f1e:	e7c4      	b.n	8001eaa <HAL_ADCEx_MultiModeConfigChannel+0x26>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f20:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001f22:	f042 0220 	orr.w	r2, r2, #32
 8001f26:	659a      	str	r2, [r3, #88]	; 0x58
    __HAL_UNLOCK(hadc);
 8001f28:	2200      	movs	r2, #0
 8001f2a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001f2e:	2001      	movs	r0, #1
 8001f30:	e023      	b.n	8001f7a <HAL_ADCEx_MultiModeConfigChannel+0xf6>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8001f32:	4918      	ldr	r1, [pc, #96]	; (8001f94 <HAL_ADCEx_MultiModeConfigChannel+0x110>)
 8001f34:	688a      	ldr	r2, [r1, #8]
 8001f36:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001f3a:	608a      	str	r2, [r1, #8]
 8001f3c:	4a14      	ldr	r2, [pc, #80]	; (8001f90 <HAL_ADCEx_MultiModeConfigChannel+0x10c>)
 8001f3e:	6891      	ldr	r1, [r2, #8]
 8001f40:	f011 0101 	ands.w	r1, r1, #1
 8001f44:	d000      	beq.n	8001f48 <HAL_ADCEx_MultiModeConfigChannel+0xc4>
 8001f46:	2101      	movs	r1, #1
 8001f48:	4a13      	ldr	r2, [pc, #76]	; (8001f98 <HAL_ADCEx_MultiModeConfigChannel+0x114>)
 8001f4a:	6892      	ldr	r2, [r2, #8]
 8001f4c:	f012 0201 	ands.w	r2, r2, #1
 8001f50:	d000      	beq.n	8001f54 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 8001f52:	2201      	movs	r2, #1

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001f54:	430a      	orrs	r2, r1
 8001f56:	d116      	bne.n	8001f86 <HAL_ADCEx_MultiModeConfigChannel+0x102>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8001f58:	490e      	ldr	r1, [pc, #56]	; (8001f94 <HAL_ADCEx_MultiModeConfigChannel+0x110>)
 8001f5a:	688a      	ldr	r2, [r1, #8]
 8001f5c:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 8001f60:	f022 020f 	bic.w	r2, r2, #15
 8001f64:	608a      	str	r2, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f66:	2000      	movs	r0, #0
 8001f68:	e004      	b.n	8001f74 <HAL_ADCEx_MultiModeConfigChannel+0xf0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f6a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001f6c:	f042 0220 	orr.w	r2, r2, #32
 8001f70:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001f72:	2001      	movs	r0, #1
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f74:	2200      	movs	r2, #0
 8001f76:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
}
 8001f7a:	b01b      	add	sp, #108	; 0x6c
 8001f7c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001f80:	4770      	bx	lr
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f82:	2000      	movs	r0, #0
 8001f84:	e7f6      	b.n	8001f74 <HAL_ADCEx_MultiModeConfigChannel+0xf0>
 8001f86:	2000      	movs	r0, #0
 8001f88:	e7f4      	b.n	8001f74 <HAL_ADCEx_MultiModeConfigChannel+0xf0>
  __HAL_LOCK(hadc);
 8001f8a:	2002      	movs	r0, #2
}
 8001f8c:	4770      	bx	lr
 8001f8e:	bf00      	nop
 8001f90:	42028000 	.word	0x42028000
 8001f94:	42028300 	.word	0x42028300
 8001f98:	42028100 	.word	0x42028100

08001f9c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f9c:	4a07      	ldr	r2, [pc, #28]	; (8001fbc <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001f9e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fa0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001fa4:	041b      	lsls	r3, r3, #16
 8001fa6:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001fa8:	0200      	lsls	r0, r0, #8
 8001faa:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fae:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8001fb0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001fb4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8001fb8:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001fba:	4770      	bx	lr
 8001fbc:	e000ed00 	.word	0xe000ed00

08001fc0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 7
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fc0:	b500      	push	{lr}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fc2:	4b19      	ldr	r3, [pc, #100]	; (8002028 <HAL_NVIC_SetPriority+0x68>)
 8001fc4:	68db      	ldr	r3, [r3, #12]
 8001fc6:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fca:	f1c3 0c07 	rsb	ip, r3, #7
 8001fce:	f1bc 0f03 	cmp.w	ip, #3
 8001fd2:	bf28      	it	cs
 8001fd4:	f04f 0c03 	movcs.w	ip, #3
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fd8:	f103 0e03 	add.w	lr, r3, #3
 8001fdc:	f1be 0f06 	cmp.w	lr, #6
 8001fe0:	d918      	bls.n	8002014 <HAL_NVIC_SetPriority+0x54>
 8001fe2:	3b04      	subs	r3, #4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fe4:	f04f 3eff 	mov.w	lr, #4294967295
 8001fe8:	fa0e fc0c 	lsl.w	ip, lr, ip
 8001fec:	ea21 010c 	bic.w	r1, r1, ip
 8001ff0:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ff2:	fa0e fe03 	lsl.w	lr, lr, r3
 8001ff6:	ea22 020e 	bic.w	r2, r2, lr
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ffa:	430a      	orrs	r2, r1
  if ((int32_t)(IRQn) >= 0)
 8001ffc:	2800      	cmp	r0, #0
 8001ffe:	db0b      	blt.n	8002018 <HAL_NVIC_SetPriority+0x58>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002000:	0152      	lsls	r2, r2, #5
 8002002:	b2d2      	uxtb	r2, r2
 8002004:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8002008:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 800200c:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002010:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002014:	2300      	movs	r3, #0
 8002016:	e7e5      	b.n	8001fe4 <HAL_NVIC_SetPriority+0x24>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002018:	f000 000f 	and.w	r0, r0, #15
 800201c:	0152      	lsls	r2, r2, #5
 800201e:	b2d2      	uxtb	r2, r2
 8002020:	4b02      	ldr	r3, [pc, #8]	; (800202c <HAL_NVIC_SetPriority+0x6c>)
 8002022:	541a      	strb	r2, [r3, r0]
 8002024:	e7f4      	b.n	8002010 <HAL_NVIC_SetPriority+0x50>
 8002026:	bf00      	nop
 8002028:	e000ed00 	.word	0xe000ed00
 800202c:	e000ed14 	.word	0xe000ed14

08002030 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002030:	2800      	cmp	r0, #0
 8002032:	db07      	blt.n	8002044 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002034:	f000 021f 	and.w	r2, r0, #31
 8002038:	0940      	lsrs	r0, r0, #5
 800203a:	2301      	movs	r3, #1
 800203c:	4093      	lsls	r3, r2
 800203e:	4a02      	ldr	r2, [pc, #8]	; (8002048 <HAL_NVIC_EnableIRQ+0x18>)
 8002040:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002044:	4770      	bx	lr
 8002046:	bf00      	nop
 8002048:	e000e100 	.word	0xe000e100

0800204c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800204c:	3801      	subs	r0, #1
 800204e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8002052:	d20b      	bcs.n	800206c <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002054:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8002058:	6158      	str	r0, [r3, #20]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800205a:	4a05      	ldr	r2, [pc, #20]	; (8002070 <HAL_SYSTICK_Config+0x24>)
 800205c:	21e0      	movs	r1, #224	; 0xe0
 800205e:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002062:	2000      	movs	r0, #0
 8002064:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002066:	2207      	movs	r2, #7
 8002068:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800206a:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800206c:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 800206e:	4770      	bx	lr
 8002070:	e000ed00 	.word	0xe000ed00

08002074 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002074:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t position = 0U;
 8002076:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002078:	e065      	b.n	8002146 <HAL_GPIO_Init+0xd2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800207a:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800207c:	005e      	lsls	r6, r3, #1
 800207e:	2403      	movs	r4, #3
 8002080:	40b4      	lsls	r4, r6
 8002082:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002086:	68cc      	ldr	r4, [r1, #12]
 8002088:	40b4      	lsls	r4, r6
 800208a:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 800208c:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800208e:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002090:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002094:	684c      	ldr	r4, [r1, #4]
 8002096:	f3c4 1400 	ubfx	r4, r4, #4, #1
 800209a:	409c      	lsls	r4, r3
 800209c:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 800209e:	6044      	str	r4, [r0, #4]
 80020a0:	e062      	b.n	8002168 <HAL_GPIO_Init+0xf4>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80020a2:	08dd      	lsrs	r5, r3, #3
 80020a4:	3508      	adds	r5, #8
 80020a6:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 80020aa:	f003 0c07 	and.w	ip, r3, #7
 80020ae:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80020b2:	f04f 0e0f 	mov.w	lr, #15
 80020b6:	fa0e fe0c 	lsl.w	lr, lr, ip
 80020ba:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80020be:	690c      	ldr	r4, [r1, #16]
 80020c0:	fa04 f40c 	lsl.w	r4, r4, ip
 80020c4:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3U] = temp;
 80020c8:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 80020cc:	e063      	b.n	8002196 <HAL_GPIO_Init+0x122>
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        temp = EXTI->EXTICR[position >> 2U];
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 80020ce:	2406      	movs	r4, #6
 80020d0:	e000      	b.n	80020d4 <HAL_GPIO_Init+0x60>
 80020d2:	2400      	movs	r4, #0
 80020d4:	fa04 f40e 	lsl.w	r4, r4, lr
 80020d8:	432c      	orrs	r4, r5
        EXTI->EXTICR[position >> 2U] = temp;
 80020da:	4d56      	ldr	r5, [pc, #344]	; (8002234 <HAL_GPIO_Init+0x1c0>)
 80020dc:	f10c 0c18 	add.w	ip, ip, #24
 80020e0:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80020e4:	682d      	ldr	r5, [r5, #0]
        temp &= ~(iocurrent);
 80020e6:	43d4      	mvns	r4, r2
 80020e8:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80020ec:	684f      	ldr	r7, [r1, #4]
 80020ee:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 80020f2:	d001      	beq.n	80020f8 <HAL_GPIO_Init+0x84>
        {
          temp |= iocurrent;
 80020f4:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 80020f8:	4d4e      	ldr	r5, [pc, #312]	; (8002234 <HAL_GPIO_Init+0x1c0>)
 80020fa:	602e      	str	r6, [r5, #0]

        temp = EXTI->FTSR1;
 80020fc:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 80020fe:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002102:	684f      	ldr	r7, [r1, #4]
 8002104:	f417 1f00 	tst.w	r7, #2097152	; 0x200000
 8002108:	d001      	beq.n	800210e <HAL_GPIO_Init+0x9a>
        {
          temp |= iocurrent;
 800210a:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 800210e:	4d49      	ldr	r5, [pc, #292]	; (8002234 <HAL_GPIO_Init+0x1c0>)
 8002110:	606e      	str	r6, [r5, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002112:	f8d5 5084 	ldr.w	r5, [r5, #132]	; 0x84
        temp &= ~(iocurrent);
 8002116:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800211a:	684f      	ldr	r7, [r1, #4]
 800211c:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8002120:	d001      	beq.n	8002126 <HAL_GPIO_Init+0xb2>
        {
          temp |= iocurrent;
 8002122:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR1 = temp;
 8002126:	4d43      	ldr	r5, [pc, #268]	; (8002234 <HAL_GPIO_Init+0x1c0>)
 8002128:	f8c5 6084 	str.w	r6, [r5, #132]	; 0x84

        temp = EXTI->IMR1;
 800212c:	f8d5 5080 	ldr.w	r5, [r5, #128]	; 0x80
        temp &= ~(iocurrent);
 8002130:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002132:	684e      	ldr	r6, [r1, #4]
 8002134:	f416 3f80 	tst.w	r6, #65536	; 0x10000
 8002138:	d001      	beq.n	800213e <HAL_GPIO_Init+0xca>
        {
          temp |= iocurrent;
 800213a:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->IMR1 = temp;
 800213e:	4a3d      	ldr	r2, [pc, #244]	; (8002234 <HAL_GPIO_Init+0x1c0>)
 8002140:	f8c2 4080 	str.w	r4, [r2, #128]	; 0x80
      }
    }

    position++;
 8002144:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002146:	680a      	ldr	r2, [r1, #0]
 8002148:	fa32 f403 	lsrs.w	r4, r2, r3
 800214c:	d071      	beq.n	8002232 <HAL_GPIO_Init+0x1be>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800214e:	f04f 0c01 	mov.w	ip, #1
 8002152:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0U)
 8002156:	ea1c 0202 	ands.w	r2, ip, r2
 800215a:	d0f3      	beq.n	8002144 <HAL_GPIO_Init+0xd0>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800215c:	684c      	ldr	r4, [r1, #4]
 800215e:	f004 0403 	and.w	r4, r4, #3
 8002162:	3c01      	subs	r4, #1
 8002164:	2c01      	cmp	r4, #1
 8002166:	d988      	bls.n	800207a <HAL_GPIO_Init+0x6>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002168:	684c      	ldr	r4, [r1, #4]
 800216a:	f004 0403 	and.w	r4, r4, #3
 800216e:	2c03      	cmp	r4, #3
 8002170:	d00c      	beq.n	800218c <HAL_GPIO_Init+0x118>
        temp = GPIOx->PUPDR;
 8002172:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002174:	005d      	lsls	r5, r3, #1
 8002176:	f04f 0c03 	mov.w	ip, #3
 800217a:	fa0c fc05 	lsl.w	ip, ip, r5
 800217e:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002182:	688c      	ldr	r4, [r1, #8]
 8002184:	40ac      	lsls	r4, r5
 8002186:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->PUPDR = temp;
 800218a:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800218c:	684c      	ldr	r4, [r1, #4]
 800218e:	f004 0403 	and.w	r4, r4, #3
 8002192:	2c02      	cmp	r4, #2
 8002194:	d085      	beq.n	80020a2 <HAL_GPIO_Init+0x2e>
      temp = GPIOx->MODER;
 8002196:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002198:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 800219c:	f04f 0c03 	mov.w	ip, #3
 80021a0:	fa0c fc0e 	lsl.w	ip, ip, lr
 80021a4:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80021a8:	684c      	ldr	r4, [r1, #4]
 80021aa:	f004 0403 	and.w	r4, r4, #3
 80021ae:	fa04 f40e 	lsl.w	r4, r4, lr
 80021b2:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 80021b6:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80021b8:	684c      	ldr	r4, [r1, #4]
 80021ba:	f414 3f40 	tst.w	r4, #196608	; 0x30000
 80021be:	d0c1      	beq.n	8002144 <HAL_GPIO_Init+0xd0>
        temp = EXTI->EXTICR[position >> 2U];
 80021c0:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 80021c4:	f10c 0518 	add.w	r5, ip, #24
 80021c8:	4c1a      	ldr	r4, [pc, #104]	; (8002234 <HAL_GPIO_Init+0x1c0>)
 80021ca:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 80021ce:	f003 0e03 	and.w	lr, r3, #3
 80021d2:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 80021d6:	240f      	movs	r4, #15
 80021d8:	fa04 f40e 	lsl.w	r4, r4, lr
 80021dc:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 80021e0:	4c15      	ldr	r4, [pc, #84]	; (8002238 <HAL_GPIO_Init+0x1c4>)
 80021e2:	42a0      	cmp	r0, r4
 80021e4:	f43f af75 	beq.w	80020d2 <HAL_GPIO_Init+0x5e>
 80021e8:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80021ec:	42a0      	cmp	r0, r4
 80021ee:	d016      	beq.n	800221e <HAL_GPIO_Init+0x1aa>
 80021f0:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80021f4:	42a0      	cmp	r0, r4
 80021f6:	d014      	beq.n	8002222 <HAL_GPIO_Init+0x1ae>
 80021f8:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80021fc:	42a0      	cmp	r0, r4
 80021fe:	d012      	beq.n	8002226 <HAL_GPIO_Init+0x1b2>
 8002200:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002204:	42a0      	cmp	r0, r4
 8002206:	d010      	beq.n	800222a <HAL_GPIO_Init+0x1b6>
 8002208:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800220c:	42a0      	cmp	r0, r4
 800220e:	d00e      	beq.n	800222e <HAL_GPIO_Init+0x1ba>
 8002210:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002214:	42a0      	cmp	r0, r4
 8002216:	f43f af5a 	beq.w	80020ce <HAL_GPIO_Init+0x5a>
 800221a:	2407      	movs	r4, #7
 800221c:	e75a      	b.n	80020d4 <HAL_GPIO_Init+0x60>
 800221e:	2401      	movs	r4, #1
 8002220:	e758      	b.n	80020d4 <HAL_GPIO_Init+0x60>
 8002222:	2402      	movs	r4, #2
 8002224:	e756      	b.n	80020d4 <HAL_GPIO_Init+0x60>
 8002226:	2403      	movs	r4, #3
 8002228:	e754      	b.n	80020d4 <HAL_GPIO_Init+0x60>
 800222a:	2404      	movs	r4, #4
 800222c:	e752      	b.n	80020d4 <HAL_GPIO_Init+0x60>
 800222e:	2405      	movs	r4, #5
 8002230:	e750      	b.n	80020d4 <HAL_GPIO_Init+0x60>
  }
}
 8002232:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002234:	4002f400 	.word	0x4002f400
 8002238:	42020000 	.word	0x42020000

0800223c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 800223c:	6903      	ldr	r3, [r0, #16]
 800223e:	4219      	tst	r1, r3
 8002240:	d001      	beq.n	8002246 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 8002242:	2001      	movs	r0, #1
 8002244:	4770      	bx	lr
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002246:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8002248:	4770      	bx	lr

0800224a <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800224a:	b10a      	cbz	r2, 8002250 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800224c:	6181      	str	r1, [r0, #24]
 800224e:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002250:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8002252:	4770      	bx	lr

08002254 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002254:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002256:	ea01 0203 	and.w	r2, r1, r3
 800225a:	ea21 0103 	bic.w	r1, r1, r3
 800225e:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8002262:	6181      	str	r1, [r0, #24]
}
 8002264:	4770      	bx	lr

08002266 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002266:	6803      	ldr	r3, [r0, #0]
 8002268:	699a      	ldr	r2, [r3, #24]
 800226a:	f012 0f02 	tst.w	r2, #2
 800226e:	d001      	beq.n	8002274 <I2C_Flush_TXDR+0xe>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002270:	2200      	movs	r2, #0
 8002272:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002274:	6803      	ldr	r3, [r0, #0]
 8002276:	699a      	ldr	r2, [r3, #24]
 8002278:	f012 0f01 	tst.w	r2, #1
 800227c:	d103      	bne.n	8002286 <I2C_Flush_TXDR+0x20>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800227e:	699a      	ldr	r2, [r3, #24]
 8002280:	f042 0201 	orr.w	r2, r2, #1
 8002284:	619a      	str	r2, [r3, #24]
  }
}
 8002286:	4770      	bx	lr

08002288 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002288:	b410      	push	{r4}
 800228a:	9c01      	ldr	r4, [sp, #4]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800228c:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8002290:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002294:	4319      	orrs	r1, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002296:	4321      	orrs	r1, r4
 8002298:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800229c:	6802      	ldr	r2, [r0, #0]
 800229e:	6853      	ldr	r3, [r2, #4]
 80022a0:	0d64      	lsrs	r4, r4, #21
 80022a2:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 80022a6:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 80022aa:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 80022ae:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 80022b2:	f044 0403 	orr.w	r4, r4, #3
 80022b6:	ea23 0304 	bic.w	r3, r3, r4
 80022ba:	430b      	orrs	r3, r1
 80022bc:	6053      	str	r3, [r2, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80022be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80022c2:	4770      	bx	lr

080022c4 <I2C_IsErrorOccurred>:
{
 80022c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80022c8:	4604      	mov	r4, r0
  uint32_t itflag   = hi2c->Instance->ISR;
 80022ca:	6803      	ldr	r3, [r0, #0]
 80022cc:	699e      	ldr	r6, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80022ce:	f016 0610 	ands.w	r6, r6, #16
 80022d2:	d07c      	beq.n	80023ce <I2C_IsErrorOccurred+0x10a>
 80022d4:	460d      	mov	r5, r1
 80022d6:	4690      	mov	r8, r2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80022d8:	2210      	movs	r2, #16
 80022da:	61da      	str	r2, [r3, #28]
  uint32_t error_code = 0;
 80022dc:	2600      	movs	r6, #0
  HAL_StatusTypeDef status = HAL_OK;
 80022de:	4637      	mov	r7, r6
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80022e0:	6823      	ldr	r3, [r4, #0]
 80022e2:	6998      	ldr	r0, [r3, #24]
 80022e4:	f010 0f20 	tst.w	r0, #32
 80022e8:	d130      	bne.n	800234c <I2C_IsErrorOccurred+0x88>
 80022ea:	bb7f      	cbnz	r7, 800234c <I2C_IsErrorOccurred+0x88>
      if (Timeout != HAL_MAX_DELAY)
 80022ec:	f1b5 3fff 	cmp.w	r5, #4294967295
 80022f0:	d0f6      	beq.n	80022e0 <I2C_IsErrorOccurred+0x1c>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80022f2:	f7fe ffbf 	bl	8001274 <HAL_GetTick>
 80022f6:	eba0 0008 	sub.w	r0, r0, r8
 80022fa:	42a8      	cmp	r0, r5
 80022fc:	d801      	bhi.n	8002302 <I2C_IsErrorOccurred+0x3e>
 80022fe:	2d00      	cmp	r5, #0
 8002300:	d1ee      	bne.n	80022e0 <I2C_IsErrorOccurred+0x1c>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002302:	6821      	ldr	r1, [r4, #0]
 8002304:	684b      	ldr	r3, [r1, #4]
 8002306:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          tmp2 = hi2c->Mode;
 800230a:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
 800230e:	b2d2      	uxtb	r2, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002310:	6988      	ldr	r0, [r1, #24]
 8002312:	f410 4f00 	tst.w	r0, #32768	; 0x8000
 8002316:	d002      	beq.n	800231e <I2C_IsErrorOccurred+0x5a>
 8002318:	b90b      	cbnz	r3, 800231e <I2C_IsErrorOccurred+0x5a>
              (tmp1 != I2C_CR2_STOP) && \
 800231a:	2a20      	cmp	r2, #32
 800231c:	d10e      	bne.n	800233c <I2C_IsErrorOccurred+0x78>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800231e:	6823      	ldr	r3, [r4, #0]
 8002320:	699b      	ldr	r3, [r3, #24]
 8002322:	f013 0f20 	tst.w	r3, #32
 8002326:	d1db      	bne.n	80022e0 <I2C_IsErrorOccurred+0x1c>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002328:	f7fe ffa4 	bl	8001274 <HAL_GetTick>
 800232c:	eba0 0008 	sub.w	r0, r0, r8
 8002330:	2819      	cmp	r0, #25
 8002332:	d9f4      	bls.n	800231e <I2C_IsErrorOccurred+0x5a>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002334:	f046 0620 	orr.w	r6, r6, #32
              status = HAL_ERROR;
 8002338:	2701      	movs	r7, #1
              break;
 800233a:	e7d1      	b.n	80022e0 <I2C_IsErrorOccurred+0x1c>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800233c:	684b      	ldr	r3, [r1, #4]
 800233e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002342:	604b      	str	r3, [r1, #4]
            tickstart = HAL_GetTick();
 8002344:	f7fe ff96 	bl	8001274 <HAL_GetTick>
 8002348:	4680      	mov	r8, r0
 800234a:	e7e8      	b.n	800231e <I2C_IsErrorOccurred+0x5a>
    if (status == HAL_OK)
 800234c:	b90f      	cbnz	r7, 8002352 <I2C_IsErrorOccurred+0x8e>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800234e:	2220      	movs	r2, #32
 8002350:	61da      	str	r2, [r3, #28]
    error_code |= HAL_I2C_ERROR_AF;
 8002352:	f046 0604 	orr.w	r6, r6, #4
    status = HAL_ERROR;
 8002356:	2501      	movs	r5, #1
  itflag = hi2c->Instance->ISR;
 8002358:	6822      	ldr	r2, [r4, #0]
 800235a:	6993      	ldr	r3, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800235c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002360:	d005      	beq.n	800236e <I2C_IsErrorOccurred+0xaa>
    error_code |= HAL_I2C_ERROR_BERR;
 8002362:	f046 0601 	orr.w	r6, r6, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002366:	f44f 7180 	mov.w	r1, #256	; 0x100
 800236a:	61d1      	str	r1, [r2, #28]
    status = HAL_ERROR;
 800236c:	2501      	movs	r5, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800236e:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002372:	d006      	beq.n	8002382 <I2C_IsErrorOccurred+0xbe>
    error_code |= HAL_I2C_ERROR_OVR;
 8002374:	f046 0608 	orr.w	r6, r6, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002378:	6822      	ldr	r2, [r4, #0]
 800237a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800237e:	61d1      	str	r1, [r2, #28]
    status = HAL_ERROR;
 8002380:	2501      	movs	r5, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002382:	f413 7f00 	tst.w	r3, #512	; 0x200
 8002386:	d024      	beq.n	80023d2 <I2C_IsErrorOccurred+0x10e>
    error_code |= HAL_I2C_ERROR_ARLO;
 8002388:	f046 0602 	orr.w	r6, r6, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800238c:	6823      	ldr	r3, [r4, #0]
 800238e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002392:	61da      	str	r2, [r3, #28]
    status = HAL_ERROR;
 8002394:	2501      	movs	r5, #1
    I2C_Flush_TXDR(hi2c);
 8002396:	4620      	mov	r0, r4
 8002398:	f7ff ff65 	bl	8002266 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 800239c:	6822      	ldr	r2, [r4, #0]
 800239e:	6853      	ldr	r3, [r2, #4]
 80023a0:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 80023a4:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 80023a8:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 80023ac:	f023 0301 	bic.w	r3, r3, #1
 80023b0:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= error_code;
 80023b2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80023b4:	4333      	orrs	r3, r6
 80023b6:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80023b8:	2320      	movs	r3, #32
 80023ba:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80023be:	2300      	movs	r3, #0
 80023c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 80023c4:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 80023c8:	4628      	mov	r0, r5
 80023ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  HAL_StatusTypeDef status = HAL_OK;
 80023ce:	2500      	movs	r5, #0
 80023d0:	e7c2      	b.n	8002358 <I2C_IsErrorOccurred+0x94>
  if (status != HAL_OK)
 80023d2:	2d00      	cmp	r5, #0
 80023d4:	d0f8      	beq.n	80023c8 <I2C_IsErrorOccurred+0x104>
 80023d6:	e7de      	b.n	8002396 <I2C_IsErrorOccurred+0xd2>

080023d8 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 80023d8:	b570      	push	{r4, r5, r6, lr}
 80023da:	4604      	mov	r4, r0
 80023dc:	460d      	mov	r5, r1
 80023de:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80023e0:	6823      	ldr	r3, [r4, #0]
 80023e2:	699b      	ldr	r3, [r3, #24]
 80023e4:	f013 0f02 	tst.w	r3, #2
 80023e8:	d122      	bne.n	8002430 <I2C_WaitOnTXISFlagUntilTimeout+0x58>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80023ea:	4632      	mov	r2, r6
 80023ec:	4629      	mov	r1, r5
 80023ee:	4620      	mov	r0, r4
 80023f0:	f7ff ff68 	bl	80022c4 <I2C_IsErrorOccurred>
 80023f4:	b9f0      	cbnz	r0, 8002434 <I2C_WaitOnTXISFlagUntilTimeout+0x5c>
    if (Timeout != HAL_MAX_DELAY)
 80023f6:	f1b5 3fff 	cmp.w	r5, #4294967295
 80023fa:	d0f1      	beq.n	80023e0 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023fc:	f7fe ff3a 	bl	8001274 <HAL_GetTick>
 8002400:	1b80      	subs	r0, r0, r6
 8002402:	42a8      	cmp	r0, r5
 8002404:	d801      	bhi.n	800240a <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 8002406:	2d00      	cmp	r5, #0
 8002408:	d1ea      	bne.n	80023e0 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800240a:	6823      	ldr	r3, [r4, #0]
 800240c:	699b      	ldr	r3, [r3, #24]
 800240e:	f013 0f02 	tst.w	r3, #2
 8002412:	d1e5      	bne.n	80023e0 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002414:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002416:	f043 0320 	orr.w	r3, r3, #32
 800241a:	6463      	str	r3, [r4, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800241c:	2320      	movs	r3, #32
 800241e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002422:	2300      	movs	r3, #0
 8002424:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 8002428:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
          return HAL_ERROR;
 800242c:	2001      	movs	r0, #1
 800242e:	e000      	b.n	8002432 <I2C_WaitOnTXISFlagUntilTimeout+0x5a>
  return HAL_OK;
 8002430:	2000      	movs	r0, #0
}
 8002432:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8002434:	2001      	movs	r0, #1
 8002436:	e7fc      	b.n	8002432 <I2C_WaitOnTXISFlagUntilTimeout+0x5a>

08002438 <I2C_WaitOnFlagUntilTimeout>:
{
 8002438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800243c:	4605      	mov	r5, r0
 800243e:	460f      	mov	r7, r1
 8002440:	4616      	mov	r6, r2
 8002442:	4698      	mov	r8, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002444:	682c      	ldr	r4, [r5, #0]
 8002446:	69a4      	ldr	r4, [r4, #24]
 8002448:	ea37 0404 	bics.w	r4, r7, r4
 800244c:	bf0c      	ite	eq
 800244e:	2401      	moveq	r4, #1
 8002450:	2400      	movne	r4, #0
 8002452:	42b4      	cmp	r4, r6
 8002454:	d122      	bne.n	800249c <I2C_WaitOnFlagUntilTimeout+0x64>
    if (Timeout != HAL_MAX_DELAY)
 8002456:	f1b8 3fff 	cmp.w	r8, #4294967295
 800245a:	d0f3      	beq.n	8002444 <I2C_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800245c:	f7fe ff0a 	bl	8001274 <HAL_GetTick>
 8002460:	9b06      	ldr	r3, [sp, #24]
 8002462:	1ac0      	subs	r0, r0, r3
 8002464:	4540      	cmp	r0, r8
 8002466:	d802      	bhi.n	800246e <I2C_WaitOnFlagUntilTimeout+0x36>
 8002468:	f1b8 0f00 	cmp.w	r8, #0
 800246c:	d1ea      	bne.n	8002444 <I2C_WaitOnFlagUntilTimeout+0xc>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800246e:	682b      	ldr	r3, [r5, #0]
 8002470:	699b      	ldr	r3, [r3, #24]
 8002472:	ea37 0303 	bics.w	r3, r7, r3
 8002476:	bf0c      	ite	eq
 8002478:	2301      	moveq	r3, #1
 800247a:	2300      	movne	r3, #0
 800247c:	42b3      	cmp	r3, r6
 800247e:	d1e1      	bne.n	8002444 <I2C_WaitOnFlagUntilTimeout+0xc>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002480:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8002482:	f043 0320 	orr.w	r3, r3, #32
 8002486:	646b      	str	r3, [r5, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002488:	2320      	movs	r3, #32
 800248a:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800248e:	2300      	movs	r3, #0
 8002490:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 8002494:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
          return HAL_ERROR;
 8002498:	2001      	movs	r0, #1
 800249a:	e000      	b.n	800249e <I2C_WaitOnFlagUntilTimeout+0x66>
  return HAL_OK;
 800249c:	2000      	movs	r0, #0
}
 800249e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080024a2 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 80024a2:	b570      	push	{r4, r5, r6, lr}
 80024a4:	4604      	mov	r4, r0
 80024a6:	460d      	mov	r5, r1
 80024a8:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80024aa:	e004      	b.n	80024b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80024ac:	6823      	ldr	r3, [r4, #0]
 80024ae:	699b      	ldr	r3, [r3, #24]
 80024b0:	f013 0f20 	tst.w	r3, #32
 80024b4:	d012      	beq.n	80024dc <I2C_WaitOnSTOPFlagUntilTimeout+0x3a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80024b6:	6823      	ldr	r3, [r4, #0]
 80024b8:	699b      	ldr	r3, [r3, #24]
 80024ba:	f013 0f20 	tst.w	r3, #32
 80024be:	d11b      	bne.n	80024f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x56>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80024c0:	4632      	mov	r2, r6
 80024c2:	4629      	mov	r1, r5
 80024c4:	4620      	mov	r0, r4
 80024c6:	f7ff fefd 	bl	80022c4 <I2C_IsErrorOccurred>
 80024ca:	b9b8      	cbnz	r0, 80024fc <I2C_WaitOnSTOPFlagUntilTimeout+0x5a>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024cc:	f7fe fed2 	bl	8001274 <HAL_GetTick>
 80024d0:	1b80      	subs	r0, r0, r6
 80024d2:	42a8      	cmp	r0, r5
 80024d4:	d8ea      	bhi.n	80024ac <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
 80024d6:	2d00      	cmp	r5, #0
 80024d8:	d1ed      	bne.n	80024b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
 80024da:	e7e7      	b.n	80024ac <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80024dc:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80024de:	f043 0320 	orr.w	r3, r3, #32
 80024e2:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80024e4:	2320      	movs	r3, #32
 80024e6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80024ea:	2300      	movs	r3, #0
 80024ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 80024f0:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 80024f4:	2001      	movs	r0, #1
 80024f6:	e000      	b.n	80024fa <I2C_WaitOnSTOPFlagUntilTimeout+0x58>
  return HAL_OK;
 80024f8:	2000      	movs	r0, #0
}
 80024fa:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80024fc:	2001      	movs	r0, #1
 80024fe:	e7fc      	b.n	80024fa <I2C_WaitOnSTOPFlagUntilTimeout+0x58>

08002500 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8002500:	2800      	cmp	r0, #0
 8002502:	d059      	beq.n	80025b8 <HAL_I2C_Init+0xb8>
{
 8002504:	b510      	push	{r4, lr}
 8002506:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002508:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800250c:	2b00      	cmp	r3, #0
 800250e:	d043      	beq.n	8002598 <HAL_I2C_Init+0x98>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002510:	2324      	movs	r3, #36	; 0x24
 8002512:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8002516:	6822      	ldr	r2, [r4, #0]
 8002518:	6813      	ldr	r3, [r2, #0]
 800251a:	f023 0301 	bic.w	r3, r3, #1
 800251e:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002520:	6863      	ldr	r3, [r4, #4]
 8002522:	6822      	ldr	r2, [r4, #0]
 8002524:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8002528:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800252a:	6822      	ldr	r2, [r4, #0]
 800252c:	6893      	ldr	r3, [r2, #8]
 800252e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002532:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002534:	68e3      	ldr	r3, [r4, #12]
 8002536:	2b01      	cmp	r3, #1
 8002538:	d033      	beq.n	80025a2 <HAL_I2C_Init+0xa2>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800253a:	68a3      	ldr	r3, [r4, #8]
 800253c:	6822      	ldr	r2, [r4, #0]
 800253e:	f443 4304 	orr.w	r3, r3, #33792	; 0x8400
 8002542:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002544:	68e3      	ldr	r3, [r4, #12]
 8002546:	2b02      	cmp	r3, #2
 8002548:	d031      	beq.n	80025ae <HAL_I2C_Init+0xae>
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800254a:	6822      	ldr	r2, [r4, #0]
 800254c:	6853      	ldr	r3, [r2, #4]
 800254e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002552:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002556:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002558:	6822      	ldr	r2, [r4, #0]
 800255a:	68d3      	ldr	r3, [r2, #12]
 800255c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002560:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002562:	6923      	ldr	r3, [r4, #16]
 8002564:	6962      	ldr	r2, [r4, #20]
 8002566:	4313      	orrs	r3, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002568:	69a1      	ldr	r1, [r4, #24]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800256a:	6822      	ldr	r2, [r4, #0]
 800256c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002570:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002572:	69e3      	ldr	r3, [r4, #28]
 8002574:	6a21      	ldr	r1, [r4, #32]
 8002576:	6822      	ldr	r2, [r4, #0]
 8002578:	430b      	orrs	r3, r1
 800257a:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 800257c:	6822      	ldr	r2, [r4, #0]
 800257e:	6813      	ldr	r3, [r2, #0]
 8002580:	f043 0301 	orr.w	r3, r3, #1
 8002584:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002586:	2000      	movs	r0, #0
 8002588:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800258a:	2320      	movs	r3, #32
 800258c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002590:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002592:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
}
 8002596:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8002598:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 800259c:	f7fe fc84 	bl	8000ea8 <HAL_I2C_MspInit>
 80025a0:	e7b6      	b.n	8002510 <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80025a2:	68a3      	ldr	r3, [r4, #8]
 80025a4:	6822      	ldr	r2, [r4, #0]
 80025a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80025aa:	6093      	str	r3, [r2, #8]
 80025ac:	e7ca      	b.n	8002544 <HAL_I2C_Init+0x44>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80025ae:	6823      	ldr	r3, [r4, #0]
 80025b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80025b4:	605a      	str	r2, [r3, #4]
 80025b6:	e7c8      	b.n	800254a <HAL_I2C_Init+0x4a>
    return HAL_ERROR;
 80025b8:	2001      	movs	r0, #1
}
 80025ba:	4770      	bx	lr

080025bc <HAL_I2C_Master_Transmit>:
{
 80025bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80025c0:	b082      	sub	sp, #8
 80025c2:	460f      	mov	r7, r1
 80025c4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 80025c6:	f890 1041 	ldrb.w	r1, [r0, #65]	; 0x41
 80025ca:	b2c9      	uxtb	r1, r1
 80025cc:	2920      	cmp	r1, #32
 80025ce:	f040 80a3 	bne.w	8002718 <HAL_I2C_Master_Transmit+0x15c>
 80025d2:	4604      	mov	r4, r0
 80025d4:	4690      	mov	r8, r2
 80025d6:	4699      	mov	r9, r3
    __HAL_LOCK(hi2c);
 80025d8:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80025dc:	2b01      	cmp	r3, #1
 80025de:	f000 809f 	beq.w	8002720 <HAL_I2C_Master_Transmit+0x164>
 80025e2:	f04f 0a01 	mov.w	sl, #1
 80025e6:	f880 a040 	strb.w	sl, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 80025ea:	f7fe fe43 	bl	8001274 <HAL_GetTick>
 80025ee:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80025f0:	9000      	str	r0, [sp, #0]
 80025f2:	2319      	movs	r3, #25
 80025f4:	4652      	mov	r2, sl
 80025f6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80025fa:	4620      	mov	r0, r4
 80025fc:	f7ff ff1c 	bl	8002438 <I2C_WaitOnFlagUntilTimeout>
 8002600:	2800      	cmp	r0, #0
 8002602:	f040 808f 	bne.w	8002724 <HAL_I2C_Master_Transmit+0x168>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002606:	2321      	movs	r3, #33	; 0x21
 8002608:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800260c:	2310      	movs	r3, #16
 800260e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002612:	2300      	movs	r3, #0
 8002614:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8002616:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 800261a:	f8a4 902a 	strh.w	r9, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800261e:	6363      	str	r3, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002620:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002622:	b29b      	uxth	r3, r3
 8002624:	2bff      	cmp	r3, #255	; 0xff
 8002626:	d90a      	bls.n	800263e <HAL_I2C_Master_Transmit+0x82>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002628:	22ff      	movs	r2, #255	; 0xff
 800262a:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800262c:	4b41      	ldr	r3, [pc, #260]	; (8002734 <HAL_I2C_Master_Transmit+0x178>)
 800262e:	9300      	str	r3, [sp, #0]
 8002630:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002634:	4639      	mov	r1, r7
 8002636:	4620      	mov	r0, r4
 8002638:	f7ff fe26 	bl	8002288 <I2C_TransferConfig>
 800263c:	e018      	b.n	8002670 <HAL_I2C_Master_Transmit+0xb4>
      hi2c->XferSize = hi2c->XferCount;
 800263e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002640:	b292      	uxth	r2, r2
 8002642:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002644:	4b3b      	ldr	r3, [pc, #236]	; (8002734 <HAL_I2C_Master_Transmit+0x178>)
 8002646:	9300      	str	r3, [sp, #0]
 8002648:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800264c:	b2d2      	uxtb	r2, r2
 800264e:	4639      	mov	r1, r7
 8002650:	4620      	mov	r0, r4
 8002652:	f7ff fe19 	bl	8002288 <I2C_TransferConfig>
 8002656:	e00b      	b.n	8002670 <HAL_I2C_Master_Transmit+0xb4>
          hi2c->XferSize = hi2c->XferCount;
 8002658:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800265a:	b292      	uxth	r2, r2
 800265c:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800265e:	2300      	movs	r3, #0
 8002660:	9300      	str	r3, [sp, #0]
 8002662:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002666:	b2d2      	uxtb	r2, r2
 8002668:	4639      	mov	r1, r7
 800266a:	4620      	mov	r0, r4
 800266c:	f7ff fe0c 	bl	8002288 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002670:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002672:	b29b      	uxth	r3, r3
 8002674:	2b00      	cmp	r3, #0
 8002676:	d033      	beq.n	80026e0 <HAL_I2C_Master_Transmit+0x124>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002678:	462a      	mov	r2, r5
 800267a:	4631      	mov	r1, r6
 800267c:	4620      	mov	r0, r4
 800267e:	f7ff feab 	bl	80023d8 <I2C_WaitOnTXISFlagUntilTimeout>
 8002682:	2800      	cmp	r0, #0
 8002684:	d150      	bne.n	8002728 <HAL_I2C_Master_Transmit+0x16c>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002686:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002688:	6823      	ldr	r3, [r4, #0]
 800268a:	7812      	ldrb	r2, [r2, #0]
 800268c:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->pBuffPtr++;
 800268e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002690:	3301      	adds	r3, #1
 8002692:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8002694:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002696:	b29b      	uxth	r3, r3
 8002698:	3b01      	subs	r3, #1
 800269a:	b29b      	uxth	r3, r3
 800269c:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800269e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80026a0:	3b01      	subs	r3, #1
 80026a2:	b29b      	uxth	r3, r3
 80026a4:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80026a6:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80026a8:	b292      	uxth	r2, r2
 80026aa:	2a00      	cmp	r2, #0
 80026ac:	d0e0      	beq.n	8002670 <HAL_I2C_Master_Transmit+0xb4>
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d1de      	bne.n	8002670 <HAL_I2C_Master_Transmit+0xb4>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80026b2:	9500      	str	r5, [sp, #0]
 80026b4:	4633      	mov	r3, r6
 80026b6:	2200      	movs	r2, #0
 80026b8:	2180      	movs	r1, #128	; 0x80
 80026ba:	4620      	mov	r0, r4
 80026bc:	f7ff febc 	bl	8002438 <I2C_WaitOnFlagUntilTimeout>
 80026c0:	bba0      	cbnz	r0, 800272c <HAL_I2C_Master_Transmit+0x170>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80026c2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80026c4:	b29b      	uxth	r3, r3
 80026c6:	2bff      	cmp	r3, #255	; 0xff
 80026c8:	d9c6      	bls.n	8002658 <HAL_I2C_Master_Transmit+0x9c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80026ca:	22ff      	movs	r2, #255	; 0xff
 80026cc:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80026ce:	2300      	movs	r3, #0
 80026d0:	9300      	str	r3, [sp, #0]
 80026d2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80026d6:	4639      	mov	r1, r7
 80026d8:	4620      	mov	r0, r4
 80026da:	f7ff fdd5 	bl	8002288 <I2C_TransferConfig>
 80026de:	e7c7      	b.n	8002670 <HAL_I2C_Master_Transmit+0xb4>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026e0:	462a      	mov	r2, r5
 80026e2:	4631      	mov	r1, r6
 80026e4:	4620      	mov	r0, r4
 80026e6:	f7ff fedc 	bl	80024a2 <I2C_WaitOnSTOPFlagUntilTimeout>
 80026ea:	bb08      	cbnz	r0, 8002730 <HAL_I2C_Master_Transmit+0x174>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80026ec:	6823      	ldr	r3, [r4, #0]
 80026ee:	2220      	movs	r2, #32
 80026f0:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80026f2:	6821      	ldr	r1, [r4, #0]
 80026f4:	684b      	ldr	r3, [r1, #4]
 80026f6:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 80026fa:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 80026fe:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8002702:	f023 0301 	bic.w	r3, r3, #1
 8002706:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8002708:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800270c:	2300      	movs	r3, #0
 800270e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8002712:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_OK;
 8002716:	e000      	b.n	800271a <HAL_I2C_Master_Transmit+0x15e>
    return HAL_BUSY;
 8002718:	2002      	movs	r0, #2
}
 800271a:	b002      	add	sp, #8
 800271c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_LOCK(hi2c);
 8002720:	2002      	movs	r0, #2
 8002722:	e7fa      	b.n	800271a <HAL_I2C_Master_Transmit+0x15e>
      return HAL_ERROR;
 8002724:	2001      	movs	r0, #1
 8002726:	e7f8      	b.n	800271a <HAL_I2C_Master_Transmit+0x15e>
        return HAL_ERROR;
 8002728:	2001      	movs	r0, #1
 800272a:	e7f6      	b.n	800271a <HAL_I2C_Master_Transmit+0x15e>
          return HAL_ERROR;
 800272c:	2001      	movs	r0, #1
 800272e:	e7f4      	b.n	800271a <HAL_I2C_Master_Transmit+0x15e>
      return HAL_ERROR;
 8002730:	2001      	movs	r0, #1
 8002732:	e7f2      	b.n	800271a <HAL_I2C_Master_Transmit+0x15e>
 8002734:	80002000 	.word	0x80002000

08002738 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002738:	4603      	mov	r3, r0
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800273a:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 800273e:	b2d2      	uxtb	r2, r2
 8002740:	2a20      	cmp	r2, #32
 8002742:	d123      	bne.n	800278c <HAL_I2CEx_ConfigAnalogFilter+0x54>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002744:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 8002748:	2a01      	cmp	r2, #1
 800274a:	d021      	beq.n	8002790 <HAL_I2CEx_ConfigAnalogFilter+0x58>
 800274c:	2201      	movs	r2, #1
 800274e:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002752:	2224      	movs	r2, #36	; 0x24
 8002754:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002758:	6800      	ldr	r0, [r0, #0]
 800275a:	6802      	ldr	r2, [r0, #0]
 800275c:	f022 0201 	bic.w	r2, r2, #1
 8002760:	6002      	str	r2, [r0, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002762:	6818      	ldr	r0, [r3, #0]
 8002764:	6802      	ldr	r2, [r0, #0]
 8002766:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800276a:	6002      	str	r2, [r0, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800276c:	6818      	ldr	r0, [r3, #0]
 800276e:	6802      	ldr	r2, [r0, #0]
 8002770:	4311      	orrs	r1, r2
 8002772:	6001      	str	r1, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002774:	6819      	ldr	r1, [r3, #0]
 8002776:	680a      	ldr	r2, [r1, #0]
 8002778:	f042 0201 	orr.w	r2, r2, #1
 800277c:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800277e:	2220      	movs	r2, #32
 8002780:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002784:	2000      	movs	r0, #0
 8002786:	f883 0040 	strb.w	r0, [r3, #64]	; 0x40

    return HAL_OK;
 800278a:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 800278c:	2002      	movs	r0, #2
 800278e:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8002790:	2002      	movs	r0, #2
  }
}
 8002792:	4770      	bx	lr

08002794 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002794:	4603      	mov	r3, r0

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002796:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 800279a:	b2d2      	uxtb	r2, r2
 800279c:	2a20      	cmp	r2, #32
 800279e:	d121      	bne.n	80027e4 <HAL_I2CEx_ConfigDigitalFilter+0x50>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027a0:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 80027a4:	2a01      	cmp	r2, #1
 80027a6:	d01f      	beq.n	80027e8 <HAL_I2CEx_ConfigDigitalFilter+0x54>
 80027a8:	2201      	movs	r2, #1
 80027aa:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80027ae:	2224      	movs	r2, #36	; 0x24
 80027b0:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80027b4:	6800      	ldr	r0, [r0, #0]
 80027b6:	6802      	ldr	r2, [r0, #0]
 80027b8:	f022 0201 	bic.w	r2, r2, #1
 80027bc:	6002      	str	r2, [r0, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80027be:	6818      	ldr	r0, [r3, #0]
 80027c0:	6802      	ldr	r2, [r0, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80027c2:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80027c6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80027ca:	6002      	str	r2, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 80027cc:	6819      	ldr	r1, [r3, #0]
 80027ce:	680a      	ldr	r2, [r1, #0]
 80027d0:	f042 0201 	orr.w	r2, r2, #1
 80027d4:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80027d6:	2220      	movs	r2, #32
 80027d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027dc:	2000      	movs	r0, #0
 80027de:	f883 0040 	strb.w	r0, [r3, #64]	; 0x40

    return HAL_OK;
 80027e2:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 80027e4:	2002      	movs	r0, #2
 80027e6:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 80027e8:	2002      	movs	r0, #2
  }
}
 80027ea:	4770      	bx	lr

080027ec <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE0, PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
  return (PWR->CR1 & PWR_CR1_VOS);
 80027ec:	4b02      	ldr	r3, [pc, #8]	; (80027f8 <HAL_PWREx_GetVoltageRange+0xc>)
 80027ee:	6818      	ldr	r0, [r3, #0]
}
 80027f0:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 80027f4:	4770      	bx	lr
 80027f6:	bf00      	nop
 80027f8:	40007000 	.word	0x40007000

080027fc <HAL_PWREx_SMPS_GetEffectiveMode>:
uint32_t HAL_PWREx_SMPS_GetEffectiveMode(void)
{
  uint32_t mode;
  uint32_t pwr_sr1;

  pwr_sr1 = READ_REG(PWR->SR1);
 80027fc:	4b07      	ldr	r3, [pc, #28]	; (800281c <HAL_PWREx_SMPS_GetEffectiveMode+0x20>)
 80027fe:	691b      	ldr	r3, [r3, #16]
  if (READ_BIT(pwr_sr1, PWR_SR1_SMPSBYPRDY) != 0U)
 8002800:	f413 5080 	ands.w	r0, r3, #4096	; 0x1000
 8002804:	d106      	bne.n	8002814 <HAL_PWREx_SMPS_GetEffectiveMode+0x18>
  {
    mode = PWR_SMPS_BYPASS;
  }
  else if (READ_BIT(pwr_sr1, PWR_SR1_SMPSHPRDY) == 0U)
 8002806:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800280a:	d000      	beq.n	800280e <HAL_PWREx_SMPS_GetEffectiveMode+0x12>
  {
    mode = PWR_SMPS_HIGH_POWER;
  }

  return mode;
}
 800280c:	4770      	bx	lr
    mode = PWR_SMPS_LOW_POWER;
 800280e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002812:	4770      	bx	lr
    mode = PWR_SMPS_BYPASS;
 8002814:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  return mode;
 8002818:	e7f8      	b.n	800280c <HAL_PWREx_SMPS_GetEffectiveMode+0x10>
 800281a:	bf00      	nop
 800281c:	40007000 	.word	0x40007000

08002820 <HAL_PWREx_ControlVoltageScaling>:
{
 8002820:	b538      	push	{r3, r4, r5, lr}
 8002822:	4605      	mov	r5, r0
  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 8002824:	4b1e      	ldr	r3, [pc, #120]	; (80028a0 <HAL_PWREx_ControlVoltageScaling+0x80>)
 8002826:	681c      	ldr	r4, [r3, #0]
  if (HAL_PWREx_SMPS_GetEffectiveMode() == PWR_SMPS_LOW_POWER)
 8002828:	f7ff ffe8 	bl	80027fc <HAL_PWREx_SMPS_GetEffectiveMode>
 800282c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8002830:	d02d      	beq.n	800288e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002832:	f404 64c0 	and.w	r4, r4, #1536	; 0x600
  if (READ_BIT(PWR->CR4, PWR_CR4_SMPSLPEN) == PWR_CR4_SMPSLPEN)
 8002836:	4b1a      	ldr	r3, [pc, #104]	; (80028a0 <HAL_PWREx_ControlVoltageScaling+0x80>)
 8002838:	68db      	ldr	r3, [r3, #12]
 800283a:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800283e:	d128      	bne.n	8002892 <HAL_PWREx_ControlVoltageScaling+0x72>
  if (vos_old == VoltageScaling)
 8002840:	42ac      	cmp	r4, r5
 8002842:	d028      	beq.n	8002896 <HAL_PWREx_ControlVoltageScaling+0x76>
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002844:	4a16      	ldr	r2, [pc, #88]	; (80028a0 <HAL_PWREx_ControlVoltageScaling+0x80>)
 8002846:	6813      	ldr	r3, [r2, #0]
 8002848:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800284c:	432b      	orrs	r3, r5
 800284e:	6013      	str	r3, [r2, #0]
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 8002850:	4b14      	ldr	r3, [pc, #80]	; (80028a4 <HAL_PWREx_ControlVoltageScaling+0x84>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	095b      	lsrs	r3, r3, #5
 8002856:	4a14      	ldr	r2, [pc, #80]	; (80028a8 <HAL_PWREx_ControlVoltageScaling+0x88>)
 8002858:	fba2 2303 	umull	r2, r3, r2, r3
 800285c:	09db      	lsrs	r3, r3, #7
 800285e:	2232      	movs	r2, #50	; 0x32
 8002860:	fb02 f303 	mul.w	r3, r2, r3
 8002864:	4a11      	ldr	r2, [pc, #68]	; (80028ac <HAL_PWREx_ControlVoltageScaling+0x8c>)
 8002866:	fba2 2303 	umull	r2, r3, r2, r3
 800286a:	08db      	lsrs	r3, r3, #3
 800286c:	3301      	adds	r3, #1
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800286e:	e000      	b.n	8002872 <HAL_PWREx_ControlVoltageScaling+0x52>
    wait_loop_index--;
 8002870:	3b01      	subs	r3, #1
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002872:	4a0b      	ldr	r2, [pc, #44]	; (80028a0 <HAL_PWREx_ControlVoltageScaling+0x80>)
 8002874:	6952      	ldr	r2, [r2, #20]
 8002876:	f412 6f80 	tst.w	r2, #1024	; 0x400
 800287a:	d001      	beq.n	8002880 <HAL_PWREx_ControlVoltageScaling+0x60>
 800287c:	2b00      	cmp	r3, #0
 800287e:	d1f7      	bne.n	8002870 <HAL_PWREx_ControlVoltageScaling+0x50>
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002880:	4b07      	ldr	r3, [pc, #28]	; (80028a0 <HAL_PWREx_ControlVoltageScaling+0x80>)
 8002882:	695b      	ldr	r3, [r3, #20]
 8002884:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002888:	d107      	bne.n	800289a <HAL_PWREx_ControlVoltageScaling+0x7a>
  return HAL_OK;
 800288a:	2000      	movs	r0, #0
}
 800288c:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800288e:	2001      	movs	r0, #1
 8002890:	e7fc      	b.n	800288c <HAL_PWREx_ControlVoltageScaling+0x6c>
    return HAL_ERROR;
 8002892:	2001      	movs	r0, #1
 8002894:	e7fa      	b.n	800288c <HAL_PWREx_ControlVoltageScaling+0x6c>
    return HAL_OK;
 8002896:	2000      	movs	r0, #0
 8002898:	e7f8      	b.n	800288c <HAL_PWREx_ControlVoltageScaling+0x6c>
    return HAL_TIMEOUT;
 800289a:	2003      	movs	r0, #3
 800289c:	e7f6      	b.n	800288c <HAL_PWREx_ControlVoltageScaling+0x6c>
 800289e:	bf00      	nop
 80028a0:	40007000 	.word	0x40007000
 80028a4:	20000014 	.word	0x20000014
 80028a8:	0a7c5ac5 	.word	0x0a7c5ac5
 80028ac:	cccccccd 	.word	0xcccccccd

080028b0 <RCC_GetSysClockFreqFromPLLSource>:
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;    /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80028b0:	4a1f      	ldr	r2, [pc, #124]	; (8002930 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80028b2:	68d3      	ldr	r3, [r2, #12]
 80028b4:	f003 0303 	and.w	r3, r3, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80028b8:	68d2      	ldr	r2, [r2, #12]
 80028ba:	f3c2 1203 	ubfx	r2, r2, #4, #4
 80028be:	3201      	adds	r2, #1

  switch (pllsource)
 80028c0:	2b02      	cmp	r3, #2
 80028c2:	d00d      	beq.n	80028e0 <RCC_GetSysClockFreqFromPLLSource+0x30>
 80028c4:	2b03      	cmp	r3, #3
 80028c6:	d015      	beq.n	80028f4 <RCC_GetSysClockFreqFromPLLSource+0x44>
 80028c8:	2b01      	cmp	r3, #1
 80028ca:	d01d      	beq.n	8002908 <RCC_GetSysClockFreqFromPLLSource+0x58>
 80028cc:	2000      	movs	r0, #0
      /* unexpected */
      pllvco = 0;
      break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 80028ce:	4b18      	ldr	r3, [pc, #96]	; (8002930 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80028d0:	68db      	ldr	r3, [r3, #12]
 80028d2:	f3c3 6341 	ubfx	r3, r3, #25, #2
 80028d6:	3301      	adds	r3, #1
 80028d8:	005b      	lsls	r3, r3, #1
  sysclockfreq = pllvco / pllr;

  return sysclockfreq;
}
 80028da:	fbb0 f0f3 	udiv	r0, r0, r3
 80028de:	4770      	bx	lr
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80028e0:	4814      	ldr	r0, [pc, #80]	; (8002934 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80028e2:	fbb0 f0f2 	udiv	r0, r0, r2
 80028e6:	4b12      	ldr	r3, [pc, #72]	; (8002930 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80028e8:	68db      	ldr	r3, [r3, #12]
 80028ea:	f3c3 2306 	ubfx	r3, r3, #8, #7
 80028ee:	fb03 f000 	mul.w	r0, r3, r0
      break;
 80028f2:	e7ec      	b.n	80028ce <RCC_GetSysClockFreqFromPLLSource+0x1e>
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80028f4:	480f      	ldr	r0, [pc, #60]	; (8002934 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80028f6:	fbb0 f0f2 	udiv	r0, r0, r2
 80028fa:	4b0d      	ldr	r3, [pc, #52]	; (8002930 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80028fc:	68db      	ldr	r3, [r3, #12]
 80028fe:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8002902:	fb03 f000 	mul.w	r0, r3, r0
      break;
 8002906:	e7e2      	b.n	80028ce <RCC_GetSysClockFreqFromPLLSource+0x1e>
      if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002908:	4b09      	ldr	r3, [pc, #36]	; (8002930 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f013 0f08 	tst.w	r3, #8
 8002910:	d108      	bne.n	8002924 <RCC_GetSysClockFreqFromPLLSource+0x74>
        msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002912:	4b07      	ldr	r3, [pc, #28]	; (8002930 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002914:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002918:	f3c3 2303 	ubfx	r3, r3, #8, #4
        pllvco = MSIRangeTable[msirange];
 800291c:	4a06      	ldr	r2, [pc, #24]	; (8002938 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800291e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
        break;
 8002922:	e7d4      	b.n	80028ce <RCC_GetSysClockFreqFromPLLSource+0x1e>
        msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002924:	4b02      	ldr	r3, [pc, #8]	; (8002930 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800292c:	e7f6      	b.n	800291c <RCC_GetSysClockFreqFromPLLSource+0x6c>
 800292e:	bf00      	nop
 8002930:	40021000 	.word	0x40021000
 8002934:	00f42400 	.word	0x00f42400
 8002938:	08004cc0 	.word	0x08004cc0

0800293c <RCC_SetFlashLatencyFromMSIRange>:
{
 800293c:	b530      	push	{r4, r5, lr}
 800293e:	b083      	sub	sp, #12
 8002940:	4604      	mov	r4, r0
  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002942:	4b21      	ldr	r3, [pc, #132]	; (80029c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>)
 8002944:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002946:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800294a:	d00c      	beq.n	8002966 <RCC_SetFlashLatencyFromMSIRange+0x2a>
    vos = HAL_PWREx_GetVoltageRange();
 800294c:	f7ff ff4e 	bl	80027ec <HAL_PWREx_GetVoltageRange>
  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE0) || (vos == PWR_REGULATOR_VOLTAGE_SCALE1))
 8002950:	b1d0      	cbz	r0, 8002988 <RCC_SetFlashLatencyFromMSIRange+0x4c>
 8002952:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8002956:	d017      	beq.n	8002988 <RCC_SetFlashLatencyFromMSIRange+0x4c>
    if (msirange > RCC_MSIRANGE_8)
 8002958:	2c80      	cmp	r4, #128	; 0x80
 800295a:	d82c      	bhi.n	80029b6 <RCC_SetFlashLatencyFromMSIRange+0x7a>
      if (msirange == RCC_MSIRANGE_8)
 800295c:	d02d      	beq.n	80029ba <RCC_SetFlashLatencyFromMSIRange+0x7e>
      else if (msirange == RCC_MSIRANGE_7)
 800295e:	2c70      	cmp	r4, #112	; 0x70
 8002960:	d02d      	beq.n	80029be <RCC_SetFlashLatencyFromMSIRange+0x82>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002962:	2100      	movs	r1, #0
 8002964:	e017      	b.n	8002996 <RCC_SetFlashLatencyFromMSIRange+0x5a>
    __HAL_RCC_PWR_CLK_ENABLE();
 8002966:	4d18      	ldr	r5, [pc, #96]	; (80029c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>)
 8002968:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800296a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800296e:	65ab      	str	r3, [r5, #88]	; 0x58
 8002970:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002972:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002976:	9301      	str	r3, [sp, #4]
 8002978:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 800297a:	f7ff ff37 	bl	80027ec <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 800297e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002980:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002984:	65ab      	str	r3, [r5, #88]	; 0x58
 8002986:	e7e3      	b.n	8002950 <RCC_SetFlashLatencyFromMSIRange+0x14>
    if (msirange > RCC_MSIRANGE_8)
 8002988:	2c80      	cmp	r4, #128	; 0x80
 800298a:	d903      	bls.n	8002994 <RCC_SetFlashLatencyFromMSIRange+0x58>
      if (msirange > RCC_MSIRANGE_10)
 800298c:	2ca0      	cmp	r4, #160	; 0xa0
 800298e:	d910      	bls.n	80029b2 <RCC_SetFlashLatencyFromMSIRange+0x76>
        latency = FLASH_LATENCY_2; /* 2WS */
 8002990:	2102      	movs	r1, #2
 8002992:	e000      	b.n	8002996 <RCC_SetFlashLatencyFromMSIRange+0x5a>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002994:	2100      	movs	r1, #0
  __HAL_FLASH_SET_LATENCY(latency);
 8002996:	4a0d      	ldr	r2, [pc, #52]	; (80029cc <RCC_SetFlashLatencyFromMSIRange+0x90>)
 8002998:	6813      	ldr	r3, [r2, #0]
 800299a:	f023 030f 	bic.w	r3, r3, #15
 800299e:	430b      	orrs	r3, r1
 80029a0:	6013      	str	r3, [r2, #0]
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80029a2:	6813      	ldr	r3, [r2, #0]
 80029a4:	f003 030f 	and.w	r3, r3, #15
 80029a8:	428b      	cmp	r3, r1
 80029aa:	d10a      	bne.n	80029c2 <RCC_SetFlashLatencyFromMSIRange+0x86>
  return HAL_OK;
 80029ac:	2000      	movs	r0, #0
}
 80029ae:	b003      	add	sp, #12
 80029b0:	bd30      	pop	{r4, r5, pc}
        latency = FLASH_LATENCY_1; /* 1WS */
 80029b2:	2101      	movs	r1, #1
 80029b4:	e7ef      	b.n	8002996 <RCC_SetFlashLatencyFromMSIRange+0x5a>
      latency = FLASH_LATENCY_3; /* 3WS */
 80029b6:	2103      	movs	r1, #3
 80029b8:	e7ed      	b.n	8002996 <RCC_SetFlashLatencyFromMSIRange+0x5a>
        latency = FLASH_LATENCY_2; /* 2WS */
 80029ba:	2102      	movs	r1, #2
 80029bc:	e7eb      	b.n	8002996 <RCC_SetFlashLatencyFromMSIRange+0x5a>
        latency = FLASH_LATENCY_1; /* 1WS */
 80029be:	2101      	movs	r1, #1
 80029c0:	e7e9      	b.n	8002996 <RCC_SetFlashLatencyFromMSIRange+0x5a>
    return HAL_ERROR;
 80029c2:	2001      	movs	r0, #1
 80029c4:	e7f3      	b.n	80029ae <RCC_SetFlashLatencyFromMSIRange+0x72>
 80029c6:	bf00      	nop
 80029c8:	40021000 	.word	0x40021000
 80029cc:	40022000 	.word	0x40022000

080029d0 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80029d0:	4a31      	ldr	r2, [pc, #196]	; (8002a98 <HAL_RCC_GetSysClockFreq+0xc8>)
 80029d2:	6893      	ldr	r3, [r2, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80029d4:	68d2      	ldr	r2, [r2, #12]
 80029d6:	f002 0203 	and.w	r2, r2, #3
  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80029da:	f013 030c 	ands.w	r3, r3, #12
 80029de:	d00a      	beq.n	80029f6 <HAL_RCC_GetSysClockFreq+0x26>
 80029e0:	2b0c      	cmp	r3, #12
 80029e2:	d006      	beq.n	80029f2 <HAL_RCC_GetSysClockFreq+0x22>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80029e4:	2b04      	cmp	r3, #4
 80029e6:	d01f      	beq.n	8002a28 <HAL_RCC_GetSysClockFreq+0x58>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80029e8:	2b08      	cmp	r3, #8
 80029ea:	d020      	beq.n	8002a2e <HAL_RCC_GetSysClockFreq+0x5e>
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80029ec:	2000      	movs	r0, #0
 80029ee:	4601      	mov	r1, r0
 80029f0:	e010      	b.n	8002a14 <HAL_RCC_GetSysClockFreq+0x44>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80029f2:	2a01      	cmp	r2, #1
 80029f4:	d1f6      	bne.n	80029e4 <HAL_RCC_GetSysClockFreq+0x14>
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80029f6:	4a28      	ldr	r2, [pc, #160]	; (8002a98 <HAL_RCC_GetSysClockFreq+0xc8>)
 80029f8:	6812      	ldr	r2, [r2, #0]
 80029fa:	f012 0f08 	tst.w	r2, #8
 80029fe:	d10c      	bne.n	8002a1a <HAL_RCC_GetSysClockFreq+0x4a>
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002a00:	4a25      	ldr	r2, [pc, #148]	; (8002a98 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002a02:	f8d2 2094 	ldr.w	r2, [r2, #148]	; 0x94
 8002a06:	f3c2 2203 	ubfx	r2, r2, #8, #4
    msirange = MSIRangeTable[msirange];
 8002a0a:	4924      	ldr	r1, [pc, #144]	; (8002a9c <HAL_RCC_GetSysClockFreq+0xcc>)
 8002a0c:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002a10:	b143      	cbz	r3, 8002a24 <HAL_RCC_GetSysClockFreq+0x54>
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002a12:	2000      	movs	r0, #0
  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a14:	2b0c      	cmp	r3, #12
 8002a16:	d00d      	beq.n	8002a34 <HAL_RCC_GetSysClockFreq+0x64>
}
 8002a18:	4770      	bx	lr
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002a1a:	4a1f      	ldr	r2, [pc, #124]	; (8002a98 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002a1c:	6812      	ldr	r2, [r2, #0]
 8002a1e:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8002a22:	e7f2      	b.n	8002a0a <HAL_RCC_GetSysClockFreq+0x3a>
      sysclockfreq = msirange;
 8002a24:	4608      	mov	r0, r1
 8002a26:	e7f5      	b.n	8002a14 <HAL_RCC_GetSysClockFreq+0x44>
    sysclockfreq = HSI_VALUE;
 8002a28:	481d      	ldr	r0, [pc, #116]	; (8002aa0 <HAL_RCC_GetSysClockFreq+0xd0>)
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002a2a:	2100      	movs	r1, #0
 8002a2c:	e7f2      	b.n	8002a14 <HAL_RCC_GetSysClockFreq+0x44>
    sysclockfreq = HSE_VALUE;
 8002a2e:	481c      	ldr	r0, [pc, #112]	; (8002aa0 <HAL_RCC_GetSysClockFreq+0xd0>)
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002a30:	2100      	movs	r1, #0
 8002a32:	e7ef      	b.n	8002a14 <HAL_RCC_GetSysClockFreq+0x44>
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002a34:	4b18      	ldr	r3, [pc, #96]	; (8002a98 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002a36:	68da      	ldr	r2, [r3, #12]
 8002a38:	f002 0203 	and.w	r2, r2, #3
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002a3c:	68db      	ldr	r3, [r3, #12]
 8002a3e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002a42:	3301      	adds	r3, #1
    switch (pllsource)
 8002a44:	2a02      	cmp	r2, #2
 8002a46:	d00a      	beq.n	8002a5e <HAL_RCC_GetSysClockFreq+0x8e>
 8002a48:	2a03      	cmp	r2, #3
 8002a4a:	d01a      	beq.n	8002a82 <HAL_RCC_GetSysClockFreq+0xb2>
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002a4c:	fbb1 f1f3 	udiv	r1, r1, r3
 8002a50:	4b11      	ldr	r3, [pc, #68]	; (8002a98 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002a52:	68d8      	ldr	r0, [r3, #12]
 8002a54:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8002a58:	fb01 f000 	mul.w	r0, r1, r0
        break;
 8002a5c:	e008      	b.n	8002a70 <HAL_RCC_GetSysClockFreq+0xa0>
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002a5e:	4810      	ldr	r0, [pc, #64]	; (8002aa0 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002a60:	fbb0 f0f3 	udiv	r0, r0, r3
 8002a64:	4b0c      	ldr	r3, [pc, #48]	; (8002a98 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002a66:	68db      	ldr	r3, [r3, #12]
 8002a68:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8002a6c:	fb03 f000 	mul.w	r0, r3, r0
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 8002a70:	4b09      	ldr	r3, [pc, #36]	; (8002a98 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002a72:	68db      	ldr	r3, [r3, #12]
 8002a74:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8002a78:	3301      	adds	r3, #1
 8002a7a:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco / pllr;
 8002a7c:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 8002a80:	e7ca      	b.n	8002a18 <HAL_RCC_GetSysClockFreq+0x48>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002a82:	4807      	ldr	r0, [pc, #28]	; (8002aa0 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002a84:	fbb0 f0f3 	udiv	r0, r0, r3
 8002a88:	4b03      	ldr	r3, [pc, #12]	; (8002a98 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002a8a:	68db      	ldr	r3, [r3, #12]
 8002a8c:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8002a90:	fb03 f000 	mul.w	r0, r3, r0
        break;
 8002a94:	e7ec      	b.n	8002a70 <HAL_RCC_GetSysClockFreq+0xa0>
 8002a96:	bf00      	nop
 8002a98:	40021000 	.word	0x40021000
 8002a9c:	08004cc0 	.word	0x08004cc0
 8002aa0:	00f42400 	.word	0x00f42400

08002aa4 <HAL_RCC_GetHCLKFreq>:
{
 8002aa4:	b508      	push	{r3, lr}
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 8002aa6:	f7ff ff93 	bl	80029d0 <HAL_RCC_GetSysClockFreq>
 8002aaa:	4b04      	ldr	r3, [pc, #16]	; (8002abc <HAL_RCC_GetHCLKFreq+0x18>)
 8002aac:	689b      	ldr	r3, [r3, #8]
 8002aae:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002ab2:	4a03      	ldr	r2, [pc, #12]	; (8002ac0 <HAL_RCC_GetHCLKFreq+0x1c>)
 8002ab4:	5cd3      	ldrb	r3, [r2, r3]
}
 8002ab6:	40d8      	lsrs	r0, r3
 8002ab8:	bd08      	pop	{r3, pc}
 8002aba:	bf00      	nop
 8002abc:	40021000 	.word	0x40021000
 8002ac0:	08004ca8 	.word	0x08004ca8

08002ac4 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8002ac4:	2800      	cmp	r0, #0
 8002ac6:	f000 83b6 	beq.w	8003236 <HAL_RCC_OscConfig+0x772>
{
 8002aca:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002acc:	b083      	sub	sp, #12
 8002ace:	4604      	mov	r4, r0
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ad0:	4b9e      	ldr	r3, [pc, #632]	; (8002d4c <HAL_RCC_OscConfig+0x288>)
 8002ad2:	689d      	ldr	r5, [r3, #8]
 8002ad4:	f005 050c 	and.w	r5, r5, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002ad8:	68de      	ldr	r6, [r3, #12]
 8002ada:	f006 0603 	and.w	r6, r6, #3
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002ade:	6803      	ldr	r3, [r0, #0]
 8002ae0:	f013 0f10 	tst.w	r3, #16
 8002ae4:	d056      	beq.n	8002b94 <HAL_RCC_OscConfig+0xd0>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002ae6:	b30d      	cbz	r5, 8002b2c <HAL_RCC_OscConfig+0x68>
 8002ae8:	2d0c      	cmp	r5, #12
 8002aea:	d01d      	beq.n	8002b28 <HAL_RCC_OscConfig+0x64>
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002aec:	69e3      	ldr	r3, [r4, #28]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	f000 80bc 	beq.w	8002c6c <HAL_RCC_OscConfig+0x1a8>
        __HAL_RCC_MSI_ENABLE();
 8002af4:	4a95      	ldr	r2, [pc, #596]	; (8002d4c <HAL_RCC_OscConfig+0x288>)
 8002af6:	6813      	ldr	r3, [r2, #0]
 8002af8:	f043 0301 	orr.w	r3, r3, #1
 8002afc:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002afe:	f7fe fbb9 	bl	8001274 <HAL_GetTick>
 8002b02:	4607      	mov	r7, r0
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b04:	4b91      	ldr	r3, [pc, #580]	; (8002d4c <HAL_RCC_OscConfig+0x288>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f013 0f02 	tst.w	r3, #2
 8002b0c:	f040 809b 	bne.w	8002c46 <HAL_RCC_OscConfig+0x182>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002b10:	f7fe fbb0 	bl	8001274 <HAL_GetTick>
 8002b14:	1bc0      	subs	r0, r0, r7
 8002b16:	2802      	cmp	r0, #2
 8002b18:	d9f4      	bls.n	8002b04 <HAL_RCC_OscConfig+0x40>
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b1a:	4b8c      	ldr	r3, [pc, #560]	; (8002d4c <HAL_RCC_OscConfig+0x288>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f013 0f02 	tst.w	r3, #2
 8002b22:	d1ef      	bne.n	8002b04 <HAL_RCC_OscConfig+0x40>
              return HAL_TIMEOUT;
 8002b24:	2003      	movs	r0, #3
 8002b26:	e391      	b.n	800324c <HAL_RCC_OscConfig+0x788>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002b28:	2e01      	cmp	r6, #1
 8002b2a:	d1df      	bne.n	8002aec <HAL_RCC_OscConfig+0x28>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002b2c:	4b87      	ldr	r3, [pc, #540]	; (8002d4c <HAL_RCC_OscConfig+0x288>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f013 0f02 	tst.w	r3, #2
 8002b34:	d003      	beq.n	8002b3e <HAL_RCC_OscConfig+0x7a>
 8002b36:	69e3      	ldr	r3, [r4, #28]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	f000 837e 	beq.w	800323a <HAL_RCC_OscConfig+0x776>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002b3e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8002b40:	4b82      	ldr	r3, [pc, #520]	; (8002d4c <HAL_RCC_OscConfig+0x288>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f013 0f08 	tst.w	r3, #8
 8002b48:	d057      	beq.n	8002bfa <HAL_RCC_OscConfig+0x136>
 8002b4a:	4b80      	ldr	r3, [pc, #512]	; (8002d4c <HAL_RCC_OscConfig+0x288>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002b52:	4298      	cmp	r0, r3
 8002b54:	d858      	bhi.n	8002c08 <HAL_RCC_OscConfig+0x144>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b56:	4b7d      	ldr	r3, [pc, #500]	; (8002d4c <HAL_RCC_OscConfig+0x288>)
 8002b58:	681a      	ldr	r2, [r3, #0]
 8002b5a:	f042 0208 	orr.w	r2, r2, #8
 8002b5e:	601a      	str	r2, [r3, #0]
 8002b60:	681a      	ldr	r2, [r3, #0]
 8002b62:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002b66:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002b68:	430a      	orrs	r2, r1
 8002b6a:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b6c:	685a      	ldr	r2, [r3, #4]
 8002b6e:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002b72:	6a21      	ldr	r1, [r4, #32]
 8002b74:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002b78:	605a      	str	r2, [r3, #4]
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002b7a:	2d00      	cmp	r5, #0
 8002b7c:	d05c      	beq.n	8002c38 <HAL_RCC_OscConfig+0x174>
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002b7e:	f7ff ff91 	bl	8002aa4 <HAL_RCC_GetHCLKFreq>
 8002b82:	4b73      	ldr	r3, [pc, #460]	; (8002d50 <HAL_RCC_OscConfig+0x28c>)
 8002b84:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 8002b86:	4b73      	ldr	r3, [pc, #460]	; (8002d54 <HAL_RCC_OscConfig+0x290>)
 8002b88:	6818      	ldr	r0, [r3, #0]
 8002b8a:	f7fe fb2d 	bl	80011e8 <HAL_InitTick>
        if (status != HAL_OK)
 8002b8e:	2800      	cmp	r0, #0
 8002b90:	f040 835c 	bne.w	800324c <HAL_RCC_OscConfig+0x788>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b94:	6823      	ldr	r3, [r4, #0]
 8002b96:	f013 0f01 	tst.w	r3, #1
 8002b9a:	f000 808b 	beq.w	8002cb4 <HAL_RCC_OscConfig+0x1f0>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002b9e:	2d08      	cmp	r5, #8
 8002ba0:	d07f      	beq.n	8002ca2 <HAL_RCC_OscConfig+0x1de>
 8002ba2:	2d0c      	cmp	r5, #12
 8002ba4:	d07b      	beq.n	8002c9e <HAL_RCC_OscConfig+0x1da>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ba6:	6863      	ldr	r3, [r4, #4]
 8002ba8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bac:	f000 80a7 	beq.w	8002cfe <HAL_RCC_OscConfig+0x23a>
 8002bb0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002bb4:	f000 80a9 	beq.w	8002d0a <HAL_RCC_OscConfig+0x246>
 8002bb8:	4b64      	ldr	r3, [pc, #400]	; (8002d4c <HAL_RCC_OscConfig+0x288>)
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002bc0:	601a      	str	r2, [r3, #0]
 8002bc2:	681a      	ldr	r2, [r3, #0]
 8002bc4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002bc8:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002bca:	6863      	ldr	r3, [r4, #4]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	f000 80a9 	beq.w	8002d24 <HAL_RCC_OscConfig+0x260>
        tickstart = HAL_GetTick();
 8002bd2:	f7fe fb4f 	bl	8001274 <HAL_GetTick>
 8002bd6:	4607      	mov	r7, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002bd8:	4b5c      	ldr	r3, [pc, #368]	; (8002d4c <HAL_RCC_OscConfig+0x288>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002be0:	d168      	bne.n	8002cb4 <HAL_RCC_OscConfig+0x1f0>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002be2:	f7fe fb47 	bl	8001274 <HAL_GetTick>
 8002be6:	1bc0      	subs	r0, r0, r7
 8002be8:	2864      	cmp	r0, #100	; 0x64
 8002bea:	d9f5      	bls.n	8002bd8 <HAL_RCC_OscConfig+0x114>
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002bec:	4b57      	ldr	r3, [pc, #348]	; (8002d4c <HAL_RCC_OscConfig+0x288>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002bf4:	d1f0      	bne.n	8002bd8 <HAL_RCC_OscConfig+0x114>
              return HAL_TIMEOUT;
 8002bf6:	2003      	movs	r0, #3
 8002bf8:	e328      	b.n	800324c <HAL_RCC_OscConfig+0x788>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002bfa:	4b54      	ldr	r3, [pc, #336]	; (8002d4c <HAL_RCC_OscConfig+0x288>)
 8002bfc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c00:	091b      	lsrs	r3, r3, #4
 8002c02:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c06:	e7a4      	b.n	8002b52 <HAL_RCC_OscConfig+0x8e>
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002c08:	f7ff fe98 	bl	800293c <RCC_SetFlashLatencyFromMSIRange>
 8002c0c:	2800      	cmp	r0, #0
 8002c0e:	f040 8316 	bne.w	800323e <HAL_RCC_OscConfig+0x77a>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c12:	4b4e      	ldr	r3, [pc, #312]	; (8002d4c <HAL_RCC_OscConfig+0x288>)
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	f042 0208 	orr.w	r2, r2, #8
 8002c1a:	601a      	str	r2, [r3, #0]
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002c22:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002c24:	430a      	orrs	r2, r1
 8002c26:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c28:	685a      	ldr	r2, [r3, #4]
 8002c2a:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002c2e:	6a21      	ldr	r1, [r4, #32]
 8002c30:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002c34:	605a      	str	r2, [r3, #4]
 8002c36:	e7a2      	b.n	8002b7e <HAL_RCC_OscConfig+0xba>
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002c38:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8002c3a:	f7ff fe7f 	bl	800293c <RCC_SetFlashLatencyFromMSIRange>
 8002c3e:	2800      	cmp	r0, #0
 8002c40:	d09d      	beq.n	8002b7e <HAL_RCC_OscConfig+0xba>
              return HAL_ERROR;
 8002c42:	2001      	movs	r0, #1
 8002c44:	e302      	b.n	800324c <HAL_RCC_OscConfig+0x788>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c46:	4b41      	ldr	r3, [pc, #260]	; (8002d4c <HAL_RCC_OscConfig+0x288>)
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	f042 0208 	orr.w	r2, r2, #8
 8002c4e:	601a      	str	r2, [r3, #0]
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002c56:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002c58:	430a      	orrs	r2, r1
 8002c5a:	601a      	str	r2, [r3, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c5c:	685a      	ldr	r2, [r3, #4]
 8002c5e:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002c62:	6a21      	ldr	r1, [r4, #32]
 8002c64:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002c68:	605a      	str	r2, [r3, #4]
 8002c6a:	e793      	b.n	8002b94 <HAL_RCC_OscConfig+0xd0>
        __HAL_RCC_MSI_DISABLE();
 8002c6c:	4a37      	ldr	r2, [pc, #220]	; (8002d4c <HAL_RCC_OscConfig+0x288>)
 8002c6e:	6813      	ldr	r3, [r2, #0]
 8002c70:	f023 0301 	bic.w	r3, r3, #1
 8002c74:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002c76:	f7fe fafd 	bl	8001274 <HAL_GetTick>
 8002c7a:	4607      	mov	r7, r0
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002c7c:	4b33      	ldr	r3, [pc, #204]	; (8002d4c <HAL_RCC_OscConfig+0x288>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f013 0f02 	tst.w	r3, #2
 8002c84:	d086      	beq.n	8002b94 <HAL_RCC_OscConfig+0xd0>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002c86:	f7fe faf5 	bl	8001274 <HAL_GetTick>
 8002c8a:	1bc0      	subs	r0, r0, r7
 8002c8c:	2802      	cmp	r0, #2
 8002c8e:	d9f5      	bls.n	8002c7c <HAL_RCC_OscConfig+0x1b8>
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002c90:	4b2e      	ldr	r3, [pc, #184]	; (8002d4c <HAL_RCC_OscConfig+0x288>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f013 0f02 	tst.w	r3, #2
 8002c98:	d0f0      	beq.n	8002c7c <HAL_RCC_OscConfig+0x1b8>
              return HAL_TIMEOUT;
 8002c9a:	2003      	movs	r0, #3
 8002c9c:	e2d6      	b.n	800324c <HAL_RCC_OscConfig+0x788>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002c9e:	2e03      	cmp	r6, #3
 8002ca0:	d181      	bne.n	8002ba6 <HAL_RCC_OscConfig+0xe2>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ca2:	4b2a      	ldr	r3, [pc, #168]	; (8002d4c <HAL_RCC_OscConfig+0x288>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002caa:	d003      	beq.n	8002cb4 <HAL_RCC_OscConfig+0x1f0>
 8002cac:	6863      	ldr	r3, [r4, #4]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	f000 82c7 	beq.w	8003242 <HAL_RCC_OscConfig+0x77e>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002cb4:	6823      	ldr	r3, [r4, #0]
 8002cb6:	f013 0f02 	tst.w	r3, #2
 8002cba:	d060      	beq.n	8002d7e <HAL_RCC_OscConfig+0x2ba>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002cbc:	2d04      	cmp	r5, #4
 8002cbe:	d04d      	beq.n	8002d5c <HAL_RCC_OscConfig+0x298>
 8002cc0:	2d0c      	cmp	r5, #12
 8002cc2:	d049      	beq.n	8002d58 <HAL_RCC_OscConfig+0x294>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002cc4:	68e3      	ldr	r3, [r4, #12]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	f000 8090 	beq.w	8002dec <HAL_RCC_OscConfig+0x328>
        __HAL_RCC_HSI_ENABLE();
 8002ccc:	4a1f      	ldr	r2, [pc, #124]	; (8002d4c <HAL_RCC_OscConfig+0x288>)
 8002cce:	6813      	ldr	r3, [r2, #0]
 8002cd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cd4:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002cd6:	f7fe facd 	bl	8001274 <HAL_GetTick>
 8002cda:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002cdc:	4b1b      	ldr	r3, [pc, #108]	; (8002d4c <HAL_RCC_OscConfig+0x288>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002ce4:	d179      	bne.n	8002dda <HAL_RCC_OscConfig+0x316>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ce6:	f7fe fac5 	bl	8001274 <HAL_GetTick>
 8002cea:	1b40      	subs	r0, r0, r5
 8002cec:	2802      	cmp	r0, #2
 8002cee:	d9f5      	bls.n	8002cdc <HAL_RCC_OscConfig+0x218>
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002cf0:	4b16      	ldr	r3, [pc, #88]	; (8002d4c <HAL_RCC_OscConfig+0x288>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002cf8:	d1f0      	bne.n	8002cdc <HAL_RCC_OscConfig+0x218>
              return HAL_TIMEOUT;
 8002cfa:	2003      	movs	r0, #3
 8002cfc:	e2a6      	b.n	800324c <HAL_RCC_OscConfig+0x788>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cfe:	4a13      	ldr	r2, [pc, #76]	; (8002d4c <HAL_RCC_OscConfig+0x288>)
 8002d00:	6813      	ldr	r3, [r2, #0]
 8002d02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d06:	6013      	str	r3, [r2, #0]
 8002d08:	e75f      	b.n	8002bca <HAL_RCC_OscConfig+0x106>
 8002d0a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002d0e:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8002d12:	681a      	ldr	r2, [r3, #0]
 8002d14:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002d18:	601a      	str	r2, [r3, #0]
 8002d1a:	681a      	ldr	r2, [r3, #0]
 8002d1c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002d20:	601a      	str	r2, [r3, #0]
 8002d22:	e752      	b.n	8002bca <HAL_RCC_OscConfig+0x106>
        tickstart = HAL_GetTick();
 8002d24:	f7fe faa6 	bl	8001274 <HAL_GetTick>
 8002d28:	4607      	mov	r7, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d2a:	4b08      	ldr	r3, [pc, #32]	; (8002d4c <HAL_RCC_OscConfig+0x288>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002d32:	d0bf      	beq.n	8002cb4 <HAL_RCC_OscConfig+0x1f0>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d34:	f7fe fa9e 	bl	8001274 <HAL_GetTick>
 8002d38:	1bc0      	subs	r0, r0, r7
 8002d3a:	2864      	cmp	r0, #100	; 0x64
 8002d3c:	d9f5      	bls.n	8002d2a <HAL_RCC_OscConfig+0x266>
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d3e:	4b03      	ldr	r3, [pc, #12]	; (8002d4c <HAL_RCC_OscConfig+0x288>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002d46:	d0f0      	beq.n	8002d2a <HAL_RCC_OscConfig+0x266>
              return HAL_TIMEOUT;
 8002d48:	2003      	movs	r0, #3
 8002d4a:	e27f      	b.n	800324c <HAL_RCC_OscConfig+0x788>
 8002d4c:	40021000 	.word	0x40021000
 8002d50:	20000014 	.word	0x20000014
 8002d54:	2000001c 	.word	0x2000001c
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002d58:	2e02      	cmp	r6, #2
 8002d5a:	d1b3      	bne.n	8002cc4 <HAL_RCC_OscConfig+0x200>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d5c:	4ba9      	ldr	r3, [pc, #676]	; (8003004 <HAL_RCC_OscConfig+0x540>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002d64:	d003      	beq.n	8002d6e <HAL_RCC_OscConfig+0x2aa>
 8002d66:	68e3      	ldr	r3, [r4, #12]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	f000 826c 	beq.w	8003246 <HAL_RCC_OscConfig+0x782>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d6e:	4aa5      	ldr	r2, [pc, #660]	; (8003004 <HAL_RCC_OscConfig+0x540>)
 8002d70:	6853      	ldr	r3, [r2, #4]
 8002d72:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002d76:	6921      	ldr	r1, [r4, #16]
 8002d78:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002d7c:	6053      	str	r3, [r2, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d7e:	6823      	ldr	r3, [r4, #0]
 8002d80:	f013 0f08 	tst.w	r3, #8
 8002d84:	d070      	beq.n	8002e68 <HAL_RCC_OscConfig+0x3a4>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d86:	6963      	ldr	r3, [r4, #20]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d050      	beq.n	8002e2e <HAL_RCC_OscConfig+0x36a>
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 8002d8c:	69a3      	ldr	r3, [r4, #24]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d145      	bne.n	8002e1e <HAL_RCC_OscConfig+0x35a>
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 8002d92:	4a9c      	ldr	r2, [pc, #624]	; (8003004 <HAL_RCC_OscConfig+0x540>)
 8002d94:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8002d98:	f023 0310 	bic.w	r3, r3, #16
 8002d9c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      __HAL_RCC_LSI_ENABLE();
 8002da0:	4a98      	ldr	r2, [pc, #608]	; (8003004 <HAL_RCC_OscConfig+0x540>)
 8002da2:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8002da6:	f043 0301 	orr.w	r3, r3, #1
 8002daa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8002dae:	f7fe fa61 	bl	8001274 <HAL_GetTick>
 8002db2:	4605      	mov	r5, r0
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002db4:	4b93      	ldr	r3, [pc, #588]	; (8003004 <HAL_RCC_OscConfig+0x540>)
 8002db6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002dba:	f013 0f02 	tst.w	r3, #2
 8002dbe:	d153      	bne.n	8002e68 <HAL_RCC_OscConfig+0x3a4>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002dc0:	f7fe fa58 	bl	8001274 <HAL_GetTick>
 8002dc4:	1b40      	subs	r0, r0, r5
 8002dc6:	2807      	cmp	r0, #7
 8002dc8:	d9f4      	bls.n	8002db4 <HAL_RCC_OscConfig+0x2f0>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002dca:	4b8e      	ldr	r3, [pc, #568]	; (8003004 <HAL_RCC_OscConfig+0x540>)
 8002dcc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002dd0:	f013 0f02 	tst.w	r3, #2
 8002dd4:	d1ee      	bne.n	8002db4 <HAL_RCC_OscConfig+0x2f0>
            return HAL_TIMEOUT;
 8002dd6:	2003      	movs	r0, #3
 8002dd8:	e238      	b.n	800324c <HAL_RCC_OscConfig+0x788>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dda:	4a8a      	ldr	r2, [pc, #552]	; (8003004 <HAL_RCC_OscConfig+0x540>)
 8002ddc:	6853      	ldr	r3, [r2, #4]
 8002dde:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002de2:	6921      	ldr	r1, [r4, #16]
 8002de4:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002de8:	6053      	str	r3, [r2, #4]
 8002dea:	e7c8      	b.n	8002d7e <HAL_RCC_OscConfig+0x2ba>
        __HAL_RCC_HSI_DISABLE();
 8002dec:	4a85      	ldr	r2, [pc, #532]	; (8003004 <HAL_RCC_OscConfig+0x540>)
 8002dee:	6813      	ldr	r3, [r2, #0]
 8002df0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002df4:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002df6:	f7fe fa3d 	bl	8001274 <HAL_GetTick>
 8002dfa:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002dfc:	4b81      	ldr	r3, [pc, #516]	; (8003004 <HAL_RCC_OscConfig+0x540>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002e04:	d0bb      	beq.n	8002d7e <HAL_RCC_OscConfig+0x2ba>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e06:	f7fe fa35 	bl	8001274 <HAL_GetTick>
 8002e0a:	1b40      	subs	r0, r0, r5
 8002e0c:	2802      	cmp	r0, #2
 8002e0e:	d9f5      	bls.n	8002dfc <HAL_RCC_OscConfig+0x338>
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e10:	4b7c      	ldr	r3, [pc, #496]	; (8003004 <HAL_RCC_OscConfig+0x540>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002e18:	d0f0      	beq.n	8002dfc <HAL_RCC_OscConfig+0x338>
              return HAL_TIMEOUT;
 8002e1a:	2003      	movs	r0, #3
 8002e1c:	e216      	b.n	800324c <HAL_RCC_OscConfig+0x788>
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 8002e1e:	4a79      	ldr	r2, [pc, #484]	; (8003004 <HAL_RCC_OscConfig+0x540>)
 8002e20:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8002e24:	f043 0310 	orr.w	r3, r3, #16
 8002e28:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8002e2c:	e7b8      	b.n	8002da0 <HAL_RCC_OscConfig+0x2dc>
      __HAL_RCC_LSI_DISABLE();
 8002e2e:	4a75      	ldr	r2, [pc, #468]	; (8003004 <HAL_RCC_OscConfig+0x540>)
 8002e30:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8002e34:	f023 0301 	bic.w	r3, r3, #1
 8002e38:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8002e3c:	f7fe fa1a 	bl	8001274 <HAL_GetTick>
 8002e40:	4605      	mov	r5, r0
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002e42:	4b70      	ldr	r3, [pc, #448]	; (8003004 <HAL_RCC_OscConfig+0x540>)
 8002e44:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e48:	f013 0f02 	tst.w	r3, #2
 8002e4c:	d00c      	beq.n	8002e68 <HAL_RCC_OscConfig+0x3a4>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e4e:	f7fe fa11 	bl	8001274 <HAL_GetTick>
 8002e52:	1b40      	subs	r0, r0, r5
 8002e54:	2807      	cmp	r0, #7
 8002e56:	d9f4      	bls.n	8002e42 <HAL_RCC_OscConfig+0x37e>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002e58:	4b6a      	ldr	r3, [pc, #424]	; (8003004 <HAL_RCC_OscConfig+0x540>)
 8002e5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e5e:	f013 0f02 	tst.w	r3, #2
 8002e62:	d0ee      	beq.n	8002e42 <HAL_RCC_OscConfig+0x37e>
            return HAL_TIMEOUT;
 8002e64:	2003      	movs	r0, #3
 8002e66:	e1f1      	b.n	800324c <HAL_RCC_OscConfig+0x788>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e68:	6823      	ldr	r3, [r4, #0]
 8002e6a:	f013 0f04 	tst.w	r3, #4
 8002e6e:	f000 80f0 	beq.w	8003052 <HAL_RCC_OscConfig+0x58e>
    if (HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002e72:	4b64      	ldr	r3, [pc, #400]	; (8003004 <HAL_RCC_OscConfig+0x540>)
 8002e74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e76:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8002e7a:	d124      	bne.n	8002ec6 <HAL_RCC_OscConfig+0x402>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e7c:	4b61      	ldr	r3, [pc, #388]	; (8003004 <HAL_RCC_OscConfig+0x540>)
 8002e7e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002e80:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002e84:	659a      	str	r2, [r3, #88]	; 0x58
 8002e86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e8c:	9301      	str	r3, [sp, #4]
 8002e8e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002e90:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e92:	4b5d      	ldr	r3, [pc, #372]	; (8003008 <HAL_RCC_OscConfig+0x544>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002e9a:	d016      	beq.n	8002eca <HAL_RCC_OscConfig+0x406>
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8002e9c:	68a3      	ldr	r3, [r4, #8]
 8002e9e:	f013 0f01 	tst.w	r3, #1
 8002ea2:	d033      	beq.n	8002f0c <HAL_RCC_OscConfig+0x448>
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8002ea4:	f013 0f04 	tst.w	r3, #4
 8002ea8:	d028      	beq.n	8002efc <HAL_RCC_OscConfig+0x438>
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002eaa:	4b56      	ldr	r3, [pc, #344]	; (8003004 <HAL_RCC_OscConfig+0x540>)
 8002eac:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002eb0:	f042 0204 	orr.w	r2, r2, #4
 8002eb4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002eb8:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002ebc:	f042 0201 	orr.w	r2, r2, #1
 8002ec0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8002ec4:	e02f      	b.n	8002f26 <HAL_RCC_OscConfig+0x462>
    FlagStatus       pwrclkchanged = RESET;
 8002ec6:	2500      	movs	r5, #0
 8002ec8:	e7e3      	b.n	8002e92 <HAL_RCC_OscConfig+0x3ce>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002eca:	4a4f      	ldr	r2, [pc, #316]	; (8003008 <HAL_RCC_OscConfig+0x544>)
 8002ecc:	6813      	ldr	r3, [r2, #0]
 8002ece:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ed2:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8002ed4:	f7fe f9ce 	bl	8001274 <HAL_GetTick>
 8002ed8:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002eda:	4b4b      	ldr	r3, [pc, #300]	; (8003008 <HAL_RCC_OscConfig+0x544>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002ee2:	d1db      	bne.n	8002e9c <HAL_RCC_OscConfig+0x3d8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ee4:	f7fe f9c6 	bl	8001274 <HAL_GetTick>
 8002ee8:	1b80      	subs	r0, r0, r6
 8002eea:	2802      	cmp	r0, #2
 8002eec:	d9f5      	bls.n	8002eda <HAL_RCC_OscConfig+0x416>
          if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002eee:	4b46      	ldr	r3, [pc, #280]	; (8003008 <HAL_RCC_OscConfig+0x544>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002ef6:	d1f0      	bne.n	8002eda <HAL_RCC_OscConfig+0x416>
            return HAL_TIMEOUT;
 8002ef8:	2003      	movs	r0, #3
 8002efa:	e1a7      	b.n	800324c <HAL_RCC_OscConfig+0x788>
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002efc:	4a41      	ldr	r2, [pc, #260]	; (8003004 <HAL_RCC_OscConfig+0x540>)
 8002efe:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002f02:	f043 0301 	orr.w	r3, r3, #1
 8002f06:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002f0a:	e00c      	b.n	8002f26 <HAL_RCC_OscConfig+0x462>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002f0c:	4b3d      	ldr	r3, [pc, #244]	; (8003004 <HAL_RCC_OscConfig+0x540>)
 8002f0e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002f12:	f022 0201 	bic.w	r2, r2, #1
 8002f16:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002f1a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002f1e:	f022 0204 	bic.w	r2, r2, #4
 8002f22:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f26:	68a3      	ldr	r3, [r4, #8]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d053      	beq.n	8002fd4 <HAL_RCC_OscConfig+0x510>
      tickstart = HAL_GetTick();
 8002f2c:	f7fe f9a2 	bl	8001274 <HAL_GetTick>
 8002f30:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f32:	4b34      	ldr	r3, [pc, #208]	; (8003004 <HAL_RCC_OscConfig+0x540>)
 8002f34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f38:	f013 0f02 	tst.w	r3, #2
 8002f3c:	d10e      	bne.n	8002f5c <HAL_RCC_OscConfig+0x498>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f3e:	f7fe f999 	bl	8001274 <HAL_GetTick>
 8002f42:	1b80      	subs	r0, r0, r6
 8002f44:	f241 3388 	movw	r3, #5000	; 0x1388
 8002f48:	4298      	cmp	r0, r3
 8002f4a:	d9f2      	bls.n	8002f32 <HAL_RCC_OscConfig+0x46e>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f4c:	4b2d      	ldr	r3, [pc, #180]	; (8003004 <HAL_RCC_OscConfig+0x540>)
 8002f4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f52:	f013 0f02 	tst.w	r3, #2
 8002f56:	d1ec      	bne.n	8002f32 <HAL_RCC_OscConfig+0x46e>
            return HAL_TIMEOUT;
 8002f58:	2003      	movs	r0, #3
 8002f5a:	e177      	b.n	800324c <HAL_RCC_OscConfig+0x788>
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8002f5c:	68a3      	ldr	r3, [r4, #8]
 8002f5e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002f62:	d01b      	beq.n	8002f9c <HAL_RCC_OscConfig+0x4d8>
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002f64:	4a27      	ldr	r2, [pc, #156]	; (8003004 <HAL_RCC_OscConfig+0x540>)
 8002f66:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002f6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f6e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8002f72:	4b24      	ldr	r3, [pc, #144]	; (8003004 <HAL_RCC_OscConfig+0x540>)
 8002f74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f78:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8002f7c:	d168      	bne.n	8003050 <HAL_RCC_OscConfig+0x58c>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f7e:	f7fe f979 	bl	8001274 <HAL_GetTick>
 8002f82:	1b80      	subs	r0, r0, r6
 8002f84:	f241 3388 	movw	r3, #5000	; 0x1388
 8002f88:	4298      	cmp	r0, r3
 8002f8a:	d9f2      	bls.n	8002f72 <HAL_RCC_OscConfig+0x4ae>
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8002f8c:	4b1d      	ldr	r3, [pc, #116]	; (8003004 <HAL_RCC_OscConfig+0x540>)
 8002f8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f92:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8002f96:	d1ec      	bne.n	8002f72 <HAL_RCC_OscConfig+0x4ae>
              return HAL_TIMEOUT;
 8002f98:	2003      	movs	r0, #3
 8002f9a:	e157      	b.n	800324c <HAL_RCC_OscConfig+0x788>
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002f9c:	4a19      	ldr	r2, [pc, #100]	; (8003004 <HAL_RCC_OscConfig+0x540>)
 8002f9e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002fa2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002fa6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002faa:	4b16      	ldr	r3, [pc, #88]	; (8003004 <HAL_RCC_OscConfig+0x540>)
 8002fac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fb0:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8002fb4:	d04c      	beq.n	8003050 <HAL_RCC_OscConfig+0x58c>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fb6:	f7fe f95d 	bl	8001274 <HAL_GetTick>
 8002fba:	1b80      	subs	r0, r0, r6
 8002fbc:	f241 3388 	movw	r3, #5000	; 0x1388
 8002fc0:	4298      	cmp	r0, r3
 8002fc2:	d9f2      	bls.n	8002faa <HAL_RCC_OscConfig+0x4e6>
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002fc4:	4b0f      	ldr	r3, [pc, #60]	; (8003004 <HAL_RCC_OscConfig+0x540>)
 8002fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fca:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8002fce:	d0ec      	beq.n	8002faa <HAL_RCC_OscConfig+0x4e6>
              return HAL_TIMEOUT;
 8002fd0:	2003      	movs	r0, #3
 8002fd2:	e13b      	b.n	800324c <HAL_RCC_OscConfig+0x788>
      tickstart = HAL_GetTick();
 8002fd4:	f7fe f94e 	bl	8001274 <HAL_GetTick>
 8002fd8:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002fda:	4b0a      	ldr	r3, [pc, #40]	; (8003004 <HAL_RCC_OscConfig+0x540>)
 8002fdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fe0:	f013 0f02 	tst.w	r3, #2
 8002fe4:	d012      	beq.n	800300c <HAL_RCC_OscConfig+0x548>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fe6:	f7fe f945 	bl	8001274 <HAL_GetTick>
 8002fea:	1b80      	subs	r0, r0, r6
 8002fec:	f241 3388 	movw	r3, #5000	; 0x1388
 8002ff0:	4298      	cmp	r0, r3
 8002ff2:	d9f2      	bls.n	8002fda <HAL_RCC_OscConfig+0x516>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002ff4:	4b03      	ldr	r3, [pc, #12]	; (8003004 <HAL_RCC_OscConfig+0x540>)
 8002ff6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ffa:	f013 0f02 	tst.w	r3, #2
 8002ffe:	d0ec      	beq.n	8002fda <HAL_RCC_OscConfig+0x516>
            return HAL_TIMEOUT;
 8003000:	2003      	movs	r0, #3
 8003002:	e123      	b.n	800324c <HAL_RCC_OscConfig+0x788>
 8003004:	40021000 	.word	0x40021000
 8003008:	40007000 	.word	0x40007000
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 800300c:	4b97      	ldr	r3, [pc, #604]	; (800326c <HAL_RCC_OscConfig+0x7a8>)
 800300e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003012:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003016:	d01b      	beq.n	8003050 <HAL_RCC_OscConfig+0x58c>
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003018:	4a94      	ldr	r2, [pc, #592]	; (800326c <HAL_RCC_OscConfig+0x7a8>)
 800301a:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800301e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003022:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003026:	4b91      	ldr	r3, [pc, #580]	; (800326c <HAL_RCC_OscConfig+0x7a8>)
 8003028:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800302c:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8003030:	d00e      	beq.n	8003050 <HAL_RCC_OscConfig+0x58c>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003032:	f7fe f91f 	bl	8001274 <HAL_GetTick>
 8003036:	1b80      	subs	r0, r0, r6
 8003038:	f241 3388 	movw	r3, #5000	; 0x1388
 800303c:	4298      	cmp	r0, r3
 800303e:	d9f2      	bls.n	8003026 <HAL_RCC_OscConfig+0x562>
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003040:	4b8a      	ldr	r3, [pc, #552]	; (800326c <HAL_RCC_OscConfig+0x7a8>)
 8003042:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003046:	f413 6f00 	tst.w	r3, #2048	; 0x800
 800304a:	d0ec      	beq.n	8003026 <HAL_RCC_OscConfig+0x562>
              return HAL_TIMEOUT;
 800304c:	2003      	movs	r0, #3
 800304e:	e0fd      	b.n	800324c <HAL_RCC_OscConfig+0x788>
    if (pwrclkchanged == SET)
 8003050:	bb15      	cbnz	r5, 8003098 <HAL_RCC_OscConfig+0x5d4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003052:	6823      	ldr	r3, [r4, #0]
 8003054:	f013 0f20 	tst.w	r3, #32
 8003058:	d041      	beq.n	80030de <HAL_RCC_OscConfig+0x61a>
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800305a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800305c:	b313      	cbz	r3, 80030a4 <HAL_RCC_OscConfig+0x5e0>
      __HAL_RCC_HSI48_ENABLE();
 800305e:	4a83      	ldr	r2, [pc, #524]	; (800326c <HAL_RCC_OscConfig+0x7a8>)
 8003060:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 8003064:	f043 0301 	orr.w	r3, r3, #1
 8003068:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 800306c:	f7fe f902 	bl	8001274 <HAL_GetTick>
 8003070:	4605      	mov	r5, r0
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003072:	4b7e      	ldr	r3, [pc, #504]	; (800326c <HAL_RCC_OscConfig+0x7a8>)
 8003074:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003078:	f013 0f02 	tst.w	r3, #2
 800307c:	d12f      	bne.n	80030de <HAL_RCC_OscConfig+0x61a>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800307e:	f7fe f8f9 	bl	8001274 <HAL_GetTick>
 8003082:	1b40      	subs	r0, r0, r5
 8003084:	2802      	cmp	r0, #2
 8003086:	d9f4      	bls.n	8003072 <HAL_RCC_OscConfig+0x5ae>
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003088:	4b78      	ldr	r3, [pc, #480]	; (800326c <HAL_RCC_OscConfig+0x7a8>)
 800308a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800308e:	f013 0f02 	tst.w	r3, #2
 8003092:	d1ee      	bne.n	8003072 <HAL_RCC_OscConfig+0x5ae>
            return HAL_TIMEOUT;
 8003094:	2003      	movs	r0, #3
 8003096:	e0d9      	b.n	800324c <HAL_RCC_OscConfig+0x788>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003098:	4a74      	ldr	r2, [pc, #464]	; (800326c <HAL_RCC_OscConfig+0x7a8>)
 800309a:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800309c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030a0:	6593      	str	r3, [r2, #88]	; 0x58
 80030a2:	e7d6      	b.n	8003052 <HAL_RCC_OscConfig+0x58e>
      __HAL_RCC_HSI48_DISABLE();
 80030a4:	4a71      	ldr	r2, [pc, #452]	; (800326c <HAL_RCC_OscConfig+0x7a8>)
 80030a6:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 80030aa:	f023 0301 	bic.w	r3, r3, #1
 80030ae:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 80030b2:	f7fe f8df 	bl	8001274 <HAL_GetTick>
 80030b6:	4605      	mov	r5, r0
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80030b8:	4b6c      	ldr	r3, [pc, #432]	; (800326c <HAL_RCC_OscConfig+0x7a8>)
 80030ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80030be:	f013 0f02 	tst.w	r3, #2
 80030c2:	d00c      	beq.n	80030de <HAL_RCC_OscConfig+0x61a>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80030c4:	f7fe f8d6 	bl	8001274 <HAL_GetTick>
 80030c8:	1b40      	subs	r0, r0, r5
 80030ca:	2802      	cmp	r0, #2
 80030cc:	d9f4      	bls.n	80030b8 <HAL_RCC_OscConfig+0x5f4>
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80030ce:	4b67      	ldr	r3, [pc, #412]	; (800326c <HAL_RCC_OscConfig+0x7a8>)
 80030d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80030d4:	f013 0f02 	tst.w	r3, #2
 80030d8:	d0ee      	beq.n	80030b8 <HAL_RCC_OscConfig+0x5f4>
            return HAL_TIMEOUT;
 80030da:	2003      	movs	r0, #3
 80030dc:	e0b6      	b.n	800324c <HAL_RCC_OscConfig+0x788>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80030de:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	f000 80b2 	beq.w	800324a <HAL_RCC_OscConfig+0x786>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80030e6:	4a61      	ldr	r2, [pc, #388]	; (800326c <HAL_RCC_OscConfig+0x7a8>)
 80030e8:	6892      	ldr	r2, [r2, #8]
 80030ea:	f002 020c 	and.w	r2, r2, #12
 80030ee:	2a0c      	cmp	r2, #12
 80030f0:	d073      	beq.n	80031da <HAL_RCC_OscConfig+0x716>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80030f2:	2b02      	cmp	r3, #2
 80030f4:	d018      	beq.n	8003128 <HAL_RCC_OscConfig+0x664>
        __HAL_RCC_PLL_DISABLE();
 80030f6:	4a5d      	ldr	r2, [pc, #372]	; (800326c <HAL_RCC_OscConfig+0x7a8>)
 80030f8:	6813      	ldr	r3, [r2, #0]
 80030fa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80030fe:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003100:	f7fe f8b8 	bl	8001274 <HAL_GetTick>
 8003104:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003106:	4b59      	ldr	r3, [pc, #356]	; (800326c <HAL_RCC_OscConfig+0x7a8>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800310e:	d05d      	beq.n	80031cc <HAL_RCC_OscConfig+0x708>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003110:	f7fe f8b0 	bl	8001274 <HAL_GetTick>
 8003114:	1b00      	subs	r0, r0, r4
 8003116:	2802      	cmp	r0, #2
 8003118:	d9f5      	bls.n	8003106 <HAL_RCC_OscConfig+0x642>
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800311a:	4b54      	ldr	r3, [pc, #336]	; (800326c <HAL_RCC_OscConfig+0x7a8>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003122:	d0f0      	beq.n	8003106 <HAL_RCC_OscConfig+0x642>
              return HAL_TIMEOUT;
 8003124:	2003      	movs	r0, #3
 8003126:	e091      	b.n	800324c <HAL_RCC_OscConfig+0x788>
        __HAL_RCC_PLL_DISABLE();
 8003128:	4a50      	ldr	r2, [pc, #320]	; (800326c <HAL_RCC_OscConfig+0x7a8>)
 800312a:	6813      	ldr	r3, [r2, #0]
 800312c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003130:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003132:	f7fe f89f 	bl	8001274 <HAL_GetTick>
 8003136:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003138:	4b4c      	ldr	r3, [pc, #304]	; (800326c <HAL_RCC_OscConfig+0x7a8>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003140:	d00b      	beq.n	800315a <HAL_RCC_OscConfig+0x696>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003142:	f7fe f897 	bl	8001274 <HAL_GetTick>
 8003146:	1b40      	subs	r0, r0, r5
 8003148:	2802      	cmp	r0, #2
 800314a:	d9f5      	bls.n	8003138 <HAL_RCC_OscConfig+0x674>
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800314c:	4b47      	ldr	r3, [pc, #284]	; (800326c <HAL_RCC_OscConfig+0x7a8>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003154:	d0f0      	beq.n	8003138 <HAL_RCC_OscConfig+0x674>
              return HAL_TIMEOUT;
 8003156:	2003      	movs	r0, #3
 8003158:	e078      	b.n	800324c <HAL_RCC_OscConfig+0x788>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800315a:	4a44      	ldr	r2, [pc, #272]	; (800326c <HAL_RCC_OscConfig+0x7a8>)
 800315c:	68d3      	ldr	r3, [r2, #12]
 800315e:	4944      	ldr	r1, [pc, #272]	; (8003270 <HAL_RCC_OscConfig+0x7ac>)
 8003160:	4019      	ands	r1, r3
 8003162:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003164:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8003166:	3801      	subs	r0, #1
 8003168:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 800316c:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800316e:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8003172:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8003174:	0840      	lsrs	r0, r0, #1
 8003176:	3801      	subs	r0, #1
 8003178:	ea43 5340 	orr.w	r3, r3, r0, lsl #21
 800317c:	6c60      	ldr	r0, [r4, #68]	; 0x44
 800317e:	0840      	lsrs	r0, r0, #1
 8003180:	3801      	subs	r0, #1
 8003182:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 8003186:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8003188:	ea43 63c0 	orr.w	r3, r3, r0, lsl #27
 800318c:	4319      	orrs	r1, r3
 800318e:	60d1      	str	r1, [r2, #12]
        __HAL_RCC_PLL_ENABLE();
 8003190:	6813      	ldr	r3, [r2, #0]
 8003192:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003196:	6013      	str	r3, [r2, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003198:	68d3      	ldr	r3, [r2, #12]
 800319a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800319e:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 80031a0:	f7fe f868 	bl	8001274 <HAL_GetTick>
 80031a4:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031a6:	4b31      	ldr	r3, [pc, #196]	; (800326c <HAL_RCC_OscConfig+0x7a8>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80031ae:	d10b      	bne.n	80031c8 <HAL_RCC_OscConfig+0x704>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031b0:	f7fe f860 	bl	8001274 <HAL_GetTick>
 80031b4:	1b00      	subs	r0, r0, r4
 80031b6:	2802      	cmp	r0, #2
 80031b8:	d9f5      	bls.n	80031a6 <HAL_RCC_OscConfig+0x6e2>
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031ba:	4b2c      	ldr	r3, [pc, #176]	; (800326c <HAL_RCC_OscConfig+0x7a8>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80031c2:	d1f0      	bne.n	80031a6 <HAL_RCC_OscConfig+0x6e2>
              return HAL_TIMEOUT;
 80031c4:	2003      	movs	r0, #3
 80031c6:	e041      	b.n	800324c <HAL_RCC_OscConfig+0x788>
  return HAL_OK;
 80031c8:	2000      	movs	r0, #0
 80031ca:	e03f      	b.n	800324c <HAL_RCC_OscConfig+0x788>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80031cc:	4a27      	ldr	r2, [pc, #156]	; (800326c <HAL_RCC_OscConfig+0x7a8>)
 80031ce:	68d1      	ldr	r1, [r2, #12]
 80031d0:	4b28      	ldr	r3, [pc, #160]	; (8003274 <HAL_RCC_OscConfig+0x7b0>)
 80031d2:	400b      	ands	r3, r1
 80031d4:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 80031d6:	2000      	movs	r0, #0
 80031d8:	e038      	b.n	800324c <HAL_RCC_OscConfig+0x788>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_OFF)
 80031da:	2b01      	cmp	r3, #1
 80031dc:	d038      	beq.n	8003250 <HAL_RCC_OscConfig+0x78c>
        pll_config = RCC->PLLCFGR;
 80031de:	4b23      	ldr	r3, [pc, #140]	; (800326c <HAL_RCC_OscConfig+0x7a8>)
 80031e0:	68db      	ldr	r3, [r3, #12]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80031e2:	f003 0103 	and.w	r1, r3, #3
 80031e6:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80031e8:	4291      	cmp	r1, r2
 80031ea:	d133      	bne.n	8003254 <HAL_RCC_OscConfig+0x790>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80031ec:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80031f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80031f2:	3901      	subs	r1, #1
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80031f4:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 80031f8:	d12e      	bne.n	8003258 <HAL_RCC_OscConfig+0x794>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80031fa:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80031fe:	6ba1      	ldr	r1, [r4, #56]	; 0x38
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003200:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8003204:	d12a      	bne.n	800325c <HAL_RCC_OscConfig+0x798>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003206:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800320a:	6be1      	ldr	r1, [r4, #60]	; 0x3c
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800320c:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8003210:	d126      	bne.n	8003260 <HAL_RCC_OscConfig+0x79c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003212:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 8003216:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003218:	0852      	lsrs	r2, r2, #1
 800321a:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800321c:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8003220:	d120      	bne.n	8003264 <HAL_RCC_OscConfig+0x7a0>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003222:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8003226:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8003228:	0852      	lsrs	r2, r2, #1
 800322a:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800322c:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 8003230:	d11a      	bne.n	8003268 <HAL_RCC_OscConfig+0x7a4>
  return HAL_OK;
 8003232:	2000      	movs	r0, #0
 8003234:	e00a      	b.n	800324c <HAL_RCC_OscConfig+0x788>
    return HAL_ERROR;
 8003236:	2001      	movs	r0, #1
}
 8003238:	4770      	bx	lr
        return HAL_ERROR;
 800323a:	2001      	movs	r0, #1
 800323c:	e006      	b.n	800324c <HAL_RCC_OscConfig+0x788>
            return HAL_ERROR;
 800323e:	2001      	movs	r0, #1
 8003240:	e004      	b.n	800324c <HAL_RCC_OscConfig+0x788>
        return HAL_ERROR;
 8003242:	2001      	movs	r0, #1
 8003244:	e002      	b.n	800324c <HAL_RCC_OscConfig+0x788>
        return HAL_ERROR;
 8003246:	2001      	movs	r0, #1
 8003248:	e000      	b.n	800324c <HAL_RCC_OscConfig+0x788>
  return HAL_OK;
 800324a:	2000      	movs	r0, #0
}
 800324c:	b003      	add	sp, #12
 800324e:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return HAL_ERROR;
 8003250:	2001      	movs	r0, #1
 8003252:	e7fb      	b.n	800324c <HAL_RCC_OscConfig+0x788>
          return HAL_ERROR;
 8003254:	2001      	movs	r0, #1
 8003256:	e7f9      	b.n	800324c <HAL_RCC_OscConfig+0x788>
 8003258:	2001      	movs	r0, #1
 800325a:	e7f7      	b.n	800324c <HAL_RCC_OscConfig+0x788>
 800325c:	2001      	movs	r0, #1
 800325e:	e7f5      	b.n	800324c <HAL_RCC_OscConfig+0x788>
 8003260:	2001      	movs	r0, #1
 8003262:	e7f3      	b.n	800324c <HAL_RCC_OscConfig+0x788>
 8003264:	2001      	movs	r0, #1
 8003266:	e7f1      	b.n	800324c <HAL_RCC_OscConfig+0x788>
 8003268:	2001      	movs	r0, #1
 800326a:	e7ef      	b.n	800324c <HAL_RCC_OscConfig+0x788>
 800326c:	40021000 	.word	0x40021000
 8003270:	019f800c 	.word	0x019f800c
 8003274:	feeefffc 	.word	0xfeeefffc

08003278 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8003278:	2800      	cmp	r0, #0
 800327a:	f000 80e9 	beq.w	8003450 <HAL_RCC_ClockConfig+0x1d8>
{
 800327e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003280:	460d      	mov	r5, r1
 8003282:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003284:	4b76      	ldr	r3, [pc, #472]	; (8003460 <HAL_RCC_ClockConfig+0x1e8>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f003 030f 	and.w	r3, r3, #15
 800328c:	428b      	cmp	r3, r1
 800328e:	d20b      	bcs.n	80032a8 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003290:	4a73      	ldr	r2, [pc, #460]	; (8003460 <HAL_RCC_ClockConfig+0x1e8>)
 8003292:	6813      	ldr	r3, [r2, #0]
 8003294:	f023 030f 	bic.w	r3, r3, #15
 8003298:	430b      	orrs	r3, r1
 800329a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800329c:	6813      	ldr	r3, [r2, #0]
 800329e:	f003 030f 	and.w	r3, r3, #15
 80032a2:	428b      	cmp	r3, r1
 80032a4:	f040 80d6 	bne.w	8003454 <HAL_RCC_ClockConfig+0x1dc>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032a8:	6823      	ldr	r3, [r4, #0]
 80032aa:	f013 0f02 	tst.w	r3, #2
 80032ae:	d00c      	beq.n	80032ca <HAL_RCC_ClockConfig+0x52>
    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80032b0:	68a2      	ldr	r2, [r4, #8]
 80032b2:	4b6c      	ldr	r3, [pc, #432]	; (8003464 <HAL_RCC_ClockConfig+0x1ec>)
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80032ba:	429a      	cmp	r2, r3
 80032bc:	d905      	bls.n	80032ca <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032be:	4969      	ldr	r1, [pc, #420]	; (8003464 <HAL_RCC_ClockConfig+0x1ec>)
 80032c0:	688b      	ldr	r3, [r1, #8]
 80032c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80032c6:	431a      	orrs	r2, r3
 80032c8:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032ca:	6823      	ldr	r3, [r4, #0]
 80032cc:	f013 0f01 	tst.w	r3, #1
 80032d0:	d076      	beq.n	80033c0 <HAL_RCC_ClockConfig+0x148>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80032d2:	6863      	ldr	r3, [r4, #4]
 80032d4:	2b03      	cmp	r3, #3
 80032d6:	d00d      	beq.n	80032f4 <HAL_RCC_ClockConfig+0x7c>
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032d8:	2b02      	cmp	r3, #2
 80032da:	d025      	beq.n	8003328 <HAL_RCC_ClockConfig+0xb0>
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d13c      	bne.n	800335a <HAL_RCC_ClockConfig+0xe2>
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80032e0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80032e4:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f013 0f02 	tst.w	r3, #2
 80032ee:	d121      	bne.n	8003334 <HAL_RCC_ClockConfig+0xbc>
          return HAL_ERROR;
 80032f0:	2001      	movs	r0, #1
 80032f2:	e0a6      	b.n	8003442 <HAL_RCC_ClockConfig+0x1ca>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032f4:	4b5b      	ldr	r3, [pc, #364]	; (8003464 <HAL_RCC_ClockConfig+0x1ec>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80032fc:	d101      	bne.n	8003302 <HAL_RCC_ClockConfig+0x8a>
        return HAL_ERROR;
 80032fe:	2001      	movs	r0, #1
 8003300:	e09f      	b.n	8003442 <HAL_RCC_ClockConfig+0x1ca>
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003302:	f7ff fad5 	bl	80028b0 <RCC_GetSysClockFreqFromPLLSource>
      if (pllfreq > 80000000U)
 8003306:	4b58      	ldr	r3, [pc, #352]	; (8003468 <HAL_RCC_ClockConfig+0x1f0>)
 8003308:	4298      	cmp	r0, r3
 800330a:	d92d      	bls.n	8003368 <HAL_RCC_ClockConfig+0xf0>
        if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800330c:	4b55      	ldr	r3, [pc, #340]	; (8003464 <HAL_RCC_ClockConfig+0x1ec>)
 800330e:	689b      	ldr	r3, [r3, #8]
 8003310:	f013 0ff0 	tst.w	r3, #240	; 0xf0
 8003314:	d12a      	bne.n	800336c <HAL_RCC_ClockConfig+0xf4>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003316:	4a53      	ldr	r2, [pc, #332]	; (8003464 <HAL_RCC_ClockConfig+0x1ec>)
 8003318:	6893      	ldr	r3, [r2, #8]
 800331a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800331e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003322:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003324:	2780      	movs	r7, #128	; 0x80
 8003326:	e024      	b.n	8003372 <HAL_RCC_ClockConfig+0xfa>
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003328:	4b4e      	ldr	r3, [pc, #312]	; (8003464 <HAL_RCC_ClockConfig+0x1ec>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8003330:	f000 8092 	beq.w	8003458 <HAL_RCC_ClockConfig+0x1e0>
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003334:	f7ff fb4c 	bl	80029d0 <HAL_RCC_GetSysClockFreq>
      if (pllfreq > 80000000U)
 8003338:	4b4b      	ldr	r3, [pc, #300]	; (8003468 <HAL_RCC_ClockConfig+0x1f0>)
 800333a:	4298      	cmp	r0, r3
 800333c:	d918      	bls.n	8003370 <HAL_RCC_ClockConfig+0xf8>
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800333e:	4b49      	ldr	r3, [pc, #292]	; (8003464 <HAL_RCC_ClockConfig+0x1ec>)
 8003340:	689b      	ldr	r3, [r3, #8]
 8003342:	f013 0ff0 	tst.w	r3, #240	; 0xf0
 8003346:	d137      	bne.n	80033b8 <HAL_RCC_ClockConfig+0x140>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003348:	4a46      	ldr	r2, [pc, #280]	; (8003464 <HAL_RCC_ClockConfig+0x1ec>)
 800334a:	6893      	ldr	r3, [r2, #8]
 800334c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003350:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003354:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003356:	2780      	movs	r7, #128	; 0x80
 8003358:	e00b      	b.n	8003372 <HAL_RCC_ClockConfig+0xfa>
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800335a:	4b42      	ldr	r3, [pc, #264]	; (8003464 <HAL_RCC_ClockConfig+0x1ec>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8003362:	d1e7      	bne.n	8003334 <HAL_RCC_ClockConfig+0xbc>
          return HAL_ERROR;
 8003364:	2001      	movs	r0, #1
 8003366:	e06c      	b.n	8003442 <HAL_RCC_ClockConfig+0x1ca>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003368:	2700      	movs	r7, #0
 800336a:	e002      	b.n	8003372 <HAL_RCC_ClockConfig+0xfa>
 800336c:	2700      	movs	r7, #0
 800336e:	e000      	b.n	8003372 <HAL_RCC_ClockConfig+0xfa>
 8003370:	2700      	movs	r7, #0
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003372:	4a3c      	ldr	r2, [pc, #240]	; (8003464 <HAL_RCC_ClockConfig+0x1ec>)
 8003374:	6893      	ldr	r3, [r2, #8]
 8003376:	f023 0303 	bic.w	r3, r3, #3
 800337a:	6861      	ldr	r1, [r4, #4]
 800337c:	430b      	orrs	r3, r1
 800337e:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8003380:	f7fd ff78 	bl	8001274 <HAL_GetTick>
 8003384:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003386:	4b37      	ldr	r3, [pc, #220]	; (8003464 <HAL_RCC_ClockConfig+0x1ec>)
 8003388:	689b      	ldr	r3, [r3, #8]
 800338a:	f003 030c 	and.w	r3, r3, #12
 800338e:	6862      	ldr	r2, [r4, #4]
 8003390:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8003394:	d012      	beq.n	80033bc <HAL_RCC_ClockConfig+0x144>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003396:	f7fd ff6d 	bl	8001274 <HAL_GetTick>
 800339a:	1b80      	subs	r0, r0, r6
 800339c:	f241 3388 	movw	r3, #5000	; 0x1388
 80033a0:	4298      	cmp	r0, r3
 80033a2:	d9f0      	bls.n	8003386 <HAL_RCC_ClockConfig+0x10e>
        if (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033a4:	4b2f      	ldr	r3, [pc, #188]	; (8003464 <HAL_RCC_ClockConfig+0x1ec>)
 80033a6:	689b      	ldr	r3, [r3, #8]
 80033a8:	f003 030c 	and.w	r3, r3, #12
 80033ac:	6862      	ldr	r2, [r4, #4]
 80033ae:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80033b2:	d0e8      	beq.n	8003386 <HAL_RCC_ClockConfig+0x10e>
          return HAL_TIMEOUT;
 80033b4:	2003      	movs	r0, #3
 80033b6:	e044      	b.n	8003442 <HAL_RCC_ClockConfig+0x1ca>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80033b8:	2700      	movs	r7, #0
 80033ba:	e7da      	b.n	8003372 <HAL_RCC_ClockConfig+0xfa>
  if(hpre == RCC_SYSCLK_DIV2)
 80033bc:	2f00      	cmp	r7, #0
 80033be:	d141      	bne.n	8003444 <HAL_RCC_ClockConfig+0x1cc>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033c0:	6823      	ldr	r3, [r4, #0]
 80033c2:	f013 0f02 	tst.w	r3, #2
 80033c6:	d00c      	beq.n	80033e2 <HAL_RCC_ClockConfig+0x16a>
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80033c8:	68a2      	ldr	r2, [r4, #8]
 80033ca:	4b26      	ldr	r3, [pc, #152]	; (8003464 <HAL_RCC_ClockConfig+0x1ec>)
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80033d2:	429a      	cmp	r2, r3
 80033d4:	d205      	bcs.n	80033e2 <HAL_RCC_ClockConfig+0x16a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033d6:	4923      	ldr	r1, [pc, #140]	; (8003464 <HAL_RCC_ClockConfig+0x1ec>)
 80033d8:	688b      	ldr	r3, [r1, #8]
 80033da:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80033de:	431a      	orrs	r2, r3
 80033e0:	608a      	str	r2, [r1, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80033e2:	4b1f      	ldr	r3, [pc, #124]	; (8003460 <HAL_RCC_ClockConfig+0x1e8>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f003 030f 	and.w	r3, r3, #15
 80033ea:	42ab      	cmp	r3, r5
 80033ec:	d90a      	bls.n	8003404 <HAL_RCC_ClockConfig+0x18c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033ee:	4a1c      	ldr	r2, [pc, #112]	; (8003460 <HAL_RCC_ClockConfig+0x1e8>)
 80033f0:	6813      	ldr	r3, [r2, #0]
 80033f2:	f023 030f 	bic.w	r3, r3, #15
 80033f6:	432b      	orrs	r3, r5
 80033f8:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033fa:	6813      	ldr	r3, [r2, #0]
 80033fc:	f003 030f 	and.w	r3, r3, #15
 8003400:	42ab      	cmp	r3, r5
 8003402:	d12b      	bne.n	800345c <HAL_RCC_ClockConfig+0x1e4>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003404:	6823      	ldr	r3, [r4, #0]
 8003406:	f013 0f04 	tst.w	r3, #4
 800340a:	d006      	beq.n	800341a <HAL_RCC_ClockConfig+0x1a2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800340c:	4a15      	ldr	r2, [pc, #84]	; (8003464 <HAL_RCC_ClockConfig+0x1ec>)
 800340e:	6893      	ldr	r3, [r2, #8]
 8003410:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003414:	68e1      	ldr	r1, [r4, #12]
 8003416:	430b      	orrs	r3, r1
 8003418:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800341a:	6823      	ldr	r3, [r4, #0]
 800341c:	f013 0f08 	tst.w	r3, #8
 8003420:	d007      	beq.n	8003432 <HAL_RCC_ClockConfig+0x1ba>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003422:	4a10      	ldr	r2, [pc, #64]	; (8003464 <HAL_RCC_ClockConfig+0x1ec>)
 8003424:	6893      	ldr	r3, [r2, #8]
 8003426:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800342a:	6921      	ldr	r1, [r4, #16]
 800342c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003430:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003432:	f7ff fb37 	bl	8002aa4 <HAL_RCC_GetHCLKFreq>
 8003436:	4b0d      	ldr	r3, [pc, #52]	; (800346c <HAL_RCC_ClockConfig+0x1f4>)
 8003438:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 800343a:	4b0d      	ldr	r3, [pc, #52]	; (8003470 <HAL_RCC_ClockConfig+0x1f8>)
 800343c:	6818      	ldr	r0, [r3, #0]
 800343e:	f7fd fed3 	bl	80011e8 <HAL_InitTick>
}
 8003442:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003444:	4a07      	ldr	r2, [pc, #28]	; (8003464 <HAL_RCC_ClockConfig+0x1ec>)
 8003446:	6893      	ldr	r3, [r2, #8]
 8003448:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800344c:	6093      	str	r3, [r2, #8]
 800344e:	e7b7      	b.n	80033c0 <HAL_RCC_ClockConfig+0x148>
    return HAL_ERROR;
 8003450:	2001      	movs	r0, #1
}
 8003452:	4770      	bx	lr
      return HAL_ERROR;
 8003454:	2001      	movs	r0, #1
 8003456:	e7f4      	b.n	8003442 <HAL_RCC_ClockConfig+0x1ca>
          return HAL_ERROR;
 8003458:	2001      	movs	r0, #1
 800345a:	e7f2      	b.n	8003442 <HAL_RCC_ClockConfig+0x1ca>
      return HAL_ERROR;
 800345c:	2001      	movs	r0, #1
 800345e:	e7f0      	b.n	8003442 <HAL_RCC_ClockConfig+0x1ca>
 8003460:	40022000 	.word	0x40022000
 8003464:	40021000 	.word	0x40021000
 8003468:	04c4b400 	.word	0x04c4b400
 800346c:	20000014 	.word	0x20000014
 8003470:	2000001c 	.word	0x2000001c

08003474 <HAL_RCC_GetPCLK1Freq>:
{
 8003474:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003476:	f7ff fb15 	bl	8002aa4 <HAL_RCC_GetHCLKFreq>
 800347a:	4b04      	ldr	r3, [pc, #16]	; (800348c <HAL_RCC_GetPCLK1Freq+0x18>)
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8003482:	4a03      	ldr	r2, [pc, #12]	; (8003490 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8003484:	5cd3      	ldrb	r3, [r2, r3]
}
 8003486:	40d8      	lsrs	r0, r3
 8003488:	bd08      	pop	{r3, pc}
 800348a:	bf00      	nop
 800348c:	40021000 	.word	0x40021000
 8003490:	08004cb8 	.word	0x08004cb8

08003494 <HAL_RCC_GetPCLK2Freq>:
{
 8003494:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003496:	f7ff fb05 	bl	8002aa4 <HAL_RCC_GetHCLKFreq>
 800349a:	4b04      	ldr	r3, [pc, #16]	; (80034ac <HAL_RCC_GetPCLK2Freq+0x18>)
 800349c:	689b      	ldr	r3, [r3, #8]
 800349e:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80034a2:	4a03      	ldr	r2, [pc, #12]	; (80034b0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80034a4:	5cd3      	ldrb	r3, [r2, r3]
}
 80034a6:	40d8      	lsrs	r0, r3
 80034a8:	bd08      	pop	{r3, pc}
 80034aa:	bf00      	nop
 80034ac:	40021000 	.word	0x40021000
 80034b0:	08004cb8 	.word	0x08004cb8

080034b4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *pPllSai2, uint32_t Divider)
{
 80034b4:	b570      	push	{r4, r5, r6, lr}
 80034b6:	4604      	mov	r4, r0
 80034b8:	460e      	mov	r6, r1
  assert_param(IS_RCC_PLLSAI2M_VALUE(pPllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(pPllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(pPllSai2->PLLSAI2ClockOut));

  /* Check PLLSAI2 clock source availability */
  switch (pPllSai2->PLLSAI2Source)
 80034ba:	6803      	ldr	r3, [r0, #0]
 80034bc:	2b02      	cmp	r3, #2
 80034be:	d051      	beq.n	8003564 <RCCEx_PLLSAI2_Config+0xb0>
 80034c0:	2b03      	cmp	r3, #3
 80034c2:	d056      	beq.n	8003572 <RCCEx_PLLSAI2_Config+0xbe>
 80034c4:	2b01      	cmp	r3, #1
 80034c6:	d001      	beq.n	80034cc <RCCEx_PLLSAI2_Config+0x18>
 80034c8:	2001      	movs	r0, #1
      }
    }
  }

  return status;
}
 80034ca:	bd70      	pop	{r4, r5, r6, pc}
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80034cc:	4b2f      	ldr	r3, [pc, #188]	; (800358c <RCCEx_PLLSAI2_Config+0xd8>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f013 0f02 	tst.w	r3, #2
 80034d4:	d054      	beq.n	8003580 <RCCEx_PLLSAI2_Config+0xcc>
    __HAL_RCC_PLLSAI2_DISABLE();
 80034d6:	4a2d      	ldr	r2, [pc, #180]	; (800358c <RCCEx_PLLSAI2_Config+0xd8>)
 80034d8:	6813      	ldr	r3, [r2, #0]
 80034da:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034de:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80034e0:	f7fd fec8 	bl	8001274 <HAL_GetTick>
 80034e4:	4605      	mov	r5, r0
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80034e6:	4b29      	ldr	r3, [pc, #164]	; (800358c <RCCEx_PLLSAI2_Config+0xd8>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 80034ee:	d009      	beq.n	8003504 <RCCEx_PLLSAI2_Config+0x50>
      if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80034f0:	f7fd fec0 	bl	8001274 <HAL_GetTick>
 80034f4:	1b43      	subs	r3, r0, r5
 80034f6:	2b02      	cmp	r3, #2
 80034f8:	d9f5      	bls.n	80034e6 <RCCEx_PLLSAI2_Config+0x32>
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80034fa:	4b24      	ldr	r3, [pc, #144]	; (800358c <RCCEx_PLLSAI2_Config+0xd8>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8003502:	d13f      	bne.n	8003584 <RCCEx_PLLSAI2_Config+0xd0>
      if (Divider == DIVIDER_P_UPDATE)
 8003504:	b986      	cbnz	r6, 8003528 <RCCEx_PLLSAI2_Config+0x74>
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003506:	4821      	ldr	r0, [pc, #132]	; (800358c <RCCEx_PLLSAI2_Config+0xd8>)
 8003508:	6943      	ldr	r3, [r0, #20]
 800350a:	4a21      	ldr	r2, [pc, #132]	; (8003590 <RCCEx_PLLSAI2_Config+0xdc>)
 800350c:	401a      	ands	r2, r3
 800350e:	68a1      	ldr	r1, [r4, #8]
 8003510:	68e3      	ldr	r3, [r4, #12]
 8003512:	06db      	lsls	r3, r3, #27
 8003514:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003518:	6861      	ldr	r1, [r4, #4]
 800351a:	3901      	subs	r1, #1
 800351c:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8003520:	6821      	ldr	r1, [r4, #0]
 8003522:	430b      	orrs	r3, r1
 8003524:	431a      	orrs	r2, r3
 8003526:	6142      	str	r2, [r0, #20]
      __HAL_RCC_PLLSAI2_ENABLE();
 8003528:	4a18      	ldr	r2, [pc, #96]	; (800358c <RCCEx_PLLSAI2_Config+0xd8>)
 800352a:	6813      	ldr	r3, [r2, #0]
 800352c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003530:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8003532:	f7fd fe9f 	bl	8001274 <HAL_GetTick>
 8003536:	4605      	mov	r5, r0
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003538:	4b14      	ldr	r3, [pc, #80]	; (800358c <RCCEx_PLLSAI2_Config+0xd8>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8003540:	d109      	bne.n	8003556 <RCCEx_PLLSAI2_Config+0xa2>
        if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003542:	f7fd fe97 	bl	8001274 <HAL_GetTick>
 8003546:	1b43      	subs	r3, r0, r5
 8003548:	2b02      	cmp	r3, #2
 800354a:	d9f5      	bls.n	8003538 <RCCEx_PLLSAI2_Config+0x84>
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800354c:	4b0f      	ldr	r3, [pc, #60]	; (800358c <RCCEx_PLLSAI2_Config+0xd8>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8003554:	d018      	beq.n	8003588 <RCCEx_PLLSAI2_Config+0xd4>
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(pPllSai2->PLLSAI2ClockOut);
 8003556:	4a0d      	ldr	r2, [pc, #52]	; (800358c <RCCEx_PLLSAI2_Config+0xd8>)
 8003558:	6953      	ldr	r3, [r2, #20]
 800355a:	6921      	ldr	r1, [r4, #16]
 800355c:	430b      	orrs	r3, r1
 800355e:	6153      	str	r3, [r2, #20]
 8003560:	2000      	movs	r0, #0
 8003562:	e7b2      	b.n	80034ca <RCCEx_PLLSAI2_Config+0x16>
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003564:	4b09      	ldr	r3, [pc, #36]	; (800358c <RCCEx_PLLSAI2_Config+0xd8>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800356c:	d1b3      	bne.n	80034d6 <RCCEx_PLLSAI2_Config+0x22>
        status = HAL_ERROR;
 800356e:	2001      	movs	r0, #1
 8003570:	e7ab      	b.n	80034ca <RCCEx_PLLSAI2_Config+0x16>
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 8003572:	4b06      	ldr	r3, [pc, #24]	; (800358c <RCCEx_PLLSAI2_Config+0xd8>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f413 2fc0 	tst.w	r3, #393216	; 0x60000
 800357a:	d1ac      	bne.n	80034d6 <RCCEx_PLLSAI2_Config+0x22>
        status = HAL_ERROR;
 800357c:	2001      	movs	r0, #1
 800357e:	e7a4      	b.n	80034ca <RCCEx_PLLSAI2_Config+0x16>
        status = HAL_ERROR;
 8003580:	2001      	movs	r0, #1
 8003582:	e7a2      	b.n	80034ca <RCCEx_PLLSAI2_Config+0x16>
          status = HAL_TIMEOUT;
 8003584:	2003      	movs	r0, #3
 8003586:	e7a0      	b.n	80034ca <RCCEx_PLLSAI2_Config+0x16>
            status = HAL_TIMEOUT;
 8003588:	2003      	movs	r0, #3
 800358a:	e79e      	b.n	80034ca <RCCEx_PLLSAI2_Config+0x16>
 800358c:	40021000 	.word	0x40021000
 8003590:	07ff800c 	.word	0x07ff800c

08003594 <RCCEx_PLLSAI1_Config>:
{
 8003594:	b570      	push	{r4, r5, r6, lr}
 8003596:	4604      	mov	r4, r0
 8003598:	460e      	mov	r6, r1
  switch (pPllSai1->PLLSAI1Source)
 800359a:	6803      	ldr	r3, [r0, #0]
 800359c:	2b02      	cmp	r3, #2
 800359e:	d052      	beq.n	8003646 <RCCEx_PLLSAI1_Config+0xb2>
 80035a0:	2b03      	cmp	r3, #3
 80035a2:	d057      	beq.n	8003654 <RCCEx_PLLSAI1_Config+0xc0>
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d001      	beq.n	80035ac <RCCEx_PLLSAI1_Config+0x18>
 80035a8:	2001      	movs	r0, #1
}
 80035aa:	bd70      	pop	{r4, r5, r6, pc}
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80035ac:	4b45      	ldr	r3, [pc, #276]	; (80036c4 <RCCEx_PLLSAI1_Config+0x130>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f013 0f02 	tst.w	r3, #2
 80035b4:	d07f      	beq.n	80036b6 <RCCEx_PLLSAI1_Config+0x122>
    __HAL_RCC_PLLSAI1_DISABLE();
 80035b6:	4a43      	ldr	r2, [pc, #268]	; (80036c4 <RCCEx_PLLSAI1_Config+0x130>)
 80035b8:	6813      	ldr	r3, [r2, #0]
 80035ba:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80035be:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80035c0:	f7fd fe58 	bl	8001274 <HAL_GetTick>
 80035c4:	4605      	mov	r5, r0
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80035c6:	4b3f      	ldr	r3, [pc, #252]	; (80036c4 <RCCEx_PLLSAI1_Config+0x130>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 80035ce:	d009      	beq.n	80035e4 <RCCEx_PLLSAI1_Config+0x50>
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80035d0:	f7fd fe50 	bl	8001274 <HAL_GetTick>
 80035d4:	1b43      	subs	r3, r0, r5
 80035d6:	2b02      	cmp	r3, #2
 80035d8:	d9f5      	bls.n	80035c6 <RCCEx_PLLSAI1_Config+0x32>
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80035da:	4b3a      	ldr	r3, [pc, #232]	; (80036c4 <RCCEx_PLLSAI1_Config+0x130>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 80035e2:	d16a      	bne.n	80036ba <RCCEx_PLLSAI1_Config+0x126>
      if (Divider == DIVIDER_P_UPDATE)
 80035e4:	2e00      	cmp	r6, #0
 80035e6:	d13c      	bne.n	8003662 <RCCEx_PLLSAI1_Config+0xce>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80035e8:	4836      	ldr	r0, [pc, #216]	; (80036c4 <RCCEx_PLLSAI1_Config+0x130>)
 80035ea:	6903      	ldr	r3, [r0, #16]
 80035ec:	4a36      	ldr	r2, [pc, #216]	; (80036c8 <RCCEx_PLLSAI1_Config+0x134>)
 80035ee:	401a      	ands	r2, r3
 80035f0:	68a1      	ldr	r1, [r4, #8]
 80035f2:	68e3      	ldr	r3, [r4, #12]
 80035f4:	06db      	lsls	r3, r3, #27
 80035f6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80035fa:	6861      	ldr	r1, [r4, #4]
 80035fc:	3901      	subs	r1, #1
 80035fe:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8003602:	6821      	ldr	r1, [r4, #0]
 8003604:	430b      	orrs	r3, r1
 8003606:	431a      	orrs	r2, r3
 8003608:	6102      	str	r2, [r0, #16]
      __HAL_RCC_PLLSAI1_ENABLE();
 800360a:	4a2e      	ldr	r2, [pc, #184]	; (80036c4 <RCCEx_PLLSAI1_Config+0x130>)
 800360c:	6813      	ldr	r3, [r2, #0]
 800360e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003612:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8003614:	f7fd fe2e 	bl	8001274 <HAL_GetTick>
 8003618:	4605      	mov	r5, r0
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800361a:	4b2a      	ldr	r3, [pc, #168]	; (80036c4 <RCCEx_PLLSAI1_Config+0x130>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8003622:	d109      	bne.n	8003638 <RCCEx_PLLSAI1_Config+0xa4>
        if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003624:	f7fd fe26 	bl	8001274 <HAL_GetTick>
 8003628:	1b43      	subs	r3, r0, r5
 800362a:	2b02      	cmp	r3, #2
 800362c:	d9f5      	bls.n	800361a <RCCEx_PLLSAI1_Config+0x86>
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800362e:	4b25      	ldr	r3, [pc, #148]	; (80036c4 <RCCEx_PLLSAI1_Config+0x130>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8003636:	d042      	beq.n	80036be <RCCEx_PLLSAI1_Config+0x12a>
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(pPllSai1->PLLSAI1ClockOut);
 8003638:	4a22      	ldr	r2, [pc, #136]	; (80036c4 <RCCEx_PLLSAI1_Config+0x130>)
 800363a:	6913      	ldr	r3, [r2, #16]
 800363c:	69a1      	ldr	r1, [r4, #24]
 800363e:	430b      	orrs	r3, r1
 8003640:	6113      	str	r3, [r2, #16]
 8003642:	2000      	movs	r0, #0
 8003644:	e7b1      	b.n	80035aa <RCCEx_PLLSAI1_Config+0x16>
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003646:	4b1f      	ldr	r3, [pc, #124]	; (80036c4 <RCCEx_PLLSAI1_Config+0x130>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800364e:	d1b2      	bne.n	80035b6 <RCCEx_PLLSAI1_Config+0x22>
        status = HAL_ERROR;
 8003650:	2001      	movs	r0, #1
 8003652:	e7aa      	b.n	80035aa <RCCEx_PLLSAI1_Config+0x16>
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 8003654:	4b1b      	ldr	r3, [pc, #108]	; (80036c4 <RCCEx_PLLSAI1_Config+0x130>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f413 2fc0 	tst.w	r3, #393216	; 0x60000
 800365c:	d1ab      	bne.n	80035b6 <RCCEx_PLLSAI1_Config+0x22>
        status = HAL_ERROR;
 800365e:	2001      	movs	r0, #1
 8003660:	e7a3      	b.n	80035aa <RCCEx_PLLSAI1_Config+0x16>
      else if (Divider == DIVIDER_Q_UPDATE)
 8003662:	2e01      	cmp	r6, #1
 8003664:	d013      	beq.n	800368e <RCCEx_PLLSAI1_Config+0xfa>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003666:	4817      	ldr	r0, [pc, #92]	; (80036c4 <RCCEx_PLLSAI1_Config+0x130>)
 8003668:	6903      	ldr	r3, [r0, #16]
 800366a:	4a18      	ldr	r2, [pc, #96]	; (80036cc <RCCEx_PLLSAI1_Config+0x138>)
 800366c:	401a      	ands	r2, r3
 800366e:	68a1      	ldr	r1, [r4, #8]
 8003670:	6963      	ldr	r3, [r4, #20]
 8003672:	085b      	lsrs	r3, r3, #1
 8003674:	3b01      	subs	r3, #1
 8003676:	065b      	lsls	r3, r3, #25
 8003678:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800367c:	6861      	ldr	r1, [r4, #4]
 800367e:	3901      	subs	r1, #1
 8003680:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8003684:	6821      	ldr	r1, [r4, #0]
 8003686:	430b      	orrs	r3, r1
 8003688:	431a      	orrs	r2, r3
 800368a:	6102      	str	r2, [r0, #16]
 800368c:	e7bd      	b.n	800360a <RCCEx_PLLSAI1_Config+0x76>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800368e:	480d      	ldr	r0, [pc, #52]	; (80036c4 <RCCEx_PLLSAI1_Config+0x130>)
 8003690:	6903      	ldr	r3, [r0, #16]
 8003692:	4a0f      	ldr	r2, [pc, #60]	; (80036d0 <RCCEx_PLLSAI1_Config+0x13c>)
 8003694:	401a      	ands	r2, r3
 8003696:	68a1      	ldr	r1, [r4, #8]
 8003698:	6923      	ldr	r3, [r4, #16]
 800369a:	085b      	lsrs	r3, r3, #1
 800369c:	3b01      	subs	r3, #1
 800369e:	055b      	lsls	r3, r3, #21
 80036a0:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80036a4:	6861      	ldr	r1, [r4, #4]
 80036a6:	3901      	subs	r1, #1
 80036a8:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 80036ac:	6821      	ldr	r1, [r4, #0]
 80036ae:	430b      	orrs	r3, r1
 80036b0:	431a      	orrs	r2, r3
 80036b2:	6102      	str	r2, [r0, #16]
 80036b4:	e7a9      	b.n	800360a <RCCEx_PLLSAI1_Config+0x76>
        status = HAL_ERROR;
 80036b6:	2001      	movs	r0, #1
 80036b8:	e777      	b.n	80035aa <RCCEx_PLLSAI1_Config+0x16>
          status = HAL_TIMEOUT;
 80036ba:	2003      	movs	r0, #3
 80036bc:	e775      	b.n	80035aa <RCCEx_PLLSAI1_Config+0x16>
            status = HAL_TIMEOUT;
 80036be:	2003      	movs	r0, #3
 80036c0:	e773      	b.n	80035aa <RCCEx_PLLSAI1_Config+0x16>
 80036c2:	bf00      	nop
 80036c4:	40021000 	.word	0x40021000
 80036c8:	07ff800c 	.word	0x07ff800c
 80036cc:	f9ff800c 	.word	0xf9ff800c
 80036d0:	ff9f800c 	.word	0xff9f800c

080036d4 <HAL_RCCEx_PeriphCLKConfig>:
{
 80036d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80036d8:	b082      	sub	sp, #8
 80036da:	4604      	mov	r4, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80036dc:	6803      	ldr	r3, [r0, #0]
 80036de:	f413 6f00 	tst.w	r3, #2048	; 0x800
 80036e2:	d034      	beq.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x7a>
    switch (PeriphClkInit->Sai1ClockSelection)
 80036e4:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 80036e6:	2b40      	cmp	r3, #64	; 0x40
 80036e8:	d01f      	beq.n	800372a <HAL_RCCEx_PeriphCLKConfig+0x56>
 80036ea:	d80b      	bhi.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0x30>
 80036ec:	b323      	cbz	r3, 8003738 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80036ee:	2b20      	cmp	r3, #32
 80036f0:	d105      	bne.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x2a>
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80036f2:	2100      	movs	r1, #0
 80036f4:	3020      	adds	r0, #32
 80036f6:	f7ff fedd 	bl	80034b4 <RCCEx_PLLSAI2_Config>
 80036fa:	4606      	mov	r6, r0
        break;
 80036fc:	e021      	b.n	8003742 <HAL_RCCEx_PeriphCLKConfig+0x6e>
    switch (PeriphClkInit->Sai1ClockSelection)
 80036fe:	2701      	movs	r7, #1
 8003700:	463e      	mov	r6, r7
 8003702:	e026      	b.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x7e>
 8003704:	2b60      	cmp	r3, #96	; 0x60
 8003706:	d020      	beq.n	800374a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003708:	2b80      	cmp	r3, #128	; 0x80
 800370a:	d10b      	bne.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0x50>
 800370c:	2600      	movs	r6, #0
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800370e:	4a69      	ldr	r2, [pc, #420]	; (80038b4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003710:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8003714:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8003718:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 800371a:	430b      	orrs	r3, r1
 800371c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003720:	2700      	movs	r7, #0
 8003722:	e016      	b.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    switch (PeriphClkInit->Sai1ClockSelection)
 8003724:	2701      	movs	r7, #1
 8003726:	463e      	mov	r6, r7
 8003728:	e013      	b.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800372a:	4a62      	ldr	r2, [pc, #392]	; (80038b4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800372c:	68d3      	ldr	r3, [r2, #12]
 800372e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003732:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003734:	2600      	movs	r6, #0
 8003736:	e7ea      	b.n	800370e <HAL_RCCEx_PeriphCLKConfig+0x3a>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003738:	2100      	movs	r1, #0
 800373a:	3004      	adds	r0, #4
 800373c:	f7ff ff2a 	bl	8003594 <RCCEx_PLLSAI1_Config>
 8003740:	4606      	mov	r6, r0
    if (ret == HAL_OK)
 8003742:	2e00      	cmp	r6, #0
 8003744:	d0e3      	beq.n	800370e <HAL_RCCEx_PeriphCLKConfig+0x3a>
 8003746:	4637      	mov	r7, r6
 8003748:	e003      	b.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    switch (PeriphClkInit->Sai1ClockSelection)
 800374a:	2600      	movs	r6, #0
 800374c:	e7df      	b.n	800370e <HAL_RCCEx_PeriphCLKConfig+0x3a>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800374e:	2700      	movs	r7, #0
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003750:	463e      	mov	r6, r7
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003752:	6823      	ldr	r3, [r4, #0]
 8003754:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8003758:	d033      	beq.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0xee>
    switch (PeriphClkInit->Sai2ClockSelection)
 800375a:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800375c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003760:	d022      	beq.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003762:	d80d      	bhi.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0xac>
 8003764:	b333      	cbz	r3, 80037b4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
 8003766:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800376a:	d106      	bne.n	800377a <HAL_RCCEx_PeriphCLKConfig+0xa6>
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800376c:	2100      	movs	r1, #0
 800376e:	f104 0020 	add.w	r0, r4, #32
 8003772:	f7ff fe9f 	bl	80034b4 <RCCEx_PLLSAI2_Config>
 8003776:	4606      	mov	r6, r0
        break;
 8003778:	e008      	b.n	800378c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    switch (PeriphClkInit->Sai2ClockSelection)
 800377a:	2701      	movs	r7, #1
 800377c:	463e      	mov	r6, r7
 800377e:	e020      	b.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0xee>
 8003780:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003784:	d002      	beq.n	800378c <HAL_RCCEx_PeriphCLKConfig+0xb8>
 8003786:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800378a:	d10a      	bne.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0xce>
    if (ret == HAL_OK)
 800378c:	b9c6      	cbnz	r6, 80037c0 <HAL_RCCEx_PeriphCLKConfig+0xec>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800378e:	4a49      	ldr	r2, [pc, #292]	; (80038b4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003790:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8003794:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003798:	6f21      	ldr	r1, [r4, #112]	; 0x70
 800379a:	430b      	orrs	r3, r1
 800379c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80037a0:	e00f      	b.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0xee>
    switch (PeriphClkInit->Sai2ClockSelection)
 80037a2:	2701      	movs	r7, #1
 80037a4:	463e      	mov	r6, r7
 80037a6:	e00c      	b.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0xee>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80037a8:	4a42      	ldr	r2, [pc, #264]	; (80038b4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80037aa:	68d3      	ldr	r3, [r2, #12]
 80037ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037b0:	60d3      	str	r3, [r2, #12]
        break;
 80037b2:	e7eb      	b.n	800378c <HAL_RCCEx_PeriphCLKConfig+0xb8>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80037b4:	2100      	movs	r1, #0
 80037b6:	1d20      	adds	r0, r4, #4
 80037b8:	f7ff feec 	bl	8003594 <RCCEx_PLLSAI1_Config>
 80037bc:	4606      	mov	r6, r0
        break;
 80037be:	e7e5      	b.n	800378c <HAL_RCCEx_PeriphCLKConfig+0xb8>
 80037c0:	4637      	mov	r7, r6
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80037c2:	6823      	ldr	r3, [r4, #0]
 80037c4:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80037c8:	d07d      	beq.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0x1f2>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037ca:	4b3a      	ldr	r3, [pc, #232]	; (80038b4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80037cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037ce:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80037d2:	d14f      	bne.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
      __HAL_RCC_PWR_CLK_ENABLE();
 80037d4:	4b37      	ldr	r3, [pc, #220]	; (80038b4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80037d6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80037d8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80037dc:	659a      	str	r2, [r3, #88]	; 0x58
 80037de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037e4:	9301      	str	r3, [sp, #4]
 80037e6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80037e8:	f04f 0801 	mov.w	r8, #1
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80037ec:	4a32      	ldr	r2, [pc, #200]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80037ee:	6813      	ldr	r3, [r2, #0]
 80037f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037f4:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80037f6:	f7fd fd3d 	bl	8001274 <HAL_GetTick>
 80037fa:	4605      	mov	r5, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80037fc:	4b2e      	ldr	r3, [pc, #184]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003804:	d109      	bne.n	800381a <HAL_RCCEx_PeriphCLKConfig+0x146>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003806:	f7fd fd35 	bl	8001274 <HAL_GetTick>
 800380a:	1b40      	subs	r0, r0, r5
 800380c:	2802      	cmp	r0, #2
 800380e:	d9f5      	bls.n	80037fc <HAL_RCCEx_PeriphCLKConfig+0x128>
        if ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003810:	4b29      	ldr	r3, [pc, #164]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003818:	d048      	beq.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x1d8>
    if (ret == HAL_OK)
 800381a:	2e00      	cmp	r6, #0
 800381c:	d14e      	bne.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800381e:	4b25      	ldr	r3, [pc, #148]	; (80038b4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003820:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003824:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8003828:	d016      	beq.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x184>
 800382a:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 800382e:	429a      	cmp	r2, r3
 8003830:	d012      	beq.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x184>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003832:	4a20      	ldr	r2, [pc, #128]	; (80038b4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003834:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003838:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 800383c:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 8003840:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8003844:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003848:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 800384c:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8003850:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        RCC->BDCR = tmpregister;
 8003854:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003858:	f013 0f01 	tst.w	r3, #1
 800385c:	d10d      	bne.n	800387a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800385e:	4a15      	ldr	r2, [pc, #84]	; (80038b4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003860:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003864:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003868:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 800386c:	430b      	orrs	r3, r1
 800386e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003872:	e024      	b.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x1ea>
    FlagStatus       pwrclkchanged = RESET;
 8003874:	f04f 0800 	mov.w	r8, #0
 8003878:	e7b8      	b.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x118>
        tickstart = HAL_GetTick();
 800387a:	f7fd fcfb 	bl	8001274 <HAL_GetTick>
 800387e:	4605      	mov	r5, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003880:	4b0c      	ldr	r3, [pc, #48]	; (80038b4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003882:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003886:	f013 0f02 	tst.w	r3, #2
 800388a:	d1e8      	bne.n	800385e <HAL_RCCEx_PeriphCLKConfig+0x18a>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800388c:	f7fd fcf2 	bl	8001274 <HAL_GetTick>
 8003890:	1b40      	subs	r0, r0, r5
 8003892:	f241 3388 	movw	r3, #5000	; 0x1388
 8003896:	4298      	cmp	r0, r3
 8003898:	d9f2      	bls.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800389a:	4b06      	ldr	r3, [pc, #24]	; (80038b4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800389c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038a0:	f013 0f02 	tst.w	r3, #2
 80038a4:	d1db      	bne.n	800385e <HAL_RCCEx_PeriphCLKConfig+0x18a>
              ret = HAL_TIMEOUT;
 80038a6:	2703      	movs	r7, #3
 80038a8:	463e      	mov	r6, r7
 80038aa:	e008      	b.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x1ea>
          ret = HAL_TIMEOUT;
 80038ac:	2703      	movs	r7, #3
 80038ae:	463e      	mov	r6, r7
 80038b0:	e005      	b.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80038b2:	bf00      	nop
 80038b4:	40021000 	.word	0x40021000
 80038b8:	40007000 	.word	0x40007000
 80038bc:	4637      	mov	r7, r6
    if (pwrclkchanged == SET)
 80038be:	f1b8 0f00 	cmp.w	r8, #0
 80038c2:	f040 8151 	bne.w	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x494>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80038c6:	6823      	ldr	r3, [r4, #0]
 80038c8:	f013 0f01 	tst.w	r3, #1
 80038cc:	d008      	beq.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80038ce:	4ab8      	ldr	r2, [pc, #736]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 80038d0:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80038d4:	f023 0303 	bic.w	r3, r3, #3
 80038d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80038da:	430b      	orrs	r3, r1
 80038dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80038e0:	6823      	ldr	r3, [r4, #0]
 80038e2:	f013 0f02 	tst.w	r3, #2
 80038e6:	d008      	beq.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x226>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80038e8:	4ab1      	ldr	r2, [pc, #708]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 80038ea:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80038ee:	f023 030c 	bic.w	r3, r3, #12
 80038f2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80038f4:	430b      	orrs	r3, r1
 80038f6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80038fa:	6823      	ldr	r3, [r4, #0]
 80038fc:	f013 0f04 	tst.w	r3, #4
 8003900:	d008      	beq.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x240>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003902:	4aab      	ldr	r2, [pc, #684]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 8003904:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8003908:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800390c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800390e:	430b      	orrs	r3, r1
 8003910:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003914:	6823      	ldr	r3, [r4, #0]
 8003916:	f013 0f08 	tst.w	r3, #8
 800391a:	d008      	beq.n	800392e <HAL_RCCEx_PeriphCLKConfig+0x25a>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800391c:	4aa4      	ldr	r2, [pc, #656]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 800391e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8003922:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003926:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8003928:	430b      	orrs	r3, r1
 800392a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800392e:	6823      	ldr	r3, [r4, #0]
 8003930:	f013 0f10 	tst.w	r3, #16
 8003934:	d008      	beq.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x274>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003936:	4a9e      	ldr	r2, [pc, #632]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 8003938:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800393c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003940:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8003942:	430b      	orrs	r3, r1
 8003944:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003948:	6823      	ldr	r3, [r4, #0]
 800394a:	f013 0f20 	tst.w	r3, #32
 800394e:	d008      	beq.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x28e>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003950:	4a97      	ldr	r2, [pc, #604]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 8003952:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8003956:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800395a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800395c:	430b      	orrs	r3, r1
 800395e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003962:	6823      	ldr	r3, [r4, #0]
 8003964:	f413 7f00 	tst.w	r3, #512	; 0x200
 8003968:	d008      	beq.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800396a:	4a91      	ldr	r2, [pc, #580]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 800396c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8003970:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8003974:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8003976:	430b      	orrs	r3, r1
 8003978:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800397c:	6823      	ldr	r3, [r4, #0]
 800397e:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8003982:	d008      	beq.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003984:	4a8a      	ldr	r2, [pc, #552]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 8003986:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800398a:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800398e:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8003990:	430b      	orrs	r3, r1
 8003992:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8003996:	6823      	ldr	r3, [r4, #0]
 8003998:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 800399c:	d008      	beq.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 800399e:	4a84      	ldr	r2, [pc, #528]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 80039a0:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80039a4:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80039a8:	6e61      	ldr	r1, [r4, #100]	; 0x64
 80039aa:	430b      	orrs	r3, r1
 80039ac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == (RCC_PERIPHCLK_FDCAN))
 80039b0:	6823      	ldr	r3, [r4, #0]
 80039b2:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80039b6:	d00c      	beq.n	80039d2 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    switch (PeriphClkInit->FdcanClockSelection)
 80039b8:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 80039ba:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80039be:	f000 80d9 	beq.w	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 80039c2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80039c6:	f000 80e5 	beq.w	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	f000 80d7 	beq.w	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 80039d0:	2701      	movs	r7, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80039d2:	6823      	ldr	r3, [r4, #0]
 80039d4:	f013 0f40 	tst.w	r3, #64	; 0x40
 80039d8:	d008      	beq.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x318>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80039da:	4a75      	ldr	r2, [pc, #468]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 80039dc:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80039e0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80039e4:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80039e6:	430b      	orrs	r3, r1
 80039e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80039ec:	6823      	ldr	r3, [r4, #0]
 80039ee:	f013 0f80 	tst.w	r3, #128	; 0x80
 80039f2:	d008      	beq.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0x332>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80039f4:	4a6e      	ldr	r2, [pc, #440]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 80039f6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80039fa:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80039fe:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8003a00:	430b      	orrs	r3, r1
 8003a02:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003a06:	6823      	ldr	r3, [r4, #0]
 8003a08:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003a0c:	d008      	beq.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x34c>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003a0e:	4a68      	ldr	r2, [pc, #416]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 8003a10:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8003a14:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003a18:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8003a1a:	430b      	orrs	r3, r1
 8003a1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003a20:	6823      	ldr	r3, [r4, #0]
 8003a22:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8003a26:	d008      	beq.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x366>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003a28:	4a61      	ldr	r2, [pc, #388]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 8003a2a:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8003a2e:	f023 0303 	bic.w	r3, r3, #3
 8003a32:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8003a34:	430b      	orrs	r3, r1
 8003a36:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003a3a:	6823      	ldr	r3, [r4, #0]
 8003a3c:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8003a40:	d011      	beq.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x392>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003a42:	4a5b      	ldr	r2, [pc, #364]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 8003a44:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8003a48:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8003a4c:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8003a4e:	430b      	orrs	r3, r1
 8003a50:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003a54:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8003a56:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003a5a:	f000 80a3 	beq.w	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
      if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003a5e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003a62:	f000 80a7 	beq.w	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003a66:	6823      	ldr	r3, [r4, #0]
 8003a68:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8003a6c:	d01f      	beq.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0x3da>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003a6e:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8003a70:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003a74:	f000 80a7 	beq.w	8003bc6 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
 8003a78:	4a4d      	ldr	r2, [pc, #308]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 8003a7a:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
 8003a7e:	f021 6140 	bic.w	r1, r1, #201326592	; 0xc000000
 8003a82:	430b      	orrs	r3, r1
 8003a84:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8003a88:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8003a8c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003a90:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
    if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003a94:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8003a96:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003a9a:	f000 809c 	beq.w	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0x502>
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)
 8003a9e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003aa2:	f000 80a1 	beq.w	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP)
 8003aa6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003aaa:	f000 80a3 	beq.w	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x520>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003aae:	6823      	ldr	r3, [r4, #0]
 8003ab0:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8003ab4:	d011      	beq.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0x406>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003ab6:	4a3e      	ldr	r2, [pc, #248]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 8003ab8:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8003abc:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8003ac0:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8003ac2:	430b      	orrs	r3, r1
 8003ac4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003ac8:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8003aca:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003ace:	f000 8097 	beq.w	8003c00 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    else if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003ad2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003ad6:	f000 8098 	beq.w	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x536>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003ada:	6823      	ldr	r3, [r4, #0]
 8003adc:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8003ae0:	d00f      	beq.n	8003b02 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003ae2:	4a33      	ldr	r2, [pc, #204]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 8003ae4:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8003ae8:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8003aec:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8003af0:	430b      	orrs	r3, r1
 8003af2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003af6:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8003afa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003afe:	f000 808d 	beq.w	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x548>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003b02:	6823      	ldr	r3, [r4, #0]
 8003b04:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8003b08:	d009      	beq.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x44a>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003b0a:	4a29      	ldr	r2, [pc, #164]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 8003b0c:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8003b10:	f023 0304 	bic.w	r3, r3, #4
 8003b14:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 8003b18:	430b      	orrs	r3, r1
 8003b1a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8003b1e:	6823      	ldr	r3, [r4, #0]
 8003b20:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8003b24:	d009      	beq.n	8003b3a <HAL_RCCEx_PeriphCLKConfig+0x466>
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003b26:	4a22      	ldr	r2, [pc, #136]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 8003b28:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8003b2c:	f023 0318 	bic.w	r3, r3, #24
 8003b30:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 8003b34:	430b      	orrs	r3, r1
 8003b36:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003b3a:	6823      	ldr	r3, [r4, #0]
 8003b3c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8003b40:	d00e      	beq.n	8003b60 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003b42:	4a1b      	ldr	r2, [pc, #108]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 8003b44:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8003b48:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8003b4c:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8003b50:	430b      	orrs	r3, r1
 8003b52:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
    if (PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8003b56:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8003b5a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003b5e:	d066      	beq.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0x55a>
}
 8003b60:	4638      	mov	r0, r7
 8003b62:	b002      	add	sp, #8
 8003b64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b68:	4a11      	ldr	r2, [pc, #68]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 8003b6a:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8003b6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b70:	6593      	str	r3, [r2, #88]	; 0x58
 8003b72:	e6a8      	b.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0x1f2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b74:	4a0e      	ldr	r2, [pc, #56]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 8003b76:	68d3      	ldr	r3, [r2, #12]
 8003b78:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b7c:	60d3      	str	r3, [r2, #12]
    if (ret == HAL_OK)
 8003b7e:	b97e      	cbnz	r6, 8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003b80:	4a0b      	ldr	r2, [pc, #44]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 8003b82:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8003b86:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8003b8a:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8003b8c:	430b      	orrs	r3, r1
 8003b8e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8003b92:	e71e      	b.n	80039d2 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003b94:	2100      	movs	r1, #0
 8003b96:	1d20      	adds	r0, r4, #4
 8003b98:	f7ff fcfc 	bl	8003594 <RCCEx_PLLSAI1_Config>
 8003b9c:	4606      	mov	r6, r0
        break;
 8003b9e:	e7ee      	b.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 8003ba0:	4637      	mov	r7, r6
 8003ba2:	e716      	b.n	80039d2 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ba4:	68d3      	ldr	r3, [r2, #12]
 8003ba6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003baa:	60d3      	str	r3, [r2, #12]
 8003bac:	e75b      	b.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x392>
 8003bae:	bf00      	nop
 8003bb0:	40021000 	.word	0x40021000
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003bb4:	2101      	movs	r1, #1
 8003bb6:	1d20      	adds	r0, r4, #4
 8003bb8:	f7ff fcec 	bl	8003594 <RCCEx_PLLSAI1_Config>
        if (ret != HAL_OK)
 8003bbc:	2800      	cmp	r0, #0
 8003bbe:	f43f af52 	beq.w	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x392>
          status = ret;
 8003bc2:	4607      	mov	r7, r0
 8003bc4:	e74f      	b.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x392>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003bc6:	4a1c      	ldr	r2, [pc, #112]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x564>)
 8003bc8:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8003bcc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003bd0:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8003bd4:	e75e      	b.n	8003a94 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003bd6:	2101      	movs	r1, #1
 8003bd8:	1d20      	adds	r0, r4, #4
 8003bda:	f7ff fcdb 	bl	8003594 <RCCEx_PLLSAI1_Config>
      if (ret != HAL_OK)
 8003bde:	2800      	cmp	r0, #0
 8003be0:	f43f af65 	beq.w	8003aae <HAL_RCCEx_PeriphCLKConfig+0x3da>
        status = ret;
 8003be4:	4607      	mov	r7, r0
 8003be6:	e762      	b.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0x3da>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003be8:	4a13      	ldr	r2, [pc, #76]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x564>)
 8003bea:	68d3      	ldr	r3, [r2, #12]
 8003bec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003bf0:	60d3      	str	r3, [r2, #12]
 8003bf2:	e75c      	b.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0x3da>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003bf4:	4a10      	ldr	r2, [pc, #64]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x564>)
 8003bf6:	68d3      	ldr	r3, [r2, #12]
 8003bf8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bfc:	60d3      	str	r3, [r2, #12]
 8003bfe:	e756      	b.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0x3da>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c00:	68d3      	ldr	r3, [r2, #12]
 8003c02:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c06:	60d3      	str	r3, [r2, #12]
 8003c08:	e767      	b.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0x406>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c0a:	2101      	movs	r1, #1
 8003c0c:	1d20      	adds	r0, r4, #4
 8003c0e:	f7ff fcc1 	bl	8003594 <RCCEx_PLLSAI1_Config>
      if (ret != HAL_OK)
 8003c12:	2800      	cmp	r0, #0
 8003c14:	f43f af61 	beq.w	8003ada <HAL_RCCEx_PeriphCLKConfig+0x406>
        status = ret;
 8003c18:	4607      	mov	r7, r0
 8003c1a:	e75e      	b.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0x406>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003c1c:	2102      	movs	r1, #2
 8003c1e:	1d20      	adds	r0, r4, #4
 8003c20:	f7ff fcb8 	bl	8003594 <RCCEx_PLLSAI1_Config>
      if (ret != HAL_OK)
 8003c24:	2800      	cmp	r0, #0
 8003c26:	f43f af6c 	beq.w	8003b02 <HAL_RCCEx_PeriphCLKConfig+0x42e>
        status = ret;
 8003c2a:	4607      	mov	r7, r0
 8003c2c:	e769      	b.n	8003b02 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c2e:	68d3      	ldr	r3, [r2, #12]
 8003c30:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c34:	60d3      	str	r3, [r2, #12]
 8003c36:	e793      	b.n	8003b60 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8003c38:	40021000 	.word	0x40021000

08003c3c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003c3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c40:	b082      	sub	sp, #8
 8003c42:	4605      	mov	r5, r0
 8003c44:	4688      	mov	r8, r1
 8003c46:	4617      	mov	r7, r2
 8003c48:	461e      	mov	r6, r3
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003c4a:	f7fd fb13 	bl	8001274 <HAL_GetTick>
 8003c4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003c50:	1a1b      	subs	r3, r3, r0
 8003c52:	eb03 0906 	add.w	r9, r3, r6
  tmp_tickstart = HAL_GetTick();
 8003c56:	f7fd fb0d 	bl	8001274 <HAL_GetTick>
 8003c5a:	4682      	mov	sl, r0

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003c5c:	4b2a      	ldr	r3, [pc, #168]	; (8003d08 <SPI_WaitFlagStateUntilTimeout+0xcc>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8003c64:	fb09 f303 	mul.w	r3, r9, r3
 8003c68:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003c6a:	682b      	ldr	r3, [r5, #0]
 8003c6c:	689c      	ldr	r4, [r3, #8]
 8003c6e:	ea38 0404 	bics.w	r4, r8, r4
 8003c72:	bf0c      	ite	eq
 8003c74:	2301      	moveq	r3, #1
 8003c76:	2300      	movne	r3, #0
 8003c78:	42bb      	cmp	r3, r7
 8003c7a:	d040      	beq.n	8003cfe <SPI_WaitFlagStateUntilTimeout+0xc2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003c7c:	f1b6 3fff 	cmp.w	r6, #4294967295
 8003c80:	d0f3      	beq.n	8003c6a <SPI_WaitFlagStateUntilTimeout+0x2e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003c82:	f7fd faf7 	bl	8001274 <HAL_GetTick>
 8003c86:	eba0 000a 	sub.w	r0, r0, sl
 8003c8a:	4548      	cmp	r0, r9
 8003c8c:	d20a      	bcs.n	8003ca4 <SPI_WaitFlagStateUntilTimeout+0x68>
 8003c8e:	f1b9 0f00 	cmp.w	r9, #0
 8003c92:	d007      	beq.n	8003ca4 <SPI_WaitFlagStateUntilTimeout+0x68>
        __HAL_UNLOCK(hspi);

        return HAL_TIMEOUT;
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003c94:	9a01      	ldr	r2, [sp, #4]
 8003c96:	b102      	cbz	r2, 8003c9a <SPI_WaitFlagStateUntilTimeout+0x5e>
 8003c98:	464a      	mov	r2, r9
      {
        tmp_timeout = 0U;
      }
      count--;
 8003c9a:	9b01      	ldr	r3, [sp, #4]
 8003c9c:	3b01      	subs	r3, #1
 8003c9e:	9301      	str	r3, [sp, #4]
 8003ca0:	4691      	mov	r9, r2
 8003ca2:	e7e2      	b.n	8003c6a <SPI_WaitFlagStateUntilTimeout+0x2e>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003ca4:	682a      	ldr	r2, [r5, #0]
 8003ca6:	6853      	ldr	r3, [r2, #4]
 8003ca8:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8003cac:	6053      	str	r3, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003cae:	686b      	ldr	r3, [r5, #4]
 8003cb0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003cb4:	d00b      	beq.n	8003cce <SPI_WaitFlagStateUntilTimeout+0x92>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003cb6:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8003cb8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003cbc:	d014      	beq.n	8003ce8 <SPI_WaitFlagStateUntilTimeout+0xac>
        hspi->State = HAL_SPI_STATE_READY;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	f885 305d 	strb.w	r3, [r5, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	f885 305c 	strb.w	r3, [r5, #92]	; 0x5c
        return HAL_TIMEOUT;
 8003cca:	2003      	movs	r0, #3
 8003ccc:	e018      	b.n	8003d00 <SPI_WaitFlagStateUntilTimeout+0xc4>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003cce:	68ab      	ldr	r3, [r5, #8]
 8003cd0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003cd4:	d002      	beq.n	8003cdc <SPI_WaitFlagStateUntilTimeout+0xa0>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003cd6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cda:	d1ec      	bne.n	8003cb6 <SPI_WaitFlagStateUntilTimeout+0x7a>
          __HAL_SPI_DISABLE(hspi);
 8003cdc:	682a      	ldr	r2, [r5, #0]
 8003cde:	6813      	ldr	r3, [r2, #0]
 8003ce0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ce4:	6013      	str	r3, [r2, #0]
 8003ce6:	e7e6      	b.n	8003cb6 <SPI_WaitFlagStateUntilTimeout+0x7a>
          SPI_RESET_CRC(hspi);
 8003ce8:	682a      	ldr	r2, [r5, #0]
 8003cea:	6813      	ldr	r3, [r2, #0]
 8003cec:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003cf0:	6013      	str	r3, [r2, #0]
 8003cf2:	682a      	ldr	r2, [r5, #0]
 8003cf4:	6813      	ldr	r3, [r2, #0]
 8003cf6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003cfa:	6013      	str	r3, [r2, #0]
 8003cfc:	e7df      	b.n	8003cbe <SPI_WaitFlagStateUntilTimeout+0x82>
    }
  }

  return HAL_OK;
 8003cfe:	2000      	movs	r0, #0
}
 8003d00:	b002      	add	sp, #8
 8003d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d06:	bf00      	nop
 8003d08:	20000014 	.word	0x20000014

08003d0c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003d0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d10:	b082      	sub	sp, #8
 8003d12:	4606      	mov	r6, r0
 8003d14:	460c      	mov	r4, r1
 8003d16:	4615      	mov	r5, r2
 8003d18:	461f      	mov	r7, r3
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	f88d 3003 	strb.w	r3, [sp, #3]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003d20:	f7fd faa8 	bl	8001274 <HAL_GetTick>
 8003d24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003d26:	1a1b      	subs	r3, r3, r0
 8003d28:	eb03 0807 	add.w	r8, r3, r7
  tmp_tickstart = HAL_GetTick();
 8003d2c:	f7fd faa2 	bl	8001274 <HAL_GetTick>
 8003d30:	4681      	mov	r9, r0

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003d32:	f8d6 a000 	ldr.w	sl, [r6]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003d36:	4b31      	ldr	r3, [pc, #196]	; (8003dfc <SPI_WaitFifoStateUntilTimeout+0xf0>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003d3e:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8003d42:	0d1b      	lsrs	r3, r3, #20
 8003d44:	fb08 f303 	mul.w	r3, r8, r3
 8003d48:	9301      	str	r3, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 8003d4a:	e002      	b.n	8003d52 <SPI_WaitFifoStateUntilTimeout+0x46>
      tmpreg8 = *ptmpreg8;
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
    }

    if (Timeout != HAL_MAX_DELAY)
 8003d4c:	f1b7 3fff 	cmp.w	r7, #4294967295
 8003d50:	d112      	bne.n	8003d78 <SPI_WaitFifoStateUntilTimeout+0x6c>
  while ((hspi->Instance->SR & Fifo) != State)
 8003d52:	6833      	ldr	r3, [r6, #0]
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	ea03 0c04 	and.w	ip, r3, r4
 8003d5a:	45ac      	cmp	ip, r5
 8003d5c:	d04a      	beq.n	8003df4 <SPI_WaitFifoStateUntilTimeout+0xe8>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003d5e:	f5b4 6fc0 	cmp.w	r4, #1536	; 0x600
 8003d62:	d1f3      	bne.n	8003d4c <SPI_WaitFifoStateUntilTimeout+0x40>
 8003d64:	2d00      	cmp	r5, #0
 8003d66:	d1f1      	bne.n	8003d4c <SPI_WaitFifoStateUntilTimeout+0x40>
      tmpreg8 = *ptmpreg8;
 8003d68:	f89a 300c 	ldrb.w	r3, [sl, #12]
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	f88d 3003 	strb.w	r3, [sp, #3]
      UNUSED(tmpreg8);
 8003d72:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8003d76:	e7e9      	b.n	8003d4c <SPI_WaitFifoStateUntilTimeout+0x40>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003d78:	f7fd fa7c 	bl	8001274 <HAL_GetTick>
 8003d7c:	eba0 0009 	sub.w	r0, r0, r9
 8003d80:	4540      	cmp	r0, r8
 8003d82:	d20a      	bcs.n	8003d9a <SPI_WaitFifoStateUntilTimeout+0x8e>
 8003d84:	f1b8 0f00 	cmp.w	r8, #0
 8003d88:	d007      	beq.n	8003d9a <SPI_WaitFifoStateUntilTimeout+0x8e>
        __HAL_UNLOCK(hspi);

        return HAL_TIMEOUT;
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003d8a:	9a01      	ldr	r2, [sp, #4]
 8003d8c:	b102      	cbz	r2, 8003d90 <SPI_WaitFifoStateUntilTimeout+0x84>
 8003d8e:	4642      	mov	r2, r8
      {
        tmp_timeout = 0U;
      }
      count--;
 8003d90:	9b01      	ldr	r3, [sp, #4]
 8003d92:	3b01      	subs	r3, #1
 8003d94:	9301      	str	r3, [sp, #4]
 8003d96:	4690      	mov	r8, r2
 8003d98:	e7db      	b.n	8003d52 <SPI_WaitFifoStateUntilTimeout+0x46>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003d9a:	6832      	ldr	r2, [r6, #0]
 8003d9c:	6853      	ldr	r3, [r2, #4]
 8003d9e:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8003da2:	6053      	str	r3, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003da4:	6873      	ldr	r3, [r6, #4]
 8003da6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003daa:	d00b      	beq.n	8003dc4 <SPI_WaitFifoStateUntilTimeout+0xb8>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003dac:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 8003dae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003db2:	d014      	beq.n	8003dde <SPI_WaitFifoStateUntilTimeout+0xd2>
        hspi->State = HAL_SPI_STATE_READY;
 8003db4:	2301      	movs	r3, #1
 8003db6:	f886 305d 	strb.w	r3, [r6, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 8003dba:	2300      	movs	r3, #0
 8003dbc:	f886 305c 	strb.w	r3, [r6, #92]	; 0x5c
        return HAL_TIMEOUT;
 8003dc0:	2003      	movs	r0, #3
 8003dc2:	e018      	b.n	8003df6 <SPI_WaitFifoStateUntilTimeout+0xea>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003dc4:	68b3      	ldr	r3, [r6, #8]
 8003dc6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003dca:	d002      	beq.n	8003dd2 <SPI_WaitFifoStateUntilTimeout+0xc6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003dcc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003dd0:	d1ec      	bne.n	8003dac <SPI_WaitFifoStateUntilTimeout+0xa0>
          __HAL_SPI_DISABLE(hspi);
 8003dd2:	6832      	ldr	r2, [r6, #0]
 8003dd4:	6813      	ldr	r3, [r2, #0]
 8003dd6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003dda:	6013      	str	r3, [r2, #0]
 8003ddc:	e7e6      	b.n	8003dac <SPI_WaitFifoStateUntilTimeout+0xa0>
          SPI_RESET_CRC(hspi);
 8003dde:	6832      	ldr	r2, [r6, #0]
 8003de0:	6813      	ldr	r3, [r2, #0]
 8003de2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003de6:	6013      	str	r3, [r2, #0]
 8003de8:	6832      	ldr	r2, [r6, #0]
 8003dea:	6813      	ldr	r3, [r2, #0]
 8003dec:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003df0:	6013      	str	r3, [r2, #0]
 8003df2:	e7df      	b.n	8003db4 <SPI_WaitFifoStateUntilTimeout+0xa8>
    }
  }

  return HAL_OK;
 8003df4:	2000      	movs	r0, #0
}
 8003df6:	b002      	add	sp, #8
 8003df8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003dfc:	20000014 	.word	0x20000014

08003e00 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003e00:	b570      	push	{r4, r5, r6, lr}
 8003e02:	b082      	sub	sp, #8
 8003e04:	4604      	mov	r4, r0
 8003e06:	460d      	mov	r5, r1
 8003e08:	4616      	mov	r6, r2
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003e0a:	9200      	str	r2, [sp, #0]
 8003e0c:	460b      	mov	r3, r1
 8003e0e:	2200      	movs	r2, #0
 8003e10:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8003e14:	f7ff ff7a 	bl	8003d0c <SPI_WaitFifoStateUntilTimeout>
 8003e18:	b9b0      	cbnz	r0, 8003e48 <SPI_EndRxTxTransaction+0x48>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003e1a:	9600      	str	r6, [sp, #0]
 8003e1c:	462b      	mov	r3, r5
 8003e1e:	2200      	movs	r2, #0
 8003e20:	2180      	movs	r1, #128	; 0x80
 8003e22:	4620      	mov	r0, r4
 8003e24:	f7ff ff0a 	bl	8003c3c <SPI_WaitFlagStateUntilTimeout>
 8003e28:	b9a8      	cbnz	r0, 8003e56 <SPI_EndRxTxTransaction+0x56>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003e2a:	9600      	str	r6, [sp, #0]
 8003e2c:	462b      	mov	r3, r5
 8003e2e:	2200      	movs	r2, #0
 8003e30:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003e34:	4620      	mov	r0, r4
 8003e36:	f7ff ff69 	bl	8003d0c <SPI_WaitFifoStateUntilTimeout>
 8003e3a:	b150      	cbz	r0, 8003e52 <SPI_EndRxTxTransaction+0x52>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e3c:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003e3e:	f043 0320 	orr.w	r3, r3, #32
 8003e42:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8003e44:	2003      	movs	r0, #3
 8003e46:	e004      	b.n	8003e52 <SPI_EndRxTxTransaction+0x52>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e48:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003e4a:	f043 0320 	orr.w	r3, r3, #32
 8003e4e:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8003e50:	2003      	movs	r0, #3
  }

  return HAL_OK;
}
 8003e52:	b002      	add	sp, #8
 8003e54:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e56:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003e58:	f043 0320 	orr.w	r3, r3, #32
 8003e5c:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8003e5e:	2003      	movs	r0, #3
 8003e60:	e7f7      	b.n	8003e52 <SPI_EndRxTxTransaction+0x52>

08003e62 <HAL_SPI_Init>:
  if (hspi == NULL)
 8003e62:	2800      	cmp	r0, #0
 8003e64:	d06a      	beq.n	8003f3c <HAL_SPI_Init+0xda>
{
 8003e66:	b510      	push	{r4, lr}
 8003e68:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003e6a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003e6c:	b933      	cbnz	r3, 8003e7c <HAL_SPI_Init+0x1a>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003e6e:	6843      	ldr	r3, [r0, #4]
 8003e70:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003e74:	d005      	beq.n	8003e82 <HAL_SPI_Init+0x20>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003e76:	2300      	movs	r3, #0
 8003e78:	61c3      	str	r3, [r0, #28]
 8003e7a:	e002      	b.n	8003e82 <HAL_SPI_Init+0x20>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003e80:	6143      	str	r3, [r0, #20]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e82:	2300      	movs	r3, #0
 8003e84:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8003e86:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d04d      	beq.n	8003f2a <HAL_SPI_Init+0xc8>
  hspi->State = HAL_SPI_STATE_BUSY;
 8003e8e:	2302      	movs	r3, #2
 8003e90:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 8003e94:	6822      	ldr	r2, [r4, #0]
 8003e96:	6813      	ldr	r3, [r2, #0]
 8003e98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003e9c:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003e9e:	68e3      	ldr	r3, [r4, #12]
 8003ea0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003ea4:	d947      	bls.n	8003f36 <HAL_SPI_Init+0xd4>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003ea6:	2200      	movs	r2, #0
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003ea8:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003eac:	d004      	beq.n	8003eb8 <HAL_SPI_Init+0x56>
 8003eae:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003eb2:	d001      	beq.n	8003eb8 <HAL_SPI_Init+0x56>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	62a3      	str	r3, [r4, #40]	; 0x28
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003eb8:	6863      	ldr	r3, [r4, #4]
 8003eba:	f403 7382 	and.w	r3, r3, #260	; 0x104
 8003ebe:	68a1      	ldr	r1, [r4, #8]
 8003ec0:	f401 4104 	and.w	r1, r1, #33792	; 0x8400
 8003ec4:	430b      	orrs	r3, r1
 8003ec6:	6921      	ldr	r1, [r4, #16]
 8003ec8:	f001 0102 	and.w	r1, r1, #2
 8003ecc:	430b      	orrs	r3, r1
 8003ece:	6961      	ldr	r1, [r4, #20]
 8003ed0:	f001 0101 	and.w	r1, r1, #1
 8003ed4:	430b      	orrs	r3, r1
 8003ed6:	69a1      	ldr	r1, [r4, #24]
 8003ed8:	f401 7100 	and.w	r1, r1, #512	; 0x200
 8003edc:	430b      	orrs	r3, r1
 8003ede:	69e1      	ldr	r1, [r4, #28]
 8003ee0:	f001 0138 	and.w	r1, r1, #56	; 0x38
 8003ee4:	430b      	orrs	r3, r1
 8003ee6:	6a21      	ldr	r1, [r4, #32]
 8003ee8:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8003eec:	430b      	orrs	r3, r1
 8003eee:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8003ef0:	f401 5100 	and.w	r1, r1, #8192	; 0x2000
 8003ef4:	6820      	ldr	r0, [r4, #0]
 8003ef6:	430b      	orrs	r3, r1
 8003ef8:	6003      	str	r3, [r0, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003efa:	8b63      	ldrh	r3, [r4, #26]
 8003efc:	f003 0304 	and.w	r3, r3, #4
 8003f00:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003f02:	f001 0110 	and.w	r1, r1, #16
 8003f06:	430b      	orrs	r3, r1
 8003f08:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003f0a:	f001 0108 	and.w	r1, r1, #8
 8003f0e:	430b      	orrs	r3, r1
 8003f10:	68e1      	ldr	r1, [r4, #12]
 8003f12:	f401 6170 	and.w	r1, r1, #3840	; 0xf00
 8003f16:	430b      	orrs	r3, r1
 8003f18:	6821      	ldr	r1, [r4, #0]
 8003f1a:	431a      	orrs	r2, r3
 8003f1c:	604a      	str	r2, [r1, #4]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003f1e:	2000      	movs	r0, #0
 8003f20:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003f22:	2301      	movs	r3, #1
 8003f24:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
}
 8003f28:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8003f2a:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 8003f2e:	4620      	mov	r0, r4
 8003f30:	f7fc fffe 	bl	8000f30 <HAL_SPI_MspInit>
 8003f34:	e7ab      	b.n	8003e8e <HAL_SPI_Init+0x2c>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003f36:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003f3a:	e7b5      	b.n	8003ea8 <HAL_SPI_Init+0x46>
    return HAL_ERROR;
 8003f3c:	2001      	movs	r0, #1
}
 8003f3e:	4770      	bx	lr

08003f40 <HAL_SPI_Transmit>:
{
 8003f40:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003f44:	b083      	sub	sp, #12
 8003f46:	461d      	mov	r5, r3
  __HAL_LOCK(hspi);
 8003f48:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 8003f4c:	2b01      	cmp	r3, #1
 8003f4e:	f000 80f6 	beq.w	800413e <HAL_SPI_Transmit+0x1fe>
 8003f52:	4604      	mov	r4, r0
 8003f54:	4688      	mov	r8, r1
 8003f56:	4691      	mov	r9, r2
 8003f58:	2301      	movs	r3, #1
 8003f5a:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  tickstart = HAL_GetTick();
 8003f5e:	f7fd f989 	bl	8001274 <HAL_GetTick>
 8003f62:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8003f64:	f894 605d 	ldrb.w	r6, [r4, #93]	; 0x5d
 8003f68:	b2f6      	uxtb	r6, r6
 8003f6a:	2e01      	cmp	r6, #1
 8003f6c:	f040 80d4 	bne.w	8004118 <HAL_SPI_Transmit+0x1d8>
  if ((pData == NULL) || (Size == 0U))
 8003f70:	f1b8 0f00 	cmp.w	r8, #0
 8003f74:	f000 80d1 	beq.w	800411a <HAL_SPI_Transmit+0x1da>
 8003f78:	f1b9 0f00 	cmp.w	r9, #0
 8003f7c:	f000 80cd 	beq.w	800411a <HAL_SPI_Transmit+0x1da>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003f80:	2303      	movs	r3, #3
 8003f82:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003f86:	2300      	movs	r3, #0
 8003f88:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003f8a:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8003f8e:	f8a4 903c 	strh.w	r9, [r4, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003f92:	f8a4 903e 	strh.w	r9, [r4, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003f96:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8003f98:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8003f9c:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
  hspi->TxISR       = NULL;
 8003fa0:	6523      	str	r3, [r4, #80]	; 0x50
  hspi->RxISR       = NULL;
 8003fa2:	64e3      	str	r3, [r4, #76]	; 0x4c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003fa4:	68a3      	ldr	r3, [r4, #8]
 8003fa6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003faa:	d01e      	beq.n	8003fea <HAL_SPI_Transmit+0xaa>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003fac:	6823      	ldr	r3, [r4, #0]
 8003fae:	681a      	ldr	r2, [r3, #0]
 8003fb0:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003fb4:	d103      	bne.n	8003fbe <HAL_SPI_Transmit+0x7e>
    __HAL_SPI_ENABLE(hspi);
 8003fb6:	681a      	ldr	r2, [r3, #0]
 8003fb8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003fbc:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003fbe:	68e3      	ldr	r3, [r4, #12]
 8003fc0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003fc4:	d942      	bls.n	800404c <HAL_SPI_Transmit+0x10c>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003fc6:	6863      	ldr	r3, [r4, #4]
 8003fc8:	b113      	cbz	r3, 8003fd0 <HAL_SPI_Transmit+0x90>
 8003fca:	f1b9 0f01 	cmp.w	r9, #1
 8003fce:	d123      	bne.n	8004018 <HAL_SPI_Transmit+0xd8>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003fd0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003fd2:	6823      	ldr	r3, [r4, #0]
 8003fd4:	8812      	ldrh	r2, [r2, #0]
 8003fd6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003fd8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003fda:	3302      	adds	r3, #2
 8003fdc:	63a3      	str	r3, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 8003fde:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003fe0:	b29b      	uxth	r3, r3
 8003fe2:	3b01      	subs	r3, #1
 8003fe4:	b29b      	uxth	r3, r3
 8003fe6:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8003fe8:	e016      	b.n	8004018 <HAL_SPI_Transmit+0xd8>
    __HAL_SPI_DISABLE(hspi);
 8003fea:	6822      	ldr	r2, [r4, #0]
 8003fec:	6813      	ldr	r3, [r2, #0]
 8003fee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ff2:	6013      	str	r3, [r2, #0]
    SPI_1LINE_TX(hspi);
 8003ff4:	6822      	ldr	r2, [r4, #0]
 8003ff6:	6813      	ldr	r3, [r2, #0]
 8003ff8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ffc:	6013      	str	r3, [r2, #0]
 8003ffe:	e7d5      	b.n	8003fac <HAL_SPI_Transmit+0x6c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004000:	f7fd f938 	bl	8001274 <HAL_GetTick>
 8004004:	1bc0      	subs	r0, r0, r7
 8004006:	42a8      	cmp	r0, r5
 8004008:	d303      	bcc.n	8004012 <HAL_SPI_Transmit+0xd2>
 800400a:	f1b5 3fff 	cmp.w	r5, #4294967295
 800400e:	f040 808e 	bne.w	800412e <HAL_SPI_Transmit+0x1ee>
 8004012:	2d00      	cmp	r5, #0
 8004014:	f000 808d 	beq.w	8004132 <HAL_SPI_Transmit+0x1f2>
    while (hspi->TxXferCount > 0U)
 8004018:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800401a:	b29b      	uxth	r3, r3
 800401c:	2b00      	cmp	r3, #0
 800401e:	d066      	beq.n	80040ee <HAL_SPI_Transmit+0x1ae>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004020:	6823      	ldr	r3, [r4, #0]
 8004022:	689a      	ldr	r2, [r3, #8]
 8004024:	f012 0f02 	tst.w	r2, #2
 8004028:	d0ea      	beq.n	8004000 <HAL_SPI_Transmit+0xc0>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800402a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800402c:	8812      	ldrh	r2, [r2, #0]
 800402e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004030:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004032:	3302      	adds	r3, #2
 8004034:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8004036:	f8b4 c03e 	ldrh.w	ip, [r4, #62]	; 0x3e
 800403a:	fa1f fc8c 	uxth.w	ip, ip
 800403e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8004042:	fa1f fc8c 	uxth.w	ip, ip
 8004046:	f8a4 c03e 	strh.w	ip, [r4, #62]	; 0x3e
 800404a:	e7e5      	b.n	8004018 <HAL_SPI_Transmit+0xd8>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800404c:	6863      	ldr	r3, [r4, #4]
 800404e:	b113      	cbz	r3, 8004056 <HAL_SPI_Transmit+0x116>
 8004050:	f1b9 0f01 	cmp.w	r9, #1
 8004054:	d133      	bne.n	80040be <HAL_SPI_Transmit+0x17e>
      if (hspi->TxXferCount > 1U)
 8004056:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8004058:	b29b      	uxth	r3, r3
 800405a:	2b01      	cmp	r3, #1
 800405c:	d90c      	bls.n	8004078 <HAL_SPI_Transmit+0x138>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800405e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004060:	6823      	ldr	r3, [r4, #0]
 8004062:	8812      	ldrh	r2, [r2, #0]
 8004064:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004066:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004068:	3302      	adds	r3, #2
 800406a:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800406c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800406e:	b29b      	uxth	r3, r3
 8004070:	3b02      	subs	r3, #2
 8004072:	b29b      	uxth	r3, r3
 8004074:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8004076:	e022      	b.n	80040be <HAL_SPI_Transmit+0x17e>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004078:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800407a:	6823      	ldr	r3, [r4, #0]
 800407c:	7812      	ldrb	r2, [r2, #0]
 800407e:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr ++;
 8004080:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004082:	3301      	adds	r3, #1
 8004084:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8004086:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8004088:	b29b      	uxth	r3, r3
 800408a:	3b01      	subs	r3, #1
 800408c:	b29b      	uxth	r3, r3
 800408e:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8004090:	e015      	b.n	80040be <HAL_SPI_Transmit+0x17e>
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004092:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004094:	781b      	ldrb	r3, [r3, #0]
 8004096:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 8004098:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800409a:	3301      	adds	r3, #1
 800409c:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 800409e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80040a0:	b29b      	uxth	r3, r3
 80040a2:	3b01      	subs	r3, #1
 80040a4:	b29b      	uxth	r3, r3
 80040a6:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80040a8:	e009      	b.n	80040be <HAL_SPI_Transmit+0x17e>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80040aa:	f7fd f8e3 	bl	8001274 <HAL_GetTick>
 80040ae:	1bc0      	subs	r0, r0, r7
 80040b0:	42a8      	cmp	r0, r5
 80040b2:	d302      	bcc.n	80040ba <HAL_SPI_Transmit+0x17a>
 80040b4:	f1b5 3fff 	cmp.w	r5, #4294967295
 80040b8:	d13d      	bne.n	8004136 <HAL_SPI_Transmit+0x1f6>
 80040ba:	2d00      	cmp	r5, #0
 80040bc:	d03d      	beq.n	800413a <HAL_SPI_Transmit+0x1fa>
    while (hspi->TxXferCount > 0U)
 80040be:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80040c0:	b29b      	uxth	r3, r3
 80040c2:	b1a3      	cbz	r3, 80040ee <HAL_SPI_Transmit+0x1ae>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80040c4:	6822      	ldr	r2, [r4, #0]
 80040c6:	6893      	ldr	r3, [r2, #8]
 80040c8:	f013 0f02 	tst.w	r3, #2
 80040cc:	d0ed      	beq.n	80040aa <HAL_SPI_Transmit+0x16a>
        if (hspi->TxXferCount > 1U)
 80040ce:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80040d0:	b29b      	uxth	r3, r3
 80040d2:	2b01      	cmp	r3, #1
 80040d4:	d9dd      	bls.n	8004092 <HAL_SPI_Transmit+0x152>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80040d6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80040d8:	881b      	ldrh	r3, [r3, #0]
 80040da:	60d3      	str	r3, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80040dc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80040de:	3302      	adds	r3, #2
 80040e0:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80040e2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80040e4:	b29b      	uxth	r3, r3
 80040e6:	3b02      	subs	r3, #2
 80040e8:	b29b      	uxth	r3, r3
 80040ea:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80040ec:	e7e7      	b.n	80040be <HAL_SPI_Transmit+0x17e>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80040ee:	463a      	mov	r2, r7
 80040f0:	4629      	mov	r1, r5
 80040f2:	4620      	mov	r0, r4
 80040f4:	f7ff fe84 	bl	8003e00 <SPI_EndRxTxTransaction>
 80040f8:	b108      	cbz	r0, 80040fe <HAL_SPI_Transmit+0x1be>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80040fa:	2320      	movs	r3, #32
 80040fc:	6623      	str	r3, [r4, #96]	; 0x60
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80040fe:	68a3      	ldr	r3, [r4, #8]
 8004100:	b933      	cbnz	r3, 8004110 <HAL_SPI_Transmit+0x1d0>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004102:	9301      	str	r3, [sp, #4]
 8004104:	6823      	ldr	r3, [r4, #0]
 8004106:	68da      	ldr	r2, [r3, #12]
 8004108:	9201      	str	r2, [sp, #4]
 800410a:	689b      	ldr	r3, [r3, #8]
 800410c:	9301      	str	r3, [sp, #4]
 800410e:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004110:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004112:	b913      	cbnz	r3, 800411a <HAL_SPI_Transmit+0x1da>
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004114:	2600      	movs	r6, #0
 8004116:	e000      	b.n	800411a <HAL_SPI_Transmit+0x1da>
    errorcode = HAL_BUSY;
 8004118:	2602      	movs	r6, #2
  hspi->State = HAL_SPI_STATE_READY;
 800411a:	2301      	movs	r3, #1
 800411c:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8004120:	2300      	movs	r3, #0
 8004122:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 8004126:	4630      	mov	r0, r6
 8004128:	b003      	add	sp, #12
 800412a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          errorcode = HAL_TIMEOUT;
 800412e:	2603      	movs	r6, #3
 8004130:	e7f3      	b.n	800411a <HAL_SPI_Transmit+0x1da>
 8004132:	2603      	movs	r6, #3
 8004134:	e7f1      	b.n	800411a <HAL_SPI_Transmit+0x1da>
          errorcode = HAL_TIMEOUT;
 8004136:	2603      	movs	r6, #3
 8004138:	e7ef      	b.n	800411a <HAL_SPI_Transmit+0x1da>
 800413a:	2603      	movs	r6, #3
 800413c:	e7ed      	b.n	800411a <HAL_SPI_Transmit+0x1da>
  __HAL_LOCK(hspi);
 800413e:	2602      	movs	r6, #2
 8004140:	e7f1      	b.n	8004126 <HAL_SPI_Transmit+0x1e6>
	...

08004144 <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004144:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004146:	4a30      	ldr	r2, [pc, #192]	; (8004208 <TIM_Base_SetConfig+0xc4>)
 8004148:	4290      	cmp	r0, r2
 800414a:	d012      	beq.n	8004172 <TIM_Base_SetConfig+0x2e>
 800414c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8004150:	d00f      	beq.n	8004172 <TIM_Base_SetConfig+0x2e>
 8004152:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004156:	4290      	cmp	r0, r2
 8004158:	d00b      	beq.n	8004172 <TIM_Base_SetConfig+0x2e>
 800415a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800415e:	4290      	cmp	r0, r2
 8004160:	d007      	beq.n	8004172 <TIM_Base_SetConfig+0x2e>
 8004162:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004166:	4290      	cmp	r0, r2
 8004168:	d003      	beq.n	8004172 <TIM_Base_SetConfig+0x2e>
 800416a:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 800416e:	4290      	cmp	r0, r2
 8004170:	d103      	bne.n	800417a <TIM_Base_SetConfig+0x36>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004172:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8004176:	684a      	ldr	r2, [r1, #4]
 8004178:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800417a:	4a23      	ldr	r2, [pc, #140]	; (8004208 <TIM_Base_SetConfig+0xc4>)
 800417c:	4290      	cmp	r0, r2
 800417e:	d01e      	beq.n	80041be <TIM_Base_SetConfig+0x7a>
 8004180:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8004184:	d01b      	beq.n	80041be <TIM_Base_SetConfig+0x7a>
 8004186:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800418a:	4290      	cmp	r0, r2
 800418c:	d017      	beq.n	80041be <TIM_Base_SetConfig+0x7a>
 800418e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004192:	4290      	cmp	r0, r2
 8004194:	d013      	beq.n	80041be <TIM_Base_SetConfig+0x7a>
 8004196:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800419a:	4290      	cmp	r0, r2
 800419c:	d00f      	beq.n	80041be <TIM_Base_SetConfig+0x7a>
 800419e:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 80041a2:	4290      	cmp	r0, r2
 80041a4:	d00b      	beq.n	80041be <TIM_Base_SetConfig+0x7a>
 80041a6:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80041aa:	4290      	cmp	r0, r2
 80041ac:	d007      	beq.n	80041be <TIM_Base_SetConfig+0x7a>
 80041ae:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80041b2:	4290      	cmp	r0, r2
 80041b4:	d003      	beq.n	80041be <TIM_Base_SetConfig+0x7a>
 80041b6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80041ba:	4290      	cmp	r0, r2
 80041bc:	d103      	bne.n	80041c6 <TIM_Base_SetConfig+0x82>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80041be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80041c2:	68ca      	ldr	r2, [r1, #12]
 80041c4:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80041c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80041ca:	694a      	ldr	r2, [r1, #20]
 80041cc:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 80041ce:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80041d0:	688b      	ldr	r3, [r1, #8]
 80041d2:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80041d4:	680b      	ldr	r3, [r1, #0]
 80041d6:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80041d8:	4b0b      	ldr	r3, [pc, #44]	; (8004208 <TIM_Base_SetConfig+0xc4>)
 80041da:	4298      	cmp	r0, r3
 80041dc:	d00f      	beq.n	80041fe <TIM_Base_SetConfig+0xba>
 80041de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80041e2:	4298      	cmp	r0, r3
 80041e4:	d00b      	beq.n	80041fe <TIM_Base_SetConfig+0xba>
 80041e6:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 80041ea:	4298      	cmp	r0, r3
 80041ec:	d007      	beq.n	80041fe <TIM_Base_SetConfig+0xba>
 80041ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80041f2:	4298      	cmp	r0, r3
 80041f4:	d003      	beq.n	80041fe <TIM_Base_SetConfig+0xba>
 80041f6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80041fa:	4298      	cmp	r0, r3
 80041fc:	d101      	bne.n	8004202 <TIM_Base_SetConfig+0xbe>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80041fe:	690b      	ldr	r3, [r1, #16]
 8004200:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004202:	2301      	movs	r3, #1
 8004204:	6143      	str	r3, [r0, #20]
}
 8004206:	4770      	bx	lr
 8004208:	40012c00 	.word	0x40012c00

0800420c <HAL_TIM_Encoder_Init>:
  if (htim == NULL)
 800420c:	2800      	cmp	r0, #0
 800420e:	d053      	beq.n	80042b8 <HAL_TIM_Encoder_Init+0xac>
{
 8004210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004212:	460d      	mov	r5, r1
 8004214:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8004216:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800421a:	2b00      	cmp	r3, #0
 800421c:	d047      	beq.n	80042ae <HAL_TIM_Encoder_Init+0xa2>
  htim->State = HAL_TIM_STATE_BUSY;
 800421e:	2302      	movs	r3, #2
 8004220:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004224:	6822      	ldr	r2, [r4, #0]
 8004226:	6893      	ldr	r3, [r2, #8]
 8004228:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 800422c:	f023 0307 	bic.w	r3, r3, #7
 8004230:	6093      	str	r3, [r2, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004232:	4621      	mov	r1, r4
 8004234:	f851 0b04 	ldr.w	r0, [r1], #4
 8004238:	f7ff ff84 	bl	8004144 <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 800423c:	6821      	ldr	r1, [r4, #0]
 800423e:	688b      	ldr	r3, [r1, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8004240:	698a      	ldr	r2, [r1, #24]
  tmpccer = htim->Instance->CCER;
 8004242:	6a0e      	ldr	r6, [r1, #32]
  tmpsmcr |= sConfig->EncoderMode;
 8004244:	6828      	ldr	r0, [r5, #0]
 8004246:	4318      	orrs	r0, r3
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004248:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800424c:	f022 0203 	bic.w	r2, r2, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004250:	68ab      	ldr	r3, [r5, #8]
 8004252:	69af      	ldr	r7, [r5, #24]
 8004254:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8004258:	4313      	orrs	r3, r2
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800425a:	f423 437c 	bic.w	r3, r3, #64512	; 0xfc00
 800425e:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004262:	68ea      	ldr	r2, [r5, #12]
 8004264:	69ef      	ldr	r7, [r5, #28]
 8004266:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 800426a:	431a      	orrs	r2, r3
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800426c:	6a2b      	ldr	r3, [r5, #32]
 800426e:	031b      	lsls	r3, r3, #12
 8004270:	692f      	ldr	r7, [r5, #16]
 8004272:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
 8004276:	4313      	orrs	r3, r2
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004278:	f026 06aa 	bic.w	r6, r6, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800427c:	686a      	ldr	r2, [r5, #4]
 800427e:	696d      	ldr	r5, [r5, #20]
 8004280:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 8004284:	4332      	orrs	r2, r6
  htim->Instance->SMCR = tmpsmcr;
 8004286:	6088      	str	r0, [r1, #8]
  htim->Instance->CCMR1 = tmpccmr1;
 8004288:	6821      	ldr	r1, [r4, #0]
 800428a:	618b      	str	r3, [r1, #24]
  htim->Instance->CCER = tmpccer;
 800428c:	6823      	ldr	r3, [r4, #0]
 800428e:	621a      	str	r2, [r3, #32]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004290:	2301      	movs	r3, #1
 8004292:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004296:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800429a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800429e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80042a2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 80042a6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80042aa:	2000      	movs	r0, #0
}
 80042ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    htim->Lock = HAL_UNLOCKED;
 80042ae:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 80042b2:	f7fc fe6f 	bl	8000f94 <HAL_TIM_Encoder_MspInit>
 80042b6:	e7b2      	b.n	800421e <HAL_TIM_Encoder_Init+0x12>
    return HAL_ERROR;
 80042b8:	2001      	movs	r0, #1
}
 80042ba:	4770      	bx	lr

080042bc <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80042bc:	f001 011f 	and.w	r1, r1, #31
 80042c0:	f04f 0c01 	mov.w	ip, #1
 80042c4:	fa0c fc01 	lsl.w	ip, ip, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80042c8:	6a03      	ldr	r3, [r0, #32]
 80042ca:	ea23 030c 	bic.w	r3, r3, ip
 80042ce:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80042d0:	6a03      	ldr	r3, [r0, #32]
 80042d2:	408a      	lsls	r2, r1
 80042d4:	4313      	orrs	r3, r2
 80042d6:	6203      	str	r3, [r0, #32]
}
 80042d8:	4770      	bx	lr

080042da <HAL_TIM_Encoder_Start_IT>:
{
 80042da:	b538      	push	{r3, r4, r5, lr}
 80042dc:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80042de:	f890 003e 	ldrb.w	r0, [r0, #62]	; 0x3e
 80042e2:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80042e4:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80042e8:	f894 2044 	ldrb.w	r2, [r4, #68]	; 0x44
 80042ec:	b2d2      	uxtb	r2, r2
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80042ee:	f894 c045 	ldrb.w	ip, [r4, #69]	; 0x45
  if (Channel == TIM_CHANNEL_1)
 80042f2:	460d      	mov	r5, r1
 80042f4:	bb09      	cbnz	r1, 800433a <HAL_TIM_Encoder_Start_IT+0x60>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80042f6:	2801      	cmp	r0, #1
 80042f8:	d15e      	bne.n	80043b8 <HAL_TIM_Encoder_Start_IT+0xde>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80042fa:	2a01      	cmp	r2, #1
 80042fc:	d15d      	bne.n	80043ba <HAL_TIM_Encoder_Start_IT+0xe0>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80042fe:	2302      	movs	r3, #2
 8004300:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004304:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  switch (Channel)
 8004308:	2d00      	cmp	r5, #0
 800430a:	d039      	beq.n	8004380 <HAL_TIM_Encoder_Start_IT+0xa6>
 800430c:	2d04      	cmp	r5, #4
 800430e:	d048      	beq.n	80043a2 <HAL_TIM_Encoder_Start_IT+0xc8>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004310:	2201      	movs	r2, #1
 8004312:	2100      	movs	r1, #0
 8004314:	6820      	ldr	r0, [r4, #0]
 8004316:	f7ff ffd1 	bl	80042bc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800431a:	2201      	movs	r2, #1
 800431c:	2104      	movs	r1, #4
 800431e:	6820      	ldr	r0, [r4, #0]
 8004320:	f7ff ffcc 	bl	80042bc <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004324:	6822      	ldr	r2, [r4, #0]
 8004326:	68d3      	ldr	r3, [r2, #12]
 8004328:	f043 0302 	orr.w	r3, r3, #2
 800432c:	60d3      	str	r3, [r2, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800432e:	6822      	ldr	r2, [r4, #0]
 8004330:	68d3      	ldr	r3, [r2, #12]
 8004332:	f043 0304 	orr.w	r3, r3, #4
 8004336:	60d3      	str	r3, [r2, #12]
      break;
 8004338:	e02c      	b.n	8004394 <HAL_TIM_Encoder_Start_IT+0xba>
 800433a:	b2db      	uxtb	r3, r3
 800433c:	fa5f fc8c 	uxtb.w	ip, ip
  else if (Channel == TIM_CHANNEL_2)
 8004340:	2904      	cmp	r1, #4
 8004342:	d012      	beq.n	800436a <HAL_TIM_Encoder_Start_IT+0x90>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004344:	2801      	cmp	r0, #1
 8004346:	d13d      	bne.n	80043c4 <HAL_TIM_Encoder_Start_IT+0xea>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004348:	2b01      	cmp	r3, #1
 800434a:	d136      	bne.n	80043ba <HAL_TIM_Encoder_Start_IT+0xe0>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800434c:	2a01      	cmp	r2, #1
 800434e:	d13b      	bne.n	80043c8 <HAL_TIM_Encoder_Start_IT+0xee>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004350:	f1bc 0f01 	cmp.w	ip, #1
 8004354:	d13a      	bne.n	80043cc <HAL_TIM_Encoder_Start_IT+0xf2>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004356:	2302      	movs	r3, #2
 8004358:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800435c:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004360:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004364:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004368:	e7ce      	b.n	8004308 <HAL_TIM_Encoder_Start_IT+0x2e>
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800436a:	2b01      	cmp	r3, #1
 800436c:	d126      	bne.n	80043bc <HAL_TIM_Encoder_Start_IT+0xe2>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800436e:	f1bc 0f01 	cmp.w	ip, #1
 8004372:	d125      	bne.n	80043c0 <HAL_TIM_Encoder_Start_IT+0xe6>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004374:	2302      	movs	r3, #2
 8004376:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800437a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800437e:	e7c3      	b.n	8004308 <HAL_TIM_Encoder_Start_IT+0x2e>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004380:	2201      	movs	r2, #1
 8004382:	2100      	movs	r1, #0
 8004384:	6820      	ldr	r0, [r4, #0]
 8004386:	f7ff ff99 	bl	80042bc <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800438a:	6822      	ldr	r2, [r4, #0]
 800438c:	68d3      	ldr	r3, [r2, #12]
 800438e:	f043 0302 	orr.w	r3, r3, #2
 8004392:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_ENABLE(htim);
 8004394:	6822      	ldr	r2, [r4, #0]
 8004396:	6813      	ldr	r3, [r2, #0]
 8004398:	f043 0301 	orr.w	r3, r3, #1
 800439c:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 800439e:	2000      	movs	r0, #0
 80043a0:	e00b      	b.n	80043ba <HAL_TIM_Encoder_Start_IT+0xe0>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80043a2:	2201      	movs	r2, #1
 80043a4:	2104      	movs	r1, #4
 80043a6:	6820      	ldr	r0, [r4, #0]
 80043a8:	f7ff ff88 	bl	80042bc <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80043ac:	6822      	ldr	r2, [r4, #0]
 80043ae:	68d3      	ldr	r3, [r2, #12]
 80043b0:	f043 0304 	orr.w	r3, r3, #4
 80043b4:	60d3      	str	r3, [r2, #12]
      break;
 80043b6:	e7ed      	b.n	8004394 <HAL_TIM_Encoder_Start_IT+0xba>
      return HAL_ERROR;
 80043b8:	2001      	movs	r0, #1
}
 80043ba:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 80043bc:	2001      	movs	r0, #1
 80043be:	e7fc      	b.n	80043ba <HAL_TIM_Encoder_Start_IT+0xe0>
 80043c0:	4618      	mov	r0, r3
 80043c2:	e7fa      	b.n	80043ba <HAL_TIM_Encoder_Start_IT+0xe0>
      return HAL_ERROR;
 80043c4:	2001      	movs	r0, #1
 80043c6:	e7f8      	b.n	80043ba <HAL_TIM_Encoder_Start_IT+0xe0>
 80043c8:	4618      	mov	r0, r3
 80043ca:	e7f6      	b.n	80043ba <HAL_TIM_Encoder_Start_IT+0xe0>
 80043cc:	4610      	mov	r0, r2
 80043ce:	e7f4      	b.n	80043ba <HAL_TIM_Encoder_Start_IT+0xe0>

080043d0 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80043d0:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 80043d4:	2a01      	cmp	r2, #1
 80043d6:	d042      	beq.n	800445e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
{
 80043d8:	b430      	push	{r4, r5}
 80043da:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 80043dc:	2201      	movs	r2, #1
 80043de:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043e2:	2202      	movs	r2, #2
 80043e4:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80043e8:	6800      	ldr	r0, [r0, #0]
 80043ea:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80043ec:	6884      	ldr	r4, [r0, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80043ee:	4d1d      	ldr	r5, [pc, #116]	; (8004464 <HAL_TIMEx_MasterConfigSynchronization+0x94>)
 80043f0:	42a8      	cmp	r0, r5
 80043f2:	d003      	beq.n	80043fc <HAL_TIMEx_MasterConfigSynchronization+0x2c>
 80043f4:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80043f8:	42a8      	cmp	r0, r5
 80043fa:	d103      	bne.n	8004404 <HAL_TIMEx_MasterConfigSynchronization+0x34>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80043fc:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004400:	684d      	ldr	r5, [r1, #4]
 8004402:	432a      	orrs	r2, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004404:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004408:	680d      	ldr	r5, [r1, #0]
 800440a:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800440c:	6042      	str	r2, [r0, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800440e:	681a      	ldr	r2, [r3, #0]
 8004410:	4814      	ldr	r0, [pc, #80]	; (8004464 <HAL_TIMEx_MasterConfigSynchronization+0x94>)
 8004412:	4282      	cmp	r2, r0
 8004414:	d016      	beq.n	8004444 <HAL_TIMEx_MasterConfigSynchronization+0x74>
 8004416:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800441a:	d013      	beq.n	8004444 <HAL_TIMEx_MasterConfigSynchronization+0x74>
 800441c:	f5a0 3094 	sub.w	r0, r0, #75776	; 0x12800
 8004420:	4282      	cmp	r2, r0
 8004422:	d00f      	beq.n	8004444 <HAL_TIMEx_MasterConfigSynchronization+0x74>
 8004424:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8004428:	4282      	cmp	r2, r0
 800442a:	d00b      	beq.n	8004444 <HAL_TIMEx_MasterConfigSynchronization+0x74>
 800442c:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8004430:	4282      	cmp	r2, r0
 8004432:	d007      	beq.n	8004444 <HAL_TIMEx_MasterConfigSynchronization+0x74>
 8004434:	f500 3094 	add.w	r0, r0, #75776	; 0x12800
 8004438:	4282      	cmp	r2, r0
 800443a:	d003      	beq.n	8004444 <HAL_TIMEx_MasterConfigSynchronization+0x74>
 800443c:	f500 6040 	add.w	r0, r0, #3072	; 0xc00
 8004440:	4282      	cmp	r2, r0
 8004442:	d104      	bne.n	800444e <HAL_TIMEx_MasterConfigSynchronization+0x7e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004444:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004448:	6889      	ldr	r1, [r1, #8]
 800444a:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800444c:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800444e:	2201      	movs	r2, #1
 8004450:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004454:	2000      	movs	r0, #0
 8004456:	f883 003c 	strb.w	r0, [r3, #60]	; 0x3c

  return HAL_OK;
}
 800445a:	bc30      	pop	{r4, r5}
 800445c:	4770      	bx	lr
  __HAL_LOCK(htim);
 800445e:	2002      	movs	r0, #2
}
 8004460:	4770      	bx	lr
 8004462:	bf00      	nop
 8004464:	40012c00 	.word	0x40012c00

08004468 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004468:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800446a:	e852 3f00 	ldrex	r3, [r2]
 800446e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004472:	e842 3100 	strex	r1, r3, [r2]
 8004476:	2900      	cmp	r1, #0
 8004478:	d1f6      	bne.n	8004468 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800447a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800447c:	f102 0308 	add.w	r3, r2, #8
 8004480:	e853 3f00 	ldrex	r3, [r3]
 8004484:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004488:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800448c:	3208      	adds	r2, #8
 800448e:	e842 3100 	strex	r1, r3, [r2]
 8004492:	2900      	cmp	r1, #0
 8004494:	d1f1      	bne.n	800447a <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004496:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8004498:	2b01      	cmp	r3, #1
 800449a:	d006      	beq.n	80044aa <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800449c:	2320      	movs	r3, #32
 800449e:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044a2:	2300      	movs	r3, #0
 80044a4:	66c3      	str	r3, [r0, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80044a6:	6743      	str	r3, [r0, #116]	; 0x74
}
 80044a8:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044aa:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ac:	e852 3f00 	ldrex	r3, [r2]
 80044b0:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044b4:	e842 3100 	strex	r1, r3, [r2]
 80044b8:	2900      	cmp	r1, #0
 80044ba:	d1f6      	bne.n	80044aa <UART_EndRxTransfer+0x42>
 80044bc:	e7ee      	b.n	800449c <UART_EndRxTransfer+0x34>
	...

080044c0 <UART_SetConfig>:
{
 80044c0:	b570      	push	{r4, r5, r6, lr}
 80044c2:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 80044c4:	6801      	ldr	r1, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80044c6:	6883      	ldr	r3, [r0, #8]
 80044c8:	6902      	ldr	r2, [r0, #16]
 80044ca:	4313      	orrs	r3, r2
 80044cc:	6942      	ldr	r2, [r0, #20]
 80044ce:	4313      	orrs	r3, r2
 80044d0:	69c2      	ldr	r2, [r0, #28]
 80044d2:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80044d4:	6808      	ldr	r0, [r1, #0]
 80044d6:	4a97      	ldr	r2, [pc, #604]	; (8004734 <UART_SetConfig+0x274>)
 80044d8:	4002      	ands	r2, r0
 80044da:	431a      	orrs	r2, r3
 80044dc:	600a      	str	r2, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80044de:	6822      	ldr	r2, [r4, #0]
 80044e0:	6853      	ldr	r3, [r2, #4]
 80044e2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80044e6:	68e1      	ldr	r1, [r4, #12]
 80044e8:	430b      	orrs	r3, r1
 80044ea:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80044ec:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80044ee:	6822      	ldr	r2, [r4, #0]
 80044f0:	4b91      	ldr	r3, [pc, #580]	; (8004738 <UART_SetConfig+0x278>)
 80044f2:	429a      	cmp	r2, r3
 80044f4:	d001      	beq.n	80044fa <UART_SetConfig+0x3a>
    tmpreg |= huart->Init.OneBitSampling;
 80044f6:	6a23      	ldr	r3, [r4, #32]
 80044f8:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80044fa:	6893      	ldr	r3, [r2, #8]
 80044fc:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8004500:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004504:	430b      	orrs	r3, r1
 8004506:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004508:	6822      	ldr	r2, [r4, #0]
 800450a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800450c:	f023 030f 	bic.w	r3, r3, #15
 8004510:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004512:	430b      	orrs	r3, r1
 8004514:	62d3      	str	r3, [r2, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004516:	6823      	ldr	r3, [r4, #0]
 8004518:	4a88      	ldr	r2, [pc, #544]	; (800473c <UART_SetConfig+0x27c>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d010      	beq.n	8004540 <UART_SetConfig+0x80>
 800451e:	4a88      	ldr	r2, [pc, #544]	; (8004740 <UART_SetConfig+0x280>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d021      	beq.n	8004568 <UART_SetConfig+0xa8>
 8004524:	4a87      	ldr	r2, [pc, #540]	; (8004744 <UART_SetConfig+0x284>)
 8004526:	4293      	cmp	r3, r2
 8004528:	d037      	beq.n	800459a <UART_SetConfig+0xda>
 800452a:	4a87      	ldr	r2, [pc, #540]	; (8004748 <UART_SetConfig+0x288>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d05c      	beq.n	80045ea <UART_SetConfig+0x12a>
 8004530:	4a86      	ldr	r2, [pc, #536]	; (800474c <UART_SetConfig+0x28c>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d06b      	beq.n	800460e <UART_SetConfig+0x14e>
 8004536:	4a80      	ldr	r2, [pc, #512]	; (8004738 <UART_SetConfig+0x278>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d07d      	beq.n	8004638 <UART_SetConfig+0x178>
 800453c:	2210      	movs	r2, #16
 800453e:	e03a      	b.n	80045b6 <UART_SetConfig+0xf6>
 8004540:	f502 4258 	add.w	r2, r2, #55296	; 0xd800
 8004544:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8004548:	f002 0203 	and.w	r2, r2, #3
 800454c:	2a03      	cmp	r2, #3
 800454e:	d809      	bhi.n	8004564 <UART_SetConfig+0xa4>
 8004550:	e8df f002 	tbb	[pc, r2]
 8004554:	06870402 	.word	0x06870402
 8004558:	2201      	movs	r2, #1
 800455a:	e02c      	b.n	80045b6 <UART_SetConfig+0xf6>
 800455c:	2204      	movs	r2, #4
 800455e:	e02a      	b.n	80045b6 <UART_SetConfig+0xf6>
 8004560:	2208      	movs	r2, #8
 8004562:	e028      	b.n	80045b6 <UART_SetConfig+0xf6>
 8004564:	2210      	movs	r2, #16
 8004566:	e026      	b.n	80045b6 <UART_SetConfig+0xf6>
 8004568:	f502 32e6 	add.w	r2, r2, #117760	; 0x1cc00
 800456c:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8004570:	f002 020c 	and.w	r2, r2, #12
 8004574:	2a0c      	cmp	r2, #12
 8004576:	d80e      	bhi.n	8004596 <UART_SetConfig+0xd6>
 8004578:	e8df f002 	tbb	[pc, r2]
 800457c:	0d0d0d07 	.word	0x0d0d0d07
 8004580:	0d0d0d09 	.word	0x0d0d0d09
 8004584:	0d0d0d75 	.word	0x0d0d0d75
 8004588:	0b          	.byte	0x0b
 8004589:	00          	.byte	0x00
 800458a:	2200      	movs	r2, #0
 800458c:	e013      	b.n	80045b6 <UART_SetConfig+0xf6>
 800458e:	2204      	movs	r2, #4
 8004590:	e011      	b.n	80045b6 <UART_SetConfig+0xf6>
 8004592:	2208      	movs	r2, #8
 8004594:	e00f      	b.n	80045b6 <UART_SetConfig+0xf6>
 8004596:	2210      	movs	r2, #16
 8004598:	e00d      	b.n	80045b6 <UART_SetConfig+0xf6>
 800459a:	f502 32e4 	add.w	r2, r2, #116736	; 0x1c800
 800459e:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80045a2:	f002 0230 	and.w	r2, r2, #48	; 0x30
 80045a6:	2a20      	cmp	r2, #32
 80045a8:	d05f      	beq.n	800466a <UART_SetConfig+0x1aa>
 80045aa:	d81a      	bhi.n	80045e2 <UART_SetConfig+0x122>
 80045ac:	2a00      	cmp	r2, #0
 80045ae:	d05e      	beq.n	800466e <UART_SetConfig+0x1ae>
 80045b0:	2a10      	cmp	r2, #16
 80045b2:	d15e      	bne.n	8004672 <UART_SetConfig+0x1b2>
 80045b4:	2204      	movs	r2, #4
  if (UART_INSTANCE_LOWPOWER(huart))
 80045b6:	4960      	ldr	r1, [pc, #384]	; (8004738 <UART_SetConfig+0x278>)
 80045b8:	428b      	cmp	r3, r1
 80045ba:	d076      	beq.n	80046aa <UART_SetConfig+0x1ea>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80045bc:	69e0      	ldr	r0, [r4, #28]
 80045be:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80045c2:	f000 80cb 	beq.w	800475c <UART_SetConfig+0x29c>
    switch (clocksource)
 80045c6:	2a08      	cmp	r2, #8
 80045c8:	f200 8136 	bhi.w	8004838 <UART_SetConfig+0x378>
 80045cc:	e8df f012 	tbh	[pc, r2, lsl #1]
 80045d0:	011b00f9 	.word	0x011b00f9
 80045d4:	013400f7 	.word	0x013400f7
 80045d8:	0134011e 	.word	0x0134011e
 80045dc:	01340134 	.word	0x01340134
 80045e0:	0121      	.short	0x0121
  UART_GETCLOCKSOURCE(huart, clocksource);
 80045e2:	2a30      	cmp	r2, #48	; 0x30
 80045e4:	d147      	bne.n	8004676 <UART_SetConfig+0x1b6>
 80045e6:	2208      	movs	r2, #8
 80045e8:	e7e5      	b.n	80045b6 <UART_SetConfig+0xf6>
 80045ea:	f502 32e2 	add.w	r2, r2, #115712	; 0x1c400
 80045ee:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80045f2:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
 80045f6:	2a80      	cmp	r2, #128	; 0x80
 80045f8:	d03f      	beq.n	800467a <UART_SetConfig+0x1ba>
 80045fa:	d804      	bhi.n	8004606 <UART_SetConfig+0x146>
 80045fc:	b3fa      	cbz	r2, 800467e <UART_SetConfig+0x1be>
 80045fe:	2a40      	cmp	r2, #64	; 0x40
 8004600:	d13f      	bne.n	8004682 <UART_SetConfig+0x1c2>
 8004602:	2204      	movs	r2, #4
 8004604:	e7d7      	b.n	80045b6 <UART_SetConfig+0xf6>
 8004606:	2ac0      	cmp	r2, #192	; 0xc0
 8004608:	d13d      	bne.n	8004686 <UART_SetConfig+0x1c6>
 800460a:	2208      	movs	r2, #8
 800460c:	e7d3      	b.n	80045b6 <UART_SetConfig+0xf6>
 800460e:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
 8004612:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8004616:	f402 7240 	and.w	r2, r2, #768	; 0x300
 800461a:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 800461e:	d034      	beq.n	800468a <UART_SetConfig+0x1ca>
 8004620:	d805      	bhi.n	800462e <UART_SetConfig+0x16e>
 8004622:	b3a2      	cbz	r2, 800468e <UART_SetConfig+0x1ce>
 8004624:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8004628:	d133      	bne.n	8004692 <UART_SetConfig+0x1d2>
 800462a:	2204      	movs	r2, #4
 800462c:	e7c3      	b.n	80045b6 <UART_SetConfig+0xf6>
 800462e:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8004632:	d130      	bne.n	8004696 <UART_SetConfig+0x1d6>
 8004634:	2208      	movs	r2, #8
 8004636:	e7be      	b.n	80045b6 <UART_SetConfig+0xf6>
 8004638:	f502 32c8 	add.w	r2, r2, #102400	; 0x19000
 800463c:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8004640:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 8004644:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8004648:	d027      	beq.n	800469a <UART_SetConfig+0x1da>
 800464a:	d805      	bhi.n	8004658 <UART_SetConfig+0x198>
 800464c:	b33a      	cbz	r2, 800469e <UART_SetConfig+0x1de>
 800464e:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8004652:	d126      	bne.n	80046a2 <UART_SetConfig+0x1e2>
 8004654:	2204      	movs	r2, #4
 8004656:	e7ae      	b.n	80045b6 <UART_SetConfig+0xf6>
 8004658:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 800465c:	d123      	bne.n	80046a6 <UART_SetConfig+0x1e6>
 800465e:	2208      	movs	r2, #8
 8004660:	e7a9      	b.n	80045b6 <UART_SetConfig+0xf6>
 8004662:	2202      	movs	r2, #2
 8004664:	e7a7      	b.n	80045b6 <UART_SetConfig+0xf6>
 8004666:	2202      	movs	r2, #2
 8004668:	e7a5      	b.n	80045b6 <UART_SetConfig+0xf6>
 800466a:	2202      	movs	r2, #2
 800466c:	e7a3      	b.n	80045b6 <UART_SetConfig+0xf6>
 800466e:	2200      	movs	r2, #0
 8004670:	e7a1      	b.n	80045b6 <UART_SetConfig+0xf6>
 8004672:	2210      	movs	r2, #16
 8004674:	e79f      	b.n	80045b6 <UART_SetConfig+0xf6>
 8004676:	2210      	movs	r2, #16
 8004678:	e79d      	b.n	80045b6 <UART_SetConfig+0xf6>
 800467a:	2202      	movs	r2, #2
 800467c:	e79b      	b.n	80045b6 <UART_SetConfig+0xf6>
 800467e:	2200      	movs	r2, #0
 8004680:	e799      	b.n	80045b6 <UART_SetConfig+0xf6>
 8004682:	2210      	movs	r2, #16
 8004684:	e797      	b.n	80045b6 <UART_SetConfig+0xf6>
 8004686:	2210      	movs	r2, #16
 8004688:	e795      	b.n	80045b6 <UART_SetConfig+0xf6>
 800468a:	2202      	movs	r2, #2
 800468c:	e793      	b.n	80045b6 <UART_SetConfig+0xf6>
 800468e:	2200      	movs	r2, #0
 8004690:	e791      	b.n	80045b6 <UART_SetConfig+0xf6>
 8004692:	2210      	movs	r2, #16
 8004694:	e78f      	b.n	80045b6 <UART_SetConfig+0xf6>
 8004696:	2210      	movs	r2, #16
 8004698:	e78d      	b.n	80045b6 <UART_SetConfig+0xf6>
 800469a:	2202      	movs	r2, #2
 800469c:	e78b      	b.n	80045b6 <UART_SetConfig+0xf6>
 800469e:	2200      	movs	r2, #0
 80046a0:	e789      	b.n	80045b6 <UART_SetConfig+0xf6>
 80046a2:	2210      	movs	r2, #16
 80046a4:	e787      	b.n	80045b6 <UART_SetConfig+0xf6>
 80046a6:	2210      	movs	r2, #16
 80046a8:	e785      	b.n	80045b6 <UART_SetConfig+0xf6>
    switch (clocksource)
 80046aa:	2a08      	cmp	r2, #8
 80046ac:	f200 80b4 	bhi.w	8004818 <UART_SetConfig+0x358>
 80046b0:	e8df f002 	tbb	[pc, r2]
 80046b4:	b23e3808 	.word	0xb23e3808
 80046b8:	b2b2b23b 	.word	0xb2b2b23b
 80046bc:	05          	.byte	0x05
 80046bd:	00          	.byte	0x00
 80046be:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80046c2:	e004      	b.n	80046ce <UART_SetConfig+0x20e>
        pclk = HAL_RCC_GetPCLK1Freq();
 80046c4:	f7fe fed6 	bl	8003474 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80046c8:	2800      	cmp	r0, #0
 80046ca:	f000 80a7 	beq.w	800481c <UART_SetConfig+0x35c>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80046ce:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80046d0:	4b1f      	ldr	r3, [pc, #124]	; (8004750 <UART_SetConfig+0x290>)
 80046d2:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 80046d6:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80046da:	6865      	ldr	r5, [r4, #4]
 80046dc:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 80046e0:	4299      	cmp	r1, r3
 80046e2:	f200 809d 	bhi.w	8004820 <UART_SetConfig+0x360>
 80046e6:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 80046ea:	f200 809b 	bhi.w	8004824 <UART_SetConfig+0x364>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80046ee:	2600      	movs	r6, #0
 80046f0:	4633      	mov	r3, r6
 80046f2:	4631      	mov	r1, r6
 80046f4:	f7fb fd9e 	bl	8000234 <__aeabi_uldivmod>
 80046f8:	0209      	lsls	r1, r1, #8
 80046fa:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 80046fe:	0200      	lsls	r0, r0, #8
 8004700:	086b      	lsrs	r3, r5, #1
 8004702:	18c0      	adds	r0, r0, r3
 8004704:	462a      	mov	r2, r5
 8004706:	4633      	mov	r3, r6
 8004708:	f141 0100 	adc.w	r1, r1, #0
 800470c:	f7fb fd92 	bl	8000234 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004710:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 8004714:	4b0f      	ldr	r3, [pc, #60]	; (8004754 <UART_SetConfig+0x294>)
 8004716:	429a      	cmp	r2, r3
 8004718:	f200 8086 	bhi.w	8004828 <UART_SetConfig+0x368>
          huart->Instance->BRR = usartdiv;
 800471c:	6823      	ldr	r3, [r4, #0]
 800471e:	60d8      	str	r0, [r3, #12]
 8004720:	4630      	mov	r0, r6
 8004722:	e067      	b.n	80047f4 <UART_SetConfig+0x334>
        pclk = HAL_RCC_GetPCLK2Freq();
 8004724:	f7fe feb6 	bl	8003494 <HAL_RCC_GetPCLK2Freq>
        break;
 8004728:	e7ce      	b.n	80046c8 <UART_SetConfig+0x208>
        pclk = HAL_RCC_GetSysClockFreq();
 800472a:	f7fe f951 	bl	80029d0 <HAL_RCC_GetSysClockFreq>
        break;
 800472e:	e7cb      	b.n	80046c8 <UART_SetConfig+0x208>
        pclk = (uint32_t) HSI_VALUE;
 8004730:	4809      	ldr	r0, [pc, #36]	; (8004758 <UART_SetConfig+0x298>)
 8004732:	e7cc      	b.n	80046ce <UART_SetConfig+0x20e>
 8004734:	cfff69f3 	.word	0xcfff69f3
 8004738:	40008000 	.word	0x40008000
 800473c:	40013800 	.word	0x40013800
 8004740:	40004400 	.word	0x40004400
 8004744:	40004800 	.word	0x40004800
 8004748:	40004c00 	.word	0x40004c00
 800474c:	40005000 	.word	0x40005000
 8004750:	08004d00 	.word	0x08004d00
 8004754:	000ffcff 	.word	0x000ffcff
 8004758:	00f42400 	.word	0x00f42400
    switch (clocksource)
 800475c:	2a08      	cmp	r2, #8
 800475e:	d865      	bhi.n	800482c <UART_SetConfig+0x36c>
 8004760:	e8df f002 	tbb	[pc, r2]
 8004764:	64052707 	.word	0x64052707
 8004768:	6464642a 	.word	0x6464642a
 800476c:	0b          	.byte	0x0b
 800476d:	00          	.byte	0x00
 800476e:	4835      	ldr	r0, [pc, #212]	; (8004844 <UART_SetConfig+0x384>)
 8004770:	e003      	b.n	800477a <UART_SetConfig+0x2ba>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004772:	f7fe fe7f 	bl	8003474 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8004776:	2800      	cmp	r0, #0
 8004778:	d05a      	beq.n	8004830 <UART_SetConfig+0x370>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800477a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800477c:	4b32      	ldr	r3, [pc, #200]	; (8004848 <UART_SetConfig+0x388>)
 800477e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004782:	fbb0 f0f3 	udiv	r0, r0, r3
 8004786:	6862      	ldr	r2, [r4, #4]
 8004788:	0853      	lsrs	r3, r2, #1
 800478a:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800478e:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004792:	f1a3 0110 	sub.w	r1, r3, #16
 8004796:	f64f 72ef 	movw	r2, #65519	; 0xffef
 800479a:	4291      	cmp	r1, r2
 800479c:	d84a      	bhi.n	8004834 <UART_SetConfig+0x374>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800479e:	b29a      	uxth	r2, r3
 80047a0:	f022 020f 	bic.w	r2, r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80047a4:	f3c3 0342 	ubfx	r3, r3, #1, #3
 80047a8:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 80047aa:	6822      	ldr	r2, [r4, #0]
 80047ac:	60d3      	str	r3, [r2, #12]
 80047ae:	2000      	movs	r0, #0
 80047b0:	e020      	b.n	80047f4 <UART_SetConfig+0x334>
        pclk = HAL_RCC_GetPCLK2Freq();
 80047b2:	f7fe fe6f 	bl	8003494 <HAL_RCC_GetPCLK2Freq>
        break;
 80047b6:	e7de      	b.n	8004776 <UART_SetConfig+0x2b6>
        pclk = HAL_RCC_GetSysClockFreq();
 80047b8:	f7fe f90a 	bl	80029d0 <HAL_RCC_GetSysClockFreq>
        break;
 80047bc:	e7db      	b.n	8004776 <UART_SetConfig+0x2b6>
    switch (clocksource)
 80047be:	4821      	ldr	r0, [pc, #132]	; (8004844 <UART_SetConfig+0x384>)
 80047c0:	e003      	b.n	80047ca <UART_SetConfig+0x30a>
        pclk = HAL_RCC_GetPCLK1Freq();
 80047c2:	f7fe fe57 	bl	8003474 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80047c6:	2800      	cmp	r0, #0
 80047c8:	d038      	beq.n	800483c <UART_SetConfig+0x37c>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80047ca:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80047cc:	4b1e      	ldr	r3, [pc, #120]	; (8004848 <UART_SetConfig+0x388>)
 80047ce:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80047d2:	fbb0 f0f3 	udiv	r0, r0, r3
 80047d6:	6863      	ldr	r3, [r4, #4]
 80047d8:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80047dc:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80047e0:	f1a0 0210 	sub.w	r2, r0, #16
 80047e4:	f64f 73ef 	movw	r3, #65519	; 0xffef
 80047e8:	429a      	cmp	r2, r3
 80047ea:	d829      	bhi.n	8004840 <UART_SetConfig+0x380>
        huart->Instance->BRR = (uint16_t)usartdiv;
 80047ec:	6823      	ldr	r3, [r4, #0]
 80047ee:	b280      	uxth	r0, r0
 80047f0:	60d8      	str	r0, [r3, #12]
 80047f2:	2000      	movs	r0, #0
  huart->NbTxDataToProcess = 1;
 80047f4:	2301      	movs	r3, #1
 80047f6:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80047fa:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
  huart->RxISR = NULL;
 80047fe:	2300      	movs	r3, #0
 8004800:	6763      	str	r3, [r4, #116]	; 0x74
  huart->TxISR = NULL;
 8004802:	67a3      	str	r3, [r4, #120]	; 0x78
}
 8004804:	bd70      	pop	{r4, r5, r6, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 8004806:	f7fe fe45 	bl	8003494 <HAL_RCC_GetPCLK2Freq>
        break;
 800480a:	e7dc      	b.n	80047c6 <UART_SetConfig+0x306>
        pclk = HAL_RCC_GetSysClockFreq();
 800480c:	f7fe f8e0 	bl	80029d0 <HAL_RCC_GetSysClockFreq>
        break;
 8004810:	e7d9      	b.n	80047c6 <UART_SetConfig+0x306>
        pclk = (uint32_t) LSE_VALUE;
 8004812:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004816:	e7d8      	b.n	80047ca <UART_SetConfig+0x30a>
    switch (clocksource)
 8004818:	2001      	movs	r0, #1
 800481a:	e7eb      	b.n	80047f4 <UART_SetConfig+0x334>
 800481c:	2000      	movs	r0, #0
 800481e:	e7e9      	b.n	80047f4 <UART_SetConfig+0x334>
        ret = HAL_ERROR;
 8004820:	2001      	movs	r0, #1
 8004822:	e7e7      	b.n	80047f4 <UART_SetConfig+0x334>
 8004824:	2001      	movs	r0, #1
 8004826:	e7e5      	b.n	80047f4 <UART_SetConfig+0x334>
          ret = HAL_ERROR;
 8004828:	2001      	movs	r0, #1
 800482a:	e7e3      	b.n	80047f4 <UART_SetConfig+0x334>
    switch (clocksource)
 800482c:	2001      	movs	r0, #1
 800482e:	e7e1      	b.n	80047f4 <UART_SetConfig+0x334>
 8004830:	2000      	movs	r0, #0
 8004832:	e7df      	b.n	80047f4 <UART_SetConfig+0x334>
        ret = HAL_ERROR;
 8004834:	2001      	movs	r0, #1
 8004836:	e7dd      	b.n	80047f4 <UART_SetConfig+0x334>
    switch (clocksource)
 8004838:	2001      	movs	r0, #1
 800483a:	e7db      	b.n	80047f4 <UART_SetConfig+0x334>
 800483c:	2000      	movs	r0, #0
 800483e:	e7d9      	b.n	80047f4 <UART_SetConfig+0x334>
        ret = HAL_ERROR;
 8004840:	2001      	movs	r0, #1
 8004842:	e7d7      	b.n	80047f4 <UART_SetConfig+0x334>
 8004844:	00f42400 	.word	0x00f42400
 8004848:	08004d00 	.word	0x08004d00

0800484c <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800484c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800484e:	f013 0f01 	tst.w	r3, #1
 8004852:	d006      	beq.n	8004862 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004854:	6802      	ldr	r2, [r0, #0]
 8004856:	6853      	ldr	r3, [r2, #4]
 8004858:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800485c:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800485e:	430b      	orrs	r3, r1
 8004860:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004862:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8004864:	f013 0f02 	tst.w	r3, #2
 8004868:	d006      	beq.n	8004878 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800486a:	6802      	ldr	r2, [r0, #0]
 800486c:	6853      	ldr	r3, [r2, #4]
 800486e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004872:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8004874:	430b      	orrs	r3, r1
 8004876:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004878:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800487a:	f013 0f04 	tst.w	r3, #4
 800487e:	d006      	beq.n	800488e <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004880:	6802      	ldr	r2, [r0, #0]
 8004882:	6853      	ldr	r3, [r2, #4]
 8004884:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004888:	6b41      	ldr	r1, [r0, #52]	; 0x34
 800488a:	430b      	orrs	r3, r1
 800488c:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800488e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8004890:	f013 0f08 	tst.w	r3, #8
 8004894:	d006      	beq.n	80048a4 <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004896:	6802      	ldr	r2, [r0, #0]
 8004898:	6853      	ldr	r3, [r2, #4]
 800489a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800489e:	6b81      	ldr	r1, [r0, #56]	; 0x38
 80048a0:	430b      	orrs	r3, r1
 80048a2:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80048a4:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80048a6:	f013 0f10 	tst.w	r3, #16
 80048aa:	d006      	beq.n	80048ba <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80048ac:	6802      	ldr	r2, [r0, #0]
 80048ae:	6893      	ldr	r3, [r2, #8]
 80048b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80048b4:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 80048b6:	430b      	orrs	r3, r1
 80048b8:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80048ba:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80048bc:	f013 0f20 	tst.w	r3, #32
 80048c0:	d006      	beq.n	80048d0 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80048c2:	6802      	ldr	r2, [r0, #0]
 80048c4:	6893      	ldr	r3, [r2, #8]
 80048c6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80048ca:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80048cc:	430b      	orrs	r3, r1
 80048ce:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80048d0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80048d2:	f013 0f40 	tst.w	r3, #64	; 0x40
 80048d6:	d00a      	beq.n	80048ee <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80048d8:	6802      	ldr	r2, [r0, #0]
 80048da:	6853      	ldr	r3, [r2, #4]
 80048dc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80048e0:	6c41      	ldr	r1, [r0, #68]	; 0x44
 80048e2:	430b      	orrs	r3, r1
 80048e4:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80048e6:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80048e8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80048ec:	d00b      	beq.n	8004906 <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80048ee:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80048f0:	f013 0f80 	tst.w	r3, #128	; 0x80
 80048f4:	d006      	beq.n	8004904 <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80048f6:	6802      	ldr	r2, [r0, #0]
 80048f8:	6853      	ldr	r3, [r2, #4]
 80048fa:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80048fe:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8004900:	430b      	orrs	r3, r1
 8004902:	6053      	str	r3, [r2, #4]
}
 8004904:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004906:	6802      	ldr	r2, [r0, #0]
 8004908:	6853      	ldr	r3, [r2, #4]
 800490a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800490e:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8004910:	430b      	orrs	r3, r1
 8004912:	6053      	str	r3, [r2, #4]
 8004914:	e7eb      	b.n	80048ee <UART_AdvFeatureConfig+0xa2>

08004916 <UART_WaitOnFlagUntilTimeout>:
{
 8004916:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800491a:	4605      	mov	r5, r0
 800491c:	460f      	mov	r7, r1
 800491e:	4616      	mov	r6, r2
 8004920:	4699      	mov	r9, r3
 8004922:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004926:	682b      	ldr	r3, [r5, #0]
 8004928:	69dc      	ldr	r4, [r3, #28]
 800492a:	ea37 0404 	bics.w	r4, r7, r4
 800492e:	bf0c      	ite	eq
 8004930:	2401      	moveq	r4, #1
 8004932:	2400      	movne	r4, #0
 8004934:	42b4      	cmp	r4, r6
 8004936:	d132      	bne.n	800499e <UART_WaitOnFlagUntilTimeout+0x88>
    if (Timeout != HAL_MAX_DELAY)
 8004938:	f1b8 3fff 	cmp.w	r8, #4294967295
 800493c:	d0f3      	beq.n	8004926 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800493e:	f7fc fc99 	bl	8001274 <HAL_GetTick>
 8004942:	eba0 0009 	sub.w	r0, r0, r9
 8004946:	4540      	cmp	r0, r8
 8004948:	d82c      	bhi.n	80049a4 <UART_WaitOnFlagUntilTimeout+0x8e>
 800494a:	f1b8 0f00 	cmp.w	r8, #0
 800494e:	d02b      	beq.n	80049a8 <UART_WaitOnFlagUntilTimeout+0x92>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004950:	682b      	ldr	r3, [r5, #0]
 8004952:	681a      	ldr	r2, [r3, #0]
 8004954:	f012 0f04 	tst.w	r2, #4
 8004958:	d0e5      	beq.n	8004926 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800495a:	69da      	ldr	r2, [r3, #28]
 800495c:	f012 0f08 	tst.w	r2, #8
 8004960:	d111      	bne.n	8004986 <UART_WaitOnFlagUntilTimeout+0x70>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004962:	69da      	ldr	r2, [r3, #28]
 8004964:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8004968:	d0dd      	beq.n	8004926 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800496a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800496e:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 8004970:	4628      	mov	r0, r5
 8004972:	f7ff fd79 	bl	8004468 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004976:	2320      	movs	r3, #32
 8004978:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
          __HAL_UNLOCK(huart);
 800497c:	2300      	movs	r3, #0
 800497e:	f885 3084 	strb.w	r3, [r5, #132]	; 0x84
          return HAL_TIMEOUT;
 8004982:	2003      	movs	r0, #3
 8004984:	e00c      	b.n	80049a0 <UART_WaitOnFlagUntilTimeout+0x8a>
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004986:	2408      	movs	r4, #8
 8004988:	621c      	str	r4, [r3, #32]
           UART_EndRxTransfer(huart);
 800498a:	4628      	mov	r0, r5
 800498c:	f7ff fd6c 	bl	8004468 <UART_EndRxTransfer>
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004990:	f8c5 4090 	str.w	r4, [r5, #144]	; 0x90
           __HAL_UNLOCK(huart);
 8004994:	2300      	movs	r3, #0
 8004996:	f885 3084 	strb.w	r3, [r5, #132]	; 0x84
           return HAL_ERROR;
 800499a:	2001      	movs	r0, #1
 800499c:	e000      	b.n	80049a0 <UART_WaitOnFlagUntilTimeout+0x8a>
  return HAL_OK;
 800499e:	2000      	movs	r0, #0
}
 80049a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 80049a4:	2003      	movs	r0, #3
 80049a6:	e7fb      	b.n	80049a0 <UART_WaitOnFlagUntilTimeout+0x8a>
 80049a8:	2003      	movs	r0, #3
 80049aa:	e7f9      	b.n	80049a0 <UART_WaitOnFlagUntilTimeout+0x8a>

080049ac <UART_CheckIdleState>:
{
 80049ac:	b530      	push	{r4, r5, lr}
 80049ae:	b083      	sub	sp, #12
 80049b0:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049b2:	2300      	movs	r3, #0
 80049b4:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
  tickstart = HAL_GetTick();
 80049b8:	f7fc fc5c 	bl	8001274 <HAL_GetTick>
 80049bc:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80049be:	6822      	ldr	r2, [r4, #0]
 80049c0:	6812      	ldr	r2, [r2, #0]
 80049c2:	f012 0f08 	tst.w	r2, #8
 80049c6:	d110      	bne.n	80049ea <UART_CheckIdleState+0x3e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80049c8:	6823      	ldr	r3, [r4, #0]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f013 0f04 	tst.w	r3, #4
 80049d0:	d128      	bne.n	8004a24 <UART_CheckIdleState+0x78>
  huart->gState = HAL_UART_STATE_READY;
 80049d2:	2320      	movs	r3, #32
 80049d4:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80049d8:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049dc:	2000      	movs	r0, #0
 80049de:	66e0      	str	r0, [r4, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80049e0:	6720      	str	r0, [r4, #112]	; 0x70
  __HAL_UNLOCK(huart);
 80049e2:	f884 0084 	strb.w	r0, [r4, #132]	; 0x84
}
 80049e6:	b003      	add	sp, #12
 80049e8:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80049ea:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80049ee:	9300      	str	r3, [sp, #0]
 80049f0:	4603      	mov	r3, r0
 80049f2:	2200      	movs	r2, #0
 80049f4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80049f8:	4620      	mov	r0, r4
 80049fa:	f7ff ff8c 	bl	8004916 <UART_WaitOnFlagUntilTimeout>
 80049fe:	2800      	cmp	r0, #0
 8004a00:	d0e2      	beq.n	80049c8 <UART_CheckIdleState+0x1c>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004a02:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a04:	e852 3f00 	ldrex	r3, [r2]
 8004a08:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a0c:	e842 3100 	strex	r1, r3, [r2]
 8004a10:	2900      	cmp	r1, #0
 8004a12:	d1f6      	bne.n	8004a02 <UART_CheckIdleState+0x56>
      huart->gState = HAL_UART_STATE_READY;
 8004a14:	2320      	movs	r3, #32
 8004a16:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
      __HAL_UNLOCK(huart);
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	f884 3084 	strb.w	r3, [r4, #132]	; 0x84
      return HAL_TIMEOUT;
 8004a20:	2003      	movs	r0, #3
 8004a22:	e7e0      	b.n	80049e6 <UART_CheckIdleState+0x3a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a24:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004a28:	9300      	str	r3, [sp, #0]
 8004a2a:	462b      	mov	r3, r5
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004a32:	4620      	mov	r0, r4
 8004a34:	f7ff ff6f 	bl	8004916 <UART_WaitOnFlagUntilTimeout>
 8004a38:	2800      	cmp	r0, #0
 8004a3a:	d0ca      	beq.n	80049d2 <UART_CheckIdleState+0x26>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004a3c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a3e:	e852 3f00 	ldrex	r3, [r2]
 8004a42:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a46:	e842 3100 	strex	r1, r3, [r2]
 8004a4a:	2900      	cmp	r1, #0
 8004a4c:	d1f6      	bne.n	8004a3c <UART_CheckIdleState+0x90>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a4e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a50:	f102 0308 	add.w	r3, r2, #8
 8004a54:	e853 3f00 	ldrex	r3, [r3]
 8004a58:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a5c:	3208      	adds	r2, #8
 8004a5e:	e842 3100 	strex	r1, r3, [r2]
 8004a62:	2900      	cmp	r1, #0
 8004a64:	d1f3      	bne.n	8004a4e <UART_CheckIdleState+0xa2>
      huart->RxState = HAL_UART_STATE_READY;
 8004a66:	2320      	movs	r3, #32
 8004a68:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
      __HAL_UNLOCK(huart);
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	f884 3084 	strb.w	r3, [r4, #132]	; 0x84
      return HAL_TIMEOUT;
 8004a72:	2003      	movs	r0, #3
 8004a74:	e7b7      	b.n	80049e6 <UART_CheckIdleState+0x3a>

08004a76 <HAL_UART_Init>:
  if (huart == NULL)
 8004a76:	b378      	cbz	r0, 8004ad8 <HAL_UART_Init+0x62>
{
 8004a78:	b510      	push	{r4, lr}
 8004a7a:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8004a7c:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 8004a80:	b30b      	cbz	r3, 8004ac6 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8004a82:	2324      	movs	r3, #36	; 0x24
 8004a84:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UART_DISABLE(huart);
 8004a88:	6822      	ldr	r2, [r4, #0]
 8004a8a:	6813      	ldr	r3, [r2, #0]
 8004a8c:	f023 0301 	bic.w	r3, r3, #1
 8004a90:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004a92:	4620      	mov	r0, r4
 8004a94:	f7ff fd14 	bl	80044c0 <UART_SetConfig>
 8004a98:	2801      	cmp	r0, #1
 8004a9a:	d013      	beq.n	8004ac4 <HAL_UART_Init+0x4e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004a9c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004a9e:	b9bb      	cbnz	r3, 8004ad0 <HAL_UART_Init+0x5a>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004aa0:	6822      	ldr	r2, [r4, #0]
 8004aa2:	6853      	ldr	r3, [r2, #4]
 8004aa4:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8004aa8:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004aaa:	6822      	ldr	r2, [r4, #0]
 8004aac:	6893      	ldr	r3, [r2, #8]
 8004aae:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8004ab2:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8004ab4:	6822      	ldr	r2, [r4, #0]
 8004ab6:	6813      	ldr	r3, [r2, #0]
 8004ab8:	f043 0301 	orr.w	r3, r3, #1
 8004abc:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8004abe:	4620      	mov	r0, r4
 8004ac0:	f7ff ff74 	bl	80049ac <UART_CheckIdleState>
}
 8004ac4:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8004ac6:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
    HAL_UART_MspInit(huart);
 8004aca:	f7fc fa97 	bl	8000ffc <HAL_UART_MspInit>
 8004ace:	e7d8      	b.n	8004a82 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8004ad0:	4620      	mov	r0, r4
 8004ad2:	f7ff febb 	bl	800484c <UART_AdvFeatureConfig>
 8004ad6:	e7e3      	b.n	8004aa0 <HAL_UART_Init+0x2a>
    return HAL_ERROR;
 8004ad8:	2001      	movs	r0, #1
}
 8004ada:	4770      	bx	lr

08004adc <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004adc:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8004ade:	b92b      	cbnz	r3, 8004aec <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8004ae6:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
 8004aea:	4770      	bx	lr
{
 8004aec:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004aee:	6803      	ldr	r3, [r0, #0]
 8004af0:	689a      	ldr	r2, [r3, #8]
 8004af2:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004af6:	6899      	ldr	r1, [r3, #8]
 8004af8:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004afa:	4d09      	ldr	r5, [pc, #36]	; (8004b20 <UARTEx_SetNbDataToProcess+0x44>)
 8004afc:	5c6b      	ldrb	r3, [r5, r1]
 8004afe:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004b00:	4c08      	ldr	r4, [pc, #32]	; (8004b24 <UARTEx_SetNbDataToProcess+0x48>)
 8004b02:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004b04:	fb93 f3f1 	sdiv	r3, r3, r1
 8004b08:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004b0c:	5cab      	ldrb	r3, [r5, r2]
 8004b0e:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004b10:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004b12:	fb93 f3f2 	sdiv	r3, r3, r2
 8004b16:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
  }
}
 8004b1a:	bc30      	pop	{r4, r5}
 8004b1c:	4770      	bx	lr
 8004b1e:	bf00      	nop
 8004b20:	08004d20 	.word	0x08004d20
 8004b24:	08004d18 	.word	0x08004d18

08004b28 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8004b28:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 8004b2c:	2b01      	cmp	r3, #1
 8004b2e:	d018      	beq.n	8004b62 <HAL_UARTEx_DisableFifoMode+0x3a>
 8004b30:	2301      	movs	r3, #1
 8004b32:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8004b36:	2324      	movs	r3, #36	; 0x24
 8004b38:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004b3c:	6803      	ldr	r3, [r0, #0]
 8004b3e:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8004b40:	6819      	ldr	r1, [r3, #0]
 8004b42:	f021 0101 	bic.w	r1, r1, #1
 8004b46:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004b48:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	6643      	str	r3, [r0, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004b50:	6801      	ldr	r1, [r0, #0]
 8004b52:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 8004b54:	2220      	movs	r2, #32
 8004b56:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  __HAL_UNLOCK(huart);
 8004b5a:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  return HAL_OK;
 8004b5e:	4618      	mov	r0, r3
 8004b60:	4770      	bx	lr
  __HAL_LOCK(huart);
 8004b62:	2002      	movs	r0, #2
}
 8004b64:	4770      	bx	lr

08004b66 <HAL_UARTEx_SetTxFifoThreshold>:
{
 8004b66:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8004b68:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 8004b6c:	2b01      	cmp	r3, #1
 8004b6e:	d01d      	beq.n	8004bac <HAL_UARTEx_SetTxFifoThreshold+0x46>
 8004b70:	4604      	mov	r4, r0
 8004b72:	2301      	movs	r3, #1
 8004b74:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8004b78:	2324      	movs	r3, #36	; 0x24
 8004b7a:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004b7e:	6803      	ldr	r3, [r0, #0]
 8004b80:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8004b82:	681a      	ldr	r2, [r3, #0]
 8004b84:	f022 0201 	bic.w	r2, r2, #1
 8004b88:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004b8a:	6802      	ldr	r2, [r0, #0]
 8004b8c:	6893      	ldr	r3, [r2, #8]
 8004b8e:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8004b92:	4319      	orrs	r1, r3
 8004b94:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8004b96:	f7ff ffa1 	bl	8004adc <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004b9a:	6823      	ldr	r3, [r4, #0]
 8004b9c:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8004b9e:	2320      	movs	r3, #32
 8004ba0:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UNLOCK(huart);
 8004ba4:	2000      	movs	r0, #0
 8004ba6:	f884 0084 	strb.w	r0, [r4, #132]	; 0x84
}
 8004baa:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8004bac:	2002      	movs	r0, #2
 8004bae:	e7fc      	b.n	8004baa <HAL_UARTEx_SetTxFifoThreshold+0x44>

08004bb0 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8004bb0:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8004bb2:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 8004bb6:	2b01      	cmp	r3, #1
 8004bb8:	d01d      	beq.n	8004bf6 <HAL_UARTEx_SetRxFifoThreshold+0x46>
 8004bba:	4604      	mov	r4, r0
 8004bbc:	2301      	movs	r3, #1
 8004bbe:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8004bc2:	2324      	movs	r3, #36	; 0x24
 8004bc4:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004bc8:	6803      	ldr	r3, [r0, #0]
 8004bca:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8004bcc:	681a      	ldr	r2, [r3, #0]
 8004bce:	f022 0201 	bic.w	r2, r2, #1
 8004bd2:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004bd4:	6802      	ldr	r2, [r0, #0]
 8004bd6:	6893      	ldr	r3, [r2, #8]
 8004bd8:	f023 6360 	bic.w	r3, r3, #234881024	; 0xe000000
 8004bdc:	4319      	orrs	r1, r3
 8004bde:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8004be0:	f7ff ff7c 	bl	8004adc <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004be4:	6823      	ldr	r3, [r4, #0]
 8004be6:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8004be8:	2320      	movs	r3, #32
 8004bea:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UNLOCK(huart);
 8004bee:	2000      	movs	r0, #0
 8004bf0:	f884 0084 	strb.w	r0, [r4, #132]	; 0x84
}
 8004bf4:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8004bf6:	2002      	movs	r0, #2
 8004bf8:	e7fc      	b.n	8004bf4 <HAL_UARTEx_SetRxFifoThreshold+0x44>

08004bfa <memset>:
 8004bfa:	4402      	add	r2, r0
 8004bfc:	4603      	mov	r3, r0
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d100      	bne.n	8004c04 <memset+0xa>
 8004c02:	4770      	bx	lr
 8004c04:	f803 1b01 	strb.w	r1, [r3], #1
 8004c08:	e7f9      	b.n	8004bfe <memset+0x4>
	...

08004c0c <__libc_init_array>:
 8004c0c:	b570      	push	{r4, r5, r6, lr}
 8004c0e:	4d0d      	ldr	r5, [pc, #52]	; (8004c44 <__libc_init_array+0x38>)
 8004c10:	2600      	movs	r6, #0
 8004c12:	4c0d      	ldr	r4, [pc, #52]	; (8004c48 <__libc_init_array+0x3c>)
 8004c14:	1b64      	subs	r4, r4, r5
 8004c16:	10a4      	asrs	r4, r4, #2
 8004c18:	42a6      	cmp	r6, r4
 8004c1a:	d109      	bne.n	8004c30 <__libc_init_array+0x24>
 8004c1c:	4d0b      	ldr	r5, [pc, #44]	; (8004c4c <__libc_init_array+0x40>)
 8004c1e:	2600      	movs	r6, #0
 8004c20:	4c0b      	ldr	r4, [pc, #44]	; (8004c50 <__libc_init_array+0x44>)
 8004c22:	f000 f817 	bl	8004c54 <_init>
 8004c26:	1b64      	subs	r4, r4, r5
 8004c28:	10a4      	asrs	r4, r4, #2
 8004c2a:	42a6      	cmp	r6, r4
 8004c2c:	d105      	bne.n	8004c3a <__libc_init_array+0x2e>
 8004c2e:	bd70      	pop	{r4, r5, r6, pc}
 8004c30:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c34:	3601      	adds	r6, #1
 8004c36:	4798      	blx	r3
 8004c38:	e7ee      	b.n	8004c18 <__libc_init_array+0xc>
 8004c3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c3e:	3601      	adds	r6, #1
 8004c40:	4798      	blx	r3
 8004c42:	e7f2      	b.n	8004c2a <__libc_init_array+0x1e>
 8004c44:	08004d30 	.word	0x08004d30
 8004c48:	08004d30 	.word	0x08004d30
 8004c4c:	08004d30 	.word	0x08004d30
 8004c50:	08004d34 	.word	0x08004d34

08004c54 <_init>:
 8004c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c56:	bf00      	nop
 8004c58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c5a:	bc08      	pop	{r3}
 8004c5c:	469e      	mov	lr, r3
 8004c5e:	4770      	bx	lr

08004c60 <_fini>:
 8004c60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c62:	bf00      	nop
 8004c64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c66:	bc08      	pop	{r3}
 8004c68:	469e      	mov	lr, r3
 8004c6a:	4770      	bx	lr
