<profile>

<section name = "Vitis HLS Report for 'blockmatmul_Pipeline_loadA'" level="0">
<item name = "Date">Wed Apr 12 06:50:50 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">LabB</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.731 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">520, 520, 5.200 us, 5.200 us, 520, 520, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loadA">518, 518, 9, 8, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 79, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 303, -</column>
<column name="Register">-, -, 511, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln14_fu_539_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln18_1_fu_528_p2">+, 0, 0, 13, 10, 10</column>
<column name="add_ln18_2_fu_556_p2">+, 0, 0, 13, 10, 10</column>
<column name="add_ln18_fu_486_p2">+, 0, 0, 14, 9, 9</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln14_fu_275_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln18_fu_285_p2">xor, 0, 0, 8, 7, 8</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_address0">48, 9, 10, 90</column>
<column name="A_address1">48, 9, 10, 90</column>
<column name="A_d0">48, 9, 32, 288</column>
<column name="A_d1">48, 9, 32, 288</column>
<column name="Arows_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">48, 9, 1, 9</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_2">9, 2, 7, 14</column>
<column name="i_fu_120">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln18_reg_715">9, 0, 9, 0</column>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_2_reg_610">7, 0, 7, 0</column>
<column name="i_fu_120">7, 0, 7, 0</column>
<column name="icmp_ln14_reg_623">1, 0, 1, 0</column>
<column name="tmp_10_reg_699">32, 0, 32, 0</column>
<column name="tmp_11_reg_649">32, 0, 32, 0</column>
<column name="tmp_1_reg_664">32, 0, 32, 0</column>
<column name="tmp_2_reg_634">32, 0, 32, 0</column>
<column name="tmp_3_cast_reg_704">7, 0, 8, 1</column>
<column name="tmp_3_reg_639">32, 0, 32, 0</column>
<column name="tmp_4_cast_reg_710">7, 0, 9, 2</column>
<column name="tmp_4_reg_644">32, 0, 32, 0</column>
<column name="tmp_5_reg_669">32, 0, 32, 0</column>
<column name="tmp_6_reg_674">32, 0, 32, 0</column>
<column name="tmp_7_reg_679">32, 0, 32, 0</column>
<column name="tmp_8_reg_684">32, 0, 32, 0</column>
<column name="tmp_9_reg_689">32, 0, 32, 0</column>
<column name="tmp_s_reg_694">32, 0, 32, 0</column>
<column name="trunc_ln145_1_reg_659">32, 0, 32, 0</column>
<column name="trunc_ln145_s_reg_654">32, 0, 32, 0</column>
<column name="xor_ln18_reg_627">7, 0, 7, 0</column>
<column name="zext_ln18_reg_720">7, 0, 10, 3</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, blockmatmul_Pipeline_loadA, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, blockmatmul_Pipeline_loadA, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, blockmatmul_Pipeline_loadA, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, blockmatmul_Pipeline_loadA, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, blockmatmul_Pipeline_loadA, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, blockmatmul_Pipeline_loadA, return value</column>
<column name="Arows_dout">in, 512, ap_fifo, Arows, pointer</column>
<column name="Arows_empty_n">in, 1, ap_fifo, Arows, pointer</column>
<column name="Arows_read">out, 1, ap_fifo, Arows, pointer</column>
<column name="A_address0">out, 10, ap_memory, A, array</column>
<column name="A_ce0">out, 1, ap_memory, A, array</column>
<column name="A_we0">out, 1, ap_memory, A, array</column>
<column name="A_d0">out, 32, ap_memory, A, array</column>
<column name="A_address1">out, 10, ap_memory, A, array</column>
<column name="A_ce1">out, 1, ap_memory, A, array</column>
<column name="A_we1">out, 1, ap_memory, A, array</column>
<column name="A_d1">out, 32, ap_memory, A, array</column>
</table>
</item>
</section>
</profile>
