###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID srge02.ecn.purdue.edu)
#  Generated on:      Tue Apr 26 17:43:09 2011
#  Command:           optDesign -postCTS -drv
###############################################################
Path 1: MET Setup Check with Pin U_4/\cnt8_reg[2] /CLK 
Endpoint:   U_4/\cnt8_reg[2] /D (v) checked with  leading edge of 'CLK'
Beginpoint: RST                 (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.993
- Setup                         0.107
+ Phase Shift                  84.000
= Required Time                85.886
- Arrival Time                  5.387
= Slack Time                   80.499
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.103
     = Beginpoint Arrival Time            1.103
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |         |       |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+-------+---------+----------| 
     |                     | RST ^      |         | 0.183 |       |   1.103 |   81.602 | 
     | FE_PHC1485_RST      | A ^ -> Y ^ | BUFX4   | 0.746 | 0.636 |   1.740 |   82.239 | 
     | U_4/U7              | A ^ -> Y v | INVX8   | 0.914 | 0.755 |   2.495 |   82.994 | 
     | U_4/FE_OFC1144_n170 | A v -> Y ^ | INVX1   | 0.510 | 0.556 |   3.051 |   83.550 | 
     | U_4/FE_OFC1146_n170 | A ^ -> Y v | INVX8   | 0.666 | 0.512 |   3.562 |   84.062 | 
     | U_4/U35             | B v -> Y ^ | NAND2X1 | 0.309 | 0.440 |   4.003 |   84.502 | 
     | U_4/U34             | A ^ -> Y v | INVX1   | 0.530 | 0.480 |   4.483 |   84.982 | 
     | U_4/U31             | D v -> Y ^ | AOI22X1 | 0.383 | 0.308 |   4.792 |   85.291 | 
     | U_4/U30             | C ^ -> Y v | OAI21X1 | 0.337 | 0.219 |   5.010 |   85.509 | 
     | U_4/U29             | B v -> Y ^ | OAI21X1 | 0.267 | 0.220 |   5.230 |   85.729 | 
     | U_4/U28             | C ^ -> Y v | OAI21X1 | 0.217 | 0.156 |   5.386 |   85.885 | 
     | U_4/\cnt8_reg[2]    | D v        | DFFSR   | 0.217 | 0.001 |   5.387 |   85.886 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                  |            |       |       |       |  Time   |   Time   | 
     |------------------+------------+-------+-------+-------+---------+----------| 
     |                  | CLK ^      |       | 0.080 |       |   0.033 |  -80.466 | 
     | CLK__L1_I0       | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -80.305 | 
     | CLK__L2_I1       | A v -> Y ^ | INVX8 | 0.553 | 0.687 |   0.882 |  -79.617 | 
     | CLK__L3_I2       | A ^ -> Y v | INVX8 | 0.618 | 0.533 |   1.415 |  -79.084 | 
     | CLK__L4_I9       | A v -> Y ^ | INVX8 | 0.590 | 0.531 |   1.946 |  -78.553 | 
     | U_4/\cnt8_reg[2] | CLK ^      | DFFSR | 0.606 | 0.047 |   1.993 |  -78.506 | 
     +----------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U_4/\cnt8_reg[1] /CLK 
Endpoint:   U_4/\cnt8_reg[1] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RST                 (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.191
- Setup                         0.223
+ Phase Shift                  84.000
= Required Time                85.968
- Arrival Time                  5.323
= Slack Time                   80.645
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |         |       |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+-------+---------+----------| 
     |                     | RST v      |         | 0.184 |       |   1.120 |   81.765 | 
     | FE_PHC1485_RST      | A v -> Y v | BUFX4   | 0.749 | 0.699 |   1.819 |   82.464 | 
     | U_4/U7              | A v -> Y ^ | INVX8   | 0.911 | 0.761 |   2.580 |   83.225 | 
     | U_4/FE_OFC1144_n170 | A ^ -> Y v | INVX1   | 0.533 | 0.561 |   3.140 |   83.785 | 
     | U_4/FE_OFC1146_n170 | A v -> Y ^ | INVX8   | 0.668 | 0.515 |   3.655 |   84.300 | 
     | U_4/U35             | B ^ -> Y v | NAND2X1 | 0.308 | 0.264 |   3.919 |   84.564 | 
     | U_4/U34             | A v -> Y ^ | INVX1   | 0.497 | 0.424 |   4.343 |   84.988 | 
     | U_4/U31             | D ^ -> Y v | AOI22X1 | 0.391 | 0.265 |   4.608 |   85.253 | 
     | U_4/U30             | C v -> Y ^ | OAI21X1 | 0.370 | 0.326 |   4.934 |   85.579 | 
     | U_4/U27             | A ^ -> Y v | INVX1   | 0.226 | 0.227 |   5.162 |   85.806 | 
     | U_4/U26             | A v -> Y ^ | MUX2X1  | 0.215 | 0.161 |   5.323 |   85.968 | 
     | U_4/\cnt8_reg[1]    | D ^        | DFFSR   | 0.215 | 0.001 |   5.323 |   85.968 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                  |            |       |       |       |  Time   |   Time   | 
     |------------------+------------+-------+-------+-------+---------+----------| 
     |                  | CLK ^      |       | 0.080 |       |   0.033 |  -80.612 | 
     | CLK__L1_I0       | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -80.451 | 
     | CLK__L2_I2       | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |  -79.616 | 
     | CLK__L3_I4       | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |  -79.121 | 
     | CLK__L4_I19      | A v -> Y ^ | INVX8 | 0.667 | 0.606 |   2.131 |  -78.514 | 
     | U_4/\cnt8_reg[1] | CLK ^      | DFFSR | 0.707 | 0.061 |   2.191 |  -78.454 | 
     +----------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U_4/\icnt8_reg[2] /CLK 
Endpoint:   U_4/\icnt8_reg[2] /D (v) checked with  leading edge of 'CLK'
Beginpoint: RST                  (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.186
- Setup                         0.089
+ Phase Shift                  84.000
= Required Time                86.097
- Arrival Time                  5.343
= Slack Time                   80.754
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.103
     = Beginpoint Arrival Time            1.103
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |         |       |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+-------+---------+----------| 
     |                     | RST ^      |         | 0.183 |       |   1.103 |   81.857 | 
     | FE_PHC1485_RST      | A ^ -> Y ^ | BUFX4   | 0.746 | 0.636 |   1.739 |   82.494 | 
     | U_4/U7              | A ^ -> Y v | INVX8   | 0.914 | 0.755 |   2.495 |   83.249 | 
     | U_4/FE_OFC1144_n170 | A v -> Y ^ | INVX1   | 0.510 | 0.556 |   3.051 |   83.805 | 
     | U_4/FE_OFC1146_n170 | A ^ -> Y v | INVX8   | 0.666 | 0.512 |   3.562 |   84.317 | 
     | U_4/U58             | C v -> Y ^ | OAI21X1 | 0.758 | 0.769 |   4.332 |   85.086 | 
     | U_4/U57             | A ^ -> Y v | NOR2X1  | 0.304 | 0.358 |   4.690 |   85.444 | 
     | U_4/U54             | A v -> Y ^ | INVX1   | 0.257 | 0.251 |   4.941 |   85.695 | 
     | U_4/U51             | C ^ -> Y v | OAI21X1 | 0.303 | 0.113 |   5.053 |   85.808 | 
     | U_4/U50             | A v -> Y ^ | INVX1   | 0.166 | 0.166 |   5.220 |   85.974 | 
     | U_4/U49             | A ^ -> Y v | MUX2X1  | 0.178 | 0.122 |   5.342 |   86.096 | 
     | U_4/\icnt8_reg[2]   | D v        | DFFSR   | 0.178 | 0.001 |   5.343 |   86.097 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                   |            |       |       |       |  Time   |   Time   | 
     |-------------------+------------+-------+-------+-------+---------+----------| 
     |                   | CLK ^      |       | 0.080 |       |   0.033 |  -80.721 | 
     | CLK__L1_I0        | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -80.560 | 
     | CLK__L2_I2        | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |  -79.726 | 
     | CLK__L3_I4        | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |  -79.230 | 
     | CLK__L4_I19       | A v -> Y ^ | INVX8 | 0.667 | 0.606 |   2.131 |  -78.624 | 
     | U_4/\icnt8_reg[2] | CLK ^      | DFFSR | 0.705 | 0.055 |   2.186 |  -78.569 | 
     +-----------------------------------------------------------------------------+ 
Path 4: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/empty_flag_r_reg/CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/empty_flag_r_reg/S (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                     (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.174
- Recovery                     -0.012
+ Phase Shift                  84.000
= Required Time                86.186
- Arrival Time                  5.324
= Slack Time                   80.862
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.184 |       |   1.120 |   81.982 | 
     | FE_PHC1485_RST                        | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   82.681 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   83.491 | 
     | U_1/U1                                | A v -> Y ^ | INVX8 | 0.801 | 0.707 |   3.336 |   84.198 | 
     | U_1/FE_OFC1435_n3                     | A ^ -> Y ^ | BUFX4 | 0.578 | 0.712 |   4.049 |   84.911 | 
     | U_1/FE_OFC1136_n3                     | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.598 |   85.461 | 
     | U_1/FE_OFC1138_n3                     | A v -> Y ^ | INVX8 | 0.701 | 0.594 |   5.193 |   86.055 | 
     | U_1/U_5/MAPPING/URFC/empty_flag_r_reg | S ^        | DFFSR | 0.795 | 0.131 |   5.324 |   86.186 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.080 |       |   0.033 |  -80.829 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -80.668 | 
     | CLK__L2_I2                            | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |  -79.833 | 
     | CLK__L3_I5                            | A ^ -> Y v | INVX8 | 0.572 | 0.493 |   1.522 |  -79.340 | 
     | CLK__L4_I21                           | A v -> Y ^ | INVX8 | 0.480 | 0.449 |   1.971 |  -78.891 | 
     | U_1/U_5/MAPPING/URFC/empty_flag_r_reg | CLK ^      | DFFSR | 0.733 | 0.203 |   2.174 |  -78.688 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U_0/U_5/MAPPING/URFC/empty_flag_r_reg/CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/empty_flag_r_reg/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RENABLE                                 (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.060
- Setup                         0.109
+ Phase Shift                  84.000
= Required Time                85.951
- Arrival Time                  5.069
= Slack Time                   80.882
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                         | RENABLE v  |         | 0.120 |       |  -0.000 |   80.882 | 
     | U_0/U_5/MAPPING/URFC/FE_PHC1475_RENABLE | A v -> Y v | CLKBUF3 | 0.065 | 0.499 |   0.499 |   81.381 | 
     | U_0/U_5/MAPPING/URFC/FE_PHC1483_RENABLE | A v -> Y v | CLKBUF3 | 0.085 | 0.501 |   1.000 |   81.882 | 
     | U_0/U_5/MAPPING/URFC/FE_PHC1478_RENABLE | A v -> Y v | CLKBUF3 | 0.034 | 0.465 |   1.465 |   82.348 | 
     | U_0/U_5/MAPPING/URFC/U16                | A v -> Y ^ | INVX1   | 0.141 | 0.120 |   1.585 |   82.467 | 
     | U_0/U_5/MAPPING/URFC/U15                | B ^ -> Y v | NOR2X1  | 0.455 | 0.375 |   1.960 |   82.843 | 
     | U_0/U_5/MAPPING/URFC/RPU1/U18           | C v -> Y ^ | NAND3X1 | 0.243 | 0.240 |   2.201 |   83.083 | 
     | U_0/U_5/MAPPING/URFC/RPU1/U17           | A ^ -> Y v | INVX1   | 0.281 | 0.274 |   2.475 |   83.357 | 
     | U_0/U_5/MAPPING/URFC/RPU1/U13           | B v -> Y ^ | NAND2X1 | 0.264 | 0.249 |   2.724 |   83.606 | 
     | U_0/U_5/MAPPING/URFC/RPU1/U12           | A ^ -> Y ^ | XNOR2X1 | 0.836 | 0.637 |   3.361 |   84.243 | 
     | U_0/U_5/MAPPING/URFC/RPU1/U11           | A ^ -> Y v | XOR2X1  | 0.328 | 0.444 |   3.804 |   84.687 | 
     | U_0/U_5/MAPPING/URFC/U20                | B v -> Y ^ | XOR2X1  | 0.737 | 0.606 |   4.410 |   85.293 | 
     | U_0/U_5/MAPPING/URFC/U19                | B ^ -> Y v | XOR2X1  | 0.157 | 0.299 |   4.709 |   85.592 | 
     | U_0/U_5/MAPPING/URFC/U18                | B v -> Y ^ | NAND2X1 | 0.176 | 0.162 |   4.872 |   85.754 | 
     | U_0/U_5/MAPPING/URFC/U17                | B ^ -> Y v | NOR2X1  | 0.211 | 0.196 |   5.068 |   85.950 | 
     | U_0/U_5/MAPPING/URFC/empty_flag_r_reg   | D v        | DFFSR   | 0.211 | 0.001 |   5.069 |   85.951 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.080 |       |   0.033 |  -80.849 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -80.688 | 
     | CLK__L2_I1                            | A v -> Y ^ | INVX8 | 0.553 | 0.687 |   0.882 |  -80.001 | 
     | CLK__L3_I2                            | A ^ -> Y v | INVX8 | 0.618 | 0.533 |   1.415 |  -79.467 | 
     | CLK__L4_I11                           | A v -> Y ^ | INVX8 | 0.546 | 0.576 |   1.991 |  -78.891 | 
     | U_0/U_5/MAPPING/URFC/empty_flag_r_reg | CLK ^      | DFFSR | 0.578 | 0.069 |   2.060 |  -78.823 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U_4/\state_reg[0] /CLK 
Endpoint:   U_4/\state_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RST                  (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.004
- Setup                         0.205
+ Phase Shift                  84.000
= Required Time                85.798
- Arrival Time                  4.905
= Slack Time                   80.894
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.103
     = Beginpoint Arrival Time            1.103
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |         |       |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+-------+---------+----------| 
     |                     | RST ^      |         | 0.183 |       |   1.103 |   81.997 | 
     | FE_PHC1485_RST      | A ^ -> Y ^ | BUFX4   | 0.746 | 0.636 |   1.740 |   82.633 | 
     | U_4/U7              | A ^ -> Y v | INVX8   | 0.914 | 0.755 |   2.495 |   83.389 | 
     | U_4/FE_OFC1144_n170 | A v -> Y ^ | INVX1   | 0.510 | 0.556 |   3.051 |   83.945 | 
     | U_4/FE_OFC1146_n170 | A ^ -> Y v | INVX8   | 0.666 | 0.512 |   3.562 |   84.456 | 
     | U_4/U171            | A v -> Y ^ | NAND2X1 | 0.441 | 0.543 |   4.105 |   84.999 | 
     | U_4/U19             | C ^ -> Y v | OAI21X1 | 0.273 | 0.093 |   4.198 |   85.091 | 
     | U_4/U18             | A v -> Y ^ | INVX1   | 0.368 | 0.327 |   4.525 |   85.418 | 
     | U_4/U14             | A ^ -> Y v | OAI21X1 | 0.220 | 0.131 |   4.655 |   85.549 | 
     | U_4/U13             | C v -> Y ^ | OAI21X1 | 0.294 | 0.248 |   4.904 |   85.797 | 
     | U_4/\state_reg[0]   | D ^        | DFFSR   | 0.294 | 0.001 |   4.905 |   85.798 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                   |            |       |       |       |  Time   |   Time   | 
     |-------------------+------------+-------+-------+-------+---------+----------| 
     |                   | CLK ^      |       | 0.080 |       |   0.033 |  -80.860 | 
     | CLK__L1_I0        | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -80.699 | 
     | CLK__L2_I1        | A v -> Y ^ | INVX8 | 0.553 | 0.687 |   0.882 |  -80.012 | 
     | CLK__L3_I2        | A ^ -> Y v | INVX8 | 0.618 | 0.533 |   1.415 |  -79.479 | 
     | CLK__L4_I9        | A v -> Y ^ | INVX8 | 0.590 | 0.531 |   1.946 |  -78.947 | 
     | U_4/\state_reg[0] | CLK ^      | DFFSR | 0.614 | 0.057 |   2.004 |  -78.890 | 
     +-----------------------------------------------------------------------------+ 
Path 7: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] /
CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                           (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.212
- Recovery                     -0.073
+ Phase Shift                  84.000
= Required Time                86.285
- Arrival Time                  5.368
= Slack Time                   80.917
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | RST v      |       | 0.184 |       |   1.120 |   82.037 | 
     | FE_PHC1485_RST                             | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   82.736 | 
     | FE_OFC1433_RST                             | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   83.546 | 
     | U_1/U1                                     | A v -> Y ^ | INVX8 | 0.801 | 0.707 |   3.336 |   84.253 | 
     | U_1/FE_OFC1435_n3                          | A ^ -> Y ^ | BUFX4 | 0.578 | 0.712 |   4.049 |   84.966 | 
     | U_1/FE_OFC1136_n3                          | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.599 |   85.516 | 
     | U_1/FE_OFC1138_n3                          | A v -> Y ^ | INVX8 | 0.701 | 0.594 |   5.193 |   86.110 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] | R ^        | DFFSR | 0.798 | 0.176 |   5.368 |   86.285 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | CLK ^      |       | 0.080 |       |   0.033 |  -80.884 | 
     | CLK__L1_I0                                 | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -80.723 | 
     | CLK__L2_I2                                 | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |  -79.888 | 
     | CLK__L3_I5                                 | A ^ -> Y v | INVX8 | 0.572 | 0.493 |   1.522 |  -79.395 | 
     | CLK__L4_I21                                | A v -> Y ^ | INVX8 | 0.480 | 0.449 |   1.971 |  -78.946 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] | CLK ^      | DFFSR | 0.735 | 0.242 |   2.212 |  -78.705 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 8: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] /
CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                           (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.212
- Recovery                     -0.073
+ Phase Shift                  84.000
= Required Time                86.285
- Arrival Time                  5.368
= Slack Time                   80.917
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | RST v      |       | 0.184 |       |   1.120 |   82.037 | 
     | FE_PHC1485_RST                             | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   82.736 | 
     | FE_OFC1433_RST                             | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   83.546 | 
     | U_1/U1                                     | A v -> Y ^ | INVX8 | 0.801 | 0.707 |   3.336 |   84.254 | 
     | U_1/FE_OFC1435_n3                          | A ^ -> Y ^ | BUFX4 | 0.578 | 0.712 |   4.049 |   84.966 | 
     | U_1/FE_OFC1136_n3                          | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.599 |   85.516 | 
     | U_1/FE_OFC1138_n3                          | A v -> Y ^ | INVX8 | 0.701 | 0.594 |   5.193 |   86.110 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] | R ^        | DFFSR | 0.798 | 0.175 |   5.368 |   86.285 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | CLK ^      |       | 0.080 |       |   0.033 |  -80.884 | 
     | CLK__L1_I0                                 | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -80.723 | 
     | CLK__L2_I2                                 | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |  -79.889 | 
     | CLK__L3_I5                                 | A ^ -> Y v | INVX8 | 0.572 | 0.493 |   1.522 |  -79.395 | 
     | CLK__L4_I21                                | A v -> Y ^ | INVX8 | 0.480 | 0.449 |   1.971 |  -78.947 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] | CLK ^      | DFFSR | 0.735 | 0.242 |   2.212 |  -78.705 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 9: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[2] /
CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[2] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                         (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.212
- Recovery                     -0.073
+ Phase Shift                  84.000
= Required Time                86.285
- Arrival Time                  5.366
= Slack Time                   80.919
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | RST v      |       | 0.184 |       |   1.120 |   82.038 | 
     | FE_PHC1485_RST                           | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   82.738 | 
     | FE_OFC1433_RST                           | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   83.548 | 
     | U_1/U1                                   | A v -> Y ^ | INVX8 | 0.801 | 0.707 |   3.336 |   84.255 | 
     | U_1/FE_OFC1435_n3                        | A ^ -> Y ^ | BUFX4 | 0.578 | 0.712 |   4.049 |   84.967 | 
     | U_1/FE_OFC1136_n3                        | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.598 |   85.517 | 
     | U_1/FE_OFC1138_n3                        | A v -> Y ^ | INVX8 | 0.701 | 0.594 |   5.193 |   86.111 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[2] | R ^        | DFFSR | 0.799 | 0.174 |   5.366 |   86.285 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | CLK ^      |       | 0.080 |       |   0.033 |  -80.885 | 
     | CLK__L1_I0                               | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -80.724 | 
     | CLK__L2_I2                               | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |  -79.890 | 
     | CLK__L3_I5                               | A ^ -> Y v | INVX8 | 0.572 | 0.493 |   1.522 |  -79.396 | 
     | CLK__L4_I21                              | A v -> Y ^ | INVX8 | 0.480 | 0.449 |   1.971 |  -78.948 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[2] | CLK ^      | DFFSR | 0.735 | 0.241 |   2.212 |  -78.707 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 10: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] /
CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                         (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.211
- Recovery                     -0.073
+ Phase Shift                  84.000
= Required Time                86.284
- Arrival Time                  5.365
= Slack Time                   80.919
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | RST v      |       | 0.184 |       |   1.120 |   82.039 | 
     | FE_PHC1485_RST                           | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   82.738 | 
     | FE_OFC1433_RST                           | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   83.548 | 
     | U_1/U1                                   | A v -> Y ^ | INVX8 | 0.801 | 0.707 |   3.336 |   84.256 | 
     | U_1/FE_OFC1435_n3                        | A ^ -> Y ^ | BUFX4 | 0.578 | 0.712 |   4.049 |   84.968 | 
     | U_1/FE_OFC1136_n3                        | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.599 |   85.518 | 
     | U_1/FE_OFC1138_n3                        | A v -> Y ^ | INVX8 | 0.701 | 0.594 |   5.193 |   86.112 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] | R ^        | DFFSR | 0.799 | 0.172 |   5.365 |   86.284 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | CLK ^      |       | 0.080 |       |   0.033 |  -80.886 | 
     | CLK__L1_I0                               | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -80.725 | 
     | CLK__L2_I2                               | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |  -79.890 | 
     | CLK__L3_I5                               | A ^ -> Y v | INVX8 | 0.572 | 0.493 |   1.522 |  -79.397 | 
     | CLK__L4_I21                              | A v -> Y ^ | INVX8 | 0.480 | 0.449 |   1.971 |  -78.948 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] | CLK ^      | DFFSR | 0.735 | 0.240 |   2.211 |  -78.708 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 11: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] 
/CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                           (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.174
- Recovery                     -0.075
+ Phase Shift                  84.000
= Required Time                86.249
- Arrival Time                  5.325
= Slack Time                   80.924
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | RST v      |       | 0.184 |       |   1.120 |   82.044 | 
     | FE_PHC1485_RST                             | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   82.743 | 
     | FE_OFC1433_RST                             | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   83.553 | 
     | U_1/U1                                     | A v -> Y ^ | INVX8 | 0.801 | 0.707 |   3.336 |   84.261 | 
     | U_1/FE_OFC1435_n3                          | A ^ -> Y ^ | BUFX4 | 0.578 | 0.712 |   4.049 |   84.973 | 
     | U_1/FE_OFC1136_n3                          | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.598 |   85.523 | 
     | U_1/FE_OFC1138_n3                          | A v -> Y ^ | INVX8 | 0.701 | 0.594 |   5.193 |   86.117 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] | R ^        | DFFSR | 0.795 | 0.132 |   5.325 |   86.249 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | CLK ^      |       | 0.080 |       |   0.033 |  -80.891 | 
     | CLK__L1_I0                                 | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -80.730 | 
     | CLK__L2_I2                                 | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |  -79.895 | 
     | CLK__L3_I5                                 | A ^ -> Y v | INVX8 | 0.572 | 0.493 |   1.522 |  -79.402 | 
     | CLK__L4_I21                                | A v -> Y ^ | INVX8 | 0.480 | 0.449 |   1.971 |  -78.953 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] | CLK ^      | DFFSR | 0.733 | 0.204 |   2.174 |  -78.750 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 12: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[3] /CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[3] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.213
- Recovery                     -0.073
+ Phase Shift                  84.000
= Required Time                86.285
- Arrival Time                  5.359
= Slack Time                   80.926
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.184 |       |   1.120 |   82.046 | 
     | FE_PHC1485_RST                        | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   82.745 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   83.555 | 
     | U_1/U1                                | A v -> Y ^ | INVX8 | 0.801 | 0.707 |   3.336 |   84.263 | 
     | U_1/FE_OFC1435_n3                     | A ^ -> Y ^ | BUFX4 | 0.578 | 0.712 |   4.049 |   84.975 | 
     | U_1/FE_OFC1136_n3                     | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.599 |   85.525 | 
     | U_1/FE_OFC1138_n3                     | A v -> Y ^ | INVX8 | 0.701 | 0.594 |   5.193 |   86.119 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[3] | R ^        | DFFSR | 0.800 | 0.166 |   5.359 |   86.285 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.080 |       |   0.033 |  -80.893 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -80.732 | 
     | CLK__L2_I2                            | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |  -79.897 | 
     | CLK__L3_I5                            | A ^ -> Y v | INVX8 | 0.572 | 0.493 |   1.522 |  -79.404 | 
     | CLK__L4_I21                           | A v -> Y ^ | INVX8 | 0.480 | 0.449 |   1.971 |  -78.956 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[3] | CLK ^      | DFFSR | 0.735 | 0.242 |   2.213 |  -78.714 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 13: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[3] /CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[3] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.213
- Recovery                     -0.073
+ Phase Shift                  84.000
= Required Time                86.286
- Arrival Time                  5.356
= Slack Time                   80.930
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.184 |       |   1.120 |   82.050 | 
     | FE_PHC1485_RST                        | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   82.749 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   83.559 | 
     | U_1/U1                                | A v -> Y ^ | INVX8 | 0.801 | 0.707 |   3.336 |   84.266 | 
     | U_1/FE_OFC1435_n3                     | A ^ -> Y ^ | BUFX4 | 0.578 | 0.712 |   4.049 |   84.979 | 
     | U_1/FE_OFC1136_n3                     | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.598 |   85.529 | 
     | U_1/FE_OFC1138_n3                     | A v -> Y ^ | INVX8 | 0.701 | 0.594 |   5.193 |   86.123 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[3] | R ^        | DFFSR | 0.800 | 0.163 |   5.356 |   86.286 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.080 |       |   0.033 |  -80.897 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -80.736 | 
     | CLK__L2_I2                            | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |  -79.901 | 
     | CLK__L3_I5                            | A ^ -> Y v | INVX8 | 0.572 | 0.493 |   1.522 |  -79.408 | 
     | CLK__L4_I21                           | A v -> Y ^ | INVX8 | 0.480 | 0.449 |   1.971 |  -78.959 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[3] | CLK ^      | DFFSR | 0.735 | 0.243 |   2.213 |  -78.717 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 14: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[2] /CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[2] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.214
- Recovery                     -0.072
+ Phase Shift                  84.000
= Required Time                86.286
- Arrival Time                  5.352
= Slack Time                   80.934
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.184 |       |   1.120 |   82.054 | 
     | FE_PHC1485_RST                        | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   82.753 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   83.563 | 
     | U_1/U1                                | A v -> Y ^ | INVX8 | 0.801 | 0.707 |   3.336 |   84.271 | 
     | U_1/FE_OFC1435_n3                     | A ^ -> Y ^ | BUFX4 | 0.578 | 0.712 |   4.049 |   84.983 | 
     | U_1/FE_OFC1136_n3                     | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.599 |   85.533 | 
     | U_1/FE_OFC1138_n3                     | A v -> Y ^ | INVX8 | 0.701 | 0.594 |   5.193 |   86.127 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[2] | R ^        | DFFSR | 0.801 | 0.159 |   5.352 |   86.286 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.080 |       |   0.033 |  -80.901 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -80.740 | 
     | CLK__L2_I2                            | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |  -79.906 | 
     | CLK__L3_I5                            | A ^ -> Y v | INVX8 | 0.572 | 0.493 |   1.522 |  -79.412 | 
     | CLK__L4_I21                           | A v -> Y ^ | INVX8 | 0.480 | 0.449 |   1.971 |  -78.964 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[2] | CLK ^      | DFFSR | 0.735 | 0.243 |   2.214 |  -78.721 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U_4/\cnt8_reg[0] /CLK 
Endpoint:   U_4/\cnt8_reg[0] /D (v) checked with  leading edge of 'CLK'
Beginpoint: RST                 (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.993
- Setup                         0.109
+ Phase Shift                  84.000
= Required Time                85.884
- Arrival Time                  4.949
= Slack Time                   80.935
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.103
     = Beginpoint Arrival Time            1.103
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |         |       |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+-------+---------+----------| 
     |                     | RST ^      |         | 0.183 |       |   1.103 |   82.038 | 
     | FE_PHC1485_RST      | A ^ -> Y ^ | BUFX4   | 0.746 | 0.636 |   1.740 |   82.674 | 
     | U_4/U7              | A ^ -> Y v | INVX8   | 0.914 | 0.755 |   2.495 |   83.430 | 
     | U_4/FE_OFC1144_n170 | A v -> Y ^ | INVX1   | 0.510 | 0.556 |   3.051 |   83.986 | 
     | U_4/FE_OFC1146_n170 | A ^ -> Y v | INVX8   | 0.666 | 0.512 |   3.562 |   84.497 | 
     | U_4/U35             | B v -> Y ^ | NAND2X1 | 0.309 | 0.440 |   4.003 |   84.938 | 
     | U_4/U34             | A ^ -> Y v | INVX1   | 0.530 | 0.480 |   4.483 |   85.418 | 
     | U_4/U31             | D v -> Y ^ | AOI22X1 | 0.383 | 0.308 |   4.792 |   85.726 | 
     | U_4/U24             | A ^ -> Y v | MUX2X1  | 0.226 | 0.157 |   4.949 |   85.883 | 
     | U_4/\cnt8_reg[0]    | D v        | DFFSR   | 0.226 | 0.001 |   4.949 |   85.884 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                  |            |       |       |       |  Time   |   Time   | 
     |------------------+------------+-------+-------+-------+---------+----------| 
     |                  | CLK ^      |       | 0.080 |       |   0.033 |  -80.902 | 
     | CLK__L1_I0       | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -80.741 | 
     | CLK__L2_I1       | A v -> Y ^ | INVX8 | 0.553 | 0.687 |   0.882 |  -80.053 | 
     | CLK__L3_I2       | A ^ -> Y v | INVX8 | 0.618 | 0.533 |   1.415 |  -79.520 | 
     | CLK__L4_I9       | A v -> Y ^ | INVX8 | 0.590 | 0.531 |   1.946 |  -78.988 | 
     | U_4/\cnt8_reg[0] | CLK ^      | DFFSR | 0.606 | 0.047 |   1.993 |  -78.942 | 
     +----------------------------------------------------------------------------+ 
Path 16: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[2] /CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[2] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.214
- Recovery                     -0.072
+ Phase Shift                  84.000
= Required Time                86.286
- Arrival Time                  5.348
= Slack Time                   80.938
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.184 |       |   1.120 |   82.058 | 
     | FE_PHC1485_RST                        | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   82.757 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   83.567 | 
     | U_1/U1                                | A v -> Y ^ | INVX8 | 0.801 | 0.707 |   3.336 |   84.274 | 
     | U_1/FE_OFC1435_n3                     | A ^ -> Y ^ | BUFX4 | 0.578 | 0.712 |   4.049 |   84.986 | 
     | U_1/FE_OFC1136_n3                     | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.598 |   85.536 | 
     | U_1/FE_OFC1138_n3                     | A v -> Y ^ | INVX8 | 0.701 | 0.594 |   5.193 |   86.131 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[2] | R ^        | DFFSR | 0.801 | 0.155 |   5.348 |   86.286 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.080 |       |   0.033 |  -80.905 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -80.744 | 
     | CLK__L2_I2                            | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |  -79.909 | 
     | CLK__L3_I5                            | A ^ -> Y v | INVX8 | 0.572 | 0.493 |   1.522 |  -79.416 | 
     | CLK__L4_I21                           | A v -> Y ^ | INVX8 | 0.480 | 0.449 |   1.971 |  -78.967 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[2] | CLK ^      | DFFSR | 0.735 | 0.243 |   2.214 |  -78.724 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 17: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] 
/CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                           (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.187
- Recovery                     -0.075
+ Phase Shift                  84.000
= Required Time                86.261
- Arrival Time                  5.320
= Slack Time                   80.941
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | RST v      |       | 0.184 |       |   1.120 |   82.060 | 
     | FE_PHC1485_RST                             | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   82.760 | 
     | FE_OFC1433_RST                             | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   83.570 | 
     | U_1/U1                                     | A v -> Y ^ | INVX8 | 0.801 | 0.707 |   3.336 |   84.277 | 
     | U_1/FE_OFC1435_n3                          | A ^ -> Y ^ | BUFX4 | 0.578 | 0.712 |   4.049 |   84.989 | 
     | U_1/FE_OFC1136_n3                          | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.598 |   85.539 | 
     | U_1/FE_OFC1138_n3                          | A v -> Y ^ | INVX8 | 0.701 | 0.594 |   5.193 |   86.133 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] | R ^        | DFFSR | 0.795 | 0.128 |   5.320 |   86.261 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | CLK ^      |       | 0.080 |       |   0.033 |  -80.907 | 
     | CLK__L1_I0                                 | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -80.746 | 
     | CLK__L2_I2                                 | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |  -79.912 | 
     | CLK__L3_I5                                 | A ^ -> Y v | INVX8 | 0.572 | 0.493 |   1.522 |  -79.419 | 
     | CLK__L4_I21                                | A v -> Y ^ | INVX8 | 0.480 | 0.449 |   1.971 |  -78.970 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] | CLK ^      | DFFSR | 0.735 | 0.216 |   2.187 |  -78.754 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 18: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/\raddr_reg[1] /CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/\raddr_reg[1] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                   (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.189
- Recovery                     -0.075
+ Phase Shift                  84.000
= Required Time                86.264
- Arrival Time                  5.319
= Slack Time                   80.944
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | RST v      |       | 0.184 |       |   1.120 |   82.064 | 
     | FE_PHC1485_RST                     | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   82.763 | 
     | FE_OFC1433_RST                     | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   83.573 | 
     | U_1/U1                             | A v -> Y ^ | INVX8 | 0.801 | 0.707 |   3.336 |   84.280 | 
     | U_1/FE_OFC1435_n3                  | A ^ -> Y ^ | BUFX4 | 0.578 | 0.712 |   4.049 |   84.993 | 
     | U_1/FE_OFC1136_n3                  | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.598 |   85.543 | 
     | U_1/FE_OFC1138_n3                  | A v -> Y ^ | INVX8 | 0.701 | 0.594 |   5.193 |   86.137 | 
     | U_1/U_5/MAPPING/URFC/\raddr_reg[1] | R ^        | DFFSR | 0.795 | 0.127 |   5.319 |   86.264 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | CLK ^      |       | 0.080 |       |   0.033 |  -80.911 | 
     | CLK__L1_I0                         | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -80.750 | 
     | CLK__L2_I2                         | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |  -79.915 | 
     | CLK__L3_I5                         | A ^ -> Y v | INVX8 | 0.572 | 0.493 |   1.522 |  -79.422 | 
     | CLK__L4_I21                        | A v -> Y ^ | INVX8 | 0.480 | 0.449 |   1.971 |  -78.973 | 
     | U_1/U_5/MAPPING/URFC/\raddr_reg[1] | CLK ^      | DFFSR | 0.735 | 0.218 |   2.189 |  -78.755 | 
     +----------------------------------------------------------------------------------------------+ 
Path 19: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] /
CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                         (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.147
- Recovery                     -0.084
+ Phase Shift                  84.000
= Required Time                86.231
- Arrival Time                  5.272
= Slack Time                   80.958
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | RST v      |       | 0.184 |       |   1.120 |   82.078 | 
     | FE_PHC1485_RST                           | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   82.777 | 
     | FE_OFC1433_RST                           | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   83.587 | 
     | U_1/U1                                   | A v -> Y ^ | INVX8 | 0.801 | 0.707 |   3.336 |   84.295 | 
     | U_1/FE_OFC1435_n3                        | A ^ -> Y ^ | BUFX4 | 0.578 | 0.712 |   4.049 |   85.007 | 
     | U_1/FE_OFC1136_n3                        | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.599 |   85.557 | 
     | U_1/FE_OFC1138_n3                        | A v -> Y ^ | INVX8 | 0.701 | 0.594 |   5.193 |   86.151 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] | R ^        | DFFSR | 0.775 | 0.080 |   5.272 |   86.231 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | CLK ^      |       | 0.080 |       |   0.033 |  -80.925 | 
     | CLK__L1_I0                               | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -80.764 | 
     | CLK__L2_I2                               | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |  -79.930 | 
     | CLK__L3_I5                               | A ^ -> Y v | INVX8 | 0.572 | 0.493 |   1.522 |  -79.436 | 
     | CLK__L4_I21                              | A v -> Y ^ | INVX8 | 0.480 | 0.449 |   1.971 |  -78.988 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] | CLK ^      | DFFSR | 0.725 | 0.176 |   2.147 |  -78.811 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 20: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[1] /CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[1] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.197
- Recovery                     -0.075
+ Phase Shift                  84.000
= Required Time                86.271
- Arrival Time                  5.312
= Slack Time                   80.959
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.184 |       |   1.120 |   82.079 | 
     | FE_PHC1485_RST                        | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   82.778 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   83.588 | 
     | U_1/U1                                | A v -> Y ^ | INVX8 | 0.801 | 0.707 |   3.336 |   84.296 | 
     | U_1/FE_OFC1435_n3                     | A ^ -> Y ^ | BUFX4 | 0.578 | 0.712 |   4.049 |   85.008 | 
     | U_1/FE_OFC1136_n3                     | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.599 |   85.558 | 
     | U_1/FE_OFC1138_n3                     | A v -> Y ^ | INVX8 | 0.701 | 0.594 |   5.193 |   86.152 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[1] | R ^        | DFFSR | 0.794 | 0.120 |   5.312 |   86.271 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.080 |       |   0.033 |  -80.926 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -80.765 | 
     | CLK__L2_I2                            | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |  -79.930 | 
     | CLK__L3_I5                            | A ^ -> Y v | INVX8 | 0.572 | 0.493 |   1.522 |  -79.437 | 
     | CLK__L4_I21                           | A v -> Y ^ | INVX8 | 0.480 | 0.449 |   1.971 |  -78.988 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[1] | CLK ^      | DFFSR | 0.736 | 0.226 |   2.197 |  -78.762 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 21: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] /
CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                         (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.204
- Recovery                     -0.075
+ Phase Shift                  84.000
= Required Time                86.278
- Arrival Time                  5.315
= Slack Time                   80.963
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | RST v      |       | 0.184 |       |   1.120 |   82.083 | 
     | FE_PHC1485_RST                           | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   82.782 | 
     | FE_OFC1433_RST                           | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   83.592 | 
     | U_1/U1                                   | A v -> Y ^ | INVX8 | 0.801 | 0.707 |   3.336 |   84.299 | 
     | U_1/FE_OFC1435_n3                        | A ^ -> Y ^ | BUFX4 | 0.578 | 0.712 |   4.049 |   85.012 | 
     | U_1/FE_OFC1136_n3                        | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.599 |   85.562 | 
     | U_1/FE_OFC1138_n3                        | A v -> Y ^ | INVX8 | 0.701 | 0.594 |   5.193 |   86.156 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] | R ^        | DFFSR | 0.794 | 0.122 |   5.315 |   86.278 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | CLK ^      |       | 0.080 |       |   0.033 |  -80.930 | 
     | CLK__L1_I0                               | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -80.769 | 
     | CLK__L2_I2                               | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |  -79.934 | 
     | CLK__L3_I5                               | A ^ -> Y v | INVX8 | 0.572 | 0.493 |   1.522 |  -79.441 | 
     | CLK__L4_I21                              | A v -> Y ^ | INVX8 | 0.480 | 0.449 |   1.971 |  -78.992 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] | CLK ^      | DFFSR | 0.736 | 0.233 |   2.204 |  -78.759 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[1] /CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[1] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.201
- Recovery                     -0.075
+ Phase Shift                  84.000
= Required Time                86.277
- Arrival Time                  5.310
= Slack Time                   80.967
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.184 |       |   1.120 |   82.087 | 
     | FE_PHC1485_RST                        | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   82.786 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   83.596 | 
     | U_1/U1                                | A v -> Y ^ | INVX8 | 0.801 | 0.707 |   3.336 |   84.303 | 
     | U_1/FE_OFC1435_n3                     | A ^ -> Y ^ | BUFX4 | 0.578 | 0.712 |   4.049 |   85.016 | 
     | U_1/FE_OFC1136_n3                     | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.599 |   85.566 | 
     | U_1/FE_OFC1138_n3                     | A v -> Y ^ | INVX8 | 0.701 | 0.594 |   5.193 |   86.160 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[1] | R ^        | DFFSR | 0.793 | 0.117 |   5.310 |   86.277 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.080 |       |   0.033 |  -80.934 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -80.773 | 
     | CLK__L2_I2                            | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |  -79.938 | 
     | CLK__L3_I5                            | A ^ -> Y v | INVX8 | 0.572 | 0.493 |   1.522 |  -79.445 | 
     | CLK__L4_I21                           | A v -> Y ^ | INVX8 | 0.480 | 0.449 |   1.971 |  -78.996 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[1] | CLK ^      | DFFSR | 0.736 | 0.231 |   2.201 |  -78.766 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U_4/\icnt8_reg[1] /CLK 
Endpoint:   U_4/\icnt8_reg[1] /D (v) checked with  leading edge of 'CLK'
Beginpoint: RST                  (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.188
- Setup                         0.099
+ Phase Shift                  84.000
= Required Time                86.089
- Arrival Time                  5.118
= Slack Time                   80.971
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.103
     = Beginpoint Arrival Time            1.103
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |         |       |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+-------+---------+----------| 
     |                     | RST ^      |         | 0.183 |       |   1.103 |   82.074 | 
     | FE_PHC1485_RST      | A ^ -> Y ^ | BUFX4   | 0.746 | 0.636 |   1.739 |   82.710 | 
     | U_4/U7              | A ^ -> Y v | INVX8   | 0.914 | 0.755 |   2.495 |   83.466 | 
     | U_4/FE_OFC1144_n170 | A v -> Y ^ | INVX1   | 0.510 | 0.556 |   3.051 |   84.022 | 
     | U_4/FE_OFC1146_n170 | A ^ -> Y v | INVX8   | 0.666 | 0.512 |   3.562 |   84.533 | 
     | U_4/U58             | C v -> Y ^ | OAI21X1 | 0.758 | 0.769 |   4.332 |   85.303 | 
     | U_4/U57             | A ^ -> Y v | NOR2X1  | 0.304 | 0.358 |   4.690 |   85.661 | 
     | U_4/U54             | A v -> Y ^ | INVX1   | 0.257 | 0.251 |   4.941 |   85.912 | 
     | U_4/U53             | A ^ -> Y v | MUX2X1  | 0.226 | 0.177 |   5.117 |   86.088 | 
     | U_4/\icnt8_reg[1]   | D v        | DFFSR   | 0.226 | 0.001 |   5.118 |   86.089 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                   |            |       |       |       |  Time   |   Time   | 
     |-------------------+------------+-------+-------+-------+---------+----------| 
     |                   | CLK ^      |       | 0.080 |       |   0.033 |  -80.938 | 
     | CLK__L1_I0        | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -80.777 | 
     | CLK__L2_I2        | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |  -79.942 | 
     | CLK__L3_I4        | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |  -79.447 | 
     | CLK__L4_I19       | A v -> Y ^ | INVX8 | 0.667 | 0.606 |   2.131 |  -78.840 | 
     | U_4/\icnt8_reg[1] | CLK ^      | DFFSR | 0.705 | 0.057 |   2.188 |  -78.783 | 
     +-----------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[0] /CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[0] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.135
- Recovery                     -0.114
+ Phase Shift                  84.000
= Required Time                86.249
- Arrival Time                  5.270
= Slack Time                   80.979
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.184 |       |   1.120 |   82.099 | 
     | FE_PHC1485_RST                        | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   82.798 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   83.608 | 
     | U_1/U1                                | A v -> Y ^ | INVX8 | 0.801 | 0.707 |   3.336 |   84.315 | 
     | U_1/FE_OFC1435_n3                     | A ^ -> Y ^ | BUFX4 | 0.578 | 0.712 |   4.049 |   85.027 | 
     | U_1/FE_OFC1136_n3                     | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.598 |   85.577 | 
     | U_1/FE_OFC1139_n3                     | A v -> Y ^ | INVX4 | 0.678 | 0.636 |   5.234 |   86.213 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[0] | R ^        | DFFSR | 0.695 | 0.036 |   5.270 |   86.249 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.080 |       |   0.033 |  -80.946 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -80.785 | 
     | CLK__L2_I2                            | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |  -79.950 | 
     | CLK__L3_I5                            | A ^ -> Y v | INVX8 | 0.572 | 0.493 |   1.522 |  -79.457 | 
     | CLK__L4_I21                           | A v -> Y ^ | INVX8 | 0.480 | 0.449 |   1.971 |  -79.008 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[0] | CLK ^      | DFFSR | 0.719 | 0.164 |   2.135 |  -78.844 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[0] /CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[0] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.130
- Recovery                     -0.115
+ Phase Shift                  84.000
= Required Time                86.245
- Arrival Time                  5.258
= Slack Time                   80.987
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.184 |       |   1.120 |   82.107 | 
     | FE_PHC1485_RST                        | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   82.806 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   83.616 | 
     | U_1/U1                                | A v -> Y ^ | INVX8 | 0.801 | 0.707 |   3.336 |   84.324 | 
     | U_1/FE_OFC1435_n3                     | A ^ -> Y ^ | BUFX4 | 0.578 | 0.712 |   4.049 |   85.036 | 
     | U_1/FE_OFC1136_n3                     | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.599 |   85.586 | 
     | U_1/FE_OFC1139_n3                     | A v -> Y ^ | INVX4 | 0.678 | 0.636 |   5.235 |   86.222 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[0] | R ^        | DFFSR | 0.692 | 0.024 |   5.258 |   86.245 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.080 |       |   0.033 |  -80.954 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -80.793 | 
     | CLK__L2_I2                            | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |  -79.958 | 
     | CLK__L3_I5                            | A ^ -> Y v | INVX8 | 0.572 | 0.493 |   1.522 |  -79.465 | 
     | CLK__L4_I21                           | A v -> Y ^ | INVX8 | 0.480 | 0.449 |   1.971 |  -79.016 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[0] | CLK ^      | DFFSR | 0.717 | 0.160 |   2.130 |  -78.857 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/\raddr_reg[0] /CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/\raddr_reg[0] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                   (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.164
- Recovery                     -0.113
+ Phase Shift                  84.000
= Required Time                86.277
- Arrival Time                  5.276
= Slack Time                   81.000
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | RST v      |       | 0.184 |       |   1.120 |   82.120 | 
     | FE_PHC1485_RST                     | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   82.819 | 
     | FE_OFC1433_RST                     | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   83.629 | 
     | U_1/U1                             | A v -> Y ^ | INVX8 | 0.801 | 0.707 |   3.336 |   84.336 | 
     | U_1/FE_OFC1435_n3                  | A ^ -> Y ^ | BUFX4 | 0.578 | 0.712 |   4.049 |   85.049 | 
     | U_1/FE_OFC1136_n3                  | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.598 |   85.599 | 
     | U_1/FE_OFC1139_n3                  | A v -> Y ^ | INVX4 | 0.678 | 0.636 |   5.234 |   86.235 | 
     | U_1/U_5/MAPPING/URFC/\raddr_reg[0] | R ^        | DFFSR | 0.696 | 0.042 |   5.276 |   86.277 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | CLK ^      |       | 0.080 |       |   0.033 |  -80.967 | 
     | CLK__L1_I0                         | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -80.806 | 
     | CLK__L2_I2                         | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |  -79.971 | 
     | CLK__L3_I5                         | A ^ -> Y v | INVX8 | 0.572 | 0.493 |   1.522 |  -79.478 | 
     | CLK__L4_I21                        | A v -> Y ^ | INVX8 | 0.480 | 0.449 |   1.971 |  -79.029 | 
     | U_1/U_5/MAPPING/URFC/\raddr_reg[0] | CLK ^      | DFFSR | 0.730 | 0.193 |   2.164 |  -78.836 | 
     +----------------------------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/\raddr_reg[2] /CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/\raddr_reg[2] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                   (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.169
- Recovery                     -0.088
+ Phase Shift                  84.000
= Required Time                86.257
- Arrival Time                  5.249
= Slack Time                   81.008
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | RST v      |       | 0.184 |       |   1.120 |   82.128 | 
     | FE_PHC1485_RST                     | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   82.827 | 
     | FE_OFC1433_RST                     | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   83.637 | 
     | U_1/U1                             | A v -> Y ^ | INVX8 | 0.801 | 0.707 |   3.336 |   84.344 | 
     | U_1/FE_OFC1435_n3                  | A ^ -> Y ^ | BUFX4 | 0.578 | 0.712 |   4.049 |   85.056 | 
     | U_1/FE_OFC1136_n3                  | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.599 |   85.606 | 
     | U_1/FE_OFC1138_n3                  | A v -> Y ^ | INVX8 | 0.701 | 0.594 |   5.193 |   86.201 | 
     | U_1/U_5/MAPPING/URFC/\raddr_reg[2] | R ^        | DFFSR | 0.761 | 0.056 |   5.249 |   86.257 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | CLK ^      |       | 0.080 |       |   0.033 |  -80.975 | 
     | CLK__L1_I0                         | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -80.813 | 
     | CLK__L2_I2                         | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |  -79.979 | 
     | CLK__L3_I5                         | A ^ -> Y v | INVX8 | 0.572 | 0.493 |   1.522 |  -79.486 | 
     | CLK__L4_I21                        | A v -> Y ^ | INVX8 | 0.480 | 0.449 |   1.971 |  -79.037 | 
     | U_1/U_5/MAPPING/URFC/\raddr_reg[2] | CLK ^      | DFFSR | 0.732 | 0.198 |   2.169 |  -78.839 | 
     +----------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U_4/\state_reg[1] /CLK 
Endpoint:   U_4/\state_reg[1] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RST                  (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.184
- Setup                         0.204
+ Phase Shift                  84.000
= Required Time                85.980
- Arrival Time                  4.891
= Slack Time                   81.089
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.103
     = Beginpoint Arrival Time            1.103
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |         |       |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+-------+---------+----------| 
     |                     | RST ^      |         | 0.183 |       |   1.103 |   82.192 | 
     | FE_PHC1485_RST      | A ^ -> Y ^ | BUFX4   | 0.746 | 0.636 |   1.740 |   82.828 | 
     | U_4/U7              | A ^ -> Y v | INVX8   | 0.914 | 0.755 |   2.495 |   83.584 | 
     | U_4/FE_OFC1144_n170 | A v -> Y ^ | INVX1   | 0.510 | 0.556 |   3.051 |   84.140 | 
     | U_4/FE_OFC1146_n170 | A ^ -> Y v | INVX8   | 0.666 | 0.512 |   3.562 |   84.651 | 
     | U_4/U171            | A v -> Y ^ | NAND2X1 | 0.441 | 0.543 |   4.105 |   85.194 | 
     | U_4/U19             | C ^ -> Y v | OAI21X1 | 0.273 | 0.093 |   4.198 |   85.286 | 
     | U_4/U18             | A v -> Y ^ | INVX1   | 0.368 | 0.327 |   4.525 |   85.613 | 
     | U_4/U17             | S ^ -> Y ^ | MUX2X1  | 0.367 | 0.365 |   4.890 |   85.978 | 
     | U_4/\state_reg[1]   | D ^        | DFFSR   | 0.367 | 0.002 |   4.891 |   85.980 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                   |            |       |       |       |  Time   |   Time   | 
     |-------------------+------------+-------+-------+-------+---------+----------| 
     |                   | CLK ^      |       | 0.080 |       |   0.033 |  -81.056 | 
     | CLK__L1_I0        | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -80.895 | 
     | CLK__L2_I2        | A v -> Y ^ | INVX8 | 0.487 | 0.834 |   1.029 |  -80.060 | 
     | CLK__L3_I4        | A ^ -> Y v | INVX8 | 0.584 | 0.495 |   1.524 |  -79.565 | 
     | CLK__L4_I19       | A v -> Y ^ | INVX8 | 0.667 | 0.606 |   2.131 |  -78.958 | 
     | U_4/\state_reg[1] | CLK ^      | DFFSR | 0.705 | 0.054 |   2.184 |  -78.905 | 
     +-----------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U_4/\icnt8_reg[0] /CLK 
Endpoint:   U_4/\icnt8_reg[0] /D (v) checked with  leading edge of 'CLK'
Beginpoint: RST                  (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.010
- Setup                         0.132
+ Phase Shift                  84.000
= Required Time                85.878
- Arrival Time                  4.690
= Slack Time                   81.187
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.103
     = Beginpoint Arrival Time            1.103
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |         |       |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+-------+---------+----------| 
     |                     | RST ^      |         | 0.183 |       |   1.103 |   82.290 | 
     | FE_PHC1485_RST      | A ^ -> Y ^ | BUFX4   | 0.746 | 0.636 |   1.739 |   82.927 | 
     | U_4/U7              | A ^ -> Y v | INVX8   | 0.914 | 0.755 |   2.495 |   83.682 | 
     | U_4/FE_OFC1144_n170 | A v -> Y ^ | INVX1   | 0.510 | 0.556 |   3.051 |   84.238 | 
     | U_4/FE_OFC1146_n170 | A ^ -> Y v | INVX8   | 0.666 | 0.512 |   3.562 |   84.750 | 
     | U_4/U58             | C v -> Y ^ | OAI21X1 | 0.758 | 0.769 |   4.332 |   85.519 | 
     | U_4/U57             | A ^ -> Y v | NOR2X1  | 0.304 | 0.358 |   4.690 |   85.877 | 
     | U_4/\icnt8_reg[0]   | D v        | DFFSR   | 0.304 | 0.001 |   4.690 |   85.878 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                   |            |       |       |       |  Time   |   Time   | 
     |-------------------+------------+-------+-------+-------+---------+----------| 
     |                   | CLK ^      |       | 0.080 |       |   0.033 |  -81.154 | 
     | CLK__L1_I0        | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -80.993 | 
     | CLK__L2_I1        | A v -> Y ^ | INVX8 | 0.553 | 0.687 |   0.882 |  -80.305 | 
     | CLK__L3_I2        | A ^ -> Y v | INVX8 | 0.618 | 0.533 |   1.415 |  -79.772 | 
     | CLK__L4_I9        | A v -> Y ^ | INVX8 | 0.590 | 0.531 |   1.946 |  -79.241 | 
     | U_4/\icnt8_reg[0] | CLK ^      | DFFSR | 0.617 | 0.064 |   2.010 |  -79.177 | 
     +-----------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U_0/U_1/cD_ENABLE_reg/CLK 
Endpoint:   U_0/U_1/cD_ENABLE_reg/D (v) checked with  leading edge of 'CLK'
Beginpoint: RST                     (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.014
- Setup                         0.887
+ Phase Shift                  84.000
= Required Time                85.127
- Arrival Time                  3.828
= Slack Time                   81.299
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |          |       |       |  Time   |   Time   | 
     |-----------------------+------------+----------+-------+-------+---------+----------| 
     |                       | RST v      |          | 0.184 |       |   1.120 |   82.418 | 
     | FE_PHC1485_RST        | A v -> Y v | BUFX4    | 0.749 | 0.699 |   1.819 |   83.118 | 
     | FE_OFC1433_RST        | A v -> Y v | BUFX4    | 0.705 | 0.810 |   2.629 |   83.928 | 
     | U_0/U1                | A v -> Y ^ | INVX4    | 0.913 | 0.756 |   3.385 |   84.684 | 
     | U_0/U_1/U338          | S ^ -> Y v | MUX2X1   | 0.246 | 0.443 |   3.828 |   85.127 | 
     | U_0/U_1/cD_ENABLE_reg | D v        | DFFPOSX1 | 0.246 | 0.001 |   3.828 |   85.127 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |          |       |       |  Time   |   Time   | 
     |-----------------------+------------+----------+-------+-------+---------+----------| 
     |                       | CLK ^      |          | 0.080 |       |   0.033 |  -81.265 | 
     | CLK__L1_I0            | A ^ -> Y v | INVX8    | 0.302 | 0.161 |   0.194 |  -81.104 | 
     | CLK__L2_I2            | A v -> Y ^ | INVX8    | 0.487 | 0.834 |   1.029 |  -80.270 | 
     | CLK__L3_I5            | A ^ -> Y v | INVX8    | 0.572 | 0.493 |   1.522 |  -79.777 | 
     | CLK__L4_I24           | A v -> Y ^ | INVX8    | 0.487 | 0.474 |   1.996 |  -79.303 | 
     | U_0/U_1/cD_ENABLE_reg | CLK ^      | DFFPOSX1 | 0.508 | 0.018 |   2.014 |  -79.285 | 
     +------------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/empty_flag_r_reg/CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/empty_flag_r_reg/S (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                     (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.060
- Recovery                     -0.019
+ Phase Shift                  84.000
= Required Time                86.079
- Arrival Time                  4.737
= Slack Time                   81.342
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.184 |       |   1.120 |   82.462 | 
     | FE_PHC1485_RST                        | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   83.161 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   83.971 | 
     | U_0/U1                                | A v -> Y ^ | INVX4 | 0.913 | 0.756 |   3.385 |   84.728 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1         | A ^ -> Y v | INVX4 | 0.680 | 0.567 |   3.953 |   85.295 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1         | A v -> Y ^ | INVX8 | 0.631 | 0.628 |   4.580 |   85.923 | 
     | U_0/U_5/MAPPING/URFC/empty_flag_r_reg | S ^        | DFFSR | 0.713 | 0.156 |   4.737 |   86.079 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.080 |       |   0.033 |  -81.309 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -81.148 | 
     | CLK__L2_I1                            | A v -> Y ^ | INVX8 | 0.553 | 0.687 |   0.882 |  -80.461 | 
     | CLK__L3_I2                            | A ^ -> Y v | INVX8 | 0.618 | 0.533 |   1.415 |  -79.927 | 
     | CLK__L4_I11                           | A v -> Y ^ | INVX8 | 0.546 | 0.576 |   1.991 |  -79.351 | 
     | U_0/U_5/MAPPING/URFC/empty_flag_r_reg | CLK ^      | DFFSR | 0.578 | 0.069 |   2.060 |  -79.283 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/\raddr_reg[1] /CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/\raddr_reg[1] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                   (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.998
- Recovery                     -0.122
+ Phase Shift                  84.000
= Required Time                86.120
- Arrival Time                  4.752
= Slack Time                   81.368
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | RST v      |       | 0.184 |       |   1.120 |   82.488 | 
     | FE_PHC1485_RST                     | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   83.187 | 
     | FE_OFC1433_RST                     | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   83.997 | 
     | U_0/U1                             | A v -> Y ^ | INVX4 | 0.913 | 0.756 |   3.385 |   84.754 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1      | A ^ -> Y v | INVX4 | 0.680 | 0.567 |   3.953 |   85.321 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1      | A v -> Y ^ | INVX8 | 0.631 | 0.628 |   4.580 |   85.949 | 
     | U_0/U_5/MAPPING/URFC/\raddr_reg[1] | R ^        | DFFSR | 0.709 | 0.172 |   4.752 |   86.120 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | CLK ^      |       | 0.080 |       |   0.033 |  -81.335 | 
     | CLK__L1_I0                         | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -81.174 | 
     | CLK__L2_I1                         | A v -> Y ^ | INVX8 | 0.553 | 0.687 |   0.882 |  -80.486 | 
     | CLK__L3_I3                         | A ^ -> Y v | INVX8 | 0.623 | 0.511 |   1.392 |  -79.976 | 
     | CLK__L4_I13                        | A v -> Y ^ | INVX8 | 0.467 | 0.572 |   1.964 |  -79.404 | 
     | U_0/U_5/MAPPING/URFC/\raddr_reg[1] | CLK ^      | DFFSR | 0.511 | 0.033 |   1.998 |  -79.370 | 
     +----------------------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/\raddr_reg[0] /CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/\raddr_reg[0] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                   (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.998
- Recovery                     -0.122
+ Phase Shift                  84.000
= Required Time                86.120
- Arrival Time                  4.752
= Slack Time                   81.368
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | RST v      |       | 0.184 |       |   1.120 |   82.488 | 
     | FE_PHC1485_RST                     | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   83.188 | 
     | FE_OFC1433_RST                     | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   83.998 | 
     | U_0/U1                             | A v -> Y ^ | INVX4 | 0.913 | 0.756 |   3.385 |   84.754 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1      | A ^ -> Y v | INVX4 | 0.680 | 0.567 |   3.953 |   85.321 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1      | A v -> Y ^ | INVX8 | 0.631 | 0.628 |   4.580 |   85.949 | 
     | U_0/U_5/MAPPING/URFC/\raddr_reg[0] | R ^        | DFFSR | 0.709 | 0.171 |   4.752 |   86.120 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | CLK ^      |       | 0.080 |       |   0.033 |  -81.335 | 
     | CLK__L1_I0                         | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -81.174 | 
     | CLK__L2_I1                         | A v -> Y ^ | INVX8 | 0.553 | 0.687 |   0.882 |  -80.487 | 
     | CLK__L3_I3                         | A ^ -> Y v | INVX8 | 0.623 | 0.511 |   1.392 |  -79.976 | 
     | CLK__L4_I13                        | A v -> Y ^ | INVX8 | 0.467 | 0.572 |   1.964 |  -79.404 | 
     | U_0/U_5/MAPPING/URFC/\raddr_reg[0] | CLK ^      | DFFSR | 0.511 | 0.034 |   1.998 |  -79.371 | 
     +----------------------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] /
CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                         (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.999
- Recovery                     -0.122
+ Phase Shift                  84.000
= Required Time                86.121
- Arrival Time                  4.751
= Slack Time                   81.369
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | RST v      |       | 0.184 |       |   1.120 |   82.489 | 
     | FE_PHC1485_RST                           | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   83.189 | 
     | FE_OFC1433_RST                           | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   83.999 | 
     | U_0/U1                                   | A v -> Y ^ | INVX4 | 0.913 | 0.756 |   3.385 |   84.755 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1            | A ^ -> Y v | INVX4 | 0.680 | 0.567 |   3.953 |   85.322 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1            | A v -> Y ^ | INVX8 | 0.631 | 0.628 |   4.580 |   85.950 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] | R ^        | DFFSR | 0.709 | 0.171 |   4.751 |   86.121 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | CLK ^      |       | 0.080 |       |   0.033 |  -81.336 | 
     | CLK__L1_I0                               | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -81.175 | 
     | CLK__L2_I1                               | A v -> Y ^ | INVX8 | 0.553 | 0.687 |   0.882 |  -80.488 | 
     | CLK__L3_I3                               | A ^ -> Y v | INVX8 | 0.623 | 0.511 |   1.392 |  -79.977 | 
     | CLK__L4_I13                              | A v -> Y ^ | INVX8 | 0.467 | 0.572 |   1.964 |  -79.405 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] | CLK ^      | DFFSR | 0.511 | 0.034 |   1.998 |  -79.371 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] /
CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                         (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.998
- Recovery                     -0.122
+ Phase Shift                  84.000
= Required Time                86.121
- Arrival Time                  4.750
= Slack Time                   81.371
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | RST v      |       | 0.184 |       |   1.120 |   82.490 | 
     | FE_PHC1485_RST                           | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   83.190 | 
     | FE_OFC1433_RST                           | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   84.000 | 
     | U_0/U1                                   | A v -> Y ^ | INVX4 | 0.913 | 0.756 |   3.385 |   84.756 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1            | A ^ -> Y v | INVX4 | 0.680 | 0.567 |   3.953 |   85.323 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1            | A v -> Y ^ | INVX8 | 0.631 | 0.628 |   4.580 |   85.951 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] | R ^        | DFFSR | 0.709 | 0.170 |   4.750 |   86.121 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | CLK ^      |       | 0.080 |       |   0.033 |  -81.337 | 
     | CLK__L1_I0                               | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -81.176 | 
     | CLK__L2_I1                               | A v -> Y ^ | INVX8 | 0.553 | 0.687 |   0.882 |  -80.489 | 
     | CLK__L3_I3                               | A ^ -> Y v | INVX8 | 0.623 | 0.511 |   1.393 |  -79.978 | 
     | CLK__L4_I13                              | A v -> Y ^ | INVX8 | 0.467 | 0.572 |   1.964 |  -79.406 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] | CLK ^      | DFFSR | 0.511 | 0.034 |   1.998 |  -79.372 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin U_0/U_5/MAPPING/UWFC/\wrptr_r2_reg[0] /CLK 
Endpoint:   U_0/U_5/MAPPING/UWFC/\wrptr_r2_reg[0] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.999
- Recovery                     -0.122
+ Phase Shift                  84.000
= Required Time                86.121
- Arrival Time                  4.748
= Slack Time                   81.373
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.184 |       |   1.120 |   82.493 | 
     | FE_PHC1485_RST                        | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   83.192 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   84.002 | 
     | U_0/U1                                | A v -> Y ^ | INVX4 | 0.913 | 0.756 |   3.385 |   84.758 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1         | A ^ -> Y v | INVX4 | 0.680 | 0.567 |   3.953 |   85.326 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1         | A v -> Y ^ | INVX8 | 0.631 | 0.628 |   4.580 |   85.953 | 
     | U_0/U_5/MAPPING/UWFC/\wrptr_r2_reg[0] | R ^        | DFFSR | 0.710 | 0.168 |   4.748 |   86.121 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.080 |       |   0.033 |  -81.340 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -81.179 | 
     | CLK__L2_I1                            | A v -> Y ^ | INVX8 | 0.553 | 0.687 |   0.882 |  -80.491 | 
     | CLK__L3_I3                            | A ^ -> Y v | INVX8 | 0.623 | 0.511 |   1.392 |  -79.980 | 
     | CLK__L4_I13                           | A v -> Y ^ | INVX8 | 0.467 | 0.572 |   1.964 |  -79.408 | 
     | U_0/U_5/MAPPING/UWFC/\wrptr_r2_reg[0] | CLK ^      | DFFSR | 0.511 | 0.034 |   1.999 |  -79.374 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin U_0/U_5/MAPPING/UWFC/\wrptr_r1_reg[0] /CLK 
Endpoint:   U_0/U_5/MAPPING/UWFC/\wrptr_r1_reg[0] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.999
- Recovery                     -0.122
+ Phase Shift                  84.000
= Required Time                86.121
- Arrival Time                  4.748
= Slack Time                   81.373
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.184 |       |   1.120 |   82.493 | 
     | FE_PHC1485_RST                        | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   83.192 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   84.002 | 
     | U_0/U1                                | A v -> Y ^ | INVX4 | 0.913 | 0.756 |   3.385 |   84.759 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1         | A ^ -> Y v | INVX4 | 0.680 | 0.567 |   3.953 |   85.326 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1         | A v -> Y ^ | INVX8 | 0.631 | 0.628 |   4.580 |   85.954 | 
     | U_0/U_5/MAPPING/UWFC/\wrptr_r1_reg[0] | R ^        | DFFSR | 0.710 | 0.167 |   4.748 |   86.121 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.080 |       |   0.033 |  -81.340 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -81.179 | 
     | CLK__L2_I1                            | A v -> Y ^ | INVX8 | 0.553 | 0.687 |   0.882 |  -80.492 | 
     | CLK__L3_I3                            | A ^ -> Y v | INVX8 | 0.623 | 0.511 |   1.392 |  -79.981 | 
     | CLK__L4_I13                           | A v -> Y ^ | INVX8 | 0.467 | 0.572 |   1.964 |  -79.409 | 
     | U_0/U_5/MAPPING/UWFC/\wrptr_r1_reg[0] | CLK ^      | DFFSR | 0.511 | 0.034 |   1.999 |  -79.375 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U_0/U_5/MAPPING/URFC/\raddr_reg[2] /CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/\raddr_reg[2] /D (^) checked with  leading 
edge of 'CLK'
Beginpoint: RENABLE                               (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.016
- Setup                         0.217
+ Phase Shift                  84.000
= Required Time                85.799
- Arrival Time                  4.416
= Slack Time                   81.382
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                         | RENABLE v  |         | 0.120 |       |  -0.000 |   81.382 | 
     | U_0/U_5/MAPPING/URFC/FE_PHC1475_RENABLE | A v -> Y v | CLKBUF3 | 0.065 | 0.499 |   0.499 |   81.881 | 
     | U_0/U_5/MAPPING/URFC/FE_PHC1483_RENABLE | A v -> Y v | CLKBUF3 | 0.085 | 0.501 |   1.000 |   82.382 | 
     | U_0/U_5/MAPPING/URFC/FE_PHC1478_RENABLE | A v -> Y v | CLKBUF3 | 0.034 | 0.465 |   1.465 |   82.848 | 
     | U_0/U_5/MAPPING/URFC/U16                | A v -> Y ^ | INVX1   | 0.141 | 0.120 |   1.585 |   82.967 | 
     | U_0/U_5/MAPPING/URFC/U15                | B ^ -> Y v | NOR2X1  | 0.455 | 0.375 |   1.960 |   83.343 | 
     | U_0/U_5/MAPPING/URFC/RPU1/U18           | C v -> Y ^ | NAND3X1 | 0.243 | 0.240 |   2.201 |   83.583 | 
     | U_0/U_5/MAPPING/URFC/RPU1/U17           | A ^ -> Y v | INVX1   | 0.281 | 0.274 |   2.475 |   83.857 | 
     | U_0/U_5/MAPPING/URFC/RPU1/U13           | B v -> Y ^ | NAND2X1 | 0.264 | 0.249 |   2.724 |   84.106 | 
     | U_0/U_5/MAPPING/URFC/RPU1/U12           | A ^ -> Y ^ | XNOR2X1 | 0.836 | 0.637 |   3.361 |   84.743 | 
     | U_0/U_5/MAPPING/URFC/RPU1/U11           | A ^ -> Y v | XOR2X1  | 0.328 | 0.444 |   3.804 |   85.187 | 
     | U_0/U_5/MAPPING/URFC/U20                | B v -> Y ^ | XOR2X1  | 0.737 | 0.606 |   4.410 |   85.793 | 
     | U_0/U_5/MAPPING/URFC/\raddr_reg[2]      | D ^        | DFFSR   | 0.737 | 0.006 |   4.416 |   85.799 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | CLK ^      |       | 0.080 |       |   0.033 |  -81.349 | 
     | CLK__L1_I0                         | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -81.188 | 
     | CLK__L2_I1                         | A v -> Y ^ | INVX8 | 0.553 | 0.687 |   0.882 |  -80.501 | 
     | CLK__L3_I3                         | A ^ -> Y v | INVX8 | 0.623 | 0.511 |   1.393 |  -79.990 | 
     | CLK__L4_I12                        | A v -> Y ^ | INVX8 | 0.500 | 0.584 |   1.977 |  -79.406 | 
     | U_0/U_5/MAPPING/URFC/\raddr_reg[2] | CLK ^      | DFFSR | 0.524 | 0.039 |   2.016 |  -79.367 | 
     +----------------------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin U_0/U_5/MAPPING/UWFC/WPU1/\gray_r_reg[3] /
CLK 
Endpoint:   U_0/U_5/MAPPING/UWFC/WPU1/\gray_r_reg[3] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                         (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.852
- Recovery                     -0.150
+ Phase Shift                  84.000
= Required Time                86.003
- Arrival Time                  4.618
= Slack Time                   81.385
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | RST v      |       | 0.184 |       |   1.120 |   82.505 | 
     | FE_PHC1485_RST                           | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   83.204 | 
     | FE_OFC1433_RST                           | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   84.014 | 
     | U_0/U1                                   | A v -> Y ^ | INVX4 | 0.913 | 0.756 |   3.385 |   84.771 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1            | A ^ -> Y v | INVX4 | 0.680 | 0.567 |   3.953 |   85.338 | 
     | U_0/U_5/MAPPING/FE_OFC1132_n1            | A v -> Y ^ | INVX8 | 0.570 | 0.632 |   4.585 |   85.970 | 
     | U_0/U_5/MAPPING/UWFC/WPU1/\gray_r_reg[3] | R ^        | DFFSR | 0.587 | 0.033 |   4.618 |   86.003 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | CLK ^      |       | 0.080 |       |   0.033 |  -81.352 | 
     | CLK__L1_I0                               | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -81.191 | 
     | CLK__L2_I1                               | A v -> Y ^ | INVX8 | 0.553 | 0.687 |   0.882 |  -80.503 | 
     | CLK__L3_I0                               | A ^ -> Y v | INVX8 | 0.479 | 0.406 |   1.287 |  -80.098 | 
     | CLK__L4_I3                               | A v -> Y ^ | INVX8 | 0.553 | 0.495 |   1.783 |  -79.603 | 
     | U_0/U_5/MAPPING/UWFC/WPU1/\gray_r_reg[3] | CLK ^      | DFFSR | 0.582 | 0.070 |   1.852 |  -79.533 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/\rwptr_r1_reg[0] /CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/\rwptr_r1_reg[0] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.060
- Recovery                     -0.117
+ Phase Shift                  84.000
= Required Time                86.178
- Arrival Time                  4.744
= Slack Time                   81.434
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.184 |       |   1.120 |   82.553 | 
     | FE_PHC1485_RST                        | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   83.253 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   84.063 | 
     | U_0/U1                                | A v -> Y ^ | INVX4 | 0.913 | 0.756 |   3.385 |   84.819 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1         | A ^ -> Y v | INVX4 | 0.680 | 0.567 |   3.953 |   85.386 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1         | A v -> Y ^ | INVX8 | 0.631 | 0.628 |   4.580 |   86.014 | 
     | U_0/U_5/MAPPING/URFC/\rwptr_r1_reg[0] | R ^        | DFFSR | 0.711 | 0.164 |   4.744 |   86.178 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.080 |       |   0.033 |  -81.400 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -81.239 | 
     | CLK__L2_I1                            | A v -> Y ^ | INVX8 | 0.553 | 0.687 |   0.882 |  -80.552 | 
     | CLK__L3_I2                            | A ^ -> Y v | INVX8 | 0.618 | 0.533 |   1.415 |  -80.019 | 
     | CLK__L4_I11                           | A v -> Y ^ | INVX8 | 0.546 | 0.576 |   1.991 |  -79.443 | 
     | U_0/U_5/MAPPING/URFC/\rwptr_r1_reg[0] | CLK ^      | DFFSR | 0.578 | 0.069 |   2.061 |  -79.373 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/\rwptr_r2_reg[0] /CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/\rwptr_r2_reg[0] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.060
- Recovery                     -0.117
+ Phase Shift                  84.000
= Required Time                86.178
- Arrival Time                  4.741
= Slack Time                   81.437
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.184 |       |   1.120 |   82.556 | 
     | FE_PHC1485_RST                        | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   83.256 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   84.066 | 
     | U_0/U1                                | A v -> Y ^ | INVX4 | 0.913 | 0.756 |   3.385 |   84.822 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1         | A ^ -> Y v | INVX4 | 0.680 | 0.567 |   3.953 |   85.389 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1         | A v -> Y ^ | INVX8 | 0.631 | 0.628 |   4.580 |   86.017 | 
     | U_0/U_5/MAPPING/URFC/\rwptr_r2_reg[0] | R ^        | DFFSR | 0.712 | 0.161 |   4.741 |   86.178 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.080 |       |   0.033 |  -81.403 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -81.242 | 
     | CLK__L2_I1                            | A v -> Y ^ | INVX8 | 0.553 | 0.687 |   0.882 |  -80.555 | 
     | CLK__L3_I2                            | A ^ -> Y v | INVX8 | 0.618 | 0.533 |   1.415 |  -80.021 | 
     | CLK__L4_I11                           | A v -> Y ^ | INVX8 | 0.546 | 0.576 |   1.991 |  -79.446 | 
     | U_0/U_5/MAPPING/URFC/\rwptr_r2_reg[0] | CLK ^      | DFFSR | 0.578 | 0.069 |   2.060 |  -79.376 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] 
/CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                           (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.058
- Recovery                     -0.116
+ Phase Shift                  84.000
= Required Time                86.174
- Arrival Time                  4.730
= Slack Time                   81.445
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | RST v      |       | 0.184 |       |   1.120 |   82.564 | 
     | FE_PHC1485_RST                             | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   83.264 | 
     | FE_OFC1433_RST                             | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   84.074 | 
     | U_0/U1                                     | A v -> Y ^ | INVX4 | 0.913 | 0.756 |   3.385 |   84.830 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1              | A ^ -> Y v | INVX4 | 0.680 | 0.567 |   3.953 |   85.397 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1              | A v -> Y ^ | INVX8 | 0.631 | 0.628 |   4.580 |   86.025 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] | R ^        | DFFSR | 0.715 | 0.149 |   4.730 |   86.174 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | CLK ^      |       | 0.080 |       |   0.033 |  -81.411 | 
     | CLK__L1_I0                                 | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -81.250 | 
     | CLK__L2_I1                                 | A v -> Y ^ | INVX8 | 0.553 | 0.687 |   0.882 |  -80.563 | 
     | CLK__L3_I2                                 | A ^ -> Y v | INVX8 | 0.618 | 0.533 |   1.415 |  -80.030 | 
     | CLK__L4_I11                                | A v -> Y ^ | INVX8 | 0.546 | 0.576 |   1.991 |  -79.454 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] | CLK ^      | DFFSR | 0.578 | 0.067 |   2.058 |  -79.387 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] 
/CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                           (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.059
- Recovery                     -0.116
+ Phase Shift                  84.000
= Required Time                86.175
- Arrival Time                  4.724
= Slack Time                   81.451
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | RST v      |       | 0.184 |       |   1.120 |   82.571 | 
     | FE_PHC1485_RST                             | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   83.270 | 
     | FE_OFC1433_RST                             | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   84.080 | 
     | U_0/U1                                     | A v -> Y ^ | INVX4 | 0.913 | 0.756 |   3.385 |   84.837 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1              | A ^ -> Y v | INVX4 | 0.680 | 0.567 |   3.953 |   85.404 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1              | A v -> Y ^ | INVX8 | 0.631 | 0.628 |   4.580 |   86.032 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] | R ^        | DFFSR | 0.716 | 0.144 |   4.724 |   86.175 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | CLK ^      |       | 0.080 |       |   0.033 |  -81.418 | 
     | CLK__L1_I0                                 | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -81.257 | 
     | CLK__L2_I1                                 | A v -> Y ^ | INVX8 | 0.553 | 0.687 |   0.882 |  -80.570 | 
     | CLK__L3_I2                                 | A ^ -> Y v | INVX8 | 0.618 | 0.533 |   1.415 |  -80.036 | 
     | CLK__L4_I11                                | A v -> Y ^ | INVX8 | 0.546 | 0.576 |   1.991 |  -79.460 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] | CLK ^      | DFFSR | 0.578 | 0.068 |   2.059 |  -79.392 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin U_0/U_5/MAPPING/UWFC/WPU1/\binary_r_reg[0] 
/CLK 
Endpoint:   U_0/U_5/MAPPING/UWFC/WPU1/\binary_r_reg[0] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                           (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.999
- Recovery                     -0.143
+ Phase Shift                  84.000
= Required Time                86.142
- Arrival Time                  4.688
= Slack Time                   81.455
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | RST v      |       | 0.184 |       |   1.120 |   82.575 | 
     | FE_PHC1485_RST                             | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   83.274 | 
     | FE_OFC1433_RST                             | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   84.084 | 
     | U_0/U1                                     | A v -> Y ^ | INVX4 | 0.913 | 0.756 |   3.385 |   84.840 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1              | A ^ -> Y v | INVX4 | 0.680 | 0.567 |   3.953 |   85.408 | 
     | U_0/U_5/MAPPING/FE_OFC1132_n1              | A v -> Y ^ | INVX8 | 0.570 | 0.632 |   4.585 |   86.040 | 
     | U_0/U_5/MAPPING/UWFC/WPU1/\binary_r_reg[0] | R ^        | DFFSR | 0.613 | 0.103 |   4.688 |   86.142 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | CLK ^      |       | 0.080 |       |   0.033 |  -81.421 | 
     | CLK__L1_I0                                 | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -81.260 | 
     | CLK__L2_I1                                 | A v -> Y ^ | INVX8 | 0.553 | 0.687 |   0.882 |  -80.573 | 
     | CLK__L3_I3                                 | A ^ -> Y v | INVX8 | 0.623 | 0.511 |   1.393 |  -80.062 | 
     | CLK__L4_I12                                | A v -> Y ^ | INVX8 | 0.500 | 0.584 |   1.977 |  -79.478 | 
     | U_0/U_5/MAPPING/UWFC/WPU1/\binary_r_reg[0] | CLK ^      | DFFSR | 0.518 | 0.023 |   1.999 |  -79.455 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] 
/CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                           (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.043
- Recovery                     -0.116
+ Phase Shift                  84.000
= Required Time                86.160
- Arrival Time                  4.700
= Slack Time                   81.459
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | RST v      |       | 0.184 |       |   1.120 |   82.579 | 
     | FE_PHC1485_RST                             | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   83.278 | 
     | FE_OFC1433_RST                             | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   84.089 | 
     | U_0/U1                                     | A v -> Y ^ | INVX4 | 0.913 | 0.756 |   3.385 |   84.845 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1              | A ^ -> Y v | INVX4 | 0.680 | 0.567 |   3.953 |   85.412 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1              | A v -> Y ^ | INVX8 | 0.631 | 0.628 |   4.580 |   86.040 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] | R ^        | DFFSR | 0.718 | 0.120 |   4.700 |   86.160 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | CLK ^      |       | 0.080 |       |   0.033 |  -81.426 | 
     | CLK__L1_I0                                 | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -81.265 | 
     | CLK__L2_I1                                 | A v -> Y ^ | INVX8 | 0.553 | 0.687 |   0.882 |  -80.578 | 
     | CLK__L3_I2                                 | A ^ -> Y v | INVX8 | 0.618 | 0.533 |   1.415 |  -80.044 | 
     | CLK__L4_I11                                | A v -> Y ^ | INVX8 | 0.546 | 0.576 |   1.991 |  -79.468 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] | CLK ^      | DFFSR | 0.571 | 0.052 |   2.044 |  -79.416 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] 
/CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                           (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.031
- Recovery                     -0.117
+ Phase Shift                  84.000
= Required Time                86.148
- Arrival Time                  4.685
= Slack Time                   81.463
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | RST v      |       | 0.184 |       |   1.120 |   82.583 | 
     | FE_PHC1485_RST                             | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   83.282 | 
     | FE_OFC1433_RST                             | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   84.092 | 
     | U_0/U1                                     | A v -> Y ^ | INVX4 | 0.913 | 0.756 |   3.385 |   84.848 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1              | A ^ -> Y v | INVX4 | 0.680 | 0.567 |   3.953 |   85.416 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1              | A v -> Y ^ | INVX8 | 0.631 | 0.628 |   4.580 |   86.043 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] | R ^        | DFFSR | 0.717 | 0.104 |   4.685 |   86.148 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | CLK ^      |       | 0.080 |       |   0.033 |  -81.430 | 
     | CLK__L1_I0                                 | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -81.269 | 
     | CLK__L2_I1                                 | A v -> Y ^ | INVX8 | 0.553 | 0.687 |   0.882 |  -80.581 | 
     | CLK__L3_I2                                 | A ^ -> Y v | INVX8 | 0.618 | 0.533 |   1.415 |  -80.048 | 
     | CLK__L4_I11                                | A v -> Y ^ | INVX8 | 0.546 | 0.576 |   1.991 |  -79.472 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] | CLK ^      | DFFSR | 0.566 | 0.040 |   2.031 |  -79.432 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin U_0/U_5/MAPPING/UWFC/\waddr_reg[2] /CLK 
Endpoint:   U_0/U_5/MAPPING/UWFC/\waddr_reg[2] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                   (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.008
- Recovery                     -0.143
+ Phase Shift                  84.000
= Required Time                86.151
- Arrival Time                  4.687
= Slack Time                   81.464
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | RST v      |       | 0.184 |       |   1.120 |   82.584 | 
     | FE_PHC1485_RST                     | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   83.283 | 
     | FE_OFC1433_RST                     | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   84.093 | 
     | U_0/U1                             | A v -> Y ^ | INVX4 | 0.913 | 0.756 |   3.385 |   84.849 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1      | A ^ -> Y v | INVX4 | 0.680 | 0.567 |   3.953 |   85.417 | 
     | U_0/U_5/MAPPING/FE_OFC1132_n1      | A v -> Y ^ | INVX8 | 0.570 | 0.632 |   4.585 |   86.049 | 
     | U_0/U_5/MAPPING/UWFC/\waddr_reg[2] | R ^        | DFFSR | 0.614 | 0.102 |   4.687 |   86.151 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | CLK ^      |       | 0.080 |       |   0.033 |  -81.431 | 
     | CLK__L1_I0                         | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -81.270 | 
     | CLK__L2_I1                         | A v -> Y ^ | INVX8 | 0.553 | 0.687 |   0.882 |  -80.582 | 
     | CLK__L3_I3                         | A ^ -> Y v | INVX8 | 0.623 | 0.511 |   1.393 |  -80.072 | 
     | CLK__L4_I12                        | A v -> Y ^ | INVX8 | 0.500 | 0.584 |   1.977 |  -79.487 | 
     | U_0/U_5/MAPPING/UWFC/\waddr_reg[2] | CLK ^      | DFFSR | 0.521 | 0.031 |   2.008 |  -79.456 | 
     +----------------------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin U_0/U_5/MAPPING/UWFC/\wrptr_r1_reg[3] /CLK 
Endpoint:   U_0/U_5/MAPPING/UWFC/\wrptr_r1_reg[3] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.027
- Recovery                     -0.117
+ Phase Shift                  84.000
= Required Time                86.145
- Arrival Time                  4.679
= Slack Time                   81.466
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.184 |       |   1.120 |   82.585 | 
     | FE_PHC1485_RST                        | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   83.285 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   84.095 | 
     | U_0/U1                                | A v -> Y ^ | INVX4 | 0.913 | 0.756 |   3.385 |   84.851 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1         | A ^ -> Y v | INVX4 | 0.680 | 0.567 |   3.953 |   85.418 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1         | A v -> Y ^ | INVX8 | 0.631 | 0.628 |   4.580 |   86.046 | 
     | U_0/U_5/MAPPING/UWFC/\wrptr_r1_reg[3] | R ^        | DFFSR | 0.715 | 0.098 |   4.679 |   86.145 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.080 |       |   0.033 |  -81.432 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -81.271 | 
     | CLK__L2_I1                            | A v -> Y ^ | INVX8 | 0.553 | 0.687 |   0.882 |  -80.584 | 
     | CLK__L3_I2                            | A ^ -> Y v | INVX8 | 0.618 | 0.533 |   1.415 |  -80.051 | 
     | CLK__L4_I11                           | A v -> Y ^ | INVX8 | 0.546 | 0.576 |   1.991 |  -79.475 | 
     | U_0/U_5/MAPPING/UWFC/\wrptr_r1_reg[3] | CLK ^      | DFFSR | 0.565 | 0.036 |   2.027 |  -79.438 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin U_0/U_5/MAPPING/UWFC/\waddr_reg[1] /CLK 
Endpoint:   U_0/U_5/MAPPING/UWFC/\waddr_reg[1] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                   (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.010
- Recovery                     -0.143
+ Phase Shift                  84.000
= Required Time                86.153
- Arrival Time                  4.687
= Slack Time                   81.467
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | RST v      |       | 0.184 |       |   1.120 |   82.587 | 
     | FE_PHC1485_RST                     | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   83.286 | 
     | FE_OFC1433_RST                     | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   84.096 | 
     | U_0/U1                             | A v -> Y ^ | INVX4 | 0.913 | 0.756 |   3.385 |   84.852 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1      | A ^ -> Y v | INVX4 | 0.680 | 0.567 |   3.953 |   85.420 | 
     | U_0/U_5/MAPPING/FE_OFC1132_n1      | A v -> Y ^ | INVX8 | 0.570 | 0.632 |   4.585 |   86.052 | 
     | U_0/U_5/MAPPING/UWFC/\waddr_reg[1] | R ^        | DFFSR | 0.614 | 0.102 |   4.687 |   86.153 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | CLK ^      |       | 0.080 |       |   0.033 |  -81.433 | 
     | CLK__L1_I0                         | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -81.272 | 
     | CLK__L2_I1                         | A v -> Y ^ | INVX8 | 0.553 | 0.687 |   0.882 |  -80.585 | 
     | CLK__L3_I3                         | A ^ -> Y v | INVX8 | 0.623 | 0.511 |   1.393 |  -80.074 | 
     | CLK__L4_I12                        | A v -> Y ^ | INVX8 | 0.500 | 0.584 |   1.977 |  -79.490 | 
     | U_0/U_5/MAPPING/UWFC/\waddr_reg[1] | CLK ^      | DFFSR | 0.522 | 0.034 |   2.010 |  -79.457 | 
     +----------------------------------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] /
CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                         (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.027
- Recovery                     -0.117
+ Phase Shift                  84.000
= Required Time                86.144
- Arrival Time                  4.677
= Slack Time                   81.468
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            1.120
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | RST v      |       | 0.184 |       |   1.120 |   82.587 | 
     | FE_PHC1485_RST                           | A v -> Y v | BUFX4 | 0.749 | 0.699 |   1.819 |   83.287 | 
     | FE_OFC1433_RST                           | A v -> Y v | BUFX4 | 0.705 | 0.810 |   2.629 |   84.097 | 
     | U_0/U1                                   | A v -> Y ^ | INVX4 | 0.913 | 0.756 |   3.385 |   84.853 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1            | A ^ -> Y v | INVX4 | 0.680 | 0.567 |   3.953 |   85.421 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1            | A v -> Y ^ | INVX8 | 0.631 | 0.628 |   4.580 |   86.048 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] | R ^        | DFFSR | 0.715 | 0.096 |   4.677 |   86.144 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | CLK ^      |       | 0.080 |       |   0.033 |  -81.434 | 
     | CLK__L1_I0                               | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |  -81.273 | 
     | CLK__L2_I1                               | A v -> Y ^ | INVX8 | 0.553 | 0.687 |   0.882 |  -80.586 | 
     | CLK__L3_I2                               | A ^ -> Y v | INVX8 | 0.618 | 0.533 |   1.415 |  -80.053 | 
     | CLK__L4_I11                              | A v -> Y ^ | INVX8 | 0.546 | 0.576 |   1.991 |  -79.477 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] | CLK ^      | DFFSR | 0.565 | 0.036 |   2.027 |  -79.441 | 
     +----------------------------------------------------------------------------------------------------+ 

