Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Mar 21 13:28:44 2024
| Host         : madsxps running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_wrapper_timing_summary_routed.rpt -pb test_wrapper_timing_summary_routed.pb -rpx test_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : test_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       9           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (17)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: ck_sck (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (17)
-------------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   19          inf        0.000                      0                   19           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 test_i/spi_slave_0/inst/r_rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.134ns  (logic 4.302ns (52.886%)  route 3.832ns (47.114%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDRE                         0.000     0.000 r  test_i/spi_slave_0/inst/r_rx_data_reg[0]/C
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.524     0.524 r  test_i/spi_slave_0/inst/r_rx_data_reg[0]/Q
                         net (fo=2, routed)           0.820     1.344    test_i/comparator_0/inst/a[0]
    SLICE_X112Y94        LUT3 (Prop_lut3_I0_O)        0.124     1.468 r  test_i/comparator_0/inst/o_INST_0_i_2/O
                         net (fo=1, routed)           1.130     2.598    test_i/comparator_0/inst/o_INST_0_i_2_n_0
    SLICE_X112Y94        LUT4 (Prop_lut4_I3_O)        0.124     2.722 r  test_i/comparator_0/inst/o_INST_0/O
                         net (fo=1, routed)           1.882     4.604    led_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.530     8.134 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     8.134    led
    R14                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test_i/spi_slave_0/inst/r_shift_ena_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_busy
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.970ns  (logic 3.105ns (62.488%)  route 1.864ns (37.512%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y94        FDCE                         0.000     0.000 r  test_i/spi_slave_0/inst/r_shift_ena_reg/C
    SLICE_X113Y94        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  test_i/spi_slave_0/inst/r_shift_ena_reg/Q
                         net (fo=1, routed)           1.864     2.320    o_busy_OBUF
    J15                  OBUF (Prop_obuf_I_O)         2.649     4.970 r  o_busy_OBUF_inst/O
                         net (fo=0)                   0.000     4.970    o_busy
    J15                                                               r  o_busy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ck_ss
                            (input port)
  Destination:            test_i/spi_slave_0/inst/r_rx_data_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.772ns  (logic 1.694ns (44.912%)  route 2.078ns (55.088%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  ck_ss (IN)
                         net (fo=0)                   0.000     0.000    ck_ss
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 f  ck_ss_IBUF_inst/O
                         net (fo=2, routed)           1.407     2.977    test_i/spi_slave_0/inst/ck_ss
    SLICE_X112Y94        LUT1 (Prop_lut1_I0_O)        0.124     3.101 r  test_i/spi_slave_0/inst/r_rx_data[7]_i_1/O
                         net (fo=8, routed)           0.671     3.772    test_i/spi_slave_0/inst/p_0_in
    SLICE_X112Y94        FDRE                                         r  test_i/spi_slave_0/inst/r_rx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ck_ss
                            (input port)
  Destination:            test_i/spi_slave_0/inst/r_rx_data_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.772ns  (logic 1.694ns (44.912%)  route 2.078ns (55.088%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  ck_ss (IN)
                         net (fo=0)                   0.000     0.000    ck_ss
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 f  ck_ss_IBUF_inst/O
                         net (fo=2, routed)           1.407     2.977    test_i/spi_slave_0/inst/ck_ss
    SLICE_X112Y94        LUT1 (Prop_lut1_I0_O)        0.124     3.101 r  test_i/spi_slave_0/inst/r_rx_data[7]_i_1/O
                         net (fo=8, routed)           0.671     3.772    test_i/spi_slave_0/inst/p_0_in
    SLICE_X112Y94        FDRE                                         r  test_i/spi_slave_0/inst/r_rx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ck_ss
                            (input port)
  Destination:            test_i/spi_slave_0/inst/r_rx_data_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.772ns  (logic 1.694ns (44.912%)  route 2.078ns (55.088%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  ck_ss (IN)
                         net (fo=0)                   0.000     0.000    ck_ss
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 f  ck_ss_IBUF_inst/O
                         net (fo=2, routed)           1.407     2.977    test_i/spi_slave_0/inst/ck_ss
    SLICE_X112Y94        LUT1 (Prop_lut1_I0_O)        0.124     3.101 r  test_i/spi_slave_0/inst/r_rx_data[7]_i_1/O
                         net (fo=8, routed)           0.671     3.772    test_i/spi_slave_0/inst/p_0_in
    SLICE_X112Y94        FDRE                                         r  test_i/spi_slave_0/inst/r_rx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ck_ss
                            (input port)
  Destination:            test_i/spi_slave_0/inst/r_rx_data_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.772ns  (logic 1.694ns (44.912%)  route 2.078ns (55.088%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  ck_ss (IN)
                         net (fo=0)                   0.000     0.000    ck_ss
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 f  ck_ss_IBUF_inst/O
                         net (fo=2, routed)           1.407     2.977    test_i/spi_slave_0/inst/ck_ss
    SLICE_X112Y94        LUT1 (Prop_lut1_I0_O)        0.124     3.101 r  test_i/spi_slave_0/inst/r_rx_data[7]_i_1/O
                         net (fo=8, routed)           0.671     3.772    test_i/spi_slave_0/inst/p_0_in
    SLICE_X112Y94        FDRE                                         r  test_i/spi_slave_0/inst/r_rx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ck_ss
                            (input port)
  Destination:            test_i/spi_slave_0/inst/r_rx_data_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.772ns  (logic 1.694ns (44.912%)  route 2.078ns (55.088%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  ck_ss (IN)
                         net (fo=0)                   0.000     0.000    ck_ss
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 f  ck_ss_IBUF_inst/O
                         net (fo=2, routed)           1.407     2.977    test_i/spi_slave_0/inst/ck_ss
    SLICE_X112Y94        LUT1 (Prop_lut1_I0_O)        0.124     3.101 r  test_i/spi_slave_0/inst/r_rx_data[7]_i_1/O
                         net (fo=8, routed)           0.671     3.772    test_i/spi_slave_0/inst/p_0_in
    SLICE_X112Y94        FDRE                                         r  test_i/spi_slave_0/inst/r_rx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ck_ss
                            (input port)
  Destination:            test_i/spi_slave_0/inst/r_rx_data_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.772ns  (logic 1.694ns (44.912%)  route 2.078ns (55.088%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  ck_ss (IN)
                         net (fo=0)                   0.000     0.000    ck_ss
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 f  ck_ss_IBUF_inst/O
                         net (fo=2, routed)           1.407     2.977    test_i/spi_slave_0/inst/ck_ss
    SLICE_X112Y94        LUT1 (Prop_lut1_I0_O)        0.124     3.101 r  test_i/spi_slave_0/inst/r_rx_data[7]_i_1/O
                         net (fo=8, routed)           0.671     3.772    test_i/spi_slave_0/inst/p_0_in
    SLICE_X112Y94        FDRE                                         r  test_i/spi_slave_0/inst/r_rx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ck_ss
                            (input port)
  Destination:            test_i/spi_slave_0/inst/r_rx_data_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.772ns  (logic 1.694ns (44.912%)  route 2.078ns (55.088%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  ck_ss (IN)
                         net (fo=0)                   0.000     0.000    ck_ss
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 f  ck_ss_IBUF_inst/O
                         net (fo=2, routed)           1.407     2.977    test_i/spi_slave_0/inst/ck_ss
    SLICE_X112Y94        LUT1 (Prop_lut1_I0_O)        0.124     3.101 r  test_i/spi_slave_0/inst/r_rx_data[7]_i_1/O
                         net (fo=8, routed)           0.671     3.772    test_i/spi_slave_0/inst/p_0_in
    SLICE_X112Y94        FDRE                                         r  test_i/spi_slave_0/inst/r_rx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ck_ss
                            (input port)
  Destination:            test_i/spi_slave_0/inst/r_rx_data_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.446ns  (logic 1.694ns (49.169%)  route 1.751ns (50.831%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  ck_ss (IN)
                         net (fo=0)                   0.000     0.000    ck_ss
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 f  ck_ss_IBUF_inst/O
                         net (fo=2, routed)           1.407     2.977    test_i/spi_slave_0/inst/ck_ss
    SLICE_X112Y94        LUT1 (Prop_lut1_I0_O)        0.124     3.101 r  test_i/spi_slave_0/inst/r_rx_data[7]_i_1/O
                         net (fo=8, routed)           0.344     3.446    test_i/spi_slave_0/inst/p_0_in
    SLICE_X112Y95        FDRE                                         r  test_i/spi_slave_0/inst/r_rx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 test_i/spi_slave_0/inst/r_rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            test_i/spi_slave_0/inst/r_rx_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.151ns (52.885%)  route 0.135ns (47.115%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE                         0.000     0.000 r  test_i/spi_slave_0/inst/r_rx_data_reg[6]/C
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.151     0.151 r  test_i/spi_slave_0/inst/r_rx_data_reg[6]/Q
                         net (fo=2, routed)           0.135     0.286    test_i/spi_slave_0/inst/o_data_parallel[6]
    SLICE_X112Y94        FDRE                                         r  test_i/spi_slave_0/inst/r_rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test_i/spi_slave_0/inst/r_rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            test_i/spi_slave_0/inst/r_rx_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.167ns (57.978%)  route 0.121ns (42.022%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE                         0.000     0.000 r  test_i/spi_slave_0/inst/r_rx_data_reg[4]/C
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.167     0.167 r  test_i/spi_slave_0/inst/r_rx_data_reg[4]/Q
                         net (fo=2, routed)           0.121     0.288    test_i/spi_slave_0/inst/o_data_parallel[4]
    SLICE_X112Y94        FDRE                                         r  test_i/spi_slave_0/inst/r_rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test_i/spi_slave_0/inst/r_rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            test_i/spi_slave_0/inst/r_rx_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.167ns (53.841%)  route 0.143ns (46.159%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE                         0.000     0.000 r  test_i/spi_slave_0/inst/r_rx_data_reg[2]/C
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.167     0.167 r  test_i/spi_slave_0/inst/r_rx_data_reg[2]/Q
                         net (fo=2, routed)           0.143     0.310    test_i/spi_slave_0/inst/o_data_parallel[2]
    SLICE_X112Y94        FDRE                                         r  test_i/spi_slave_0/inst/r_rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test_i/spi_slave_0/inst/r_rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            test_i/spi_slave_0/inst/r_rx_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.151ns (44.840%)  route 0.186ns (55.160%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE                         0.000     0.000 r  test_i/spi_slave_0/inst/r_rx_data_reg[5]/C
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.151     0.151 r  test_i/spi_slave_0/inst/r_rx_data_reg[5]/Q
                         net (fo=2, routed)           0.186     0.337    test_i/spi_slave_0/inst/o_data_parallel[5]
    SLICE_X112Y94        FDRE                                         r  test_i/spi_slave_0/inst/r_rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test_i/spi_slave_0/inst/r_rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            test_i/spi_slave_0/inst/r_rx_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.167ns (48.787%)  route 0.175ns (51.213%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE                         0.000     0.000 r  test_i/spi_slave_0/inst/r_rx_data_reg[1]/C
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.167     0.167 r  test_i/spi_slave_0/inst/r_rx_data_reg[1]/Q
                         net (fo=2, routed)           0.175     0.342    test_i/spi_slave_0/inst/o_data_parallel[1]
    SLICE_X112Y94        FDRE                                         r  test_i/spi_slave_0/inst/r_rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test_i/spi_slave_0/inst/r_rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            test_i/spi_slave_0/inst/r_rx_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.167ns (47.053%)  route 0.188ns (52.947%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE                         0.000     0.000 r  test_i/spi_slave_0/inst/r_rx_data_reg[3]/C
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.167     0.167 r  test_i/spi_slave_0/inst/r_rx_data_reg[3]/Q
                         net (fo=2, routed)           0.188     0.355    test_i/spi_slave_0/inst/o_data_parallel[3]
    SLICE_X112Y94        FDRE                                         r  test_i/spi_slave_0/inst/r_rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test_i/spi_slave_0/inst/r_rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            test_i/spi_slave_0/inst/r_rx_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.167ns (42.471%)  route 0.226ns (57.529%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDRE                         0.000     0.000 r  test_i/spi_slave_0/inst/r_rx_data_reg[0]/C
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.167     0.167 r  test_i/spi_slave_0/inst/r_rx_data_reg[0]/Q
                         net (fo=2, routed)           0.226     0.393    test_i/spi_slave_0/inst/o_data_parallel[0]
    SLICE_X112Y94        FDRE                                         r  test_i/spi_slave_0/inst/r_rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ck_mosi
                            (input port)
  Destination:            test_i/spi_slave_0/inst/r_rx_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.338ns (53.311%)  route 0.296ns (46.689%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  ck_mosi (IN)
                         net (fo=0)                   0.000     0.000    ck_mosi
    U12                  IBUF (Prop_ibuf_I_O)         0.338     0.338 r  ck_mosi_IBUF_inst/O
                         net (fo=1, routed)           0.296     0.633    test_i/spi_slave_0/inst/ck_mosi
    SLICE_X112Y95        FDRE                                         r  test_i/spi_slave_0/inst/r_rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ck_ss
                            (input port)
  Destination:            test_i/spi_slave_0/inst/r_shift_ena_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.813ns  (logic 0.337ns (41.440%)  route 0.476ns (58.559%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  ck_ss (IN)
                         net (fo=0)                   0.000     0.000    ck_ss
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 f  ck_ss_IBUF_inst/O
                         net (fo=2, routed)           0.476     0.813    test_i/spi_slave_0/inst/ck_ss
    SLICE_X113Y94        FDCE                                         f  test_i/spi_slave_0/inst/r_shift_ena_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ck_ss
                            (input port)
  Destination:            test_i/spi_slave_0/inst/r_rx_data_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.003ns  (logic 0.382ns (38.076%)  route 0.621ns (61.924%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  ck_ss (IN)
                         net (fo=0)                   0.000     0.000    ck_ss
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 f  ck_ss_IBUF_inst/O
                         net (fo=2, routed)           0.498     0.835    test_i/spi_slave_0/inst/ck_ss
    SLICE_X112Y94        LUT1 (Prop_lut1_I0_O)        0.045     0.880 r  test_i/spi_slave_0/inst/r_rx_data[7]_i_1/O
                         net (fo=8, routed)           0.123     1.003    test_i/spi_slave_0/inst/p_0_in
    SLICE_X112Y95        FDRE                                         r  test_i/spi_slave_0/inst/r_rx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------





