set_min_delay 4.0 -from port1 -rise_from xor* -fall_from and1 -rise_through [get_ports clk1] -fall_through xor1 -to [get_ports {clk0}] -rise_to clk* -fall_to port2 -ignore_clock_latency -probe -reset_path
