@W: MT530 :"c:\users\fhcy\desktop\study\signal\j3123009048_slc\hdl\lzy_slc.v":171:4:171:9|Found inferred clock lzy_VM|Clk which controls 6 sequential elements including current_s[5:0]. This clock has no specified timing constraint which may adversely impact design performance. 
