
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    HR-20190630LBJP
Date:        Tue Dec 22 14:56:24 2020
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log W_74HC138_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


auto_infer_blackbox is not supported in current product.

log file: "I:\EDA\zuhe\W_74HC138\synthesis\W_74HC138.srr"

Running: synthesis in foreground



Running W_74HC138_syn|synthesis


Running: compile (Compile) on W_74HC138_syn|synthesis
# Tue Dec 22 14:56:24 2020


Running: compile_flow (Compile Process) on W_74HC138_syn|synthesis
# Tue Dec 22 14:56:24 2020


Running: compiler (Compile Input) on W_74HC138_syn|synthesis
# Tue Dec 22 14:56:24 2020

Copied I:\EDA\zuhe\W_74HC138\synthesis\synwork\W_74HC138_comp.srs to I:\EDA\zuhe\W_74HC138\synthesis\W_74HC138.srs


compiler completed
# Tue Dec 22 14:56:26 2020

Return Code: 0
Run Time:00h:00m:02s


Running: multi_srs_gen (Multi-srs Generator) on W_74HC138_syn|synthesis
# Tue Dec 22 14:56:26 2020


multi_srs_gen completed
# Tue Dec 22 14:56:26 2020

Return Code: 0
Run Time:00h:00m:00s

Copied I:\EDA\zuhe\W_74HC138\synthesis\synwork\W_74HC138_mult.srs to I:\EDA\zuhe\W_74HC138\synthesis\W_74HC138.srs

Complete: Compile Process on W_74HC138_syn|synthesis


Running: premap (Pre-mapping) on W_74HC138_syn|synthesis
# Tue Dec 22 14:56:26 2020


premap completed
# Tue Dec 22 14:56:26 2020

Return Code: 0
Run Time:00h:00m:00s

Complete: Compile on W_74HC138_syn|synthesis


Running: map (Map) on W_74HC138_syn|synthesis
# Tue Dec 22 14:56:26 2020

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on W_74HC138_syn|synthesis
# Tue Dec 22 14:56:26 2020

Copied I:\EDA\zuhe\W_74HC138\synthesis\synwork\W_74HC138_m.srm to I:\EDA\zuhe\W_74HC138\synthesis\W_74HC138.srm


fpga_mapper completed
# Tue Dec 22 14:56:27 2020

Return Code: 0
Run Time:00h:00m:01s

Complete: Map on W_74HC138_syn|synthesis

Complete: Logic Synthesis on W_74HC138_syn|synthesis

TCL script complete: "W_74HC138_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

