

================================================================
== Vitis HLS Report for 'process_r'
================================================================
* Date:           Mon Jun 12 16:50:46 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cemit_replaced
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------+---------------+---------+---------+-----------+-----------+------+------+----------+
        |                  |               |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
        |     Instance     |     Module    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
        +------------------+---------------+---------+---------+-----------+-----------+------+------+----------+
        |tagAB_U0          |tagAB          |     2061|     2061|   6.869 us|   6.869 us|  2061|  2061|        no|
        |systolicArray_U0  |systolicArray  |        ?|        ?|          ?|          ?|     ?|     ?|        no|
        |macs_U0           |macs           |        ?|        ?|          ?|          ?|     ?|     ?|  dataflow|
        |macs_1_U0         |macs_1         |        ?|        ?|          ?|          ?|     ?|     ?|  dataflow|
        |merge_U0          |merge          |        6|        6|  19.998 ns|  19.998 ns|     6|     6|        no|
        +------------------+---------------+---------+---------+-----------+-----------+------+------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        4|    -|
|FIFO                 |        -|     -|      807|      553|    -|
|Instance             |        -|    20|     5858|     5545|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    20|     6665|     6102|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+----+------+------+-----+
    |     Instance     |     Module    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------+---------------+---------+----+------+------+-----+
    |macs_U0           |macs           |        0|  10|  2727|  2299|    0|
    |macs_1_U0         |macs_1         |        0|  10|  2726|  2268|    0|
    |merge_U0          |merge          |        0|   0|    72|   136|    0|
    |systolicArray_U0  |systolicArray  |        0|   0|   280|   461|    0|
    |tagAB_U0          |tagAB          |        0|   0|    53|   381|    0|
    +------------------+---------------+---------+----+------+------+-----+
    |Total             |               |        0|  20|  5858|  5545|    0|
    +------------------+---------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------+---------+-----+----+-----+------+-----+---------+
    |     Name    | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------+---------+-----+----+-----+------+-----+---------+
    |l_aStr_U     |        0|  260|   0|    -|     2|   66|      132|
    |l_bStr_U     |        0|  133|   0|    -|     2|   64|      128|
    |l_dataA_0_U  |        0|    5|   0|    -|     4|   34|      136|
    |l_dataA_1_U  |        0|    5|   0|    -|     4|   34|      136|
    |l_dataB_0_U  |        0|    5|   0|    -|     4|   64|      256|
    |l_dataB_1_U  |        0|  133|   0|    -|     2|   64|      128|
    |l_sum_0_U    |        0|  133|   0|    -|     2|   64|      128|
    |l_sum_1_U    |        0|  133|   0|    -|     2|   64|      128|
    +-------------+---------+-----+----+-----+------+-----+---------+
    |Total        |        0|  807|   0|    0|    22|  454|     1172|
    +-------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                        |       and|   0|  0|   2|           1|           1|
    |systolicArray_U0_start_full_n  |       and|   0|  0|   2|           1|           1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0|   4|           2|           2|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|l_strA4_i_dout     |   in|   64|     ap_fifo|     l_strA4_i|       pointer|
|l_strA4_i_empty_n  |   in|    1|     ap_fifo|     l_strA4_i|       pointer|
|l_strA4_i_read     |  out|    1|     ap_fifo|     l_strA4_i|       pointer|
|l_strB5_i_dout     |   in|   64|     ap_fifo|     l_strB5_i|       pointer|
|l_strB5_i_empty_n  |   in|    1|     ap_fifo|     l_strB5_i|       pointer|
|l_strB5_i_read     |  out|    1|     ap_fifo|     l_strB5_i|       pointer|
|l_sum3_din         |  out|   64|     ap_fifo|        l_sum3|       pointer|
|l_sum3_full_n      |   in|    1|     ap_fifo|        l_sum3|       pointer|
|l_sum3_write       |  out|    1|     ap_fifo|        l_sum3|       pointer|
|ap_clk             |   in|    1|  ap_ctrl_hs|       process|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       process|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       process|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       process|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       process|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       process|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|       process|  return value|
+-------------------+-----+-----+------------+--------------+--------------+

