// Seed: 900202229
module module_0 (
    output wire id_0,
    input tri0 id_1,
    input wor id_2,
    input tri id_3,
    input wand id_4,
    input tri id_5,
    input supply1 id_6,
    output supply0 id_7,
    input wor id_8,
    input tri1 id_9,
    input tri id_10,
    output tri0 id_11
);
  wire id_13;
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    input wand id_2,
    input supply1 id_3,
    input wand id_4,
    output tri0 id_5,
    output tri1 id_6,
    output wire id_7,
    input wire id_8,
    input uwire id_9,
    input uwire id_10
);
  assign id_7 = id_3;
  or (id_5, id_10, id_2, id_0, id_4, id_3);
  module_0(
      id_7, id_3, id_0, id_9, id_9, id_2, id_10, id_6, id_3, id_10, id_10, id_5
  );
endmodule
