module frequent(
	input sys_clk,
			sys_rst,
			frequent_in,
	output uart_out
)


endmodule