/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [17:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [7:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  reg [4:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire [10:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [10:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [5:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [14:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [2:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire [6:0] celloutsig_0_53z;
  wire [5:0] celloutsig_0_54z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire [5:0] celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire [2:0] celloutsig_0_66z;
  wire celloutsig_0_67z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_75z;
  wire celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_81z;
  wire [14:0] celloutsig_0_86z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [2:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = ~celloutsig_0_25z;
  assign celloutsig_0_29z = ~celloutsig_0_5z;
  assign celloutsig_0_75z = ~celloutsig_0_39z;
  assign celloutsig_0_21z = ~celloutsig_0_17z[1];
  assign celloutsig_0_2z = ~celloutsig_0_0z;
  assign celloutsig_0_9z = ~((celloutsig_0_6z[0] | in_data[8]) & celloutsig_0_2z);
  assign celloutsig_1_14z = ~((celloutsig_1_11z | celloutsig_1_9z) & celloutsig_1_12z);
  assign celloutsig_0_24z = ~((celloutsig_0_22z | celloutsig_0_8z) & celloutsig_0_5z);
  assign celloutsig_0_28z = ~((celloutsig_0_27z[0] | celloutsig_0_4z) & celloutsig_0_22z);
  assign celloutsig_0_43z = ~((celloutsig_0_35z | celloutsig_0_42z) & (celloutsig_0_36z[6] | celloutsig_0_4z));
  assign celloutsig_0_46z = ~((celloutsig_0_43z | celloutsig_0_0z) & (celloutsig_0_42z | celloutsig_0_38z));
  assign celloutsig_0_51z = ~((celloutsig_0_27z[8] | celloutsig_0_12z[3]) & (celloutsig_0_22z | celloutsig_0_8z));
  assign celloutsig_0_79z = ~((celloutsig_0_54z[3] | celloutsig_0_56z) & (celloutsig_0_51z | celloutsig_0_56z));
  assign celloutsig_1_1z = ~((celloutsig_1_0z[4] | celloutsig_1_0z[0]) & (in_data[139] | in_data[150]));
  assign celloutsig_1_7z = ~((celloutsig_1_2z[0] | in_data[99]) & (in_data[144] | in_data[118]));
  assign celloutsig_1_8z = ~((celloutsig_1_0z[6] | celloutsig_1_3z[4]) & (celloutsig_1_4z | celloutsig_1_4z));
  assign celloutsig_1_18z = ~((celloutsig_1_6z | celloutsig_1_2z[0]) & (celloutsig_1_15z | celloutsig_1_14z));
  assign celloutsig_0_23z = ~((celloutsig_0_22z | celloutsig_0_9z) & (celloutsig_0_21z | celloutsig_0_3z));
  assign celloutsig_0_3z = ~((celloutsig_0_0z | celloutsig_0_1z[4]) & (in_data[10] | celloutsig_0_1z[4]));
  assign celloutsig_0_31z = ~((celloutsig_0_17z[4] | celloutsig_0_19z[2]) & (celloutsig_0_24z | celloutsig_0_12z[3]));
  assign celloutsig_0_34z = celloutsig_0_17z[7] ^ celloutsig_0_8z;
  assign celloutsig_1_5z = celloutsig_1_3z[1] ^ celloutsig_1_4z;
  assign celloutsig_0_25z = celloutsig_0_20z[3] ^ celloutsig_0_0z;
  reg [3:0] _23_;
  always_ff @(posedge clkin_data[160], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _23_ <= 4'h0;
    else _23_ <= { celloutsig_0_6z[0], celloutsig_0_11z, celloutsig_0_79z, celloutsig_0_43z };
  assign out_data[35:32] = _23_;
  assign celloutsig_0_40z = { celloutsig_0_19z[3:0], celloutsig_0_24z } === celloutsig_0_14z[7:3];
  assign celloutsig_0_62z = { celloutsig_0_41z[5:2], celloutsig_0_35z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_34z, celloutsig_0_51z, celloutsig_0_22z } === { celloutsig_0_53z, celloutsig_0_13z, celloutsig_0_46z, celloutsig_0_38z, celloutsig_0_50z };
  assign celloutsig_0_65z = { celloutsig_0_53z[4:1], celloutsig_0_29z } === { celloutsig_0_1z[1:0], celloutsig_0_49z };
  assign celloutsig_0_22z = { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_10z } === { celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_6z };
  assign celloutsig_0_38z = celloutsig_0_15z & ~(celloutsig_0_13z);
  assign celloutsig_0_7z = celloutsig_0_3z & ~(celloutsig_0_4z);
  assign celloutsig_0_80z = celloutsig_0_62z & ~(celloutsig_0_2z);
  assign celloutsig_1_4z = celloutsig_1_3z[1] & ~(celloutsig_1_1z);
  assign celloutsig_0_18z = celloutsig_0_14z[4] & ~(celloutsig_0_11z);
  assign celloutsig_0_36z = { celloutsig_0_1z[2], celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_34z } * { celloutsig_0_20z, celloutsig_0_31z, celloutsig_0_15z, celloutsig_0_21z };
  assign celloutsig_0_64z = { celloutsig_0_1z, celloutsig_0_39z } * celloutsig_0_26z;
  assign celloutsig_0_6z = in_data[41:38] * { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_86z = { celloutsig_0_3z, celloutsig_0_75z, celloutsig_0_18z, celloutsig_0_80z, celloutsig_0_23z, celloutsig_0_62z, celloutsig_0_34z, celloutsig_0_35z, celloutsig_0_54z, celloutsig_0_34z } * { celloutsig_0_81z, celloutsig_0_26z, celloutsig_0_50z, celloutsig_0_65z, celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_46z, celloutsig_0_7z };
  assign celloutsig_1_3z = in_data[107:102] * { celloutsig_1_0z[6:5], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_18z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z } * { celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_19z = { celloutsig_0_12z[17], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_6z } * { in_data[32:28], celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_27z = { celloutsig_0_14z[1], celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_23z, celloutsig_0_2z, celloutsig_0_6z } * { celloutsig_0_20z[6:4], celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_0z };
  assign celloutsig_0_45z = celloutsig_0_32z ? { celloutsig_0_19z[6:1], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_31z, celloutsig_0_35z, celloutsig_0_21z } : { celloutsig_0_20z[1:0], celloutsig_0_43z, celloutsig_0_34z, celloutsig_0_28z, celloutsig_0_37z, celloutsig_0_15z, celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_41z };
  assign celloutsig_0_50z = celloutsig_0_0z ? { celloutsig_0_41z[1:0], celloutsig_0_11z } : { celloutsig_0_45z[6:5], celloutsig_0_40z };
  assign celloutsig_0_53z = celloutsig_0_9z ? { celloutsig_0_50z[1], celloutsig_0_13z, celloutsig_0_5z, 1'h1, celloutsig_0_49z } : in_data[51:45];
  assign celloutsig_0_41z = ~ { celloutsig_0_14z[5:1], celloutsig_0_40z };
  assign celloutsig_0_49z = ~ { celloutsig_0_11z, celloutsig_0_35z, celloutsig_0_38z };
  assign celloutsig_1_0z = ~ in_data[183:176];
  assign celloutsig_0_14z = ~ { in_data[72:70], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_13z };
  assign celloutsig_0_20z = ~ celloutsig_0_17z;
  assign celloutsig_0_26z = ~ { celloutsig_0_14z[7:3], celloutsig_0_18z };
  assign celloutsig_0_33z = | { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_8z };
  assign celloutsig_0_42z = | { in_data[37:7], celloutsig_0_10z };
  assign celloutsig_0_56z = | { celloutsig_0_33z, celloutsig_0_14z, celloutsig_0_27z };
  assign celloutsig_1_11z = | { celloutsig_1_0z[6:1], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_12z = | { celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_10z = | { in_data[88:76], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_13z = | celloutsig_1_0z[6:0];
  assign celloutsig_0_0z = | in_data[95:75];
  assign celloutsig_0_39z = | { celloutsig_0_36z[5:4], celloutsig_0_29z };
  assign celloutsig_0_4z = | { celloutsig_0_3z, in_data[95:75] };
  assign celloutsig_0_52z = | { celloutsig_0_26z[4:1], celloutsig_0_5z };
  assign celloutsig_0_8z = | { celloutsig_0_3z, in_data[42:29] };
  assign celloutsig_1_15z = | { celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_0_11z = | { celloutsig_0_9z, celloutsig_0_1z[3:1] };
  assign celloutsig_0_54z = { celloutsig_0_23z, celloutsig_0_18z, celloutsig_0_39z, celloutsig_0_52z, celloutsig_0_7z, celloutsig_0_46z } ^ { celloutsig_0_14z[8:4], celloutsig_0_40z };
  assign celloutsig_0_66z = { celloutsig_0_11z, celloutsig_0_46z, celloutsig_0_13z } ^ { celloutsig_0_36z[6:5], celloutsig_0_4z };
  assign celloutsig_0_12z = { in_data[92:86], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z } ^ { celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_35z = ~((celloutsig_0_15z & celloutsig_0_10z) | celloutsig_0_14z[6]);
  assign celloutsig_0_5z = ~((celloutsig_0_3z & celloutsig_0_3z) | celloutsig_0_2z);
  assign celloutsig_1_9z = ~((celloutsig_1_7z & celloutsig_1_5z) | celloutsig_1_6z);
  assign celloutsig_0_13z = ~((celloutsig_0_10z & celloutsig_0_4z) | celloutsig_0_5z);
  assign celloutsig_0_15z = ~((celloutsig_0_9z & celloutsig_0_4z) | celloutsig_0_13z);
  assign celloutsig_0_32z = ~((celloutsig_0_26z[1] & celloutsig_0_9z) | celloutsig_0_6z[3]);
  always_latch
    if (!clkin_data[128]) celloutsig_1_2z = 3'h0;
    else if (!clkin_data[64]) celloutsig_1_2z = celloutsig_1_0z[7:5];
  always_latch
    if (clkin_data[96]) celloutsig_0_1z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_1z = in_data[49:45];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_17z = 8'h00;
    else if (!clkin_data[32]) celloutsig_0_17z = { celloutsig_0_1z[3:0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_0_67z = ~((celloutsig_0_52z & celloutsig_0_0z) | (celloutsig_0_66z[0] & celloutsig_0_64z[4]));
  assign celloutsig_0_81z = ~((celloutsig_0_33z & celloutsig_0_2z) | (celloutsig_0_67z & celloutsig_0_9z));
  assign celloutsig_1_6z = ~((celloutsig_1_5z & celloutsig_1_5z) | (celloutsig_1_1z & in_data[150]));
  assign { out_data[128], out_data[106:96], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_86z };
endmodule
