// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "06/02/2018 16:27:02"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module TopDE (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	ADC_CS_N,
	ADC_DIN,
	ADC_DOUT,
	ADC_SCLK,
	AUD_ADCDAT,
	AUD_ADCLRCK,
	AUD_BCLK,
	AUD_DACDAT,
	AUD_DACLRCK,
	AUD_XCK,
	CLOCK2_50,
	CLOCK3_50,
	CLOCK4_50,
	CLOCK_50,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_CLK,
	DRAM_CS_N,
	DRAM_DQ,
	DRAM_LDQM,
	DRAM_RAS_N,
	DRAM_UDQM,
	DRAM_WE_N,
	FAN_CTRL,
	FPGA_I2C_SCLK,
	FPGA_I2C_SDAT,
	GPIO_0,
	GPIO_1,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	IRDA_RXD,
	IRDA_TXD,
	KEY,
	LEDR,
	PS2_CLK,
	PS2_CLK2,
	PS2_DAT,
	PS2_DAT2,
	SW,
	TD_CLK27,
	TD_DATA,
	TD_HS,
	TD_RESET_N,
	TD_VS,
	VGA_B,
	VGA_BLANK_N,
	VGA_CLK,
	VGA_G,
	VGA_HS,
	VGA_R,
	VGA_SYNC_N,
	VGA_VS,
	MClock,
	PC,
	Instrucao,
	BR_Leitura1,
	BR_Leitura2,
	BR_Escrita,
	Saida_ULA,
	RegDispSelect,
	RegDisp,
	LeMem,
	EscreveMem,
	MemD_Endereco,
	MemD_DadoEscrita,
	MemD_DadoLeitura,
	MemD_ByteEnable,
	Estado,
	Debug);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
inout 	ADC_CS_N;
output 	ADC_DIN;
input 	ADC_DOUT;
output 	ADC_SCLK;
input 	AUD_ADCDAT;
inout 	AUD_ADCLRCK;
inout 	AUD_BCLK;
output 	AUD_DACDAT;
inout 	AUD_DACLRCK;
output 	AUD_XCK;
input 	CLOCK2_50;
input 	CLOCK3_50;
input 	CLOCK4_50;
input 	CLOCK_50;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	DRAM_CAS_N;
output 	DRAM_CKE;
output 	DRAM_CLK;
output 	DRAM_CS_N;
inout 	[15:0] DRAM_DQ;
output 	DRAM_LDQM;
output 	DRAM_RAS_N;
output 	DRAM_UDQM;
output 	DRAM_WE_N;
output 	FAN_CTRL;
output 	FPGA_I2C_SCLK;
inout 	FPGA_I2C_SDAT;
inout 	[35:0] GPIO_0;
inout 	[35:0] GPIO_1;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
input 	IRDA_RXD;
output 	IRDA_TXD;
input 	[3:0] KEY;
output 	[9:0] LEDR;
inout 	PS2_CLK;
inout 	PS2_CLK2;
inout 	PS2_DAT;
inout 	PS2_DAT2;
input 	[9:0] SW;
input 	TD_CLK27;
input 	[7:0] TD_DATA;
input 	TD_HS;
output 	TD_RESET_N;
input 	TD_VS;
output 	[7:0] VGA_B;
output 	VGA_BLANK_N;
output 	VGA_CLK;
output 	[7:0] VGA_G;
output 	VGA_HS;
output 	[7:0] VGA_R;
output 	VGA_SYNC_N;
output 	VGA_VS;
output 	MClock;
output 	[31:0] PC;
output 	[31:0] Instrucao;
output 	[31:0] BR_Leitura1;
output 	[31:0] BR_Leitura2;
output 	[31:0] BR_Escrita;
output 	[31:0] Saida_ULA;
input 	[4:0] RegDispSelect;
output 	[31:0] RegDisp;
output 	LeMem;
output 	EscreveMem;
output 	[31:0] MemD_Endereco;
output 	[31:0] MemD_DadoEscrita;
output 	[31:0] MemD_DadoLeitura;
output 	[3:0] MemD_ByteEnable;
output 	[6:0] Estado;
output 	[31:0] Debug;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CPU0|Processor|ALUunit|Mult0~48 ;
wire \CPU0|Processor|ALUunit|Mult0~49 ;
wire \CPU0|Processor|ALUunit|Mult0~50 ;
wire \CPU0|Processor|ALUunit|Mult0~51 ;
wire \CPU0|Processor|ALUunit|Mult0~52 ;
wire \CPU0|Processor|ALUunit|Mult0~53 ;
wire \CPU0|Processor|ALUunit|Mult0~54 ;
wire \CPU0|Processor|ALUunit|Mult0~55 ;
wire \CPU0|Processor|ALUunit|Mult0~56 ;
wire \CPU0|Processor|ALUunit|Mult0~57 ;
wire \CPU0|Processor|ALUunit|Mult0~58 ;
wire \CPU0|Processor|ALUunit|Mult0~59 ;
wire \CPU0|Processor|ALUunit|Mult0~60 ;
wire \CPU0|Processor|ALUunit|Mult0~61 ;
wire \CPU0|Processor|ALUunit|Mult0~62 ;
wire \CPU0|Processor|ALUunit|Mult0~63 ;
wire \CPU0|Processor|ALUunit|Mult0~64 ;
wire \CPU0|Processor|ALUunit|Mult0~65 ;
wire \CPU0|Processor|ALUunit|Mult0~66 ;
wire \CPU0|Processor|ALUunit|Mult0~67 ;
wire \CPU0|Processor|ALUunit|Mult0~68 ;
wire \CPU0|Processor|ALUunit|Mult0~69 ;
wire \CPU0|Processor|ALUunit|Mult0~70 ;
wire \CPU0|Processor|ALUunit|Mult0~71 ;
wire \CPU0|Processor|ALUunit|Mult0~72 ;
wire \CPU0|Processor|ALUunit|Mult0~73 ;
wire \CPU0|Processor|ALUunit|Mult0~74 ;
wire \CPU0|Processor|ALUunit|Mult0~75 ;
wire \CPU0|Processor|ALUunit|Mult0~566 ;
wire \CPU0|Processor|ALUunit|Mult0~567 ;
wire \CPU0|Processor|ALUunit|Mult0~568 ;
wire \CPU0|Processor|ALUunit|Mult0~569 ;
wire \CPU0|Processor|ALUunit|Mult0~570 ;
wire \CPU0|Processor|ALUunit|Mult0~571 ;
wire \CPU0|Processor|ALUunit|Mult0~572 ;
wire \CPU0|Processor|ALUunit|Mult0~573 ;
wire \CPU0|Processor|ALUunit|Mult0~574 ;
wire \CPU0|Processor|ALUunit|Mult0~575 ;
wire \CPU0|Processor|ALUunit|Mult0~576 ;
wire \CPU0|Processor|ALUunit|Mult0~577 ;
wire \CPU0|Processor|ALUunit|Mult0~578 ;
wire \CPU0|Processor|ALUunit|Mult0~579 ;
wire \CPU0|Processor|ALUunit|Mult0~580 ;
wire \CPU0|Processor|ALUunit|Mult0~581 ;
wire \CPU0|Processor|ALUunit|Mult0~582 ;
wire \CPU0|Processor|ALUunit|Mult0~583 ;
wire \CPU0|Processor|ALUunit|Mult0~584 ;
wire \CPU0|Processor|ALUunit|Mult0~585 ;
wire \CPU0|Processor|ALUunit|Mult0~586 ;
wire \CPU0|Processor|ALUunit|Mult0~587 ;
wire \CPU0|Processor|ALUunit|Mult0~588 ;
wire \CPU0|Processor|ALUunit|Mult0~589 ;
wire \CPU0|Processor|ALUunit|Mult0~590 ;
wire \CPU0|Processor|ALUunit|Mult0~591 ;
wire \CPU0|Processor|ALUunit|Mult0~592 ;
wire \CPU0|Processor|ALUunit|Mult0~593 ;
wire \CPU0|Processor|ALUunit|Mult0~594 ;
wire \CPU0|Processor|ALUunit|Mult0~595 ;
wire \CPU0|Processor|ALUunit|Mult0~596 ;
wire \CPU0|Processor|ALUunit|Mult1~169 ;
wire \CPU0|Processor|ALUunit|Mult1~170 ;
wire \CPU0|Processor|ALUunit|Mult1~171 ;
wire \CPU0|Processor|ALUunit|Mult1~172 ;
wire \CPU0|Processor|ALUunit|Mult1~173 ;
wire \CPU0|Processor|ALUunit|Mult1~174 ;
wire \CPU0|Processor|ALUunit|Mult1~175 ;
wire \CPU0|Processor|ALUunit|Mult1~176 ;
wire \CPU0|Processor|ALUunit|Mult1~177 ;
wire \CPU0|Processor|ALUunit|Mult1~178 ;
wire \CPU0|Processor|ALUunit|Mult1~179 ;
wire \CPU0|Processor|ALUunit|Mult1~180 ;
wire \CPU0|Processor|ALUunit|Mult1~181 ;
wire \CPU0|Processor|ALUunit|Mult1~182 ;
wire \CPU0|Processor|ALUunit|Mult1~183 ;
wire \CPU0|Processor|ALUunit|Mult1~184 ;
wire \CPU0|Processor|ALUunit|Mult1~185 ;
wire \CPU0|Processor|ALUunit|Mult1~186 ;
wire \CPU0|Processor|ALUunit|Mult1~187 ;
wire \CPU0|Processor|ALUunit|Mult1~188 ;
wire \CPU0|Processor|ALUunit|Mult1~189 ;
wire \CPU0|Processor|ALUunit|Mult1~190 ;
wire \CPU0|Processor|ALUunit|Mult1~191 ;
wire \CPU0|Processor|ALUunit|Mult1~192 ;
wire \CPU0|Processor|ALUunit|Mult1~193 ;
wire \CPU0|Processor|ALUunit|Mult1~194 ;
wire \CPU0|Processor|ALUunit|Mult1~195 ;
wire \CPU0|Processor|ALUunit|Mult1~196 ;
wire \CPU0|Processor|ALUunit|Mult1~197 ;
wire \CPU0|Processor|ALUunit|Mult1~198 ;
wire \CPU0|Processor|ALUunit|Mult1~199 ;
wire \CPU0|Processor|ALUunit|Mult1~477_resulta ;
wire \CPU0|Processor|ALUunit|Mult1~478 ;
wire \CPU0|Processor|ALUunit|Mult1~479 ;
wire \CPU0|Processor|ALUunit|Mult1~480 ;
wire \CPU0|Processor|ALUunit|Mult1~481 ;
wire \CPU0|Processor|ALUunit|Mult1~482 ;
wire \CPU0|Processor|ALUunit|Mult1~483 ;
wire \CPU0|Processor|ALUunit|Mult1~484 ;
wire \CPU0|Processor|ALUunit|Mult1~485 ;
wire \CPU0|Processor|ALUunit|Mult1~486 ;
wire \CPU0|Processor|ALUunit|Mult1~487 ;
wire \CPU0|Processor|ALUunit|Mult1~488 ;
wire \CPU0|Processor|ALUunit|Mult1~489 ;
wire \CPU0|Processor|ALUunit|Mult1~490 ;
wire \CPU0|Processor|ALUunit|Mult1~491 ;
wire \CPU0|Processor|ALUunit|Mult1~492 ;
wire \CPU0|Processor|ALUunit|Mult1~493 ;
wire \CPU0|Processor|ALUunit|Mult1~494 ;
wire \CPU0|Processor|ALUunit|Mult1~513 ;
wire \CPU0|Processor|ALUunit|Mult1~514 ;
wire \CPU0|Processor|ALUunit|Mult1~515 ;
wire \CPU0|Processor|ALUunit|Mult1~516 ;
wire \CPU0|Processor|ALUunit|Mult1~517 ;
wire \CPU0|Processor|ALUunit|Mult1~518 ;
wire \CPU0|Processor|ALUunit|Mult1~519 ;
wire \CPU0|Processor|ALUunit|Mult1~520 ;
wire \CPU0|Processor|ALUunit|Mult1~521 ;
wire \CPU0|Processor|ALUunit|Mult1~522 ;
wire \CPU0|Processor|ALUunit|Mult1~523 ;
wire \CPU0|Processor|ALUunit|Mult1~524 ;
wire \CPU0|Processor|ALUunit|Mult1~525 ;
wire \CPU0|Processor|ALUunit|Mult1~526 ;
wire \CPU0|Processor|ALUunit|Mult1~527 ;
wire \CPU0|Processor|ALUunit|Mult1~528 ;
wire \CPU0|Processor|ALUunit|Mult1~529 ;
wire \CPU0|Processor|ALUunit|Mult1~530 ;
wire \CPU0|Processor|ALUunit|Mult1~531 ;
wire \CPU0|Processor|ALUunit|Mult1~532 ;
wire \CPU0|Processor|ALUunit|Mult1~533 ;
wire \CPU0|Processor|ALUunit|Mult1~534 ;
wire \CPU0|Processor|ALUunit|Mult1~535 ;
wire \CPU0|Processor|ALUunit|Mult1~536 ;
wire \CPU0|Processor|ALUunit|Mult1~537 ;
wire \CPU0|Processor|ALUunit|Mult1~538 ;
wire \CPU0|Processor|ALUunit|Mult1~539 ;
wire \CPU0|Processor|ALUunit|Mult1~540 ;
wire \CPU0|Processor|ALUunit|Mult0~902 ;
wire \CPU0|Processor|ALUunit|Mult0~903 ;
wire \CPU0|Processor|ALUunit|Mult0~904 ;
wire \CPU0|Processor|ALUunit|Mult0~905 ;
wire \CPU0|Processor|ALUunit|Mult0~906 ;
wire \CPU0|Processor|ALUunit|Mult0~907 ;
wire \CPU0|Processor|ALUunit|Mult0~908 ;
wire \CPU0|Processor|ALUunit|Mult0~909 ;
wire \CPU0|Processor|ALUunit|Mult0~910 ;
wire \CPU0|Processor|ALUunit|Mult0~911 ;
wire \CPU0|Processor|ALUunit|Mult0~912 ;
wire \CPU0|Processor|ALUunit|Mult0~913 ;
wire \CPU0|Processor|ALUunit|Mult0~914 ;
wire \CPU0|Processor|ALUunit|Mult0~915 ;
wire \CPU0|Processor|ALUunit|Mult0~916 ;
wire \CPU0|Processor|ALUunit|Mult0~917 ;
wire \CPU0|Processor|ALUunit|Mult0~918 ;
wire \CPU0|Processor|ALUunit|Mult0~919 ;
wire \CPU0|Processor|ALUunit|Mult0~920 ;
wire \CPU0|Processor|ALUunit|Mult0~921 ;
wire \CPU0|Processor|ALUunit|Mult0~922 ;
wire \CPU0|Processor|ALUunit|Mult0~923 ;
wire \CPU0|Processor|ALUunit|Mult0~924 ;
wire \CPU0|Processor|ALUunit|Mult0~925 ;
wire \CPU0|Processor|ALUunit|Mult0~926 ;
wire \CPU0|Processor|ALUunit|Mult0~927 ;
wire \CPU0|Processor|ALUunit|Mult0~928 ;
wire \CPU0|Processor|ALUunit|Mult0~929 ;
wire \CPU0|Processor|ALUunit|Mult0~930 ;
wire \CPU0|Processor|ALUunit|Mult0~931 ;
wire \CPU0|Processor|ALUunit|Mult0~932 ;
wire \CPU0|Processor|ALUunit|Mult0~933 ;
wire \CPU0|Processor|ALUunit|Mult0~934 ;
wire \CPU0|Processor|ALUunit|Mult0~935 ;
wire \CPU0|Processor|ALUunit|Mult0~936 ;
wire \CPU0|Processor|ALUunit|Mult0~937 ;
wire \CPU0|Processor|ALUunit|Mult1~850 ;
wire \CPU0|Processor|ALUunit|Mult1~851 ;
wire \CPU0|Processor|ALUunit|Mult1~852 ;
wire \CPU0|Processor|ALUunit|Mult1~853 ;
wire \CPU0|Processor|ALUunit|Mult1~854 ;
wire \CPU0|Processor|ALUunit|Mult1~855 ;
wire \CPU0|Processor|ALUunit|Mult1~856 ;
wire \CPU0|Processor|ALUunit|Mult1~857 ;
wire \CPU0|Processor|ALUunit|Mult1~858 ;
wire \CPU0|Processor|ALUunit|Mult1~859 ;
wire \CPU0|Processor|ALUunit|Mult1~860 ;
wire \CPU0|Processor|ALUunit|Mult1~861 ;
wire \CPU0|Processor|ALUunit|Mult1~862 ;
wire \CPU0|Processor|ALUunit|Mult1~863 ;
wire \CPU0|Processor|ALUunit|Mult1~864 ;
wire \CPU0|Processor|ALUunit|Mult1~865 ;
wire \CPU0|Processor|ALUunit|Mult1~866 ;
wire \CPU0|Processor|ALUunit|Mult1~867 ;
wire \CPU0|Processor|ALUunit|Mult1~868 ;
wire \CPU0|Processor|ALUunit|Mult1~869 ;
wire \CPU0|Processor|ALUunit|Mult1~870 ;
wire \CPU0|Processor|ALUunit|Mult1~871 ;
wire \CPU0|Processor|ALUunit|Mult1~872 ;
wire \CPU0|Processor|ALUunit|Mult1~873 ;
wire \CPU0|Processor|ALUunit|Mult1~874 ;
wire \CPU0|Processor|ALUunit|Mult1~875 ;
wire \CPU0|Processor|ALUunit|Mult1~876 ;
wire \CPU0|Processor|ALUunit|Mult1~877 ;
wire \CPU0|Processor|ALUunit|Mult1~878 ;
wire \CPU0|Processor|ALUunit|Mult1~879 ;
wire \CPU0|Processor|ALUunit|Mult1~880 ;
wire \CPU0|Processor|ALUunit|Mult1~881 ;
wire \CPU0|Processor|ALUunit|Mult1~882 ;
wire \CPU0|Processor|ALUunit|Mult1~883 ;
wire \CPU0|Processor|ALUunit|Mult1~884 ;
wire \CPU0|Processor|ALUunit|Mult1~885 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \ADC_DOUT~input_o ;
wire \AUD_ADCDAT~input_o ;
wire \CLOCK2_50~input_o ;
wire \CLOCK3_50~input_o ;
wire \CLOCK4_50~input_o ;
wire \IRDA_RXD~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \TD_CLK27~input_o ;
wire \TD_DATA[0]~input_o ;
wire \TD_DATA[1]~input_o ;
wire \TD_DATA[2]~input_o ;
wire \TD_DATA[3]~input_o ;
wire \TD_DATA[4]~input_o ;
wire \TD_DATA[5]~input_o ;
wire \TD_DATA[6]~input_o ;
wire \TD_DATA[7]~input_o ;
wire \TD_HS~input_o ;
wire \TD_VS~input_o ;
wire \ADC_CS_N~input_o ;
wire \AUD_ADCLRCK~input_o ;
wire \AUD_BCLK~input_o ;
wire \AUD_DACLRCK~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \DRAM_DQ[3]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \FPGA_I2C_SDAT~input_o ;
wire \GPIO_0[0]~input_o ;
wire \GPIO_0[1]~input_o ;
wire \GPIO_0[2]~input_o ;
wire \GPIO_0[3]~input_o ;
wire \GPIO_0[4]~input_o ;
wire \GPIO_0[5]~input_o ;
wire \GPIO_0[6]~input_o ;
wire \GPIO_0[7]~input_o ;
wire \GPIO_0[8]~input_o ;
wire \GPIO_0[9]~input_o ;
wire \GPIO_0[10]~input_o ;
wire \GPIO_0[11]~input_o ;
wire \GPIO_0[12]~input_o ;
wire \GPIO_0[13]~input_o ;
wire \GPIO_0[14]~input_o ;
wire \GPIO_0[15]~input_o ;
wire \GPIO_0[16]~input_o ;
wire \GPIO_0[17]~input_o ;
wire \GPIO_0[18]~input_o ;
wire \GPIO_0[19]~input_o ;
wire \GPIO_0[20]~input_o ;
wire \GPIO_0[21]~input_o ;
wire \GPIO_0[22]~input_o ;
wire \GPIO_0[23]~input_o ;
wire \GPIO_0[24]~input_o ;
wire \GPIO_0[25]~input_o ;
wire \GPIO_0[26]~input_o ;
wire \GPIO_0[27]~input_o ;
wire \GPIO_0[28]~input_o ;
wire \GPIO_0[29]~input_o ;
wire \GPIO_0[30]~input_o ;
wire \GPIO_0[31]~input_o ;
wire \GPIO_0[32]~input_o ;
wire \GPIO_0[33]~input_o ;
wire \GPIO_0[34]~input_o ;
wire \GPIO_0[35]~input_o ;
wire \GPIO_1[0]~input_o ;
wire \GPIO_1[1]~input_o ;
wire \GPIO_1[2]~input_o ;
wire \GPIO_1[3]~input_o ;
wire \GPIO_1[4]~input_o ;
wire \GPIO_1[5]~input_o ;
wire \GPIO_1[6]~input_o ;
wire \GPIO_1[7]~input_o ;
wire \GPIO_1[8]~input_o ;
wire \GPIO_1[9]~input_o ;
wire \GPIO_1[10]~input_o ;
wire \GPIO_1[11]~input_o ;
wire \GPIO_1[12]~input_o ;
wire \GPIO_1[13]~input_o ;
wire \GPIO_1[14]~input_o ;
wire \GPIO_1[15]~input_o ;
wire \GPIO_1[16]~input_o ;
wire \GPIO_1[17]~input_o ;
wire \GPIO_1[18]~input_o ;
wire \GPIO_1[19]~input_o ;
wire \GPIO_1[20]~input_o ;
wire \GPIO_1[21]~input_o ;
wire \GPIO_1[22]~input_o ;
wire \GPIO_1[23]~input_o ;
wire \GPIO_1[24]~input_o ;
wire \GPIO_1[25]~input_o ;
wire \GPIO_1[26]~input_o ;
wire \GPIO_1[27]~input_o ;
wire \GPIO_1[28]~input_o ;
wire \GPIO_1[29]~input_o ;
wire \GPIO_1[30]~input_o ;
wire \GPIO_1[31]~input_o ;
wire \GPIO_1[32]~input_o ;
wire \GPIO_1[33]~input_o ;
wire \GPIO_1[34]~input_o ;
wire \GPIO_1[35]~input_o ;
wire \PS2_CLK~input_o ;
wire \PS2_CLK2~input_o ;
wire \PS2_DAT~input_o ;
wire \PS2_DAT2~input_o ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~6_combout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~0_combout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~2_combout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~0_combout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \KEY[3]~input_o ;
wire \CLOCK0|CLKManual~0_combout ;
wire \KEY[0]~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK0|rreset[1]~1_combout ;
wire \CLOCK0|rreset~0_combout ;
wire \CLOCK0|Reset~combout ;
wire \CLOCK0|CLKManual~q ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \CLOCK0|Add2~77_sumout ;
wire \CLOCK0|Add2~2 ;
wire \CLOCK0|Add2~5_sumout ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \CLOCK0|Add1~0_combout ;
wire \CLOCK0|Equal1~1_combout ;
wire \CLOCK0|Equal1~2_combout ;
wire \CLOCK0|Equal1~3_combout ;
wire \CLOCK0|Equal1~4_combout ;
wire \CLOCK0|Equal1~5_combout ;
wire \CLOCK0|Add1~1_combout ;
wire \CLOCK0|Add2~6 ;
wire \CLOCK0|Add2~93_sumout ;
wire \CLOCK0|Add2~94 ;
wire \CLOCK0|Add2~97_sumout ;
wire \CLOCK0|Add2~98 ;
wire \CLOCK0|Add2~101_sumout ;
wire \CLOCK0|Equal1~6_combout ;
wire \CLOCK0|Equal1~7_combout ;
wire \CLOCK0|Add2~78 ;
wire \CLOCK0|Add2~49_sumout ;
wire \CLOCK0|Add2~50 ;
wire \CLOCK0|Add2~53_sumout ;
wire \CLOCK0|Add2~54 ;
wire \CLOCK0|Add2~57_sumout ;
wire \CLOCK0|Add2~58 ;
wire \CLOCK0|Add2~13_sumout ;
wire \CLOCK0|Add2~14 ;
wire \CLOCK0|Add2~17_sumout ;
wire \CLOCK0|Add2~18 ;
wire \CLOCK0|Add2~21_sumout ;
wire \CLOCK0|Add2~22 ;
wire \CLOCK0|Add2~25_sumout ;
wire \CLOCK0|Add2~26 ;
wire \CLOCK0|Add2~29_sumout ;
wire \CLOCK0|Add2~30 ;
wire \CLOCK0|Add2~33_sumout ;
wire \CLOCK0|Add2~34 ;
wire \CLOCK0|Add2~37_sumout ;
wire \CLOCK0|Add2~38 ;
wire \CLOCK0|Add2~65_sumout ;
wire \CLOCK0|Add2~66 ;
wire \CLOCK0|Add2~73_sumout ;
wire \CLOCK0|Add2~74 ;
wire \CLOCK0|Add2~9_sumout ;
wire \CLOCK0|Add2~10 ;
wire \CLOCK0|Add2~41_sumout ;
wire \CLOCK0|Add2~42 ;
wire \CLOCK0|Add2~61_sumout ;
wire \CLOCK0|Add2~62 ;
wire \CLOCK0|Add2~69_sumout ;
wire \CLOCK0|Add2~70 ;
wire \CLOCK0|Add2~45_sumout ;
wire \CLOCK0|Add2~46 ;
wire \CLOCK0|Add2~81_sumout ;
wire \CLOCK0|Add2~82 ;
wire \CLOCK0|Add2~85_sumout ;
wire \CLOCK0|Add2~86 ;
wire \CLOCK0|Add2~89_sumout ;
wire \CLOCK0|Add2~90 ;
wire \CLOCK0|Add2~1_sumout ;
wire \CLOCK0|Equal1~0_combout ;
wire \CLOCK0|CLKAutoSlow~0_combout ;
wire \CLOCK0|CLKAutoSlow~q ;
wire \CLOCK0|Add3~21_sumout ;
wire \CLOCK0|Add3~22 ;
wire \CLOCK0|Add3~25_sumout ;
wire \CLOCK0|Add3~26 ;
wire \CLOCK0|Add3~29_sumout ;
wire \CLOCK0|Add3~30 ;
wire \CLOCK0|Add3~1_sumout ;
wire \CLOCK0|Equal2~0_combout ;
wire \CLOCK0|Add3~2 ;
wire \CLOCK0|Add3~5_sumout ;
wire \CLOCK0|Equal2~1_combout ;
wire \CLOCK0|Add3~6 ;
wire \CLOCK0|Add3~9_sumout ;
wire \CLOCK0|Equal2~2_combout ;
wire \CLOCK0|Add3~10 ;
wire \CLOCK0|Add3~13_sumout ;
wire \CLOCK0|Equal2~3_combout ;
wire \CLOCK0|Add3~14 ;
wire \CLOCK0|Add3~17_sumout ;
wire \CLOCK0|Equal2~4_combout ;
wire \CLOCK0|Equal2~5_combout ;
wire \CLOCK0|Equal2~6_combout ;
wire \CLOCK0|CLKAutoFast~0_combout ;
wire \CLOCK0|CLKAutoFast~q ;
wire \KEY[1]~input_o ;
wire \CLOCK0|CLKSelectFast~0_combout ;
wire \CLOCK0|CLKSelectFast~q ;
wire \CLOCK0|CLK~0_combout ;
wire \KEY[2]~input_o ;
wire \CLOCK0|CLKSelectAuto~0_combout ;
wire \CLOCK0|oCLK_50a~0_combout ;
wire \CLOCK0|oCLK_50a~q ;
wire \CLOCK0|oCLK_50~combout ;
wire \SW[5]~input_o ;
wire \CLOCK0|Timer10|Add0~73_sumout ;
wire \CLOCK0|Timer10|contador[27]~0_combout ;
wire \CLOCK0|Timer10|stop~1_combout ;
wire \CLOCK0|Timer10|Add0~74 ;
wire \CLOCK0|Timer10|Add0~77_sumout ;
wire \CLOCK0|Timer10|Add0~78 ;
wire \CLOCK0|Timer10|Add0~33_sumout ;
wire \CLOCK0|Timer10|Add0~34 ;
wire \CLOCK0|Timer10|Add0~69_sumout ;
wire \CLOCK0|Timer10|Add0~70 ;
wire \CLOCK0|Timer10|Add0~65_sumout ;
wire \CLOCK0|Timer10|Add0~66 ;
wire \CLOCK0|Timer10|Add0~61_sumout ;
wire \CLOCK0|Timer10|Add0~62 ;
wire \CLOCK0|Timer10|Add0~57_sumout ;
wire \CLOCK0|Timer10|Add0~58 ;
wire \CLOCK0|Timer10|Add0~125_sumout ;
wire \CLOCK0|Timer10|Add0~126 ;
wire \CLOCK0|Timer10|Add0~121_sumout ;
wire \CLOCK0|Timer10|Add0~122 ;
wire \CLOCK0|Timer10|Add0~41_sumout ;
wire \CLOCK0|Timer10|Add0~42 ;
wire \CLOCK0|Timer10|Add0~113_sumout ;
wire \CLOCK0|Timer10|Add0~114 ;
wire \CLOCK0|Timer10|Add0~37_sumout ;
wire \CLOCK0|Timer10|Add0~38 ;
wire \CLOCK0|Timer10|Add0~101_sumout ;
wire \CLOCK0|Timer10|Add0~102 ;
wire \CLOCK0|Timer10|Add0~105_sumout ;
wire \CLOCK0|Timer10|Add0~106 ;
wire \CLOCK0|Timer10|Add0~109_sumout ;
wire \CLOCK0|Timer10|Add0~110 ;
wire \CLOCK0|Timer10|Add0~5_sumout ;
wire \CLOCK0|Timer10|Add0~6 ;
wire \CLOCK0|Timer10|Add0~117_sumout ;
wire \CLOCK0|Timer10|Add0~118 ;
wire \CLOCK0|Timer10|Add0~45_sumout ;
wire \CLOCK0|Timer10|Add0~46 ;
wire \CLOCK0|Timer10|Add0~49_sumout ;
wire \CLOCK0|Timer10|Add0~50 ;
wire \CLOCK0|Timer10|Add0~53_sumout ;
wire \CLOCK0|Timer10|Add0~54 ;
wire \CLOCK0|Timer10|Add0~9_sumout ;
wire \CLOCK0|Timer10|Add0~10 ;
wire \CLOCK0|Timer10|Add0~13_sumout ;
wire \CLOCK0|Timer10|Add0~14 ;
wire \CLOCK0|Timer10|Add0~17_sumout ;
wire \CLOCK0|Timer10|Add0~18 ;
wire \CLOCK0|Timer10|Add0~21_sumout ;
wire \CLOCK0|Timer10|Add0~22 ;
wire \CLOCK0|Timer10|Add0~25_sumout ;
wire \CLOCK0|Timer10|Add0~26 ;
wire \CLOCK0|Timer10|Add0~29_sumout ;
wire \CLOCK0|Timer10|Add0~30 ;
wire \CLOCK0|Timer10|Add0~1_sumout ;
wire \CLOCK0|Timer10|Equal0~0_combout ;
wire \CLOCK0|Timer10|Equal0~1_combout ;
wire \CLOCK0|Timer10|Equal0~2_combout ;
wire \CLOCK0|Timer10|Equal0~3_combout ;
wire \CLOCK0|Timer10|Add0~2 ;
wire \CLOCK0|Timer10|Add0~81_sumout ;
wire \CLOCK0|Timer10|Add0~82 ;
wire \CLOCK0|Timer10|Add0~85_sumout ;
wire \CLOCK0|Timer10|Add0~86 ;
wire \CLOCK0|Timer10|Add0~89_sumout ;
wire \CLOCK0|Timer10|Add0~90 ;
wire \CLOCK0|Timer10|Add0~93_sumout ;
wire \CLOCK0|Timer10|Add0~94 ;
wire \CLOCK0|Timer10|Add0~97_sumout ;
wire \CLOCK0|Timer10|Equal0~4_combout ;
wire \CLOCK0|Timer10|Equal0~5_combout ;
wire \CLOCK0|Timer10|Equal0~6_combout ;
wire \CLOCK0|Timer10|stop~0_combout ;
wire \CLOCK0|Timer10|stop~q ;
wire \CLOCK0|CLKSelectAuto~q ;
wire \CLOCK0|CLK~combout ;
wire \CPU0|Processor|Add0~1_sumout ;
wire \CPU0|Processor|Add0~2 ;
wire \CPU0|Processor|Add0~5_sumout ;
wire \CPU0|Processor|Add0~6 ;
wire \CPU0|Processor|Add0~9_sumout ;
wire \CPU0|Processor|Add0~10 ;
wire \CPU0|Processor|Add0~13_sumout ;
wire \CPU0|Processor|Add0~14 ;
wire \CPU0|Processor|Add0~17_sumout ;
wire \CPU0|Processor|Add0~18 ;
wire \CPU0|Processor|Add0~21_sumout ;
wire \CPU0|Processor|Add0~22 ;
wire \CPU0|Processor|Add0~25_sumout ;
wire \CPU0|Processor|Add0~26 ;
wire \CPU0|Processor|Add0~29_sumout ;
wire \CPU0|Processor|Add0~30 ;
wire \CPU0|Processor|Add0~33_sumout ;
wire \CPU0|Processor|Add0~34 ;
wire \CPU0|Processor|Add0~37_sumout ;
wire \CPU0|Processor|Add0~38 ;
wire \CPU0|Processor|Add0~41_sumout ;
wire \CPU0|Processor|Add0~42 ;
wire \CPU0|Processor|Add0~45_sumout ;
wire \CPU0|Processor|Add0~46 ;
wire \CPU0|Processor|Add0~49_sumout ;
wire \CPU0|Processor|Add0~50 ;
wire \CPU0|Processor|Add0~53_sumout ;
wire \CPU0|Processor|Add0~54 ;
wire \CPU0|Processor|Add0~57_sumout ;
wire \CPU0|Processor|Add0~58 ;
wire \CPU0|Processor|Add0~61_sumout ;
wire \CPU0|Processor|Add0~62 ;
wire \CPU0|Processor|Add0~65_sumout ;
wire \CPU0|Processor|Add0~66 ;
wire \CPU0|Processor|Add0~69_sumout ;
wire \MEMCODE|is_usermem~0_combout ;
wire \CPU0|Processor|Add0~70 ;
wire \CPU0|Processor|Add0~73_sumout ;
wire \CPU0|Processor|Add0~74 ;
wire \CPU0|Processor|Add0~77_sumout ;
wire \CPU0|Processor|Add0~78 ;
wire \CPU0|Processor|Add0~81_sumout ;
wire \CPU0|Processor|PC[22]~0_combout ;
wire \CPU0|Processor|Add0~82 ;
wire \CPU0|Processor|Add0~85_sumout ;
wire \CPU0|Processor|Add0~86 ;
wire \CPU0|Processor|Add0~89_sumout ;
wire \CPU0|Processor|Add0~90 ;
wire \CPU0|Processor|Add0~93_sumout ;
wire \CPU0|Processor|Add0~94 ;
wire \CPU0|Processor|Add0~97_sumout ;
wire \CPU0|Processor|Add0~98 ;
wire \CPU0|Processor|Add0~101_sumout ;
wire \CPU0|Processor|Add0~102 ;
wire \CPU0|Processor|Add0~105_sumout ;
wire \CPU0|Processor|Add0~106 ;
wire \CPU0|Processor|Add0~109_sumout ;
wire \CPU0|Processor|Add0~110 ;
wire \CPU0|Processor|Add0~113_sumout ;
wire \CPU0|Processor|Add0~114 ;
wire \CPU0|Processor|Add0~117_sumout ;
wire \MEMCODE|is_usermem~1_combout ;
wire \MEMCODE|is_usermem~2_combout ;
wire \MEMCODE|wReadData[0]~32_combout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ;
wire \MEMCODE|wReadData[12]~45_combout ;
wire \MEMCODE|wReadData[13]~46_combout ;
wire \CPU0|Processor|Selector29~0_combout ;
wire \MEMCODE|wReadData[1]~36_combout ;
wire \MEMCODE|wReadData[3]~37_combout ;
wire \MEMCODE|wReadData[5]~35_combout ;
wire \CPU0|Processor|ImmGen|WideOr1~0_combout ;
wire \CPU0|Processor|Selector28~2_combout ;
wire \MEMCODE|wReadData[6]~38_combout ;
wire \CPU0|Processor|Selector28~0_combout ;
wire \CPU0|Processor|Selector29~1_combout ;
wire \CPU0|Processor|ImmGen|WideOr1~1_combout ;
wire \CPU0|Processor|ImmGen|Selector5~0_combout ;
wire \CPU0|Processor|ImmGen|Selector4~0_combout ;
wire \CPU0|Processor|ImmGen|Selector4~1_combout ;
wire \CPU0|Processor|ImmGen|Selector4~2_combout ;
wire \CPU0|Processor|ImmGen|Selector4~3_combout ;
wire \CPU0|Processor|ImmGen|Selector4~4_combout ;
wire \MEMCODE|wReadData[20]~41_combout ;
wire \MEMCODE|is_usermem~3_combout ;
wire \CPU0|Processor|CtrUNI|Decoder0~2_combout ;
wire \CPU0|Processor|ImmGen|Selector5~4_combout ;
wire \CPU0|Processor|ImmGen|Selector5~5_combout ;
wire \CPU0|Processor|ImmGen|Selector5~6_combout ;
wire \CPU0|Processor|RegsUNI|Mux29~0_combout ;
wire \CPU0|Processor|RegsUNI|Mux29~1_combout ;
wire \CPU0|Processor|ALUunit|ShiftRight0~4_combout ;
wire \CPU0|Processor|Selector28~3_combout ;
wire \CPU0|Processor|Selector28~4_combout ;
wire \MEMCODE|wReadData[23]~40_combout ;
wire \CPU0|Processor|RegsUNI|Mux61~0_combout ;
wire \CPU0|Processor|Selector28~5_combout ;
wire \CPU0|Processor|CtrUNI|WideOr7~0_combout ;
wire \CPU0|Processor|CtrUNI|WideOr7~1_combout ;
wire \MEMCODE|wReadData[30]~44_combout ;
wire \CPU0|Processor|ALUunit|LessThan0~0_combout ;
wire \CPU0|Processor|ALUControlunit|Equal0~0_combout ;
wire \CPU0|Processor|ALUControlunit|Mux6~0_combout ;
wire \CPU0|Processor|CtrUNI|Decoder0~0_combout ;
wire \CPU0|Processor|ALUControlunit|Mux6~1_combout ;
wire \CPU0|Processor|ALUControlunit|Mux6~2_combout ;
wire \CPU0|Processor|ALUunit|Mux30~0_combout ;
wire \CPU0|Processor|ALUunit|Mux30~1_combout ;
wire \CPU0|Processor|Selector28~6_combout ;
wire \CPU0|Processor|ImmGen|Selector5~1_combout ;
wire \CPU0|Processor|ImmGen|Selector5~2_combout ;
wire \CPU0|Processor|ImmGen|Selector5~3_combout ;
wire \CPU0|Processor|ALUunit|ShiftRight0~0_combout ;
wire \CPU0|Processor|ALUunit|LessThan0~15_combout ;
wire \CPU0|Processor|Selector27~0_combout ;
wire \CPU0|Processor|Selector27~1_combout ;
wire \MEMCODE|wReadData[24]~42_combout ;
wire \CPU0|Processor|Selector27~2_combout ;
wire \CPU0|Processor|ALUunit|Mux5~1_combout ;
wire \CPU0|Processor|ALUunit|Mux30~2_combout ;
wire \CPU0|Processor|ALUunit|Mux30~3_combout ;
wire \CPU0|Processor|Selector31~0_combout ;
wire \CPU0|Processor|Selector30~0_combout ;
wire \MEMCODE|wReadData[25]~51_combout ;
wire \CPU0|Processor|ImmGen|WideOr0~0_combout ;
wire \CPU0|Processor|ImmGen|WideOr0~1_combout ;
wire \CPU0|Processor|ImmGen|WideOr0~2_combout ;
wire \CPU0|Processor|ImmGen|WideOr0~3_combout ;
wire \CPU0|Processor|Selector26~0_combout ;
wire \MEMCODE|wReadData[26]~50_combout ;
wire \CPU0|Processor|Selector25~0_combout ;
wire \MEMCODE|wReadData[27]~49_combout ;
wire \CPU0|Processor|Selector24~0_combout ;
wire \MEMCODE|wReadData[28]~47_combout ;
wire \CPU0|Processor|Selector23~0_combout ;
wire \MEMCODE|wReadData[29]~53_combout ;
wire \CPU0|Processor|Selector22~0_combout ;
wire \CPU0|Processor|Selector21~0_combout ;
wire \MEMCODE|wReadData[31]~48_combout ;
wire \CPU0|Processor|ImmGen|Selector0~0_combout ;
wire \CPU0|Processor|Selector28~7_combout ;
wire \CPU0|Processor|ImmGen|Selector0~1_combout ;
wire \CPU0|Processor|ImmGen|Selector0~2_combout ;
wire \CPU0|Processor|ImmGen|Selector0~3_combout ;
wire \CPU0|Processor|Selector20~0_combout ;
wire \CPU0|Processor|ImmGen|WideOr1~2_combout ;
wire \CPU0|Processor|ImmGen|WideOr1~3_combout ;
wire \CPU0|Processor|Selector15~0_combout ;
wire \CPU0|Processor|Selector19~0_combout ;
wire \CPU0|Processor|Selector19~1_combout ;
wire \CPU0|Processor|ImmGen|WideOr1~4_combout ;
wire \CPU0|Processor|Selector18~0_combout ;
wire \CPU0|Processor|CtrUNI|WideOr1~1_combout ;
wire \CPU0|Processor|ImmGen|WideOr1~5_combout ;
wire \CPU0|Processor|Selector17~0_combout ;
wire \CPU0|Processor|Selector17~1_combout ;
wire \CPU0|Processor|Selector16~0_combout ;
wire \CPU0|Processor|Selector16~1_combout ;
wire \MEMCODE|wReadData[16]~52_combout ;
wire \CPU0|Processor|Selector15~1_combout ;
wire \CPU0|Processor|Selector15~2_combout ;
wire \CPU0|Processor|Selector14~0_combout ;
wire \CPU0|Processor|Selector14~1_combout ;
wire \CPU0|Processor|Selector13~0_combout ;
wire \CPU0|Processor|Selector13~1_combout ;
wire \CPU0|Processor|Selector12~0_combout ;
wire \CPU0|Processor|Selector12~1_combout ;
wire \CPU0|Processor|Selector11~0_combout ;
wire \CPU0|Processor|Selector11~1_combout ;
wire \CPU0|Processor|Selector10~0_combout ;
wire \CPU0|Processor|Selector10~1_combout ;
wire \CPU0|Processor|Selector9~0_combout ;
wire \CPU0|Processor|Selector9~1_combout ;
wire \CPU0|Processor|Selector8~0_combout ;
wire \CPU0|Processor|Selector8~1_combout ;
wire \CPU0|Processor|Selector7~0_combout ;
wire \CPU0|Processor|Selector7~1_combout ;
wire \CPU0|Processor|Selector6~0_combout ;
wire \CPU0|Processor|Selector6~1_combout ;
wire \CPU0|Processor|Selector5~0_combout ;
wire \CPU0|Processor|Selector5~1_combout ;
wire \CPU0|Processor|Selector4~0_combout ;
wire \CPU0|Processor|Selector4~1_combout ;
wire \CPU0|Processor|ImmGen|oImm[28]~0_combout ;
wire \CPU0|Processor|Selector3~0_combout ;
wire \CPU0|Processor|Selector2~0_combout ;
wire \CPU0|Processor|Selector2~1_combout ;
wire \CPU0|Processor|Selector1~0_combout ;
wire \CPU0|Processor|Selector1~1_combout ;
wire \CPU0|Processor|Selector0~0_combout ;
wire \CPU0|Processor|ALUunit|Mult0~548 ;
wire \CPU0|Processor|ALUunit|Mult0~45 ;
wire \CPU0|Processor|ALUunit|Mult0~547 ;
wire \CPU0|Processor|ALUunit|Mult0~44 ;
wire \CPU0|Processor|ALUunit|Mult0~546 ;
wire \CPU0|Processor|ALUunit|Mult0~43 ;
wire \CPU0|Processor|ALUunit|Mult0~545 ;
wire \CPU0|Processor|ALUunit|Mult0~42 ;
wire \CPU0|Processor|ALUunit|Mult0~544 ;
wire \CPU0|Processor|ALUunit|Mult0~41 ;
wire \CPU0|Processor|ALUunit|Mult0~543 ;
wire \CPU0|Processor|ALUunit|Mult0~40 ;
wire \CPU0|Processor|ALUunit|Mult0~542 ;
wire \CPU0|Processor|ALUunit|Mult0~39 ;
wire \CPU0|Processor|ALUunit|Mult0~541 ;
wire \CPU0|Processor|ALUunit|Mult0~38 ;
wire \CPU0|Processor|ALUunit|Mult0~540 ;
wire \CPU0|Processor|ALUunit|Mult0~37 ;
wire \CPU0|Processor|ALUunit|Mult0~539 ;
wire \CPU0|Processor|ALUunit|Mult0~36 ;
wire \CPU0|Processor|ALUunit|Mult0~538 ;
wire \CPU0|Processor|ALUunit|Mult0~35 ;
wire \CPU0|Processor|ALUunit|Mult0~537 ;
wire \CPU0|Processor|ALUunit|Mult0~34 ;
wire \CPU0|Processor|ALUunit|Mult0~536 ;
wire \CPU0|Processor|ALUunit|Mult0~33 ;
wire \CPU0|Processor|ALUunit|Mult0~535 ;
wire \CPU0|Processor|ALUunit|Mult0~32 ;
wire \CPU0|Processor|ALUunit|Mult0~534 ;
wire \CPU0|Processor|ALUunit|Mult0~31 ;
wire \CPU0|Processor|ALUunit|Mult0~533_resulta ;
wire \CPU0|Processor|ALUunit|Mult0~30 ;
wire \CPU0|Processor|ALUunit|Mult0~419 ;
wire \CPU0|Processor|ALUunit|Mult0~427 ;
wire \CPU0|Processor|ALUunit|Mult0~435 ;
wire \CPU0|Processor|ALUunit|Mult0~407 ;
wire \CPU0|Processor|ALUunit|Mult0~475 ;
wire \CPU0|Processor|ALUunit|Mult0~443 ;
wire \CPU0|Processor|ALUunit|Mult0~379 ;
wire \CPU0|Processor|ALUunit|Mult0~387 ;
wire \CPU0|Processor|ALUunit|Mult0~395 ;
wire \CPU0|Processor|ALUunit|Mult0~403 ;
wire \CPU0|Processor|ALUunit|Mult0~455 ;
wire \CPU0|Processor|ALUunit|Mult0~347 ;
wire \CPU0|Processor|ALUunit|Mult0~355 ;
wire \CPU0|Processor|ALUunit|Mult0~363 ;
wire \CPU0|Processor|ALUunit|Mult0~2 ;
wire \CPU0|Processor|ALUunit|Mult0~510_sumout ;
wire \CPU0|Processor|ALUunit|Mult1~151 ;
wire \CPU0|Processor|ALUunit|Mult1~510 ;
wire \CPU0|Processor|ALUunit|Mult1~150 ;
wire \CPU0|Processor|ALUunit|Mult1~509 ;
wire \CPU0|Processor|ALUunit|Mult1~149 ;
wire \CPU0|Processor|ALUunit|Mult1~508 ;
wire \CPU0|Processor|ALUunit|Mult1~148 ;
wire \CPU0|Processor|ALUunit|Mult1~507 ;
wire \CPU0|Processor|ALUunit|Mult1~147 ;
wire \CPU0|Processor|ALUunit|Mult1~506 ;
wire \CPU0|Processor|ALUunit|Mult1~146 ;
wire \CPU0|Processor|ALUunit|Mult1~505 ;
wire \CPU0|Processor|ALUunit|Mult1~145 ;
wire \CPU0|Processor|ALUunit|Mult1~504 ;
wire \CPU0|Processor|ALUunit|Mult1~144 ;
wire \CPU0|Processor|ALUunit|Mult1~503 ;
wire \CPU0|Processor|ALUunit|Mult1~143 ;
wire \CPU0|Processor|ALUunit|Mult1~502 ;
wire \CPU0|Processor|ALUunit|Mult1~142 ;
wire \CPU0|Processor|ALUunit|Mult1~501 ;
wire \CPU0|Processor|ALUunit|Mult1~141 ;
wire \CPU0|Processor|ALUunit|Mult1~500 ;
wire \CPU0|Processor|ALUunit|Mult1~140 ;
wire \CPU0|Processor|ALUunit|Mult1~499 ;
wire \CPU0|Processor|ALUunit|Mult1~139 ;
wire \CPU0|Processor|ALUunit|Mult1~498 ;
wire \CPU0|Processor|ALUunit|Mult1~138 ;
wire \CPU0|Processor|ALUunit|Mult1~497 ;
wire \CPU0|Processor|ALUunit|Mult1~137 ;
wire \CPU0|Processor|ALUunit|Mult1~496 ;
wire \CPU0|Processor|ALUunit|Mult1~136_resulta ;
wire \CPU0|Processor|ALUunit|Mult1~495 ;
wire \CPU0|Processor|ALUunit|Mult1~1205_cout ;
wire \CPU0|Processor|ALUunit|Mult1~1201_cout ;
wire \CPU0|Processor|ALUunit|Mult1~1197_cout ;
wire \CPU0|Processor|ALUunit|Mult1~1193_cout ;
wire \CPU0|Processor|ALUunit|Mult1~1189_cout ;
wire \CPU0|Processor|ALUunit|Mult1~1185_cout ;
wire \CPU0|Processor|ALUunit|Mult1~1181_cout ;
wire \CPU0|Processor|ALUunit|Mult1~1177_cout ;
wire \CPU0|Processor|ALUunit|Mult1~1173_cout ;
wire \CPU0|Processor|ALUunit|Mult1~1169_cout ;
wire \CPU0|Processor|ALUunit|Mult1~1165_cout ;
wire \CPU0|Processor|ALUunit|Mult1~1161_cout ;
wire \CPU0|Processor|ALUunit|Mult1~1157_cout ;
wire \CPU0|Processor|ALUunit|Mult1~812_cout ;
wire \CPU0|Processor|ALUunit|Mult1~2 ;
wire \CPU0|Processor|ALUunit|Mult1~113_sumout ;
wire \CPU0|Processor|ALUunit|Mult0~13 ;
wire \CPU0|Processor|CtrUNI|Decoder0~1_combout ;
wire \CPU0|Processor|ALUControlunit|Mux3~0_combout ;
wire \CPU0|Processor|ALUControlunit|Mux7~0_combout ;
wire \CPU0|Processor|ALUunit|Mux30~4_combout ;
wire \CPU0|Processor|ALUunit|Mux30~5_combout ;
wire \CPU0|Processor|ALUunit|Add1~2 ;
wire \CPU0|Processor|ALUunit|Add1~113_sumout ;
wire \CPU0|Processor|ALUunit|Mux30~6_combout ;
wire \CPU0|Processor|ALUControlunit|Mux5~0_combout ;
wire \CPU0|Processor|ALUControlunit|Mux5~1_combout ;
wire \CPU0|Processor|ALUControlunit|Mux4~0_combout ;
wire \CPU0|Processor|ALUControlunit|Mux4~1_combout ;
wire \CPU0|Processor|ALUunit|Mux30~7_combout ;
wire \CPU0|Processor|DwByteEnable[3]~3_combout ;
wire \MEMCODE|wReadData[22]~39_combout ;
wire \CPU0|Processor|Selector29~2_combout ;
wire \CPU0|Processor|Selector29~3_combout ;
wire \CPU0|Processor|ALUunit|ShiftRight0~1_combout ;
wire \CPU0|Processor|ALUunit|Mux18~0_combout ;
wire \CPU0|Processor|ALUunit|Mux31~0_combout ;
wire \CPU0|Processor|ALUunit|Mux31~1_combout ;
wire \CPU0|Processor|ALUunit|Mux31~2_combout ;
wire \CPU0|Processor|ALUunit|Mult0~1_sumout ;
wire \CPU0|Processor|ALUunit|Mult1~1_sumout ;
wire \CPU0|Processor|ALUunit|Mult0~12_resulta ;
wire \CPU0|Processor|ALUunit|Mux31~3_combout ;
wire \CPU0|Processor|ALUunit|Mux5~0_combout ;
wire \CPU0|Processor|ALUunit|LessThan0~1_combout ;
wire \CPU0|Processor|ALUunit|LessThan0~2_combout ;
wire \CPU0|Processor|ALUunit|LessThan0~3_combout ;
wire \CPU0|Processor|ALUunit|LessThan0~4_combout ;
wire \CPU0|Processor|RegsUNI|Mux61~1_combout ;
wire \CPU0|Processor|ALUunit|LessThan0~5_combout ;
wire \CPU0|Processor|ALUunit|LessThan0~6_combout ;
wire \CPU0|Processor|ALUunit|LessThan0~7_combout ;
wire \CPU0|Processor|ALUunit|LessThan0~8_combout ;
wire \CPU0|Processor|ALUunit|LessThan0~9_combout ;
wire \CPU0|Processor|ALUunit|LessThan0~10_combout ;
wire \CPU0|Processor|Selector28~8_combout ;
wire \CPU0|Processor|ImmGen|Selector0~4_combout ;
wire \CPU0|Processor|ALUunit|LessThan0~11_combout ;
wire \CPU0|Processor|ALUunit|LessThan0~12_combout ;
wire \CPU0|Processor|ALUunit|LessThan0~13_combout ;
wire \CPU0|Processor|ALUunit|LessThan0~14_combout ;
wire \CPU0|Processor|ALUunit|LessThan0~16_combout ;
wire \CPU0|Processor|ALUunit|Add1~1_sumout ;
wire \CPU0|Processor|ALUunit|Mux31~4_combout ;
wire \CPU0|Processor|ALUunit|Mux31~5_combout ;
wire \CPU0|Processor|DwByteEnable[2]~2_combout ;
wire \MEMCODE|wReadData[14]~43_combout ;
wire \CPU0|Processor|DwByteEnable[1]~1_combout ;
wire \MEMCODE|wReadData[2]~34_combout ;
wire \CPU0|Processor|CtrUNI|Decoder0~5_combout ;
wire \CPU0|Processor|DwByteEnable[0]~0_combout ;
wire \MEMCODE|wReadData[4]~33_combout ;
wire \CPU0|Processor|CtrUNI|WideOr1~0_combout ;
wire \CPU0|Processor|Selector28~1_combout ;
wire \CPU0|Processor|Selector27~3_combout ;
wire \CPU0|Processor|ALUunit|Mux18~1_combout ;
wire \CPU0|Processor|ALUunit|Mux0~0_combout ;
wire \CPU0|Processor|ALUunit|Mux0~1_combout ;
wire \CPU0|Processor|ALUunit|Mult0~346_sumout ;
wire \CPU0|Processor|ALUunit|ShiftLeft0~0_combout ;
wire \CPU0|Processor|ALUunit|Mux2~0_combout ;
wire \CPU0|Processor|ALUunit|Mux2~1_combout ;
wire \CPU0|Processor|CtrUNI|WideOr1~2_combout ;
wire \CPU0|Processor|Selector12~2_combout ;
wire \CPU0|Processor|Selector13~2_combout ;
wire \CPU0|Processor|Selector14~2_combout ;
wire \CPU0|Processor|Selector15~3_combout ;
wire \CPU0|Processor|Selector18~1_combout ;
wire \CPU0|Processor|Selector19~2_combout ;
wire \CPU0|Processor|Selector21~1_combout ;
wire \CPU0|Processor|ALUunit|Add1~114 ;
wire \CPU0|Processor|ALUunit|Add1~82 ;
wire \CPU0|Processor|ALUunit|Add1~106 ;
wire \CPU0|Processor|ALUunit|Add1~118 ;
wire \CPU0|Processor|ALUunit|Add1~126 ;
wire \CPU0|Processor|ALUunit|Add1~122 ;
wire \CPU0|Processor|ALUunit|Add1~94 ;
wire \CPU0|Processor|ALUunit|Add1~110 ;
wire \CPU0|Processor|ALUunit|Add1~98 ;
wire \CPU0|Processor|ALUunit|Add1~102 ;
wire \CPU0|Processor|ALUunit|Add1~86 ;
wire \CPU0|Processor|ALUunit|Add1~90 ;
wire \CPU0|Processor|ALUunit|Add1~66 ;
wire \CPU0|Processor|ALUunit|Add1~70 ;
wire \CPU0|Processor|ALUunit|Add1~74 ;
wire \CPU0|Processor|ALUunit|Add1~18 ;
wire \CPU0|Processor|ALUunit|Add1~58 ;
wire \CPU0|Processor|ALUunit|Add1~42 ;
wire \CPU0|Processor|ALUunit|Add1~46 ;
wire \CPU0|Processor|ALUunit|Add1~50 ;
wire \CPU0|Processor|ALUunit|Add1~38 ;
wire \CPU0|Processor|ALUunit|Add1~78 ;
wire \CPU0|Processor|ALUunit|Add1~54 ;
wire \CPU0|Processor|ALUunit|Add1~22 ;
wire \CPU0|Processor|ALUunit|Add1~26 ;
wire \CPU0|Processor|ALUunit|Add1~30 ;
wire \CPU0|Processor|ALUunit|Add1~34 ;
wire \CPU0|Processor|ALUunit|Add1~62 ;
wire \CPU0|Processor|ALUunit|Add1~5_sumout ;
wire \CPU0|Processor|ALUunit|Add0~126_cout ;
wire \CPU0|Processor|ALUunit|Add0~122_cout ;
wire \CPU0|Processor|ALUunit|Add0~78 ;
wire \CPU0|Processor|ALUunit|Add0~102 ;
wire \CPU0|Processor|ALUunit|Add0~110 ;
wire \CPU0|Processor|ALUunit|Add0~118 ;
wire \CPU0|Processor|ALUunit|Add0~114 ;
wire \CPU0|Processor|ALUunit|Add0~90 ;
wire \CPU0|Processor|ALUunit|Add0~106 ;
wire \CPU0|Processor|ALUunit|Add0~94 ;
wire \CPU0|Processor|ALUunit|Add0~98 ;
wire \CPU0|Processor|ALUunit|Add0~82 ;
wire \CPU0|Processor|ALUunit|Add0~86 ;
wire \CPU0|Processor|ALUunit|Add0~62 ;
wire \CPU0|Processor|ALUunit|Add0~66 ;
wire \CPU0|Processor|ALUunit|Add0~70 ;
wire \CPU0|Processor|ALUunit|Add0~14 ;
wire \CPU0|Processor|ALUunit|Add0~54 ;
wire \CPU0|Processor|ALUunit|Add0~38 ;
wire \CPU0|Processor|ALUunit|Add0~42 ;
wire \CPU0|Processor|ALUunit|Add0~46 ;
wire \CPU0|Processor|ALUunit|Add0~34 ;
wire \CPU0|Processor|ALUunit|Add0~74 ;
wire \CPU0|Processor|ALUunit|Add0~50 ;
wire \CPU0|Processor|ALUunit|Add0~18 ;
wire \CPU0|Processor|ALUunit|Add0~22 ;
wire \CPU0|Processor|ALUunit|Add0~26 ;
wire \CPU0|Processor|ALUunit|Add0~30 ;
wire \CPU0|Processor|ALUunit|Add0~58 ;
wire \CPU0|Processor|ALUunit|Add0~1_sumout ;
wire \CPU0|Processor|ALUunit|Mux0~2_combout ;
wire \CPU0|Processor|ALUunit|Mux0~3_combout ;
wire \CPU0|Processor|ALUunit|Mult0~565 ;
wire \CPU0|Processor|ALUunit|Mult0~899 ;
wire \CPU0|Processor|ALUunit|Mult0~898 ;
wire \CPU0|Processor|ALUunit|Mult0~897 ;
wire \CPU0|Processor|ALUunit|Mult0~896 ;
wire \CPU0|Processor|ALUunit|Mult0~895 ;
wire \CPU0|Processor|ALUunit|Mult0~894 ;
wire \CPU0|Processor|ALUunit|Mult0~893 ;
wire \CPU0|Processor|ALUunit|Mult0~892 ;
wire \CPU0|Processor|ALUunit|Mult0~891 ;
wire \CPU0|Processor|ALUunit|Mult0~890 ;
wire \CPU0|Processor|ALUunit|Mult0~889 ;
wire \CPU0|Processor|ALUunit|Mult0~888 ;
wire \CPU0|Processor|ALUunit|Mult0~564 ;
wire \CPU0|Processor|ALUunit|Mult0~887 ;
wire \CPU0|Processor|ALUunit|Mult0~563 ;
wire \CPU0|Processor|ALUunit|Mult0~886 ;
wire \CPU0|Processor|ALUunit|Mult0~562 ;
wire \CPU0|Processor|ALUunit|Mult0~885 ;
wire \CPU0|Processor|ALUunit|Mult0~561 ;
wire \CPU0|Processor|ALUunit|Mult0~884 ;
wire \CPU0|Processor|ALUunit|Mult0~560 ;
wire \CPU0|Processor|ALUunit|Mult0~883 ;
wire \CPU0|Processor|ALUunit|Mult0~559 ;
wire \CPU0|Processor|ALUunit|Mult0~882 ;
wire \CPU0|Processor|ALUunit|Mult0~558 ;
wire \CPU0|Processor|ALUunit|Mult0~881 ;
wire \CPU0|Processor|ALUunit|Mult0~557 ;
wire \CPU0|Processor|ALUunit|Mult0~880 ;
wire \CPU0|Processor|ALUunit|Mult0~556 ;
wire \CPU0|Processor|ALUunit|Mult0~879 ;
wire \CPU0|Processor|ALUunit|Mult0~555 ;
wire \CPU0|Processor|ALUunit|Mult0~878 ;
wire \CPU0|Processor|ALUunit|Mult0~554 ;
wire \CPU0|Processor|ALUunit|Mult0~877 ;
wire \CPU0|Processor|ALUunit|Mult0~553 ;
wire \CPU0|Processor|ALUunit|Mult0~876 ;
wire \CPU0|Processor|ALUunit|Mult0~552 ;
wire \CPU0|Processor|ALUunit|Mult0~875 ;
wire \CPU0|Processor|ALUunit|Mult0~551 ;
wire \CPU0|Processor|ALUunit|Mult0~874_resulta ;
wire \CPU0|Processor|ALUunit|Mult0~550 ;
wire \CPU0|Processor|ALUunit|Mult0~47 ;
wire \CPU0|Processor|ALUunit|Mult0~549 ;
wire \CPU0|Processor|ALUunit|Mult0~46 ;
wire \CPU0|Processor|ALUunit|Mult0~511 ;
wire \CPU0|Processor|ALUunit|Mult0~479 ;
wire \CPU0|Processor|ALUunit|Mult0~503 ;
wire \CPU0|Processor|ALUunit|Mult0~515 ;
wire \CPU0|Processor|ALUunit|Mult0~523 ;
wire \CPU0|Processor|ALUunit|Mult0~519 ;
wire \CPU0|Processor|ALUunit|Mult0~491 ;
wire \CPU0|Processor|ALUunit|Mult0~507 ;
wire \CPU0|Processor|ALUunit|Mult0~495 ;
wire \CPU0|Processor|ALUunit|Mult0~499 ;
wire \CPU0|Processor|ALUunit|Mult0~483 ;
wire \CPU0|Processor|ALUunit|Mult0~487 ;
wire \CPU0|Processor|ALUunit|Mult0~459 ;
wire \CPU0|Processor|ALUunit|Mult0~463 ;
wire \CPU0|Processor|ALUunit|Mult0~467 ;
wire \CPU0|Processor|ALUunit|Mult0~371 ;
wire \CPU0|Processor|ALUunit|Mult0~447 ;
wire \CPU0|Processor|ALUunit|Mult0~415 ;
wire \CPU0|Processor|ALUunit|Mult0~423 ;
wire \CPU0|Processor|ALUunit|Mult0~431 ;
wire \CPU0|Processor|ALUunit|Mult0~411 ;
wire \CPU0|Processor|ALUunit|Mult0~471 ;
wire \CPU0|Processor|ALUunit|Mult0~439 ;
wire \CPU0|Processor|ALUunit|Mult0~375 ;
wire \CPU0|Processor|ALUunit|Mult0~383 ;
wire \CPU0|Processor|ALUunit|Mult0~391 ;
wire \CPU0|Processor|ALUunit|Mult0~399 ;
wire \CPU0|Processor|ALUunit|Mult0~451 ;
wire \CPU0|Processor|ALUunit|Mult0~350_sumout ;
wire \CPU0|Processor|ALUunit|Mult1~847 ;
wire \CPU0|Processor|ALUunit|Mult1~846 ;
wire \CPU0|Processor|ALUunit|Mult1~845 ;
wire \CPU0|Processor|ALUunit|Mult1~844 ;
wire \CPU0|Processor|ALUunit|Mult1~843 ;
wire \CPU0|Processor|ALUunit|Mult1~842 ;
wire \CPU0|Processor|ALUunit|Mult1~841 ;
wire \CPU0|Processor|ALUunit|Mult1~840 ;
wire \CPU0|Processor|ALUunit|Mult1~839 ;
wire \CPU0|Processor|ALUunit|Mult1~838 ;
wire \CPU0|Processor|ALUunit|Mult1~837 ;
wire \CPU0|Processor|ALUunit|Mult1~168 ;
wire \CPU0|Processor|ALUunit|Mult1~836 ;
wire \CPU0|Processor|ALUunit|Mult1~167 ;
wire \CPU0|Processor|ALUunit|Mult1~835 ;
wire \CPU0|Processor|ALUunit|Mult1~166 ;
wire \CPU0|Processor|ALUunit|Mult1~834 ;
wire \CPU0|Processor|ALUunit|Mult1~165 ;
wire \CPU0|Processor|ALUunit|Mult1~833 ;
wire \CPU0|Processor|ALUunit|Mult1~164 ;
wire \CPU0|Processor|ALUunit|Mult1~832 ;
wire \CPU0|Processor|ALUunit|Mult1~163 ;
wire \CPU0|Processor|ALUunit|Mult1~831 ;
wire \CPU0|Processor|ALUunit|Mult1~162 ;
wire \CPU0|Processor|ALUunit|Mult1~830 ;
wire \CPU0|Processor|ALUunit|Mult1~161 ;
wire \CPU0|Processor|ALUunit|Mult1~829 ;
wire \CPU0|Processor|ALUunit|Mult1~160 ;
wire \CPU0|Processor|ALUunit|Mult1~828 ;
wire \CPU0|Processor|ALUunit|Mult1~159 ;
wire \CPU0|Processor|ALUunit|Mult1~827 ;
wire \CPU0|Processor|ALUunit|Mult1~158 ;
wire \CPU0|Processor|ALUunit|Mult1~826 ;
wire \CPU0|Processor|ALUunit|Mult1~157 ;
wire \CPU0|Processor|ALUunit|Mult1~825 ;
wire \CPU0|Processor|ALUunit|Mult1~156 ;
wire \CPU0|Processor|ALUunit|Mult1~824 ;
wire \CPU0|Processor|ALUunit|Mult1~155 ;
wire \CPU0|Processor|ALUunit|Mult1~823 ;
wire \CPU0|Processor|ALUunit|Mult1~154 ;
wire \CPU0|Processor|ALUunit|Mult1~822_resulta ;
wire \CPU0|Processor|ALUunit|Mult1~153 ;
wire \CPU0|Processor|ALUunit|Mult1~512 ;
wire \CPU0|Processor|ALUunit|Mult1~152 ;
wire \CPU0|Processor|ALUunit|Mult1~511 ;
wire \CPU0|Processor|ALUunit|Mult1~114 ;
wire \CPU0|Processor|ALUunit|Mult1~82 ;
wire \CPU0|Processor|ALUunit|Mult1~106 ;
wire \CPU0|Processor|ALUunit|Mult1~118 ;
wire \CPU0|Processor|ALUunit|Mult1~126 ;
wire \CPU0|Processor|ALUunit|Mult1~122 ;
wire \CPU0|Processor|ALUunit|Mult1~94 ;
wire \CPU0|Processor|ALUunit|Mult1~110 ;
wire \CPU0|Processor|ALUunit|Mult1~98 ;
wire \CPU0|Processor|ALUunit|Mult1~102 ;
wire \CPU0|Processor|ALUunit|Mult1~86 ;
wire \CPU0|Processor|ALUunit|Mult1~90 ;
wire \CPU0|Processor|ALUunit|Mult1~66 ;
wire \CPU0|Processor|ALUunit|Mult1~70 ;
wire \CPU0|Processor|ALUunit|Mult1~74 ;
wire \CPU0|Processor|ALUunit|Mult1~18 ;
wire \CPU0|Processor|ALUunit|Mult1~58 ;
wire \CPU0|Processor|ALUunit|Mult1~42 ;
wire \CPU0|Processor|ALUunit|Mult1~46 ;
wire \CPU0|Processor|ALUunit|Mult1~50 ;
wire \CPU0|Processor|ALUunit|Mult1~38 ;
wire \CPU0|Processor|ALUunit|Mult1~78 ;
wire \CPU0|Processor|ALUunit|Mult1~54 ;
wire \CPU0|Processor|ALUunit|Mult1~22 ;
wire \CPU0|Processor|ALUunit|Mult1~26 ;
wire \CPU0|Processor|ALUunit|Mult1~30 ;
wire \CPU0|Processor|ALUunit|Mult1~34 ;
wire \CPU0|Processor|ALUunit|Mult1~62 ;
wire \CPU0|Processor|ALUunit|Mult1~5_sumout ;
wire \CPU0|Processor|ALUunit|Mux2~2_combout ;
wire \CPU0|Processor|ALUunit|Mux0~4_combout ;
wire \CPU0|Processor|ALUunit|Mux0~5_combout ;
wire \CPU0|Processor|ALUunit|Mux2~3_combout ;
wire \CPU0|Processor|ALUunit|Mult0~354_sumout ;
wire \CPU0|Processor|ALUunit|ShiftRight0~2_combout ;
wire \CPU0|Processor|ALUunit|Mux1~0_combout ;
wire \CPU0|Processor|ALUunit|Mux1~1_combout ;
wire \CPU0|Processor|ALUunit|Add1~6 ;
wire \CPU0|Processor|ALUunit|Add1~9_sumout ;
wire \CPU0|Processor|ALUunit|Add0~2 ;
wire \CPU0|Processor|ALUunit|Add0~5_sumout ;
wire \CPU0|Processor|ALUunit|Mult0~900 ;
wire \CPU0|Processor|ALUunit|Mult0~351 ;
wire \CPU0|Processor|ALUunit|Mult0~358_sumout ;
wire \CPU0|Processor|ALUunit|Mult1~848 ;
wire \CPU0|Processor|ALUunit|Mult1~6 ;
wire \CPU0|Processor|ALUunit|Mult1~9_sumout ;
wire \CPU0|Processor|ALUunit|Mux1~2_combout ;
wire \CPU0|Processor|ALUunit|Mux1~3_combout ;
wire \CPU0|Processor|ALUunit|ShiftLeft0~1_combout ;
wire \CPU0|Processor|ALUunit|Mult0~362_sumout ;
wire \CPU0|Processor|ALUunit|Mux0~6_combout ;
wire \CPU0|Processor|ALUunit|Mux0~7_combout ;
wire \CPU0|Processor|ALUunit|Add1~10 ;
wire \CPU0|Processor|ALUunit|Add1~13_sumout ;
wire \CPU0|Processor|ALUunit|Add0~6 ;
wire \CPU0|Processor|ALUunit|Add0~9_sumout ;
wire \CPU0|Processor|ALUunit|Mult0~901 ;
wire \CPU0|Processor|ALUunit|Mult0~359 ;
wire \CPU0|Processor|ALUunit|Mult0~366_sumout ;
wire \CPU0|Processor|ALUunit|Mult1~849 ;
wire \CPU0|Processor|ALUunit|Mult1~10 ;
wire \CPU0|Processor|ALUunit|Mult1~13_sumout ;
wire \CPU0|Processor|ALUunit|Mux0~8_combout ;
wire \CPU0|Processor|ALUunit|Mux0~9_combout ;
wire \CPU0|Processor|ALUunit|ShiftLeft0~2_combout ;
wire \CPU0|Processor|ALUunit|Mux15~0_combout ;
wire \CPU0|Processor|ALUunit|Mult0~370_sumout ;
wire \CPU0|Processor|ALUunit|Mult1~17_sumout ;
wire \CPU0|Processor|ALUunit|Mult0~28 ;
wire \CPU0|Processor|ALUunit|Mux15~1_combout ;
wire \CPU0|Processor|ALUunit|Add0~13_sumout ;
wire \CPU0|Processor|ALUunit|Mux15~2_combout ;
wire \CPU0|Processor|ALUunit|Add1~17_sumout ;
wire \CPU0|Processor|ALUunit|Mux15~3_combout ;
wire \CPU0|Processor|ALUunit|Mux15~4_combout ;
wire \CPU0|Processor|ALUunit|Mux26~0_combout ;
wire \CPU0|Processor|ALUunit|ShiftRight0~3_combout ;
wire \CPU0|Processor|ALUunit|Mux7~0_combout ;
wire \CPU0|Processor|ALUunit|ShiftLeft0~3_combout ;
wire \CPU0|Processor|ALUunit|ShiftLeft0~4_combout ;
wire \CPU0|Processor|ALUunit|Mux7~1_combout ;
wire \CPU0|Processor|ALUunit|Mux7~2_combout ;
wire \CPU0|Processor|ALUunit|Mult0~374_sumout ;
wire \CPU0|Processor|ALUunit|Mult1~21_sumout ;
wire \CPU0|Processor|ALUunit|Mult0~378_sumout ;
wire \CPU0|Processor|ALUunit|Mux7~3_combout ;
wire \CPU0|Processor|ALUunit|Add0~17_sumout ;
wire \CPU0|Processor|ALUunit|Mux7~4_combout ;
wire \CPU0|Processor|ALUunit|Add1~21_sumout ;
wire \CPU0|Processor|ALUunit|Mux7~5_combout ;
wire \CPU0|Processor|ALUunit|Mux7~6_combout ;
wire \CPU0|Processor|ALUunit|ShiftLeft0~5_combout ;
wire \CPU0|Processor|ALUunit|Mux6~0_combout ;
wire \CPU0|Processor|ALUunit|Mux6~1_combout ;
wire \CPU0|Processor|ALUunit|Mult0~382_sumout ;
wire \CPU0|Processor|ALUunit|Mult1~25_sumout ;
wire \CPU0|Processor|ALUunit|Mult0~386_sumout ;
wire \CPU0|Processor|ALUunit|Mux6~2_combout ;
wire \CPU0|Processor|ALUunit|Add0~21_sumout ;
wire \CPU0|Processor|ALUunit|Mux6~3_combout ;
wire \CPU0|Processor|ALUunit|Add1~25_sumout ;
wire \CPU0|Processor|ALUunit|Mux6~4_combout ;
wire \CPU0|Processor|ALUunit|Mux6~5_combout ;
wire \CPU0|Processor|ALUunit|Mux5~2_combout ;
wire \CPU0|Processor|ALUunit|Mux5~3_combout ;
wire \CPU0|Processor|ALUunit|Mux5~4_combout ;
wire \CPU0|Processor|ALUunit|Mux5~5_combout ;
wire \CPU0|Processor|ALUunit|Mult0~390_sumout ;
wire \CPU0|Processor|ALUunit|Mult1~29_sumout ;
wire \CPU0|Processor|ALUunit|Mult0~394_sumout ;
wire \CPU0|Processor|ALUunit|Mux5~6_combout ;
wire \CPU0|Processor|ALUunit|Add0~25_sumout ;
wire \CPU0|Processor|ALUunit|Mux5~7_combout ;
wire \CPU0|Processor|ALUunit|Add1~29_sumout ;
wire \CPU0|Processor|ALUunit|Mux5~8_combout ;
wire \CPU0|Processor|ALUunit|Mux5~9_combout ;
wire \CPU0|Processor|ALUunit|Mux12~0_combout ;
wire \CPU0|Processor|ALUunit|Mux4~0_combout ;
wire \CPU0|Processor|ALUunit|Mux4~1_combout ;
wire \CPU0|Processor|ALUunit|Mux4~2_combout ;
wire \CPU0|Processor|ALUunit|Mux4~3_combout ;
wire \CPU0|Processor|ALUunit|Mult0~398_sumout ;
wire \CPU0|Processor|ALUunit|Mult1~33_sumout ;
wire \CPU0|Processor|ALUunit|Mult0~402_sumout ;
wire \CPU0|Processor|ALUunit|Mux4~4_combout ;
wire \CPU0|Processor|ALUunit|Add0~29_sumout ;
wire \CPU0|Processor|ALUunit|Mux4~5_combout ;
wire \CPU0|Processor|ALUunit|Add1~33_sumout ;
wire \CPU0|Processor|ALUunit|Mux4~6_combout ;
wire \CPU0|Processor|ALUunit|Mux4~7_combout ;
wire \CPU0|Processor|ALUunit|Mux18~2_combout ;
wire \CPU0|Processor|ALUunit|Add1~37_sumout ;
wire \CPU0|Processor|ALUunit|Mux9~0_combout ;
wire \CPU0|Processor|ALUunit|Add0~33_sumout ;
wire \CPU0|Processor|ALUunit|Mux10~0_combout ;
wire \CPU0|Processor|ALUunit|Mux9~1_combout ;
wire \CPU0|Processor|ALUunit|Mux9~2_combout ;
wire \CPU0|Processor|ALUunit|Mux10~5_combout ;
wire \CPU0|Processor|ALUunit|Mult1~37_sumout ;
wire \CPU0|Processor|ALUunit|Mult0~406_sumout ;
wire \CPU0|Processor|ALUunit|Mult0~410_sumout ;
wire \CPU0|Processor|ALUunit|Mux10~1_combout ;
wire \CPU0|Processor|ALUunit|Mux10~2_combout ;
wire \CPU0|Processor|ALUunit|Mux10~3_combout ;
wire \MEMDATA|is_usermem~0_combout ;
wire \CPU0|Processor|ALUunit|Mux13~0_combout ;
wire \CPU0|Processor|ALUunit|Mux13~1_combout ;
wire \CPU0|Processor|ALUunit|Mux13~6_combout ;
wire \CPU0|Processor|ALUunit|Mult0~414_sumout ;
wire \CPU0|Processor|ALUunit|Mult1~41_sumout ;
wire \CPU0|Processor|ALUunit|Mult0~418_sumout ;
wire \CPU0|Processor|ALUunit|Mux13~2_combout ;
wire \CPU0|Processor|ALUunit|Add0~37_sumout ;
wire \CPU0|Processor|ALUunit|Mux13~3_combout ;
wire \CPU0|Processor|ALUunit|Add1~41_sumout ;
wire \CPU0|Processor|ALUunit|Mux13~4_combout ;
wire \CPU0|Processor|ALUunit|Mux13~5_combout ;
wire \CPU0|Processor|ALUunit|Mux12~1_combout ;
wire \CPU0|Processor|ALUunit|Mux12~2_combout ;
wire \CPU0|Processor|ALUunit|Mult0~422_sumout ;
wire \CPU0|Processor|ALUunit|Mult1~45_sumout ;
wire \CPU0|Processor|ALUunit|Mult0~426_sumout ;
wire \CPU0|Processor|ALUunit|Mux12~3_combout ;
wire \CPU0|Processor|ALUunit|Add0~41_sumout ;
wire \CPU0|Processor|ALUunit|Mux12~4_combout ;
wire \CPU0|Processor|ALUunit|Add1~45_sumout ;
wire \CPU0|Processor|ALUunit|Mux12~5_combout ;
wire \CPU0|Processor|ALUunit|Mux12~6_combout ;
wire \CPU0|Processor|ALUunit|Mux11~0_combout ;
wire \CPU0|Processor|ALUunit|Mux11~1_combout ;
wire \CPU0|Processor|ALUunit|Mult0~430_sumout ;
wire \CPU0|Processor|ALUunit|Mult1~49_sumout ;
wire \CPU0|Processor|ALUunit|Mult0~434_sumout ;
wire \CPU0|Processor|ALUunit|Mux11~2_combout ;
wire \CPU0|Processor|ALUunit|Add0~45_sumout ;
wire \CPU0|Processor|ALUunit|Mux11~3_combout ;
wire \CPU0|Processor|ALUunit|Add1~49_sumout ;
wire \CPU0|Processor|ALUunit|Mux11~4_combout ;
wire \CPU0|Processor|ALUunit|Mux11~5_combout ;
wire \CPU0|Processor|ALUunit|ShiftLeft0~6_combout ;
wire \CPU0|Processor|ALUunit|Mux8~0_combout ;
wire \CPU0|Processor|ALUunit|Mult0~438_sumout ;
wire \CPU0|Processor|ALUunit|Mult1~53_sumout ;
wire \CPU0|Processor|ALUunit|Mult0~442_sumout ;
wire \CPU0|Processor|ALUunit|Mux8~1_combout ;
wire \CPU0|Processor|ALUunit|Add0~49_sumout ;
wire \CPU0|Processor|ALUunit|Mux8~2_combout ;
wire \CPU0|Processor|ALUunit|Add1~53_sumout ;
wire \CPU0|Processor|ALUunit|Mux8~3_combout ;
wire \CPU0|Processor|ALUunit|Mux8~4_combout ;
wire \CPU0|Processor|ALUunit|Mux14~0_combout ;
wire \CPU0|Processor|ALUunit|Mux14~1_combout ;
wire \CPU0|Processor|ALUunit|Mult0~446_sumout ;
wire \CPU0|Processor|ALUunit|Mult1~57_sumout ;
wire \CPU0|Processor|ALUunit|Mult0~29 ;
wire \CPU0|Processor|ALUunit|Mux14~2_combout ;
wire \CPU0|Processor|ALUunit|Add0~53_sumout ;
wire \CPU0|Processor|ALUunit|Mux14~3_combout ;
wire \CPU0|Processor|ALUunit|Add1~57_sumout ;
wire \CPU0|Processor|ALUunit|Mux14~4_combout ;
wire \CPU0|Processor|ALUunit|Mux14~5_combout ;
wire \CPU0|Processor|ALUunit|Add1~61_sumout ;
wire \CPU0|Processor|ALUunit|Add0~57_sumout ;
wire \CPU0|Processor|ALUunit|Mux3~0_combout ;
wire \CPU0|Processor|ALUunit|Mult0~450_sumout ;
wire \CPU0|Processor|ALUunit|Mult1~61_sumout ;
wire \CPU0|Processor|ALUunit|Mult0~454_sumout ;
wire \CPU0|Processor|ALUunit|Mux29~0_combout ;
wire \CPU0|Processor|ALUunit|ShiftRight0~5_combout ;
wire \CPU0|Processor|ALUunit|Mux29~1_combout ;
wire \CPU0|Processor|ALUunit|Mux29~2_combout ;
wire \CPU0|Processor|ALUunit|Mux3~6_combout ;
wire \CPU0|Processor|ALUunit|Mux3~7_combout ;
wire \CPU0|Processor|ALUunit|Mux3~8_combout ;
wire \CPU0|Processor|ALUunit|Mux3~9_combout ;
wire \CPU0|Processor|ALUunit|Mux3~10_combout ;
wire \CPU0|Processor|ALUunit|Mux3~1_combout ;
wire \CPU0|Processor|ALUunit|Mux3~2_combout ;
wire \CPU0|Processor|ALUunit|Mux3~3_combout ;
wire \MEMDATA|is_usermem~1_combout ;
wire \CPU0|Processor|ALUunit|Add0~61_sumout ;
wire \CPU0|Processor|ALUunit|Mux18~3_combout ;
wire \CPU0|Processor|ALUunit|Mux18~4_combout ;
wire \CPU0|Processor|ALUunit|Mux18~5_combout ;
wire \CPU0|Processor|ALUunit|Mult0~25 ;
wire \CPU0|Processor|ALUunit|Mult1~65_sumout ;
wire \CPU0|Processor|ALUunit|Mult0~458_sumout ;
wire \CPU0|Processor|ALUunit|Mux18~6_combout ;
wire \CPU0|Processor|ALUunit|Add1~65_sumout ;
wire \CPU0|Processor|ALUunit|Mux18~7_combout ;
wire \CPU0|Processor|ALUunit|Mux18~8_combout ;
wire \CPU0|Processor|ALUunit|Mux18~9_combout ;
wire \CPU0|Processor|ALUunit|Add0~65_sumout ;
wire \CPU0|Processor|ALUunit|Mux17~2_combout ;
wire \CPU0|Processor|ALUunit|Mult0~26 ;
wire \CPU0|Processor|ALUunit|Mult1~69_sumout ;
wire \CPU0|Processor|ALUunit|Mult0~462_sumout ;
wire \CPU0|Processor|ALUunit|Mux17~0_combout ;
wire \CPU0|Processor|ALUunit|Add1~69_sumout ;
wire \CPU0|Processor|ALUunit|Mux17~1_combout ;
wire \CPU0|Processor|ALUunit|Add0~69_sumout ;
wire \CPU0|Processor|ALUunit|Mux16~0_combout ;
wire \CPU0|Processor|ALUunit|Mult0~27 ;
wire \CPU0|Processor|ALUunit|Mult1~73_sumout ;
wire \CPU0|Processor|ALUunit|Mult0~466_sumout ;
wire \CPU0|Processor|ALUunit|Mux16~1_combout ;
wire \CPU0|Processor|ALUunit|Add1~73_sumout ;
wire \CPU0|Processor|ALUunit|Mux16~2_combout ;
wire \CPU0|Processor|ALUunit|Add1~77_sumout ;
wire \CPU0|Processor|ALUunit|Add0~73_sumout ;
wire \CPU0|Processor|ALUunit|Mux10~4_combout ;
wire \CPU0|Processor|ALUunit|Mux9~3_combout ;
wire \CPU0|Processor|ALUunit|ShiftLeft0~7_combout ;
wire \CPU0|Processor|ALUunit|Mux9~4_combout ;
wire \CPU0|Processor|ALUunit|Mult0~470_sumout ;
wire \CPU0|Processor|ALUunit|Mult1~77_sumout ;
wire \CPU0|Processor|ALUunit|Mult0~474_sumout ;
wire \CPU0|Processor|ALUunit|Mux9~5_combout ;
wire \CPU0|Processor|ALUunit|Mux9~6_combout ;
wire \CPU0|Processor|ALUunit|Mux9~7_combout ;
wire \CPU0|Processor|ALUunit|Mux9~8_combout ;
wire \MEMDATA|is_usermem~2_combout ;
wire \MEMDATA|is_usermem~3_combout ;
wire \MEMDATA|wMemWriteMB0~0_combout ;
wire \MEMDATA|wMemWriteMB0~combout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \CPU0|Processor|ALUunit|Mux29~3_combout ;
wire \CPU0|Processor|ALUunit|Mult0~14 ;
wire \CPU0|Processor|ALUunit|Mult1~81_sumout ;
wire \CPU0|Processor|ALUunit|Mux29~4_combout ;
wire \CPU0|Processor|ALUunit|Mult0~478_sumout ;
wire \CPU0|Processor|ALUunit|Mux29~5_combout ;
wire \CPU0|Processor|ALUunit|Mux29~6_combout ;
wire \CPU0|Processor|ALUunit|Mux29~7_combout ;
wire \CPU0|Processor|ALUunit|Mux29~8_combout ;
wire \CPU0|Processor|ALUunit|Add1~81_sumout ;
wire \CPU0|Processor|ALUunit|Mux29~9_combout ;
wire \CPU0|Processor|ALUunit|Add0~77_sumout ;
wire \CPU0|Processor|ALUunit|Mux29~10_combout ;
wire \CPU0|Processor|ALUunit|Mux29~11_combout ;
wire \CPU0|Processor|ALUunit|Mux12~7_combout ;
wire \CPU0|Processor|ALUunit|Mux28~0_combout ;
wire \CPU0|Processor|ALUunit|Mux28~1_combout ;
wire \CPU0|Processor|ALUunit|Mux28~2_combout ;
wire \CPU0|Processor|ALUunit|Mult0~502_sumout ;
wire \CPU0|Processor|ALUunit|Mult1~105_sumout ;
wire \CPU0|Processor|ALUunit|Mult0~15 ;
wire \CPU0|Processor|ALUunit|Mux28~3_combout ;
wire \CPU0|Processor|ALUunit|Add0~101_sumout ;
wire \CPU0|Processor|ALUunit|Mux28~4_combout ;
wire \CPU0|Processor|ALUunit|Add1~105_sumout ;
wire \CPU0|Processor|ALUunit|Mux28~5_combout ;
wire \CPU0|Processor|ALUunit|Mux28~6_combout ;
wire \CPU0|Processor|ALUunit|Mux27~0_combout ;
wire \CPU0|Processor|ALUunit|Mux27~1_combout ;
wire \CPU0|Processor|ALUunit|Mux27~2_combout ;
wire \CPU0|Processor|ALUunit|Mux27~3_combout ;
wire \CPU0|Processor|ALUunit|Mult0~514_sumout ;
wire \CPU0|Processor|ALUunit|Mult1~117_sumout ;
wire \CPU0|Processor|ALUunit|Mult0~16 ;
wire \CPU0|Processor|ALUunit|Mux27~4_combout ;
wire \CPU0|Processor|ALUunit|Add0~109_sumout ;
wire \CPU0|Processor|ALUunit|Mux27~5_combout ;
wire \CPU0|Processor|ALUunit|Add1~117_sumout ;
wire \CPU0|Processor|ALUunit|Mux27~6_combout ;
wire \CPU0|Processor|ALUunit|Mux27~7_combout ;
wire \CPU0|Processor|Selector26~1_combout ;
wire \CPU0|Processor|Selector26~2_combout ;
wire \CPU0|Processor|ALUunit|Add0~117_sumout ;
wire \CPU0|Processor|ALUunit|Mux26~4_combout ;
wire \CPU0|Processor|ALUunit|Mux26~1_combout ;
wire \CPU0|Processor|ALUunit|Mux26~2_combout ;
wire \CPU0|Processor|ALUunit|Mux26~5_combout ;
wire \CPU0|Processor|ALUunit|Mux26~6_combout ;
wire \CPU0|Processor|ALUunit|Mux26~3_combout ;
wire \CPU0|Processor|ALUunit|Mult0~522_sumout ;
wire \CPU0|Processor|ALUunit|Mult1~125_sumout ;
wire \CPU0|Processor|ALUunit|Add1~125_sumout ;
wire \CPU0|Processor|ALUunit|Mult0~17 ;
wire \CPU0|Processor|ALUunit|Mux26~9_combout ;
wire \CPU0|Processor|ALUunit|Mux26~7_combout ;
wire \CPU0|Processor|ALUunit|Mux26~8_combout ;
wire \CPU0|Processor|ALUunit|Mux25~0_combout ;
wire \CPU0|Processor|ALUunit|Mux25~1_combout ;
wire \CPU0|Processor|ALUunit|Mux25~2_combout ;
wire \CPU0|Processor|ALUunit|Mult0~518_sumout ;
wire \CPU0|Processor|ALUunit|Mult1~121_sumout ;
wire \CPU0|Processor|ALUunit|Mult0~18 ;
wire \CPU0|Processor|ALUunit|Mux25~3_combout ;
wire \CPU0|Processor|Selector25~1_combout ;
wire \CPU0|Processor|ALUunit|Add0~113_sumout ;
wire \CPU0|Processor|ALUunit|Mux25~4_combout ;
wire \CPU0|Processor|ALUunit|Add1~121_sumout ;
wire \CPU0|Processor|ALUunit|Mux25~5_combout ;
wire \CPU0|Processor|ALUunit|Mux25~6_combout ;
wire \CPU0|Processor|ALUunit|Mux24~0_combout ;
wire \CPU0|Processor|ALUunit|Mux24~1_combout ;
wire \CPU0|Processor|ALUunit|Mux24~2_combout ;
wire \CPU0|Processor|ALUunit|Mult0~490_sumout ;
wire \CPU0|Processor|ALUunit|Mult1~93_sumout ;
wire \CPU0|Processor|ALUunit|Mult0~19 ;
wire \CPU0|Processor|ALUunit|Mux24~3_combout ;
wire \CPU0|Processor|Selector24~1_combout ;
wire \CPU0|Processor|ALUunit|Add0~89_sumout ;
wire \CPU0|Processor|ALUunit|Mux24~4_combout ;
wire \CPU0|Processor|ALUunit|Add1~93_sumout ;
wire \CPU0|Processor|ALUunit|Mux24~5_combout ;
wire \CPU0|Processor|ALUunit|Mux24~6_combout ;
wire \CPU0|Processor|Selector23~1_combout ;
wire \CPU0|Processor|ALUunit|Add0~105_sumout ;
wire \CPU0|Processor|ALUunit|Mux23~0_combout ;
wire \CPU0|Processor|ALUunit|Mux23~1_combout ;
wire \CPU0|Processor|ALUunit|Mux23~2_combout ;
wire \CPU0|Processor|ALUunit|Add1~109_sumout ;
wire \CPU0|Processor|ALUunit|Mult0~506_sumout ;
wire \CPU0|Processor|ALUunit|Mult1~109_sumout ;
wire \CPU0|Processor|ALUunit|Mult0~20 ;
wire \CPU0|Processor|ALUunit|Mux23~3_combout ;
wire \CPU0|Processor|ALUunit|Mux23~4_combout ;
wire \CPU0|Processor|ALUunit|Mux23~5_combout ;
wire \CPU0|Processor|ALUunit|Mux22~0_combout ;
wire \CPU0|Processor|ALUunit|Mult0~494_sumout ;
wire \CPU0|Processor|ALUunit|Mult1~97_sumout ;
wire \CPU0|Processor|ALUunit|Mult0~21 ;
wire \CPU0|Processor|ALUunit|Mux22~1_combout ;
wire \CPU0|Processor|Selector22~1_combout ;
wire \CPU0|Processor|ALUunit|Add0~93_sumout ;
wire \CPU0|Processor|ALUunit|Mux22~2_combout ;
wire \CPU0|Processor|ALUunit|Add1~97_sumout ;
wire \CPU0|Processor|ALUunit|Mux22~3_combout ;
wire \CPU0|Processor|ALUunit|Mux22~4_combout ;
wire \CPU0|Processor|ALUunit|Mux21~0_combout ;
wire \CPU0|Processor|ALUunit|Mux21~1_combout ;
wire \CPU0|Processor|ALUunit|Mult0~498_sumout ;
wire \CPU0|Processor|ALUunit|Mult1~101_sumout ;
wire \CPU0|Processor|ALUunit|Mult0~22 ;
wire \CPU0|Processor|ALUunit|Mux21~2_combout ;
wire \CPU0|Processor|ALUunit|Add0~97_sumout ;
wire \CPU0|Processor|ALUunit|Mux21~3_combout ;
wire \CPU0|Processor|ALUunit|Add1~101_sumout ;
wire \CPU0|Processor|ALUunit|Mux21~4_combout ;
wire \CPU0|Processor|ALUunit|Mux21~5_combout ;
wire \CPU0|Processor|ALUunit|Mux20~0_combout ;
wire \CPU0|Processor|ALUunit|Mux20~1_combout ;
wire \CPU0|Processor|ALUunit|Mux20~2_combout ;
wire \CPU0|Processor|ALUunit|Mult0~482_sumout ;
wire \CPU0|Processor|ALUunit|Mult1~85_sumout ;
wire \CPU0|Processor|ALUunit|Mult0~23 ;
wire \CPU0|Processor|ALUunit|Mux20~3_combout ;
wire \CPU0|Processor|ALUunit|Add0~81_sumout ;
wire \CPU0|Processor|ALUunit|Mux20~4_combout ;
wire \CPU0|Processor|ALUunit|Add1~85_sumout ;
wire \CPU0|Processor|ALUunit|Mux20~5_combout ;
wire \CPU0|Processor|ALUunit|Mux20~6_combout ;
wire \CPU0|Processor|ALUunit|Mux19~0_combout ;
wire \CPU0|Processor|ALUunit|Mux19~1_combout ;
wire \CPU0|Processor|ALUunit|Mult0~486_sumout ;
wire \CPU0|Processor|ALUunit|Mult1~89_sumout ;
wire \CPU0|Processor|ALUunit|Mult0~24 ;
wire \CPU0|Processor|ALUunit|Mux19~2_combout ;
wire \CPU0|Processor|ALUunit|Add0~85_sumout ;
wire \CPU0|Processor|ALUunit|Mux19~3_combout ;
wire \CPU0|Processor|ALUunit|Add1~89_sumout ;
wire \CPU0|Processor|ALUunit|Mux19~4_combout ;
wire \CPU0|Processor|ALUunit|Mux19~5_combout ;
wire \CPU0|Processor|Mux40~0_combout ;
wire \CPU0|Processor|Mux61~0_combout ;
wire \CPU0|Processor|Mux48~0_combout ;
wire \CPU0|Processor|Mux50~0_combout ;
wire \CPU0|Processor|Mux56~0_combout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1_combout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1_combout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~1_combout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2_combout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ;
wire \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \CPU0|Processor|CtrUNI|Decoder0~4_combout ;
wire \MEMDATA|wReadData[31]~0_combout ;
wire \stopwatch0|Equal0~0_combout ;
wire \stopwatch0|Equal0~1_combout ;
wire \stopwatch0|Equal0~2_combout ;
wire \stopwatch0|Equal0~3_combout ;
wire \stopwatch0|Equal0~4_combout ;
wire \CPU0|Processor|ALUunit|Mux3~4_combout ;
wire \MEMDATA|is_usermem~4_combout ;
wire \stopwatch0|Equal0~6_combout ;
wire \stopwatch0|wReadData[31]~0_combout ;
wire \lfsr0|wReadData[31]~0_combout ;
wire \lfsr0|wReadData[31]~1_combout ;
wire \lfsr0|lfsr|lf3~combout ;
wire \stopwatch0|divider|Add0~25_sumout ;
wire \stopwatch0|divider|Add0~2 ;
wire \stopwatch0|divider|Add0~17_sumout ;
wire \stopwatch0|divider|Add0~18 ;
wire \stopwatch0|divider|Add0~41_sumout ;
wire \stopwatch0|divider|Add0~42 ;
wire \stopwatch0|divider|Add0~37_sumout ;
wire \stopwatch0|divider|Add0~38 ;
wire \stopwatch0|divider|Add0~33_sumout ;
wire \stopwatch0|divider|Add0~34 ;
wire \stopwatch0|divider|Add0~21_sumout ;
wire \stopwatch0|divider|Add0~22 ;
wire \stopwatch0|divider|Add0~9_sumout ;
wire \stopwatch0|divider|Add0~10 ;
wire \stopwatch0|divider|Add0~5_sumout ;
wire \stopwatch0|divider|Add0~6 ;
wire \stopwatch0|divider|Add0~61_sumout ;
wire \stopwatch0|divider|Add0~62 ;
wire \stopwatch0|divider|Add0~57_sumout ;
wire \stopwatch0|divider|Add0~58 ;
wire \stopwatch0|divider|Add0~49_sumout ;
wire \stopwatch0|divider|Add0~50 ;
wire \stopwatch0|divider|Add0~45_sumout ;
wire \stopwatch0|divider|Add0~46 ;
wire \stopwatch0|divider|Add0~13_sumout ;
wire \stopwatch0|divider|Equal0~0_combout ;
wire \stopwatch0|divider|Equal0~1_combout ;
wire \stopwatch0|divider|Equal0~2_combout ;
wire \stopwatch0|divider|Equal0~3_combout ;
wire \stopwatch0|divider|Add0~26 ;
wire \stopwatch0|divider|Add0~29_sumout ;
wire \stopwatch0|divider|Add0~30 ;
wire \stopwatch0|divider|Add0~53_sumout ;
wire \stopwatch0|divider|Add0~54 ;
wire \stopwatch0|divider|Add0~1_sumout ;
wire \stopwatch0|divider|new_freq~0_combout ;
wire \stopwatch0|divider|new_freq~q ;
wire \stopwatch0|time_count[0]~0_combout ;
wire \stopwatch0|reset_flag~0_combout ;
wire \stopwatch0|reset_flag~q ;
wire \MEMDATA|wReadData[0]~66_combout ;
wire \MEMDATA|is_usermem~5_combout ;
wire \MEMDATA|is_usermem~6_combout ;
wire \stopwatch0|Equal0~5_combout ;
wire \MEMDATA|wReadData[0]~1_combout ;
wire \stopwatch0|Add0~1_sumout ;
wire \MEMDATA|wReadData[1]~67_combout ;
wire \stopwatch0|Add0~2 ;
wire \stopwatch0|Add0~5_sumout ;
wire \MEMDATA|wReadData[2]~68_combout ;
wire \stopwatch0|Add0~6 ;
wire \stopwatch0|Add0~9_sumout ;
wire \MEMDATA|wReadData[3]~69_combout ;
wire \stopwatch0|Add0~10 ;
wire \stopwatch0|Add0~13_sumout ;
wire \MEMDATA|wReadData[4]~70_combout ;
wire \stopwatch0|Add0~14 ;
wire \stopwatch0|Add0~17_sumout ;
wire \MEMDATA|wReadData[5]~71_combout ;
wire \stopwatch0|Add0~18 ;
wire \stopwatch0|Add0~21_sumout ;
wire \MEMDATA|wReadData[6]~72_combout ;
wire \stopwatch0|Add0~22 ;
wire \stopwatch0|Add0~25_sumout ;
wire \MEMDATA|wReadData[7]~73_combout ;
wire \stopwatch0|Add0~26 ;
wire \stopwatch0|Add0~29_sumout ;
wire \MEMDATA|wReadData[8]~74_combout ;
wire \stopwatch0|Add0~30 ;
wire \stopwatch0|Add0~33_sumout ;
wire \MEMDATA|wReadData[9]~75_combout ;
wire \stopwatch0|Add0~34 ;
wire \stopwatch0|Add0~37_sumout ;
wire \MEMDATA|wReadData[10]~76_combout ;
wire \stopwatch0|Add0~38 ;
wire \stopwatch0|Add0~41_sumout ;
wire \MEMDATA|wReadData[11]~77_combout ;
wire \stopwatch0|Add0~42 ;
wire \stopwatch0|Add0~45_sumout ;
wire \MEMDATA|wReadData[12]~78_combout ;
wire \stopwatch0|Add0~46 ;
wire \stopwatch0|Add0~49_sumout ;
wire \MEMDATA|wReadData[13]~79_combout ;
wire \stopwatch0|Add0~50 ;
wire \stopwatch0|Add0~53_sumout ;
wire \MEMDATA|wReadData[14]~80_combout ;
wire \stopwatch0|Add0~54 ;
wire \stopwatch0|Add0~57_sumout ;
wire \MEMDATA|wReadData[15]~81_combout ;
wire \stopwatch0|Add0~58 ;
wire \stopwatch0|Add0~61_sumout ;
wire \MEMDATA|wReadData[16]~82_combout ;
wire \stopwatch0|Add0~62 ;
wire \stopwatch0|Add0~65_sumout ;
wire \MEMDATA|wReadData[17]~83_combout ;
wire \stopwatch0|Add0~66 ;
wire \stopwatch0|Add0~69_sumout ;
wire \MEMDATA|wReadData[18]~84_combout ;
wire \stopwatch0|Add0~70 ;
wire \stopwatch0|Add0~73_sumout ;
wire \MEMDATA|wReadData[19]~85_combout ;
wire \stopwatch0|Add0~74 ;
wire \stopwatch0|Add0~77_sumout ;
wire \MEMDATA|wReadData[20]~86_combout ;
wire \stopwatch0|Add0~78 ;
wire \stopwatch0|Add0~81_sumout ;
wire \MEMDATA|wReadData[21]~87_combout ;
wire \stopwatch0|Add0~82 ;
wire \stopwatch0|Add0~85_sumout ;
wire \MEMDATA|wReadData[22]~88_combout ;
wire \stopwatch0|Add0~86 ;
wire \stopwatch0|Add0~89_sumout ;
wire \MEMDATA|wReadData[23]~89_combout ;
wire \stopwatch0|Add0~90 ;
wire \stopwatch0|Add0~93_sumout ;
wire \MEMDATA|wReadData[24]~90_combout ;
wire \stopwatch0|Add0~94 ;
wire \stopwatch0|Add0~97_sumout ;
wire \MEMDATA|wReadData[25]~91_combout ;
wire \stopwatch0|Add0~98 ;
wire \stopwatch0|Add0~101_sumout ;
wire \MEMDATA|wReadData[26]~92_combout ;
wire \stopwatch0|Add0~102 ;
wire \stopwatch0|Add0~105_sumout ;
wire \MEMDATA|wReadData[27]~93_combout ;
wire \stopwatch0|Add0~106 ;
wire \stopwatch0|Add0~109_sumout ;
wire \MEMDATA|wReadData[28]~94_combout ;
wire \stopwatch0|Add0~110 ;
wire \stopwatch0|Add0~113_sumout ;
wire \MEMDATA|wReadData[29]~95_combout ;
wire \stopwatch0|Add0~114 ;
wire \stopwatch0|Add0~117_sumout ;
wire \MEMDATA|wReadData[30]~96_combout ;
wire \stopwatch0|Add0~118 ;
wire \stopwatch0|Add0~121_sumout ;
wire \MEMDATA|wReadData[31]~97_combout ;
wire \altera_internal_jtag~TDO ;
wire \CPU0|Processor|CtrUNI|Decoder0~3_combout ;
wire \CPU0|Processor|CtrUNI|oMem2Reg[0]~0_combout ;
wire \CPU0|Processor|Mux33~0_combout ;
wire \CPU0|Processor|Mux33~1_combout ;
wire \CPU0|Processor|Mux33~2_combout ;
wire \MEMDATA|wReadData[0]~2_combout ;
wire \CPU0|Processor|Mux33~3_combout ;
wire \CPU0|Processor|Mux32~0_combout ;
wire \MEMDATA|wReadData[1]~3_combout ;
wire \CPU0|Processor|Mux32~1_combout ;
wire \MEMDATA|wReadData[2]~4_combout ;
wire \CPU0|Processor|Mux31~0_combout ;
wire \CPU0|Processor|Mux31~1_combout ;
wire \MEMDATA|wReadData[3]~5_combout ;
wire \CPU0|Processor|Mux30~0_combout ;
wire \CPU0|Processor|Mux30~1_combout ;
wire \MEMDATA|wReadData[4]~6_combout ;
wire \CPU0|Processor|Mux29~0_combout ;
wire \CPU0|Processor|Mux29~1_combout ;
wire \MEMDATA|wReadData[5]~7_combout ;
wire \CPU0|Processor|Mux28~0_combout ;
wire \CPU0|Processor|Mux28~1_combout ;
wire \MEMDATA|wReadData[6]~8_combout ;
wire \CPU0|Processor|Mux27~0_combout ;
wire \CPU0|Processor|Mux27~1_combout ;
wire \MEMDATA|wReadData[7]~9_combout ;
wire \CPU0|Processor|Mux26~0_combout ;
wire \CPU0|Processor|Mux26~1_combout ;
wire \MEMDATA|wReadData[8]~10_combout ;
wire \CPU0|Processor|Mux25~0_combout ;
wire \CPU0|Processor|Mux25~1_combout ;
wire \MEMDATA|wReadData[9]~11_combout ;
wire \CPU0|Processor|Mux24~0_combout ;
wire \CPU0|Processor|Mux24~1_combout ;
wire \MEMDATA|wReadData[10]~12_combout ;
wire \CPU0|Processor|Mux23~0_combout ;
wire \CPU0|Processor|Mux23~1_combout ;
wire \MEMDATA|wReadData[11]~13_combout ;
wire \CPU0|Processor|Mux22~0_combout ;
wire \CPU0|Processor|Mux22~1_combout ;
wire \MEMDATA|wReadData[12]~14_combout ;
wire \CPU0|Processor|Mux21~0_combout ;
wire \CPU0|Processor|Mux21~1_combout ;
wire \MEMDATA|wReadData[13]~15_combout ;
wire \CPU0|Processor|Mux20~0_combout ;
wire \CPU0|Processor|Mux20~1_combout ;
wire \MEMDATA|wReadData[14]~16_combout ;
wire \CPU0|Processor|Mux19~0_combout ;
wire \CPU0|Processor|Mux19~1_combout ;
wire \MEMDATA|wReadData[15]~17_combout ;
wire \CPU0|Processor|Mux18~0_combout ;
wire \CPU0|Processor|Mux18~1_combout ;
wire \MEMDATA|wReadData[16]~18_combout ;
wire \CPU0|Processor|Mux17~0_combout ;
wire \CPU0|Processor|Mux17~1_combout ;
wire \MEMDATA|wReadData[17]~19_combout ;
wire \CPU0|Processor|Mux16~0_combout ;
wire \CPU0|Processor|Mux16~1_combout ;
wire \MEMDATA|wReadData[18]~20_combout ;
wire \CPU0|Processor|Mux15~0_combout ;
wire \CPU0|Processor|Mux15~1_combout ;
wire \MEMDATA|wReadData[19]~21_combout ;
wire \CPU0|Processor|Mux14~0_combout ;
wire \CPU0|Processor|Mux14~1_combout ;
wire \MEMDATA|wReadData[20]~22_combout ;
wire \CPU0|Processor|Mux13~0_combout ;
wire \CPU0|Processor|Mux13~1_combout ;
wire \MEMDATA|wReadData[21]~23_combout ;
wire \CPU0|Processor|Mux12~0_combout ;
wire \CPU0|Processor|Mux12~1_combout ;
wire \MEMDATA|wReadData[22]~24_combout ;
wire \CPU0|Processor|Mux11~0_combout ;
wire \CPU0|Processor|Mux11~1_combout ;
wire \MEMDATA|wReadData[23]~25_combout ;
wire \CPU0|Processor|Mux10~0_combout ;
wire \CPU0|Processor|Mux10~1_combout ;
wire \MEMDATA|wReadData[24]~26_combout ;
wire \CPU0|Processor|Mux9~0_combout ;
wire \CPU0|Processor|Mux9~1_combout ;
wire \MEMDATA|wReadData[25]~27_combout ;
wire \CPU0|Processor|Mux8~0_combout ;
wire \CPU0|Processor|Mux8~1_combout ;
wire \MEMDATA|wReadData[26]~28_combout ;
wire \CPU0|Processor|Mux7~0_combout ;
wire \CPU0|Processor|Mux7~1_combout ;
wire \MEMDATA|wReadData[27]~29_combout ;
wire \CPU0|Processor|Mux6~0_combout ;
wire \CPU0|Processor|Mux6~1_combout ;
wire \MEMDATA|wReadData[28]~30_combout ;
wire \CPU0|Processor|Mux5~0_combout ;
wire \CPU0|Processor|Mux5~1_combout ;
wire \MEMDATA|wReadData[29]~31_combout ;
wire \CPU0|Processor|Mux4~0_combout ;
wire \CPU0|Processor|Mux4~1_combout ;
wire \MEMDATA|wReadData[30]~32_combout ;
wire \CPU0|Processor|Mux3~0_combout ;
wire \CPU0|Processor|Mux3~1_combout ;
wire \MEMDATA|wReadData[31]~33_combout ;
wire \CPU0|Processor|Mux2~0_combout ;
wire \CPU0|Processor|Mux2~1_combout ;
wire \CPU0|Processor|ALUunit|Mux9~9_combout ;
wire \CPU0|Processor|ALUunit|Mux3~5_combout ;
wire \RegDispSelect[0]~input1 ;
wire \RegDispSelect[1]~input1 ;
wire \RegDispSelect[2]~input1 ;
wire \RegDispSelect[3]~input1 ;
wire \RegDispSelect[4]~input1 ;
wire \CPU0|Processor|RegsUNI|Mux93~0_combout ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [31:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [10:0] \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [15:0] \stopwatch0|divider|count ;
wire [31:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [4:0] \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [11:0] \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [31:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [31:0] \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [31:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [31:0] \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [25:0] \CLOCK0|CLKCount ;
wire [7:0] \CLOCK0|CLKCount2 ;
wire [31:0] \CLOCK0|Timer10|contador ;
wire [31:0] \CPU0|Processor|PC ;
wire [5:0] \CLOCK0|PLL1|pll_main_inst|altera_pll_i|locked_wire ;
wire [31:0] \lfsr0|lfsr|out ;
wire [31:0] \stopwatch0|time_count ;
wire [6:0] \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [6:0] \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [3:0] \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [1:0] \CLOCK0|rreset ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [5:0] \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [5:0] \CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire ;
wire [4:0] \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [5:0] \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [1:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;
wire [5:0] \CLOCK0|PLL1|pll_main_inst|altera_pll_i|fboutclk_wire ;

wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [63:0] \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ;
wire [0:0] \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ;
wire [63:0] \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus ;
wire [63:0] \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus ;
wire [63:0] \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus ;
wire [63:0] \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus ;
wire [63:0] \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus ;
wire [7:0] \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [16] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [16] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [17] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [17] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [18] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [18] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [19] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [19] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [21] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [21] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [20] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [20] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [22] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [22] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [23] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [23] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [24] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [24] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [30] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [30] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [25] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [25] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [26] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [26] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [27] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [27] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [28] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [28] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [29] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [29] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [31] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [31] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \CPU0|Processor|ALUunit|Mult0~12_resulta  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [0];
assign \CPU0|Processor|ALUunit|Mult0~13  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [1];
assign \CPU0|Processor|ALUunit|Mult0~14  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [2];
assign \CPU0|Processor|ALUunit|Mult0~15  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [3];
assign \CPU0|Processor|ALUunit|Mult0~16  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [4];
assign \CPU0|Processor|ALUunit|Mult0~17  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [5];
assign \CPU0|Processor|ALUunit|Mult0~18  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [6];
assign \CPU0|Processor|ALUunit|Mult0~19  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [7];
assign \CPU0|Processor|ALUunit|Mult0~20  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [8];
assign \CPU0|Processor|ALUunit|Mult0~21  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [9];
assign \CPU0|Processor|ALUunit|Mult0~22  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [10];
assign \CPU0|Processor|ALUunit|Mult0~23  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [11];
assign \CPU0|Processor|ALUunit|Mult0~24  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [12];
assign \CPU0|Processor|ALUunit|Mult0~25  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [13];
assign \CPU0|Processor|ALUunit|Mult0~26  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [14];
assign \CPU0|Processor|ALUunit|Mult0~27  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [15];
assign \CPU0|Processor|ALUunit|Mult0~28  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [16];
assign \CPU0|Processor|ALUunit|Mult0~29  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [17];
assign \CPU0|Processor|ALUunit|Mult0~30  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [18];
assign \CPU0|Processor|ALUunit|Mult0~31  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [19];
assign \CPU0|Processor|ALUunit|Mult0~32  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [20];
assign \CPU0|Processor|ALUunit|Mult0~33  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [21];
assign \CPU0|Processor|ALUunit|Mult0~34  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [22];
assign \CPU0|Processor|ALUunit|Mult0~35  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [23];
assign \CPU0|Processor|ALUunit|Mult0~36  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [24];
assign \CPU0|Processor|ALUunit|Mult0~37  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [25];
assign \CPU0|Processor|ALUunit|Mult0~38  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [26];
assign \CPU0|Processor|ALUunit|Mult0~39  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [27];
assign \CPU0|Processor|ALUunit|Mult0~40  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [28];
assign \CPU0|Processor|ALUunit|Mult0~41  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [29];
assign \CPU0|Processor|ALUunit|Mult0~42  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [30];
assign \CPU0|Processor|ALUunit|Mult0~43  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [31];
assign \CPU0|Processor|ALUunit|Mult0~44  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [32];
assign \CPU0|Processor|ALUunit|Mult0~45  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [33];
assign \CPU0|Processor|ALUunit|Mult0~46  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [34];
assign \CPU0|Processor|ALUunit|Mult0~47  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [35];
assign \CPU0|Processor|ALUunit|Mult0~48  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [36];
assign \CPU0|Processor|ALUunit|Mult0~49  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [37];
assign \CPU0|Processor|ALUunit|Mult0~50  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [38];
assign \CPU0|Processor|ALUunit|Mult0~51  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [39];
assign \CPU0|Processor|ALUunit|Mult0~52  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [40];
assign \CPU0|Processor|ALUunit|Mult0~53  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [41];
assign \CPU0|Processor|ALUunit|Mult0~54  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [42];
assign \CPU0|Processor|ALUunit|Mult0~55  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [43];
assign \CPU0|Processor|ALUunit|Mult0~56  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [44];
assign \CPU0|Processor|ALUunit|Mult0~57  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [45];
assign \CPU0|Processor|ALUunit|Mult0~58  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [46];
assign \CPU0|Processor|ALUunit|Mult0~59  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [47];
assign \CPU0|Processor|ALUunit|Mult0~60  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [48];
assign \CPU0|Processor|ALUunit|Mult0~61  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [49];
assign \CPU0|Processor|ALUunit|Mult0~62  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [50];
assign \CPU0|Processor|ALUunit|Mult0~63  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [51];
assign \CPU0|Processor|ALUunit|Mult0~64  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [52];
assign \CPU0|Processor|ALUunit|Mult0~65  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [53];
assign \CPU0|Processor|ALUunit|Mult0~66  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [54];
assign \CPU0|Processor|ALUunit|Mult0~67  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [55];
assign \CPU0|Processor|ALUunit|Mult0~68  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [56];
assign \CPU0|Processor|ALUunit|Mult0~69  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [57];
assign \CPU0|Processor|ALUunit|Mult0~70  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [58];
assign \CPU0|Processor|ALUunit|Mult0~71  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [59];
assign \CPU0|Processor|ALUunit|Mult0~72  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [60];
assign \CPU0|Processor|ALUunit|Mult0~73  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [61];
assign \CPU0|Processor|ALUunit|Mult0~74  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [62];
assign \CPU0|Processor|ALUunit|Mult0~75  = \CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [63];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [16] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [16] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [17] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [17] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [18] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [18] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [19] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [19] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [20] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [20] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [21] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [21] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [22] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [22] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [23] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [23] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [24] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [24] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [25] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [25] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [26] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [26] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [27] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [27] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [28] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [28] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [29] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [29] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [30] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [30] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [31] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0];

assign \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [31] = \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0];

assign \CPU0|Processor|ALUunit|Mult0~533_resulta  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [0];
assign \CPU0|Processor|ALUunit|Mult0~534  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [1];
assign \CPU0|Processor|ALUunit|Mult0~535  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [2];
assign \CPU0|Processor|ALUunit|Mult0~536  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [3];
assign \CPU0|Processor|ALUunit|Mult0~537  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [4];
assign \CPU0|Processor|ALUunit|Mult0~538  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [5];
assign \CPU0|Processor|ALUunit|Mult0~539  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [6];
assign \CPU0|Processor|ALUunit|Mult0~540  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [7];
assign \CPU0|Processor|ALUunit|Mult0~541  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [8];
assign \CPU0|Processor|ALUunit|Mult0~542  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [9];
assign \CPU0|Processor|ALUunit|Mult0~543  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [10];
assign \CPU0|Processor|ALUunit|Mult0~544  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [11];
assign \CPU0|Processor|ALUunit|Mult0~545  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [12];
assign \CPU0|Processor|ALUunit|Mult0~546  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [13];
assign \CPU0|Processor|ALUunit|Mult0~547  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [14];
assign \CPU0|Processor|ALUunit|Mult0~548  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [15];
assign \CPU0|Processor|ALUunit|Mult0~549  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [16];
assign \CPU0|Processor|ALUunit|Mult0~550  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [17];
assign \CPU0|Processor|ALUunit|Mult0~551  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [18];
assign \CPU0|Processor|ALUunit|Mult0~552  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [19];
assign \CPU0|Processor|ALUunit|Mult0~553  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [20];
assign \CPU0|Processor|ALUunit|Mult0~554  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [21];
assign \CPU0|Processor|ALUunit|Mult0~555  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [22];
assign \CPU0|Processor|ALUunit|Mult0~556  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [23];
assign \CPU0|Processor|ALUunit|Mult0~557  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [24];
assign \CPU0|Processor|ALUunit|Mult0~558  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [25];
assign \CPU0|Processor|ALUunit|Mult0~559  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [26];
assign \CPU0|Processor|ALUunit|Mult0~560  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [27];
assign \CPU0|Processor|ALUunit|Mult0~561  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [28];
assign \CPU0|Processor|ALUunit|Mult0~562  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [29];
assign \CPU0|Processor|ALUunit|Mult0~563  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [30];
assign \CPU0|Processor|ALUunit|Mult0~564  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [31];
assign \CPU0|Processor|ALUunit|Mult0~565  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [32];
assign \CPU0|Processor|ALUunit|Mult0~566  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [33];
assign \CPU0|Processor|ALUunit|Mult0~567  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [34];
assign \CPU0|Processor|ALUunit|Mult0~568  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [35];
assign \CPU0|Processor|ALUunit|Mult0~569  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [36];
assign \CPU0|Processor|ALUunit|Mult0~570  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [37];
assign \CPU0|Processor|ALUunit|Mult0~571  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [38];
assign \CPU0|Processor|ALUunit|Mult0~572  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [39];
assign \CPU0|Processor|ALUunit|Mult0~573  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [40];
assign \CPU0|Processor|ALUunit|Mult0~574  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [41];
assign \CPU0|Processor|ALUunit|Mult0~575  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [42];
assign \CPU0|Processor|ALUunit|Mult0~576  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [43];
assign \CPU0|Processor|ALUunit|Mult0~577  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [44];
assign \CPU0|Processor|ALUunit|Mult0~578  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [45];
assign \CPU0|Processor|ALUunit|Mult0~579  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [46];
assign \CPU0|Processor|ALUunit|Mult0~580  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [47];
assign \CPU0|Processor|ALUunit|Mult0~581  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [48];
assign \CPU0|Processor|ALUunit|Mult0~582  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [49];
assign \CPU0|Processor|ALUunit|Mult0~583  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [50];
assign \CPU0|Processor|ALUunit|Mult0~584  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [51];
assign \CPU0|Processor|ALUunit|Mult0~585  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [52];
assign \CPU0|Processor|ALUunit|Mult0~586  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [53];
assign \CPU0|Processor|ALUunit|Mult0~587  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [54];
assign \CPU0|Processor|ALUunit|Mult0~588  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [55];
assign \CPU0|Processor|ALUunit|Mult0~589  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [56];
assign \CPU0|Processor|ALUunit|Mult0~590  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [57];
assign \CPU0|Processor|ALUunit|Mult0~591  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [58];
assign \CPU0|Processor|ALUunit|Mult0~592  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [59];
assign \CPU0|Processor|ALUunit|Mult0~593  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [60];
assign \CPU0|Processor|ALUunit|Mult0~594  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [61];
assign \CPU0|Processor|ALUunit|Mult0~595  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [62];
assign \CPU0|Processor|ALUunit|Mult0~596  = \CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [63];

assign \CPU0|Processor|ALUunit|Mult1~136_resulta  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [0];
assign \CPU0|Processor|ALUunit|Mult1~137  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [1];
assign \CPU0|Processor|ALUunit|Mult1~138  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [2];
assign \CPU0|Processor|ALUunit|Mult1~139  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [3];
assign \CPU0|Processor|ALUunit|Mult1~140  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [4];
assign \CPU0|Processor|ALUunit|Mult1~141  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [5];
assign \CPU0|Processor|ALUunit|Mult1~142  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [6];
assign \CPU0|Processor|ALUunit|Mult1~143  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [7];
assign \CPU0|Processor|ALUunit|Mult1~144  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [8];
assign \CPU0|Processor|ALUunit|Mult1~145  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [9];
assign \CPU0|Processor|ALUunit|Mult1~146  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [10];
assign \CPU0|Processor|ALUunit|Mult1~147  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [11];
assign \CPU0|Processor|ALUunit|Mult1~148  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [12];
assign \CPU0|Processor|ALUunit|Mult1~149  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [13];
assign \CPU0|Processor|ALUunit|Mult1~150  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [14];
assign \CPU0|Processor|ALUunit|Mult1~151  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [15];
assign \CPU0|Processor|ALUunit|Mult1~152  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [16];
assign \CPU0|Processor|ALUunit|Mult1~153  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [17];
assign \CPU0|Processor|ALUunit|Mult1~154  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [18];
assign \CPU0|Processor|ALUunit|Mult1~155  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [19];
assign \CPU0|Processor|ALUunit|Mult1~156  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [20];
assign \CPU0|Processor|ALUunit|Mult1~157  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [21];
assign \CPU0|Processor|ALUunit|Mult1~158  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [22];
assign \CPU0|Processor|ALUunit|Mult1~159  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [23];
assign \CPU0|Processor|ALUunit|Mult1~160  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [24];
assign \CPU0|Processor|ALUunit|Mult1~161  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [25];
assign \CPU0|Processor|ALUunit|Mult1~162  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [26];
assign \CPU0|Processor|ALUunit|Mult1~163  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [27];
assign \CPU0|Processor|ALUunit|Mult1~164  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [28];
assign \CPU0|Processor|ALUunit|Mult1~165  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [29];
assign \CPU0|Processor|ALUunit|Mult1~166  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [30];
assign \CPU0|Processor|ALUunit|Mult1~167  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [31];
assign \CPU0|Processor|ALUunit|Mult1~168  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [32];
assign \CPU0|Processor|ALUunit|Mult1~169  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [33];
assign \CPU0|Processor|ALUunit|Mult1~170  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [34];
assign \CPU0|Processor|ALUunit|Mult1~171  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [35];
assign \CPU0|Processor|ALUunit|Mult1~172  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [36];
assign \CPU0|Processor|ALUunit|Mult1~173  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [37];
assign \CPU0|Processor|ALUunit|Mult1~174  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [38];
assign \CPU0|Processor|ALUunit|Mult1~175  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [39];
assign \CPU0|Processor|ALUunit|Mult1~176  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [40];
assign \CPU0|Processor|ALUunit|Mult1~177  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [41];
assign \CPU0|Processor|ALUunit|Mult1~178  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [42];
assign \CPU0|Processor|ALUunit|Mult1~179  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [43];
assign \CPU0|Processor|ALUunit|Mult1~180  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [44];
assign \CPU0|Processor|ALUunit|Mult1~181  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [45];
assign \CPU0|Processor|ALUunit|Mult1~182  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [46];
assign \CPU0|Processor|ALUunit|Mult1~183  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [47];
assign \CPU0|Processor|ALUunit|Mult1~184  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [48];
assign \CPU0|Processor|ALUunit|Mult1~185  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [49];
assign \CPU0|Processor|ALUunit|Mult1~186  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [50];
assign \CPU0|Processor|ALUunit|Mult1~187  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [51];
assign \CPU0|Processor|ALUunit|Mult1~188  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [52];
assign \CPU0|Processor|ALUunit|Mult1~189  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [53];
assign \CPU0|Processor|ALUunit|Mult1~190  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [54];
assign \CPU0|Processor|ALUunit|Mult1~191  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [55];
assign \CPU0|Processor|ALUunit|Mult1~192  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [56];
assign \CPU0|Processor|ALUunit|Mult1~193  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [57];
assign \CPU0|Processor|ALUunit|Mult1~194  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [58];
assign \CPU0|Processor|ALUunit|Mult1~195  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [59];
assign \CPU0|Processor|ALUunit|Mult1~196  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [60];
assign \CPU0|Processor|ALUunit|Mult1~197  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [61];
assign \CPU0|Processor|ALUunit|Mult1~198  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [62];
assign \CPU0|Processor|ALUunit|Mult1~199  = \CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [63];

assign \CPU0|Processor|ALUunit|Mult1~477_resulta  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [0];
assign \CPU0|Processor|ALUunit|Mult1~478  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [1];
assign \CPU0|Processor|ALUunit|Mult1~479  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [2];
assign \CPU0|Processor|ALUunit|Mult1~480  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [3];
assign \CPU0|Processor|ALUunit|Mult1~481  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [4];
assign \CPU0|Processor|ALUunit|Mult1~482  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [5];
assign \CPU0|Processor|ALUunit|Mult1~483  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [6];
assign \CPU0|Processor|ALUunit|Mult1~484  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [7];
assign \CPU0|Processor|ALUunit|Mult1~485  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [8];
assign \CPU0|Processor|ALUunit|Mult1~486  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [9];
assign \CPU0|Processor|ALUunit|Mult1~487  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [10];
assign \CPU0|Processor|ALUunit|Mult1~488  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [11];
assign \CPU0|Processor|ALUunit|Mult1~489  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [12];
assign \CPU0|Processor|ALUunit|Mult1~490  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [13];
assign \CPU0|Processor|ALUunit|Mult1~491  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [14];
assign \CPU0|Processor|ALUunit|Mult1~492  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [15];
assign \CPU0|Processor|ALUunit|Mult1~493  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [16];
assign \CPU0|Processor|ALUunit|Mult1~494  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [17];
assign \CPU0|Processor|ALUunit|Mult1~495  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [18];
assign \CPU0|Processor|ALUunit|Mult1~496  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [19];
assign \CPU0|Processor|ALUunit|Mult1~497  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [20];
assign \CPU0|Processor|ALUunit|Mult1~498  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [21];
assign \CPU0|Processor|ALUunit|Mult1~499  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [22];
assign \CPU0|Processor|ALUunit|Mult1~500  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [23];
assign \CPU0|Processor|ALUunit|Mult1~501  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [24];
assign \CPU0|Processor|ALUunit|Mult1~502  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [25];
assign \CPU0|Processor|ALUunit|Mult1~503  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [26];
assign \CPU0|Processor|ALUunit|Mult1~504  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [27];
assign \CPU0|Processor|ALUunit|Mult1~505  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [28];
assign \CPU0|Processor|ALUunit|Mult1~506  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [29];
assign \CPU0|Processor|ALUunit|Mult1~507  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [30];
assign \CPU0|Processor|ALUunit|Mult1~508  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [31];
assign \CPU0|Processor|ALUunit|Mult1~509  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [32];
assign \CPU0|Processor|ALUunit|Mult1~510  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [33];
assign \CPU0|Processor|ALUunit|Mult1~511  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [34];
assign \CPU0|Processor|ALUunit|Mult1~512  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [35];
assign \CPU0|Processor|ALUunit|Mult1~513  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [36];
assign \CPU0|Processor|ALUunit|Mult1~514  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [37];
assign \CPU0|Processor|ALUunit|Mult1~515  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [38];
assign \CPU0|Processor|ALUunit|Mult1~516  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [39];
assign \CPU0|Processor|ALUunit|Mult1~517  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [40];
assign \CPU0|Processor|ALUunit|Mult1~518  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [41];
assign \CPU0|Processor|ALUunit|Mult1~519  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [42];
assign \CPU0|Processor|ALUunit|Mult1~520  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [43];
assign \CPU0|Processor|ALUunit|Mult1~521  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [44];
assign \CPU0|Processor|ALUunit|Mult1~522  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [45];
assign \CPU0|Processor|ALUunit|Mult1~523  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [46];
assign \CPU0|Processor|ALUunit|Mult1~524  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [47];
assign \CPU0|Processor|ALUunit|Mult1~525  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [48];
assign \CPU0|Processor|ALUunit|Mult1~526  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [49];
assign \CPU0|Processor|ALUunit|Mult1~527  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [50];
assign \CPU0|Processor|ALUunit|Mult1~528  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [51];
assign \CPU0|Processor|ALUunit|Mult1~529  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [52];
assign \CPU0|Processor|ALUunit|Mult1~530  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [53];
assign \CPU0|Processor|ALUunit|Mult1~531  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [54];
assign \CPU0|Processor|ALUunit|Mult1~532  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [55];
assign \CPU0|Processor|ALUunit|Mult1~533  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [56];
assign \CPU0|Processor|ALUunit|Mult1~534  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [57];
assign \CPU0|Processor|ALUunit|Mult1~535  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [58];
assign \CPU0|Processor|ALUunit|Mult1~536  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [59];
assign \CPU0|Processor|ALUunit|Mult1~537  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [60];
assign \CPU0|Processor|ALUunit|Mult1~538  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [61];
assign \CPU0|Processor|ALUunit|Mult1~539  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [62];
assign \CPU0|Processor|ALUunit|Mult1~540  = \CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [63];

assign \CPU0|Processor|ALUunit|Mult0~874_resulta  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [0];
assign \CPU0|Processor|ALUunit|Mult0~875  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [1];
assign \CPU0|Processor|ALUunit|Mult0~876  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [2];
assign \CPU0|Processor|ALUunit|Mult0~877  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [3];
assign \CPU0|Processor|ALUunit|Mult0~878  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [4];
assign \CPU0|Processor|ALUunit|Mult0~879  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [5];
assign \CPU0|Processor|ALUunit|Mult0~880  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [6];
assign \CPU0|Processor|ALUunit|Mult0~881  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [7];
assign \CPU0|Processor|ALUunit|Mult0~882  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [8];
assign \CPU0|Processor|ALUunit|Mult0~883  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [9];
assign \CPU0|Processor|ALUunit|Mult0~884  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [10];
assign \CPU0|Processor|ALUunit|Mult0~885  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [11];
assign \CPU0|Processor|ALUunit|Mult0~886  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [12];
assign \CPU0|Processor|ALUunit|Mult0~887  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [13];
assign \CPU0|Processor|ALUunit|Mult0~888  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [14];
assign \CPU0|Processor|ALUunit|Mult0~889  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [15];
assign \CPU0|Processor|ALUunit|Mult0~890  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [16];
assign \CPU0|Processor|ALUunit|Mult0~891  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [17];
assign \CPU0|Processor|ALUunit|Mult0~892  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [18];
assign \CPU0|Processor|ALUunit|Mult0~893  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [19];
assign \CPU0|Processor|ALUunit|Mult0~894  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [20];
assign \CPU0|Processor|ALUunit|Mult0~895  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [21];
assign \CPU0|Processor|ALUunit|Mult0~896  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [22];
assign \CPU0|Processor|ALUunit|Mult0~897  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [23];
assign \CPU0|Processor|ALUunit|Mult0~898  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [24];
assign \CPU0|Processor|ALUunit|Mult0~899  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [25];
assign \CPU0|Processor|ALUunit|Mult0~900  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [26];
assign \CPU0|Processor|ALUunit|Mult0~901  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [27];
assign \CPU0|Processor|ALUunit|Mult0~902  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [28];
assign \CPU0|Processor|ALUunit|Mult0~903  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [29];
assign \CPU0|Processor|ALUunit|Mult0~904  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [30];
assign \CPU0|Processor|ALUunit|Mult0~905  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [31];
assign \CPU0|Processor|ALUunit|Mult0~906  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [32];
assign \CPU0|Processor|ALUunit|Mult0~907  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [33];
assign \CPU0|Processor|ALUunit|Mult0~908  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [34];
assign \CPU0|Processor|ALUunit|Mult0~909  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [35];
assign \CPU0|Processor|ALUunit|Mult0~910  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [36];
assign \CPU0|Processor|ALUunit|Mult0~911  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [37];
assign \CPU0|Processor|ALUunit|Mult0~912  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [38];
assign \CPU0|Processor|ALUunit|Mult0~913  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [39];
assign \CPU0|Processor|ALUunit|Mult0~914  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [40];
assign \CPU0|Processor|ALUunit|Mult0~915  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [41];
assign \CPU0|Processor|ALUunit|Mult0~916  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [42];
assign \CPU0|Processor|ALUunit|Mult0~917  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [43];
assign \CPU0|Processor|ALUunit|Mult0~918  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [44];
assign \CPU0|Processor|ALUunit|Mult0~919  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [45];
assign \CPU0|Processor|ALUunit|Mult0~920  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [46];
assign \CPU0|Processor|ALUunit|Mult0~921  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [47];
assign \CPU0|Processor|ALUunit|Mult0~922  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [48];
assign \CPU0|Processor|ALUunit|Mult0~923  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [49];
assign \CPU0|Processor|ALUunit|Mult0~924  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [50];
assign \CPU0|Processor|ALUunit|Mult0~925  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [51];
assign \CPU0|Processor|ALUunit|Mult0~926  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [52];
assign \CPU0|Processor|ALUunit|Mult0~927  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [53];
assign \CPU0|Processor|ALUunit|Mult0~928  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [54];
assign \CPU0|Processor|ALUunit|Mult0~929  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [55];
assign \CPU0|Processor|ALUunit|Mult0~930  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [56];
assign \CPU0|Processor|ALUunit|Mult0~931  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [57];
assign \CPU0|Processor|ALUunit|Mult0~932  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [58];
assign \CPU0|Processor|ALUunit|Mult0~933  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [59];
assign \CPU0|Processor|ALUunit|Mult0~934  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [60];
assign \CPU0|Processor|ALUunit|Mult0~935  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [61];
assign \CPU0|Processor|ALUunit|Mult0~936  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [62];
assign \CPU0|Processor|ALUunit|Mult0~937  = \CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [63];

assign \CPU0|Processor|ALUunit|Mult1~822_resulta  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [0];
assign \CPU0|Processor|ALUunit|Mult1~823  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [1];
assign \CPU0|Processor|ALUunit|Mult1~824  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [2];
assign \CPU0|Processor|ALUunit|Mult1~825  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [3];
assign \CPU0|Processor|ALUunit|Mult1~826  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [4];
assign \CPU0|Processor|ALUunit|Mult1~827  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [5];
assign \CPU0|Processor|ALUunit|Mult1~828  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [6];
assign \CPU0|Processor|ALUunit|Mult1~829  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [7];
assign \CPU0|Processor|ALUunit|Mult1~830  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [8];
assign \CPU0|Processor|ALUunit|Mult1~831  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [9];
assign \CPU0|Processor|ALUunit|Mult1~832  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [10];
assign \CPU0|Processor|ALUunit|Mult1~833  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [11];
assign \CPU0|Processor|ALUunit|Mult1~834  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [12];
assign \CPU0|Processor|ALUunit|Mult1~835  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [13];
assign \CPU0|Processor|ALUunit|Mult1~836  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [14];
assign \CPU0|Processor|ALUunit|Mult1~837  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [15];
assign \CPU0|Processor|ALUunit|Mult1~838  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [16];
assign \CPU0|Processor|ALUunit|Mult1~839  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [17];
assign \CPU0|Processor|ALUunit|Mult1~840  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [18];
assign \CPU0|Processor|ALUunit|Mult1~841  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [19];
assign \CPU0|Processor|ALUunit|Mult1~842  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [20];
assign \CPU0|Processor|ALUunit|Mult1~843  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [21];
assign \CPU0|Processor|ALUunit|Mult1~844  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [22];
assign \CPU0|Processor|ALUunit|Mult1~845  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [23];
assign \CPU0|Processor|ALUunit|Mult1~846  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [24];
assign \CPU0|Processor|ALUunit|Mult1~847  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [25];
assign \CPU0|Processor|ALUunit|Mult1~848  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [26];
assign \CPU0|Processor|ALUunit|Mult1~849  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [27];
assign \CPU0|Processor|ALUunit|Mult1~850  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [28];
assign \CPU0|Processor|ALUunit|Mult1~851  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [29];
assign \CPU0|Processor|ALUunit|Mult1~852  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [30];
assign \CPU0|Processor|ALUunit|Mult1~853  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [31];
assign \CPU0|Processor|ALUunit|Mult1~854  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [32];
assign \CPU0|Processor|ALUunit|Mult1~855  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [33];
assign \CPU0|Processor|ALUunit|Mult1~856  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [34];
assign \CPU0|Processor|ALUunit|Mult1~857  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [35];
assign \CPU0|Processor|ALUunit|Mult1~858  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [36];
assign \CPU0|Processor|ALUunit|Mult1~859  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [37];
assign \CPU0|Processor|ALUunit|Mult1~860  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [38];
assign \CPU0|Processor|ALUunit|Mult1~861  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [39];
assign \CPU0|Processor|ALUunit|Mult1~862  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [40];
assign \CPU0|Processor|ALUunit|Mult1~863  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [41];
assign \CPU0|Processor|ALUunit|Mult1~864  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [42];
assign \CPU0|Processor|ALUunit|Mult1~865  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [43];
assign \CPU0|Processor|ALUunit|Mult1~866  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [44];
assign \CPU0|Processor|ALUunit|Mult1~867  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [45];
assign \CPU0|Processor|ALUunit|Mult1~868  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [46];
assign \CPU0|Processor|ALUunit|Mult1~869  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [47];
assign \CPU0|Processor|ALUunit|Mult1~870  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [48];
assign \CPU0|Processor|ALUunit|Mult1~871  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [49];
assign \CPU0|Processor|ALUunit|Mult1~872  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [50];
assign \CPU0|Processor|ALUunit|Mult1~873  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [51];
assign \CPU0|Processor|ALUunit|Mult1~874  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [52];
assign \CPU0|Processor|ALUunit|Mult1~875  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [53];
assign \CPU0|Processor|ALUunit|Mult1~876  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [54];
assign \CPU0|Processor|ALUunit|Mult1~877  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [55];
assign \CPU0|Processor|ALUunit|Mult1~878  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [56];
assign \CPU0|Processor|ALUunit|Mult1~879  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [57];
assign \CPU0|Processor|ALUunit|Mult1~880  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [58];
assign \CPU0|Processor|ALUunit|Mult1~881  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [59];
assign \CPU0|Processor|ALUunit|Mult1~882  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [60];
assign \CPU0|Processor|ALUunit|Mult1~883  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [61];
assign \CPU0|Processor|ALUunit|Mult1~884  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [62];
assign \CPU0|Processor|ALUunit|Mult1~885  = \CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [63];

assign \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0  = \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [0];

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .power_up = "low";
// synopsys translate_on

cyclonev_io_obuf \Instrucao[0]~output (
	.i(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.oe(\MEMCODE|is_usermem~3_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[0]),
	.obar());
// synopsys translate_off
defparam \Instrucao[0]~output .bus_hold = "false";
defparam \Instrucao[0]~output .open_drain_output = "false";
defparam \Instrucao[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instrucao[1]~output (
	.i(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.oe(\MEMCODE|is_usermem~3_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[1]),
	.obar());
// synopsys translate_off
defparam \Instrucao[1]~output .bus_hold = "false";
defparam \Instrucao[1]~output .open_drain_output = "false";
defparam \Instrucao[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instrucao[2]~output (
	.i(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.oe(\MEMCODE|is_usermem~3_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[2]),
	.obar());
// synopsys translate_off
defparam \Instrucao[2]~output .bus_hold = "false";
defparam \Instrucao[2]~output .open_drain_output = "false";
defparam \Instrucao[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instrucao[3]~output (
	.i(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.oe(\MEMCODE|is_usermem~3_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[3]),
	.obar());
// synopsys translate_off
defparam \Instrucao[3]~output .bus_hold = "false";
defparam \Instrucao[3]~output .open_drain_output = "false";
defparam \Instrucao[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instrucao[4]~output (
	.i(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.oe(\MEMCODE|is_usermem~3_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[4]),
	.obar());
// synopsys translate_off
defparam \Instrucao[4]~output .bus_hold = "false";
defparam \Instrucao[4]~output .open_drain_output = "false";
defparam \Instrucao[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instrucao[5]~output (
	.i(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.oe(\MEMCODE|is_usermem~3_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[5]),
	.obar());
// synopsys translate_off
defparam \Instrucao[5]~output .bus_hold = "false";
defparam \Instrucao[5]~output .open_drain_output = "false";
defparam \Instrucao[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instrucao[6]~output (
	.i(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.oe(\MEMCODE|is_usermem~3_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[6]),
	.obar());
// synopsys translate_off
defparam \Instrucao[6]~output .bus_hold = "false";
defparam \Instrucao[6]~output .open_drain_output = "false";
defparam \Instrucao[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instrucao[7]~output (
	.i(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.oe(\MEMCODE|is_usermem~3_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[7]),
	.obar());
// synopsys translate_off
defparam \Instrucao[7]~output .bus_hold = "false";
defparam \Instrucao[7]~output .open_drain_output = "false";
defparam \Instrucao[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instrucao[8]~output (
	.i(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.oe(\MEMCODE|is_usermem~3_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[8]),
	.obar());
// synopsys translate_off
defparam \Instrucao[8]~output .bus_hold = "false";
defparam \Instrucao[8]~output .open_drain_output = "false";
defparam \Instrucao[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instrucao[9]~output (
	.i(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.oe(\MEMCODE|is_usermem~3_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[9]),
	.obar());
// synopsys translate_off
defparam \Instrucao[9]~output .bus_hold = "false";
defparam \Instrucao[9]~output .open_drain_output = "false";
defparam \Instrucao[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instrucao[10]~output (
	.i(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.oe(\MEMCODE|is_usermem~3_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[10]),
	.obar());
// synopsys translate_off
defparam \Instrucao[10]~output .bus_hold = "false";
defparam \Instrucao[10]~output .open_drain_output = "false";
defparam \Instrucao[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instrucao[11]~output (
	.i(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.oe(\MEMCODE|is_usermem~3_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[11]),
	.obar());
// synopsys translate_off
defparam \Instrucao[11]~output .bus_hold = "false";
defparam \Instrucao[11]~output .open_drain_output = "false";
defparam \Instrucao[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instrucao[12]~output (
	.i(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.oe(\MEMCODE|is_usermem~3_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[12]),
	.obar());
// synopsys translate_off
defparam \Instrucao[12]~output .bus_hold = "false";
defparam \Instrucao[12]~output .open_drain_output = "false";
defparam \Instrucao[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instrucao[13]~output (
	.i(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.oe(\MEMCODE|is_usermem~3_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[13]),
	.obar());
// synopsys translate_off
defparam \Instrucao[13]~output .bus_hold = "false";
defparam \Instrucao[13]~output .open_drain_output = "false";
defparam \Instrucao[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instrucao[14]~output (
	.i(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.oe(\MEMCODE|is_usermem~3_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[14]),
	.obar());
// synopsys translate_off
defparam \Instrucao[14]~output .bus_hold = "false";
defparam \Instrucao[14]~output .open_drain_output = "false";
defparam \Instrucao[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instrucao[15]~output (
	.i(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.oe(\MEMCODE|is_usermem~3_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[15]),
	.obar());
// synopsys translate_off
defparam \Instrucao[15]~output .bus_hold = "false";
defparam \Instrucao[15]~output .open_drain_output = "false";
defparam \Instrucao[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instrucao[16]~output (
	.i(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.oe(\MEMCODE|is_usermem~3_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[16]),
	.obar());
// synopsys translate_off
defparam \Instrucao[16]~output .bus_hold = "false";
defparam \Instrucao[16]~output .open_drain_output = "false";
defparam \Instrucao[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instrucao[17]~output (
	.i(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.oe(\MEMCODE|is_usermem~3_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[17]),
	.obar());
// synopsys translate_off
defparam \Instrucao[17]~output .bus_hold = "false";
defparam \Instrucao[17]~output .open_drain_output = "false";
defparam \Instrucao[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instrucao[18]~output (
	.i(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.oe(\MEMCODE|is_usermem~3_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[18]),
	.obar());
// synopsys translate_off
defparam \Instrucao[18]~output .bus_hold = "false";
defparam \Instrucao[18]~output .open_drain_output = "false";
defparam \Instrucao[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instrucao[19]~output (
	.i(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.oe(\MEMCODE|is_usermem~3_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[19]),
	.obar());
// synopsys translate_off
defparam \Instrucao[19]~output .bus_hold = "false";
defparam \Instrucao[19]~output .open_drain_output = "false";
defparam \Instrucao[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instrucao[20]~output (
	.i(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.oe(\MEMCODE|is_usermem~3_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[20]),
	.obar());
// synopsys translate_off
defparam \Instrucao[20]~output .bus_hold = "false";
defparam \Instrucao[20]~output .open_drain_output = "false";
defparam \Instrucao[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instrucao[21]~output (
	.i(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.oe(\MEMCODE|is_usermem~3_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[21]),
	.obar());
// synopsys translate_off
defparam \Instrucao[21]~output .bus_hold = "false";
defparam \Instrucao[21]~output .open_drain_output = "false";
defparam \Instrucao[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instrucao[22]~output (
	.i(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.oe(\MEMCODE|is_usermem~3_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[22]),
	.obar());
// synopsys translate_off
defparam \Instrucao[22]~output .bus_hold = "false";
defparam \Instrucao[22]~output .open_drain_output = "false";
defparam \Instrucao[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instrucao[23]~output (
	.i(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.oe(\MEMCODE|is_usermem~3_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[23]),
	.obar());
// synopsys translate_off
defparam \Instrucao[23]~output .bus_hold = "false";
defparam \Instrucao[23]~output .open_drain_output = "false";
defparam \Instrucao[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instrucao[24]~output (
	.i(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.oe(\MEMCODE|is_usermem~3_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[24]),
	.obar());
// synopsys translate_off
defparam \Instrucao[24]~output .bus_hold = "false";
defparam \Instrucao[24]~output .open_drain_output = "false";
defparam \Instrucao[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instrucao[25]~output (
	.i(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.oe(\MEMCODE|is_usermem~3_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[25]),
	.obar());
// synopsys translate_off
defparam \Instrucao[25]~output .bus_hold = "false";
defparam \Instrucao[25]~output .open_drain_output = "false";
defparam \Instrucao[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instrucao[26]~output (
	.i(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.oe(\MEMCODE|is_usermem~3_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[26]),
	.obar());
// synopsys translate_off
defparam \Instrucao[26]~output .bus_hold = "false";
defparam \Instrucao[26]~output .open_drain_output = "false";
defparam \Instrucao[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instrucao[27]~output (
	.i(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [27]),
	.oe(\MEMCODE|is_usermem~3_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[27]),
	.obar());
// synopsys translate_off
defparam \Instrucao[27]~output .bus_hold = "false";
defparam \Instrucao[27]~output .open_drain_output = "false";
defparam \Instrucao[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instrucao[28]~output (
	.i(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [28]),
	.oe(\MEMCODE|is_usermem~3_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[28]),
	.obar());
// synopsys translate_off
defparam \Instrucao[28]~output .bus_hold = "false";
defparam \Instrucao[28]~output .open_drain_output = "false";
defparam \Instrucao[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instrucao[29]~output (
	.i(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [29]),
	.oe(\MEMCODE|is_usermem~3_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[29]),
	.obar());
// synopsys translate_off
defparam \Instrucao[29]~output .bus_hold = "false";
defparam \Instrucao[29]~output .open_drain_output = "false";
defparam \Instrucao[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instrucao[30]~output (
	.i(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [30]),
	.oe(\MEMCODE|is_usermem~3_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[30]),
	.obar());
// synopsys translate_off
defparam \Instrucao[30]~output .bus_hold = "false";
defparam \Instrucao[30]~output .open_drain_output = "false";
defparam \Instrucao[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instrucao[31]~output (
	.i(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.oe(\MEMCODE|is_usermem~3_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instrucao[31]),
	.obar());
// synopsys translate_off
defparam \Instrucao[31]~output .bus_hold = "false";
defparam \Instrucao[31]~output .open_drain_output = "false";
defparam \Instrucao[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoLeitura[0]~output (
	.i(\MEMDATA|wReadData[0]~66_combout ),
	.oe(\MEMDATA|wReadData[0]~1_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[0]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[0]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[0]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoLeitura[1]~output (
	.i(\MEMDATA|wReadData[1]~67_combout ),
	.oe(\MEMDATA|wReadData[0]~1_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[1]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[1]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[1]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoLeitura[2]~output (
	.i(\MEMDATA|wReadData[2]~68_combout ),
	.oe(\MEMDATA|wReadData[0]~1_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[2]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[2]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[2]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoLeitura[3]~output (
	.i(\MEMDATA|wReadData[3]~69_combout ),
	.oe(\MEMDATA|wReadData[0]~1_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[3]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[3]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[3]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoLeitura[4]~output (
	.i(\MEMDATA|wReadData[4]~70_combout ),
	.oe(\MEMDATA|wReadData[0]~1_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[4]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[4]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[4]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoLeitura[5]~output (
	.i(\MEMDATA|wReadData[5]~71_combout ),
	.oe(\MEMDATA|wReadData[0]~1_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[5]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[5]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[5]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoLeitura[6]~output (
	.i(\MEMDATA|wReadData[6]~72_combout ),
	.oe(\MEMDATA|wReadData[0]~1_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[6]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[6]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[6]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoLeitura[7]~output (
	.i(\MEMDATA|wReadData[7]~73_combout ),
	.oe(\MEMDATA|wReadData[0]~1_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[7]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[7]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[7]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoLeitura[8]~output (
	.i(\MEMDATA|wReadData[8]~74_combout ),
	.oe(\MEMDATA|wReadData[0]~1_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[8]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[8]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[8]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoLeitura[9]~output (
	.i(\MEMDATA|wReadData[9]~75_combout ),
	.oe(\MEMDATA|wReadData[0]~1_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[9]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[9]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[9]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoLeitura[10]~output (
	.i(\MEMDATA|wReadData[10]~76_combout ),
	.oe(\MEMDATA|wReadData[0]~1_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[10]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[10]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[10]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoLeitura[11]~output (
	.i(\MEMDATA|wReadData[11]~77_combout ),
	.oe(\MEMDATA|wReadData[0]~1_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[11]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[11]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[11]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoLeitura[12]~output (
	.i(\MEMDATA|wReadData[12]~78_combout ),
	.oe(\MEMDATA|wReadData[0]~1_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[12]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[12]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[12]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoLeitura[13]~output (
	.i(\MEMDATA|wReadData[13]~79_combout ),
	.oe(\MEMDATA|wReadData[0]~1_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[13]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[13]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[13]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoLeitura[14]~output (
	.i(\MEMDATA|wReadData[14]~80_combout ),
	.oe(\MEMDATA|wReadData[0]~1_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[14]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[14]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[14]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoLeitura[15]~output (
	.i(\MEMDATA|wReadData[15]~81_combout ),
	.oe(\MEMDATA|wReadData[0]~1_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[15]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[15]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[15]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoLeitura[16]~output (
	.i(\MEMDATA|wReadData[16]~82_combout ),
	.oe(\MEMDATA|wReadData[0]~1_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[16]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[16]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[16]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoLeitura[17]~output (
	.i(\MEMDATA|wReadData[17]~83_combout ),
	.oe(\MEMDATA|wReadData[0]~1_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[17]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[17]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[17]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoLeitura[18]~output (
	.i(\MEMDATA|wReadData[18]~84_combout ),
	.oe(\MEMDATA|wReadData[0]~1_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[18]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[18]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[18]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoLeitura[19]~output (
	.i(\MEMDATA|wReadData[19]~85_combout ),
	.oe(\MEMDATA|wReadData[0]~1_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[19]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[19]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[19]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoLeitura[20]~output (
	.i(\MEMDATA|wReadData[20]~86_combout ),
	.oe(\MEMDATA|wReadData[0]~1_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[20]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[20]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[20]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoLeitura[21]~output (
	.i(\MEMDATA|wReadData[21]~87_combout ),
	.oe(\MEMDATA|wReadData[0]~1_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[21]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[21]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[21]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoLeitura[22]~output (
	.i(\MEMDATA|wReadData[22]~88_combout ),
	.oe(\MEMDATA|wReadData[0]~1_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[22]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[22]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[22]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoLeitura[23]~output (
	.i(\MEMDATA|wReadData[23]~89_combout ),
	.oe(\MEMDATA|wReadData[0]~1_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[23]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[23]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[23]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoLeitura[24]~output (
	.i(\MEMDATA|wReadData[24]~90_combout ),
	.oe(\MEMDATA|wReadData[0]~1_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[24]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[24]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[24]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoLeitura[25]~output (
	.i(\MEMDATA|wReadData[25]~91_combout ),
	.oe(\MEMDATA|wReadData[0]~1_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[25]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[25]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[25]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoLeitura[26]~output (
	.i(\MEMDATA|wReadData[26]~92_combout ),
	.oe(\MEMDATA|wReadData[0]~1_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[26]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[26]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[26]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoLeitura[27]~output (
	.i(\MEMDATA|wReadData[27]~93_combout ),
	.oe(\MEMDATA|wReadData[0]~1_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[27]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[27]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[27]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoLeitura[28]~output (
	.i(\MEMDATA|wReadData[28]~94_combout ),
	.oe(\MEMDATA|wReadData[0]~1_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[28]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[28]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[28]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoLeitura[29]~output (
	.i(\MEMDATA|wReadData[29]~95_combout ),
	.oe(\MEMDATA|wReadData[0]~1_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[29]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[29]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[29]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoLeitura[30]~output (
	.i(\MEMDATA|wReadData[30]~96_combout ),
	.oe(\MEMDATA|wReadData[0]~1_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[30]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[30]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[30]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoLeitura[31]~output (
	.i(\MEMDATA|wReadData[31]~97_combout ),
	.oe(\MEMDATA|wReadData[0]~1_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoLeitura[31]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoLeitura[31]~output .bus_hold = "false";
defparam \MemD_DadoLeitura[31]~output .open_drain_output = "false";
defparam \MemD_DadoLeitura[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ADC_DIN~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_DIN),
	.obar());
// synopsys translate_off
defparam \ADC_DIN~output .bus_hold = "false";
defparam \ADC_DIN~output .open_drain_output = "false";
defparam \ADC_DIN~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ADC_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_SCLK),
	.obar());
// synopsys translate_off
defparam \ADC_SCLK~output .bus_hold = "false";
defparam \ADC_SCLK~output .open_drain_output = "false";
defparam \ADC_SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \AUD_DACDAT~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACDAT),
	.obar());
// synopsys translate_off
defparam \AUD_DACDAT~output .bus_hold = "false";
defparam \AUD_DACDAT~output .open_drain_output = "false";
defparam \AUD_DACDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \AUD_XCK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_XCK),
	.obar());
// synopsys translate_off
defparam \AUD_XCK~output .bus_hold = "false";
defparam \AUD_XCK~output .open_drain_output = "false";
defparam \AUD_XCK~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
defparam \DRAM_ADDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
defparam \DRAM_ADDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
defparam \DRAM_ADDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
defparam \DRAM_ADDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
defparam \DRAM_ADDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
defparam \DRAM_ADDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
defparam \DRAM_ADDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
defparam \DRAM_ADDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
defparam \DRAM_ADDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
defparam \DRAM_ADDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
defparam \DRAM_ADDR[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
defparam \DRAM_ADDR[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
defparam \DRAM_ADDR[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
defparam \DRAM_BA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
defparam \DRAM_BA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_CAS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
defparam \DRAM_CAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_CKE~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
defparam \DRAM_CKE~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_CLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CLK),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
defparam \DRAM_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
defparam \DRAM_CS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_LDQM~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_LDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_LDQM~output .bus_hold = "false";
defparam \DRAM_LDQM~output .open_drain_output = "false";
defparam \DRAM_LDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_RAS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
defparam \DRAM_RAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_UDQM~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_UDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_UDQM~output .bus_hold = "false";
defparam \DRAM_UDQM~output .open_drain_output = "false";
defparam \DRAM_UDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
defparam \DRAM_WE_N~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \FAN_CTRL~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FAN_CTRL),
	.obar());
// synopsys translate_off
defparam \FAN_CTRL~output .bus_hold = "false";
defparam \FAN_CTRL~output .open_drain_output = "false";
defparam \FAN_CTRL~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \FPGA_I2C_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SCLK),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SCLK~output .bus_hold = "false";
defparam \FPGA_I2C_SCLK~output .open_drain_output = "false";
defparam \FPGA_I2C_SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \IRDA_TXD~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IRDA_TXD),
	.obar());
// synopsys translate_off
defparam \IRDA_TXD~output .bus_hold = "false";
defparam \IRDA_TXD~output .open_drain_output = "false";
defparam \IRDA_TXD~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LEDR[0]~output (
	.i(\CLOCK0|CLK~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LEDR[1]~output (
	.i(\CLOCK0|CLKSelectFast~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LEDR[2]~output (
	.i(\CLOCK0|CLKSelectAuto~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \TD_RESET_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TD_RESET_N),
	.obar());
// synopsys translate_off
defparam \TD_RESET_N~output .bus_hold = "false";
defparam \TD_RESET_N~output .open_drain_output = "false";
defparam \TD_RESET_N~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \VGA_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \VGA_B[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \VGA_B[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \VGA_B[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \VGA_B[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \VGA_B[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \VGA_CLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \VGA_G[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \VGA_G[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \VGA_G[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \VGA_G[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \VGA_G[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \VGA_G[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \VGA_HS~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \VGA_R[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \VGA_R[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \VGA_R[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \VGA_R[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \VGA_R[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \VGA_R[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \VGA_VS~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ADC_CS_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_CS_N),
	.obar());
// synopsys translate_off
defparam \ADC_CS_N~output .bus_hold = "false";
defparam \ADC_CS_N~output .open_drain_output = "true";
defparam \ADC_CS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \AUD_ADCLRCK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_ADCLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_ADCLRCK~output .bus_hold = "false";
defparam \AUD_ADCLRCK~output .open_drain_output = "true";
defparam \AUD_ADCLRCK~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \AUD_BCLK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_BCLK),
	.obar());
// synopsys translate_off
defparam \AUD_BCLK~output .bus_hold = "false";
defparam \AUD_BCLK~output .open_drain_output = "true";
defparam \AUD_BCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \AUD_DACLRCK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_DACLRCK~output .bus_hold = "false";
defparam \AUD_DACLRCK~output .open_drain_output = "true";
defparam \AUD_DACLRCK~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "true";
defparam \DRAM_DQ[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "true";
defparam \DRAM_DQ[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "true";
defparam \DRAM_DQ[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "true";
defparam \DRAM_DQ[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "true";
defparam \DRAM_DQ[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "true";
defparam \DRAM_DQ[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "true";
defparam \DRAM_DQ[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "true";
defparam \DRAM_DQ[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "true";
defparam \DRAM_DQ[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "true";
defparam \DRAM_DQ[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "true";
defparam \DRAM_DQ[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "true";
defparam \DRAM_DQ[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "true";
defparam \DRAM_DQ[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "true";
defparam \DRAM_DQ[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "true";
defparam \DRAM_DQ[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "true";
defparam \DRAM_DQ[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \FPGA_I2C_SDAT~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SDAT),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SDAT~output .bus_hold = "false";
defparam \FPGA_I2C_SDAT~output .open_drain_output = "true";
defparam \FPGA_I2C_SDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_0[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[0]~output .bus_hold = "false";
defparam \GPIO_0[0]~output .open_drain_output = "true";
defparam \GPIO_0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_0[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[1]~output .bus_hold = "false";
defparam \GPIO_0[1]~output .open_drain_output = "true";
defparam \GPIO_0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_0[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[2]~output .bus_hold = "false";
defparam \GPIO_0[2]~output .open_drain_output = "true";
defparam \GPIO_0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_0[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[3]~output .bus_hold = "false";
defparam \GPIO_0[3]~output .open_drain_output = "true";
defparam \GPIO_0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_0[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[4]~output .bus_hold = "false";
defparam \GPIO_0[4]~output .open_drain_output = "true";
defparam \GPIO_0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[5]~output .bus_hold = "false";
defparam \GPIO_0[5]~output .open_drain_output = "true";
defparam \GPIO_0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[6]~output .bus_hold = "false";
defparam \GPIO_0[6]~output .open_drain_output = "true";
defparam \GPIO_0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_0[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[7]~output .bus_hold = "false";
defparam \GPIO_0[7]~output .open_drain_output = "true";
defparam \GPIO_0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_0[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[8]~output .bus_hold = "false";
defparam \GPIO_0[8]~output .open_drain_output = "true";
defparam \GPIO_0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_0[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[9]~output .bus_hold = "false";
defparam \GPIO_0[9]~output .open_drain_output = "true";
defparam \GPIO_0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_0[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[10]~output .bus_hold = "false";
defparam \GPIO_0[10]~output .open_drain_output = "true";
defparam \GPIO_0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_0[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[11]~output .bus_hold = "false";
defparam \GPIO_0[11]~output .open_drain_output = "true";
defparam \GPIO_0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_0[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[12]~output .bus_hold = "false";
defparam \GPIO_0[12]~output .open_drain_output = "true";
defparam \GPIO_0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_0[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[13]~output .bus_hold = "false";
defparam \GPIO_0[13]~output .open_drain_output = "true";
defparam \GPIO_0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_0[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[14]~output .bus_hold = "false";
defparam \GPIO_0[14]~output .open_drain_output = "true";
defparam \GPIO_0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_0[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[15]~output .bus_hold = "false";
defparam \GPIO_0[15]~output .open_drain_output = "true";
defparam \GPIO_0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_0[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[16]~output .bus_hold = "false";
defparam \GPIO_0[16]~output .open_drain_output = "true";
defparam \GPIO_0[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_0[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[17]~output .bus_hold = "false";
defparam \GPIO_0[17]~output .open_drain_output = "true";
defparam \GPIO_0[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_0[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[18]~output .bus_hold = "false";
defparam \GPIO_0[18]~output .open_drain_output = "true";
defparam \GPIO_0[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_0[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[19]~output .bus_hold = "false";
defparam \GPIO_0[19]~output .open_drain_output = "true";
defparam \GPIO_0[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_0[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[20]~output .bus_hold = "false";
defparam \GPIO_0[20]~output .open_drain_output = "true";
defparam \GPIO_0[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_0[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[21]~output .bus_hold = "false";
defparam \GPIO_0[21]~output .open_drain_output = "true";
defparam \GPIO_0[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_0[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[22]~output .bus_hold = "false";
defparam \GPIO_0[22]~output .open_drain_output = "true";
defparam \GPIO_0[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_0[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[23]~output .bus_hold = "false";
defparam \GPIO_0[23]~output .open_drain_output = "true";
defparam \GPIO_0[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_0[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[24]~output .bus_hold = "false";
defparam \GPIO_0[24]~output .open_drain_output = "true";
defparam \GPIO_0[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_0[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[25]~output .bus_hold = "false";
defparam \GPIO_0[25]~output .open_drain_output = "true";
defparam \GPIO_0[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_0[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[26]~output .bus_hold = "false";
defparam \GPIO_0[26]~output .open_drain_output = "true";
defparam \GPIO_0[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_0[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[27]~output .bus_hold = "false";
defparam \GPIO_0[27]~output .open_drain_output = "true";
defparam \GPIO_0[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_0[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[28]~output .bus_hold = "false";
defparam \GPIO_0[28]~output .open_drain_output = "true";
defparam \GPIO_0[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_0[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[29]~output .bus_hold = "false";
defparam \GPIO_0[29]~output .open_drain_output = "true";
defparam \GPIO_0[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_0[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[30]~output .bus_hold = "false";
defparam \GPIO_0[30]~output .open_drain_output = "true";
defparam \GPIO_0[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_0[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[31]~output .bus_hold = "false";
defparam \GPIO_0[31]~output .open_drain_output = "true";
defparam \GPIO_0[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_0[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[32]~output .bus_hold = "false";
defparam \GPIO_0[32]~output .open_drain_output = "true";
defparam \GPIO_0[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_0[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[33]~output .bus_hold = "false";
defparam \GPIO_0[33]~output .open_drain_output = "true";
defparam \GPIO_0[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_0[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[34]~output .bus_hold = "false";
defparam \GPIO_0[34]~output .open_drain_output = "true";
defparam \GPIO_0[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_0[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[35]~output .bus_hold = "false";
defparam \GPIO_0[35]~output .open_drain_output = "true";
defparam \GPIO_0[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_1[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[0]~output .bus_hold = "false";
defparam \GPIO_1[0]~output .open_drain_output = "true";
defparam \GPIO_1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_1[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[1]~output .bus_hold = "false";
defparam \GPIO_1[1]~output .open_drain_output = "true";
defparam \GPIO_1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_1[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[2]~output .bus_hold = "false";
defparam \GPIO_1[2]~output .open_drain_output = "true";
defparam \GPIO_1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_1[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[3]~output .bus_hold = "false";
defparam \GPIO_1[3]~output .open_drain_output = "true";
defparam \GPIO_1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_1[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[4]~output .bus_hold = "false";
defparam \GPIO_1[4]~output .open_drain_output = "true";
defparam \GPIO_1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_1[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[5]~output .bus_hold = "false";
defparam \GPIO_1[5]~output .open_drain_output = "true";
defparam \GPIO_1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[6]~output .bus_hold = "false";
defparam \GPIO_1[6]~output .open_drain_output = "true";
defparam \GPIO_1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_1[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[7]~output .bus_hold = "false";
defparam \GPIO_1[7]~output .open_drain_output = "true";
defparam \GPIO_1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_1[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[8]~output .bus_hold = "false";
defparam \GPIO_1[8]~output .open_drain_output = "true";
defparam \GPIO_1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_1[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[9]~output .bus_hold = "false";
defparam \GPIO_1[9]~output .open_drain_output = "true";
defparam \GPIO_1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_1[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[10]~output .bus_hold = "false";
defparam \GPIO_1[10]~output .open_drain_output = "true";
defparam \GPIO_1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_1[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[11]~output .bus_hold = "false";
defparam \GPIO_1[11]~output .open_drain_output = "true";
defparam \GPIO_1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_1[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[12]~output .bus_hold = "false";
defparam \GPIO_1[12]~output .open_drain_output = "true";
defparam \GPIO_1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_1[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[13]~output .bus_hold = "false";
defparam \GPIO_1[13]~output .open_drain_output = "true";
defparam \GPIO_1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_1[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[14]~output .bus_hold = "false";
defparam \GPIO_1[14]~output .open_drain_output = "true";
defparam \GPIO_1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_1[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[15]~output .bus_hold = "false";
defparam \GPIO_1[15]~output .open_drain_output = "true";
defparam \GPIO_1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_1[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[16]~output .bus_hold = "false";
defparam \GPIO_1[16]~output .open_drain_output = "true";
defparam \GPIO_1[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_1[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[17]~output .bus_hold = "false";
defparam \GPIO_1[17]~output .open_drain_output = "true";
defparam \GPIO_1[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_1[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[18]~output .bus_hold = "false";
defparam \GPIO_1[18]~output .open_drain_output = "true";
defparam \GPIO_1[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_1[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[19]~output .bus_hold = "false";
defparam \GPIO_1[19]~output .open_drain_output = "true";
defparam \GPIO_1[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_1[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[20]~output .bus_hold = "false";
defparam \GPIO_1[20]~output .open_drain_output = "true";
defparam \GPIO_1[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_1[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[21]~output .bus_hold = "false";
defparam \GPIO_1[21]~output .open_drain_output = "true";
defparam \GPIO_1[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_1[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[22]~output .bus_hold = "false";
defparam \GPIO_1[22]~output .open_drain_output = "true";
defparam \GPIO_1[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_1[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[23]~output .bus_hold = "false";
defparam \GPIO_1[23]~output .open_drain_output = "true";
defparam \GPIO_1[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_1[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[24]~output .bus_hold = "false";
defparam \GPIO_1[24]~output .open_drain_output = "true";
defparam \GPIO_1[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_1[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[25]~output .bus_hold = "false";
defparam \GPIO_1[25]~output .open_drain_output = "true";
defparam \GPIO_1[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_1[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[26]~output .bus_hold = "false";
defparam \GPIO_1[26]~output .open_drain_output = "true";
defparam \GPIO_1[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_1[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[27]~output .bus_hold = "false";
defparam \GPIO_1[27]~output .open_drain_output = "true";
defparam \GPIO_1[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_1[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[28]~output .bus_hold = "false";
defparam \GPIO_1[28]~output .open_drain_output = "true";
defparam \GPIO_1[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_1[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[29]~output .bus_hold = "false";
defparam \GPIO_1[29]~output .open_drain_output = "true";
defparam \GPIO_1[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_1[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[30]~output .bus_hold = "false";
defparam \GPIO_1[30]~output .open_drain_output = "true";
defparam \GPIO_1[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_1[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[31]~output .bus_hold = "false";
defparam \GPIO_1[31]~output .open_drain_output = "true";
defparam \GPIO_1[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_1[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[32]~output .bus_hold = "false";
defparam \GPIO_1[32]~output .open_drain_output = "true";
defparam \GPIO_1[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_1[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[33]~output .bus_hold = "false";
defparam \GPIO_1[33]~output .open_drain_output = "true";
defparam \GPIO_1[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_1[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[34]~output .bus_hold = "false";
defparam \GPIO_1[34]~output .open_drain_output = "true";
defparam \GPIO_1[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPIO_1[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[35]~output .bus_hold = "false";
defparam \GPIO_1[35]~output .open_drain_output = "true";
defparam \GPIO_1[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PS2_CLK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_CLK),
	.obar());
// synopsys translate_off
defparam \PS2_CLK~output .bus_hold = "false";
defparam \PS2_CLK~output .open_drain_output = "true";
defparam \PS2_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PS2_CLK2~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_CLK2),
	.obar());
// synopsys translate_off
defparam \PS2_CLK2~output .bus_hold = "false";
defparam \PS2_CLK2~output .open_drain_output = "true";
defparam \PS2_CLK2~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PS2_DAT~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_DAT),
	.obar());
// synopsys translate_off
defparam \PS2_DAT~output .bus_hold = "false";
defparam \PS2_DAT~output .open_drain_output = "true";
defparam \PS2_DAT~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PS2_DAT2~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_DAT2),
	.obar());
// synopsys translate_off
defparam \PS2_DAT2~output .bus_hold = "false";
defparam \PS2_DAT2~output .open_drain_output = "true";
defparam \PS2_DAT2~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
defparam \altera_reserved_tdo~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MClock~output0 (
	.i(\CLOCK0|CLK~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MClock),
	.obar());
// synopsys translate_off
defparam \MClock~output0 .bus_hold = "false";
defparam \MClock~output0 .open_drain_output = "false";
defparam \MClock~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[0]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[0]),
	.obar());
// synopsys translate_off
defparam \PC[0]~output0 .bus_hold = "false";
defparam \PC[0]~output0 .open_drain_output = "false";
defparam \PC[0]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[1]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[1]),
	.obar());
// synopsys translate_off
defparam \PC[1]~output0 .bus_hold = "false";
defparam \PC[1]~output0 .open_drain_output = "false";
defparam \PC[1]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[2]~output0 (
	.i(\CPU0|Processor|PC [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[2]),
	.obar());
// synopsys translate_off
defparam \PC[2]~output0 .bus_hold = "false";
defparam \PC[2]~output0 .open_drain_output = "false";
defparam \PC[2]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[3]~output0 (
	.i(\CPU0|Processor|PC [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[3]),
	.obar());
// synopsys translate_off
defparam \PC[3]~output0 .bus_hold = "false";
defparam \PC[3]~output0 .open_drain_output = "false";
defparam \PC[3]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[4]~output0 (
	.i(\CPU0|Processor|PC [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[4]),
	.obar());
// synopsys translate_off
defparam \PC[4]~output0 .bus_hold = "false";
defparam \PC[4]~output0 .open_drain_output = "false";
defparam \PC[4]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[5]~output0 (
	.i(\CPU0|Processor|PC [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[5]),
	.obar());
// synopsys translate_off
defparam \PC[5]~output0 .bus_hold = "false";
defparam \PC[5]~output0 .open_drain_output = "false";
defparam \PC[5]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[6]~output0 (
	.i(\CPU0|Processor|PC [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[6]),
	.obar());
// synopsys translate_off
defparam \PC[6]~output0 .bus_hold = "false";
defparam \PC[6]~output0 .open_drain_output = "false";
defparam \PC[6]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[7]~output0 (
	.i(\CPU0|Processor|PC [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[7]),
	.obar());
// synopsys translate_off
defparam \PC[7]~output0 .bus_hold = "false";
defparam \PC[7]~output0 .open_drain_output = "false";
defparam \PC[7]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[8]~output0 (
	.i(\CPU0|Processor|PC [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[8]),
	.obar());
// synopsys translate_off
defparam \PC[8]~output0 .bus_hold = "false";
defparam \PC[8]~output0 .open_drain_output = "false";
defparam \PC[8]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[9]~output0 (
	.i(\CPU0|Processor|PC [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[9]),
	.obar());
// synopsys translate_off
defparam \PC[9]~output0 .bus_hold = "false";
defparam \PC[9]~output0 .open_drain_output = "false";
defparam \PC[9]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[10]~output0 (
	.i(\CPU0|Processor|PC [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[10]),
	.obar());
// synopsys translate_off
defparam \PC[10]~output0 .bus_hold = "false";
defparam \PC[10]~output0 .open_drain_output = "false";
defparam \PC[10]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[11]~output0 (
	.i(\CPU0|Processor|PC [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[11]),
	.obar());
// synopsys translate_off
defparam \PC[11]~output0 .bus_hold = "false";
defparam \PC[11]~output0 .open_drain_output = "false";
defparam \PC[11]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[12]~output0 (
	.i(\CPU0|Processor|PC [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[12]),
	.obar());
// synopsys translate_off
defparam \PC[12]~output0 .bus_hold = "false";
defparam \PC[12]~output0 .open_drain_output = "false";
defparam \PC[12]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[13]~output0 (
	.i(\CPU0|Processor|PC [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[13]),
	.obar());
// synopsys translate_off
defparam \PC[13]~output0 .bus_hold = "false";
defparam \PC[13]~output0 .open_drain_output = "false";
defparam \PC[13]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[14]~output0 (
	.i(\CPU0|Processor|PC [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[14]),
	.obar());
// synopsys translate_off
defparam \PC[14]~output0 .bus_hold = "false";
defparam \PC[14]~output0 .open_drain_output = "false";
defparam \PC[14]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[15]~output0 (
	.i(\CPU0|Processor|PC [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[15]),
	.obar());
// synopsys translate_off
defparam \PC[15]~output0 .bus_hold = "false";
defparam \PC[15]~output0 .open_drain_output = "false";
defparam \PC[15]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[16]~output0 (
	.i(\CPU0|Processor|PC [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[16]),
	.obar());
// synopsys translate_off
defparam \PC[16]~output0 .bus_hold = "false";
defparam \PC[16]~output0 .open_drain_output = "false";
defparam \PC[16]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[17]~output0 (
	.i(\CPU0|Processor|PC [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[17]),
	.obar());
// synopsys translate_off
defparam \PC[17]~output0 .bus_hold = "false";
defparam \PC[17]~output0 .open_drain_output = "false";
defparam \PC[17]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[18]~output0 (
	.i(\CPU0|Processor|PC [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[18]),
	.obar());
// synopsys translate_off
defparam \PC[18]~output0 .bus_hold = "false";
defparam \PC[18]~output0 .open_drain_output = "false";
defparam \PC[18]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[19]~output0 (
	.i(\CPU0|Processor|PC [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[19]),
	.obar());
// synopsys translate_off
defparam \PC[19]~output0 .bus_hold = "false";
defparam \PC[19]~output0 .open_drain_output = "false";
defparam \PC[19]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[20]~output0 (
	.i(\CPU0|Processor|PC [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[20]),
	.obar());
// synopsys translate_off
defparam \PC[20]~output0 .bus_hold = "false";
defparam \PC[20]~output0 .open_drain_output = "false";
defparam \PC[20]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[21]~output0 (
	.i(\CPU0|Processor|PC [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[21]),
	.obar());
// synopsys translate_off
defparam \PC[21]~output0 .bus_hold = "false";
defparam \PC[21]~output0 .open_drain_output = "false";
defparam \PC[21]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[22]~output0 (
	.i(!\CPU0|Processor|PC [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[22]),
	.obar());
// synopsys translate_off
defparam \PC[22]~output0 .bus_hold = "false";
defparam \PC[22]~output0 .open_drain_output = "false";
defparam \PC[22]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[23]~output0 (
	.i(\CPU0|Processor|PC [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[23]),
	.obar());
// synopsys translate_off
defparam \PC[23]~output0 .bus_hold = "false";
defparam \PC[23]~output0 .open_drain_output = "false";
defparam \PC[23]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[24]~output0 (
	.i(\CPU0|Processor|PC [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[24]),
	.obar());
// synopsys translate_off
defparam \PC[24]~output0 .bus_hold = "false";
defparam \PC[24]~output0 .open_drain_output = "false";
defparam \PC[24]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[25]~output0 (
	.i(\CPU0|Processor|PC [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[25]),
	.obar());
// synopsys translate_off
defparam \PC[25]~output0 .bus_hold = "false";
defparam \PC[25]~output0 .open_drain_output = "false";
defparam \PC[25]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[26]~output0 (
	.i(\CPU0|Processor|PC [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[26]),
	.obar());
// synopsys translate_off
defparam \PC[26]~output0 .bus_hold = "false";
defparam \PC[26]~output0 .open_drain_output = "false";
defparam \PC[26]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[27]~output0 (
	.i(\CPU0|Processor|PC [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[27]),
	.obar());
// synopsys translate_off
defparam \PC[27]~output0 .bus_hold = "false";
defparam \PC[27]~output0 .open_drain_output = "false";
defparam \PC[27]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[28]~output0 (
	.i(\CPU0|Processor|PC [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[28]),
	.obar());
// synopsys translate_off
defparam \PC[28]~output0 .bus_hold = "false";
defparam \PC[28]~output0 .open_drain_output = "false";
defparam \PC[28]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[29]~output0 (
	.i(\CPU0|Processor|PC [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[29]),
	.obar());
// synopsys translate_off
defparam \PC[29]~output0 .bus_hold = "false";
defparam \PC[29]~output0 .open_drain_output = "false";
defparam \PC[29]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[30]~output0 (
	.i(\CPU0|Processor|PC [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[30]),
	.obar());
// synopsys translate_off
defparam \PC[30]~output0 .bus_hold = "false";
defparam \PC[30]~output0 .open_drain_output = "false";
defparam \PC[30]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[31]~output0 (
	.i(\CPU0|Processor|PC [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[31]),
	.obar());
// synopsys translate_off
defparam \PC[31]~output0 .bus_hold = "false";
defparam \PC[31]~output0 .open_drain_output = "false";
defparam \PC[31]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura1[0]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[0]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[0]~output0 .bus_hold = "false";
defparam \BR_Leitura1[0]~output0 .open_drain_output = "false";
defparam \BR_Leitura1[0]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura1[1]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[1]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[1]~output0 .bus_hold = "false";
defparam \BR_Leitura1[1]~output0 .open_drain_output = "false";
defparam \BR_Leitura1[1]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura1[2]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[2]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[2]~output0 .bus_hold = "false";
defparam \BR_Leitura1[2]~output0 .open_drain_output = "false";
defparam \BR_Leitura1[2]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura1[3]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[3]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[3]~output0 .bus_hold = "false";
defparam \BR_Leitura1[3]~output0 .open_drain_output = "false";
defparam \BR_Leitura1[3]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura1[4]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[4]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[4]~output0 .bus_hold = "false";
defparam \BR_Leitura1[4]~output0 .open_drain_output = "false";
defparam \BR_Leitura1[4]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura1[5]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[5]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[5]~output0 .bus_hold = "false";
defparam \BR_Leitura1[5]~output0 .open_drain_output = "false";
defparam \BR_Leitura1[5]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura1[6]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[6]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[6]~output0 .bus_hold = "false";
defparam \BR_Leitura1[6]~output0 .open_drain_output = "false";
defparam \BR_Leitura1[6]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura1[7]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[7]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[7]~output0 .bus_hold = "false";
defparam \BR_Leitura1[7]~output0 .open_drain_output = "false";
defparam \BR_Leitura1[7]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura1[8]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[8]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[8]~output0 .bus_hold = "false";
defparam \BR_Leitura1[8]~output0 .open_drain_output = "false";
defparam \BR_Leitura1[8]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura1[9]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[9]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[9]~output0 .bus_hold = "false";
defparam \BR_Leitura1[9]~output0 .open_drain_output = "false";
defparam \BR_Leitura1[9]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura1[10]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[10]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[10]~output0 .bus_hold = "false";
defparam \BR_Leitura1[10]~output0 .open_drain_output = "false";
defparam \BR_Leitura1[10]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura1[11]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[11]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[11]~output0 .bus_hold = "false";
defparam \BR_Leitura1[11]~output0 .open_drain_output = "false";
defparam \BR_Leitura1[11]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura1[12]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[12]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[12]~output0 .bus_hold = "false";
defparam \BR_Leitura1[12]~output0 .open_drain_output = "false";
defparam \BR_Leitura1[12]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura1[13]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[13]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[13]~output0 .bus_hold = "false";
defparam \BR_Leitura1[13]~output0 .open_drain_output = "false";
defparam \BR_Leitura1[13]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura1[14]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[14]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[14]~output0 .bus_hold = "false";
defparam \BR_Leitura1[14]~output0 .open_drain_output = "false";
defparam \BR_Leitura1[14]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura1[15]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[15]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[15]~output0 .bus_hold = "false";
defparam \BR_Leitura1[15]~output0 .open_drain_output = "false";
defparam \BR_Leitura1[15]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura1[16]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[16]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[16]~output0 .bus_hold = "false";
defparam \BR_Leitura1[16]~output0 .open_drain_output = "false";
defparam \BR_Leitura1[16]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura1[17]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[17]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[17]~output0 .bus_hold = "false";
defparam \BR_Leitura1[17]~output0 .open_drain_output = "false";
defparam \BR_Leitura1[17]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura1[18]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[18]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[18]~output0 .bus_hold = "false";
defparam \BR_Leitura1[18]~output0 .open_drain_output = "false";
defparam \BR_Leitura1[18]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura1[19]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[19]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[19]~output0 .bus_hold = "false";
defparam \BR_Leitura1[19]~output0 .open_drain_output = "false";
defparam \BR_Leitura1[19]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura1[20]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[20]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[20]~output0 .bus_hold = "false";
defparam \BR_Leitura1[20]~output0 .open_drain_output = "false";
defparam \BR_Leitura1[20]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura1[21]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[21]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[21]~output0 .bus_hold = "false";
defparam \BR_Leitura1[21]~output0 .open_drain_output = "false";
defparam \BR_Leitura1[21]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura1[22]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[22]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[22]~output0 .bus_hold = "false";
defparam \BR_Leitura1[22]~output0 .open_drain_output = "false";
defparam \BR_Leitura1[22]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura1[23]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[23]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[23]~output0 .bus_hold = "false";
defparam \BR_Leitura1[23]~output0 .open_drain_output = "false";
defparam \BR_Leitura1[23]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura1[24]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[24]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[24]~output0 .bus_hold = "false";
defparam \BR_Leitura1[24]~output0 .open_drain_output = "false";
defparam \BR_Leitura1[24]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura1[25]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[25]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[25]~output0 .bus_hold = "false";
defparam \BR_Leitura1[25]~output0 .open_drain_output = "false";
defparam \BR_Leitura1[25]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura1[26]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[26]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[26]~output0 .bus_hold = "false";
defparam \BR_Leitura1[26]~output0 .open_drain_output = "false";
defparam \BR_Leitura1[26]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura1[27]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[27]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[27]~output0 .bus_hold = "false";
defparam \BR_Leitura1[27]~output0 .open_drain_output = "false";
defparam \BR_Leitura1[27]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura1[28]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[28]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[28]~output0 .bus_hold = "false";
defparam \BR_Leitura1[28]~output0 .open_drain_output = "false";
defparam \BR_Leitura1[28]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura1[29]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[29]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[29]~output0 .bus_hold = "false";
defparam \BR_Leitura1[29]~output0 .open_drain_output = "false";
defparam \BR_Leitura1[29]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura1[30]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[30]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[30]~output0 .bus_hold = "false";
defparam \BR_Leitura1[30]~output0 .open_drain_output = "false";
defparam \BR_Leitura1[30]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura1[31]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura1[31]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura1[31]~output0 .bus_hold = "false";
defparam \BR_Leitura1[31]~output0 .open_drain_output = "false";
defparam \BR_Leitura1[31]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura2[0]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[0]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[0]~output0 .bus_hold = "false";
defparam \BR_Leitura2[0]~output0 .open_drain_output = "false";
defparam \BR_Leitura2[0]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura2[1]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[1]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[1]~output0 .bus_hold = "false";
defparam \BR_Leitura2[1]~output0 .open_drain_output = "false";
defparam \BR_Leitura2[1]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura2[2]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[2]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[2]~output0 .bus_hold = "false";
defparam \BR_Leitura2[2]~output0 .open_drain_output = "false";
defparam \BR_Leitura2[2]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura2[3]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[3]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[3]~output0 .bus_hold = "false";
defparam \BR_Leitura2[3]~output0 .open_drain_output = "false";
defparam \BR_Leitura2[3]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura2[4]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[4]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[4]~output0 .bus_hold = "false";
defparam \BR_Leitura2[4]~output0 .open_drain_output = "false";
defparam \BR_Leitura2[4]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura2[5]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[5]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[5]~output0 .bus_hold = "false";
defparam \BR_Leitura2[5]~output0 .open_drain_output = "false";
defparam \BR_Leitura2[5]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura2[6]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[6]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[6]~output0 .bus_hold = "false";
defparam \BR_Leitura2[6]~output0 .open_drain_output = "false";
defparam \BR_Leitura2[6]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura2[7]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[7]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[7]~output0 .bus_hold = "false";
defparam \BR_Leitura2[7]~output0 .open_drain_output = "false";
defparam \BR_Leitura2[7]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura2[8]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[8]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[8]~output0 .bus_hold = "false";
defparam \BR_Leitura2[8]~output0 .open_drain_output = "false";
defparam \BR_Leitura2[8]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura2[9]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[9]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[9]~output0 .bus_hold = "false";
defparam \BR_Leitura2[9]~output0 .open_drain_output = "false";
defparam \BR_Leitura2[9]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura2[10]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[10]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[10]~output0 .bus_hold = "false";
defparam \BR_Leitura2[10]~output0 .open_drain_output = "false";
defparam \BR_Leitura2[10]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura2[11]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[11]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[11]~output0 .bus_hold = "false";
defparam \BR_Leitura2[11]~output0 .open_drain_output = "false";
defparam \BR_Leitura2[11]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura2[12]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[12]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[12]~output0 .bus_hold = "false";
defparam \BR_Leitura2[12]~output0 .open_drain_output = "false";
defparam \BR_Leitura2[12]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura2[13]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[13]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[13]~output0 .bus_hold = "false";
defparam \BR_Leitura2[13]~output0 .open_drain_output = "false";
defparam \BR_Leitura2[13]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura2[14]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[14]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[14]~output0 .bus_hold = "false";
defparam \BR_Leitura2[14]~output0 .open_drain_output = "false";
defparam \BR_Leitura2[14]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura2[15]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[15]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[15]~output0 .bus_hold = "false";
defparam \BR_Leitura2[15]~output0 .open_drain_output = "false";
defparam \BR_Leitura2[15]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura2[16]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[16]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[16]~output0 .bus_hold = "false";
defparam \BR_Leitura2[16]~output0 .open_drain_output = "false";
defparam \BR_Leitura2[16]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura2[17]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[17]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[17]~output0 .bus_hold = "false";
defparam \BR_Leitura2[17]~output0 .open_drain_output = "false";
defparam \BR_Leitura2[17]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura2[18]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[18]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[18]~output0 .bus_hold = "false";
defparam \BR_Leitura2[18]~output0 .open_drain_output = "false";
defparam \BR_Leitura2[18]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura2[19]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[19]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[19]~output0 .bus_hold = "false";
defparam \BR_Leitura2[19]~output0 .open_drain_output = "false";
defparam \BR_Leitura2[19]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura2[20]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[20]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[20]~output0 .bus_hold = "false";
defparam \BR_Leitura2[20]~output0 .open_drain_output = "false";
defparam \BR_Leitura2[20]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura2[21]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[21]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[21]~output0 .bus_hold = "false";
defparam \BR_Leitura2[21]~output0 .open_drain_output = "false";
defparam \BR_Leitura2[21]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura2[22]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[22]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[22]~output0 .bus_hold = "false";
defparam \BR_Leitura2[22]~output0 .open_drain_output = "false";
defparam \BR_Leitura2[22]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura2[23]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[23]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[23]~output0 .bus_hold = "false";
defparam \BR_Leitura2[23]~output0 .open_drain_output = "false";
defparam \BR_Leitura2[23]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura2[24]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[24]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[24]~output0 .bus_hold = "false";
defparam \BR_Leitura2[24]~output0 .open_drain_output = "false";
defparam \BR_Leitura2[24]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura2[25]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[25]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[25]~output0 .bus_hold = "false";
defparam \BR_Leitura2[25]~output0 .open_drain_output = "false";
defparam \BR_Leitura2[25]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura2[26]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[26]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[26]~output0 .bus_hold = "false";
defparam \BR_Leitura2[26]~output0 .open_drain_output = "false";
defparam \BR_Leitura2[26]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura2[27]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[27]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[27]~output0 .bus_hold = "false";
defparam \BR_Leitura2[27]~output0 .open_drain_output = "false";
defparam \BR_Leitura2[27]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura2[28]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[28]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[28]~output0 .bus_hold = "false";
defparam \BR_Leitura2[28]~output0 .open_drain_output = "false";
defparam \BR_Leitura2[28]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura2[29]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[29]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[29]~output0 .bus_hold = "false";
defparam \BR_Leitura2[29]~output0 .open_drain_output = "false";
defparam \BR_Leitura2[29]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura2[30]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[30]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[30]~output0 .bus_hold = "false";
defparam \BR_Leitura2[30]~output0 .open_drain_output = "false";
defparam \BR_Leitura2[30]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Leitura2[31]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Leitura2[31]),
	.obar());
// synopsys translate_off
defparam \BR_Leitura2[31]~output0 .bus_hold = "false";
defparam \BR_Leitura2[31]~output0 .open_drain_output = "false";
defparam \BR_Leitura2[31]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Escrita[0]~output0 (
	.i(\CPU0|Processor|Mux33~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[0]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[0]~output0 .bus_hold = "false";
defparam \BR_Escrita[0]~output0 .open_drain_output = "false";
defparam \BR_Escrita[0]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Escrita[1]~output0 (
	.i(\CPU0|Processor|Mux32~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[1]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[1]~output0 .bus_hold = "false";
defparam \BR_Escrita[1]~output0 .open_drain_output = "false";
defparam \BR_Escrita[1]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Escrita[2]~output0 (
	.i(\CPU0|Processor|Mux31~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[2]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[2]~output0 .bus_hold = "false";
defparam \BR_Escrita[2]~output0 .open_drain_output = "false";
defparam \BR_Escrita[2]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Escrita[3]~output0 (
	.i(\CPU0|Processor|Mux30~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[3]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[3]~output0 .bus_hold = "false";
defparam \BR_Escrita[3]~output0 .open_drain_output = "false";
defparam \BR_Escrita[3]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Escrita[4]~output0 (
	.i(\CPU0|Processor|Mux29~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[4]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[4]~output0 .bus_hold = "false";
defparam \BR_Escrita[4]~output0 .open_drain_output = "false";
defparam \BR_Escrita[4]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Escrita[5]~output0 (
	.i(\CPU0|Processor|Mux28~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[5]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[5]~output0 .bus_hold = "false";
defparam \BR_Escrita[5]~output0 .open_drain_output = "false";
defparam \BR_Escrita[5]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Escrita[6]~output0 (
	.i(\CPU0|Processor|Mux27~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[6]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[6]~output0 .bus_hold = "false";
defparam \BR_Escrita[6]~output0 .open_drain_output = "false";
defparam \BR_Escrita[6]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Escrita[7]~output0 (
	.i(\CPU0|Processor|Mux26~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[7]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[7]~output0 .bus_hold = "false";
defparam \BR_Escrita[7]~output0 .open_drain_output = "false";
defparam \BR_Escrita[7]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Escrita[8]~output0 (
	.i(\CPU0|Processor|Mux25~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[8]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[8]~output0 .bus_hold = "false";
defparam \BR_Escrita[8]~output0 .open_drain_output = "false";
defparam \BR_Escrita[8]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Escrita[9]~output0 (
	.i(\CPU0|Processor|Mux24~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[9]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[9]~output0 .bus_hold = "false";
defparam \BR_Escrita[9]~output0 .open_drain_output = "false";
defparam \BR_Escrita[9]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Escrita[10]~output0 (
	.i(\CPU0|Processor|Mux23~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[10]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[10]~output0 .bus_hold = "false";
defparam \BR_Escrita[10]~output0 .open_drain_output = "false";
defparam \BR_Escrita[10]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Escrita[11]~output0 (
	.i(\CPU0|Processor|Mux22~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[11]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[11]~output0 .bus_hold = "false";
defparam \BR_Escrita[11]~output0 .open_drain_output = "false";
defparam \BR_Escrita[11]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Escrita[12]~output0 (
	.i(\CPU0|Processor|Mux21~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[12]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[12]~output0 .bus_hold = "false";
defparam \BR_Escrita[12]~output0 .open_drain_output = "false";
defparam \BR_Escrita[12]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Escrita[13]~output0 (
	.i(\CPU0|Processor|Mux20~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[13]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[13]~output0 .bus_hold = "false";
defparam \BR_Escrita[13]~output0 .open_drain_output = "false";
defparam \BR_Escrita[13]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Escrita[14]~output0 (
	.i(\CPU0|Processor|Mux19~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[14]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[14]~output0 .bus_hold = "false";
defparam \BR_Escrita[14]~output0 .open_drain_output = "false";
defparam \BR_Escrita[14]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Escrita[15]~output0 (
	.i(\CPU0|Processor|Mux18~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[15]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[15]~output0 .bus_hold = "false";
defparam \BR_Escrita[15]~output0 .open_drain_output = "false";
defparam \BR_Escrita[15]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Escrita[16]~output0 (
	.i(\CPU0|Processor|Mux17~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[16]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[16]~output0 .bus_hold = "false";
defparam \BR_Escrita[16]~output0 .open_drain_output = "false";
defparam \BR_Escrita[16]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Escrita[17]~output0 (
	.i(\CPU0|Processor|Mux16~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[17]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[17]~output0 .bus_hold = "false";
defparam \BR_Escrita[17]~output0 .open_drain_output = "false";
defparam \BR_Escrita[17]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Escrita[18]~output0 (
	.i(\CPU0|Processor|Mux15~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[18]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[18]~output0 .bus_hold = "false";
defparam \BR_Escrita[18]~output0 .open_drain_output = "false";
defparam \BR_Escrita[18]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Escrita[19]~output0 (
	.i(\CPU0|Processor|Mux14~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[19]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[19]~output0 .bus_hold = "false";
defparam \BR_Escrita[19]~output0 .open_drain_output = "false";
defparam \BR_Escrita[19]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Escrita[20]~output0 (
	.i(\CPU0|Processor|Mux13~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[20]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[20]~output0 .bus_hold = "false";
defparam \BR_Escrita[20]~output0 .open_drain_output = "false";
defparam \BR_Escrita[20]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Escrita[21]~output0 (
	.i(\CPU0|Processor|Mux12~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[21]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[21]~output0 .bus_hold = "false";
defparam \BR_Escrita[21]~output0 .open_drain_output = "false";
defparam \BR_Escrita[21]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Escrita[22]~output0 (
	.i(\CPU0|Processor|Mux11~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[22]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[22]~output0 .bus_hold = "false";
defparam \BR_Escrita[22]~output0 .open_drain_output = "false";
defparam \BR_Escrita[22]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Escrita[23]~output0 (
	.i(\CPU0|Processor|Mux10~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[23]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[23]~output0 .bus_hold = "false";
defparam \BR_Escrita[23]~output0 .open_drain_output = "false";
defparam \BR_Escrita[23]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Escrita[24]~output0 (
	.i(\CPU0|Processor|Mux9~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[24]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[24]~output0 .bus_hold = "false";
defparam \BR_Escrita[24]~output0 .open_drain_output = "false";
defparam \BR_Escrita[24]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Escrita[25]~output0 (
	.i(\CPU0|Processor|Mux8~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[25]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[25]~output0 .bus_hold = "false";
defparam \BR_Escrita[25]~output0 .open_drain_output = "false";
defparam \BR_Escrita[25]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Escrita[26]~output0 (
	.i(\CPU0|Processor|Mux7~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[26]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[26]~output0 .bus_hold = "false";
defparam \BR_Escrita[26]~output0 .open_drain_output = "false";
defparam \BR_Escrita[26]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Escrita[27]~output0 (
	.i(\CPU0|Processor|Mux6~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[27]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[27]~output0 .bus_hold = "false";
defparam \BR_Escrita[27]~output0 .open_drain_output = "false";
defparam \BR_Escrita[27]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Escrita[28]~output0 (
	.i(\CPU0|Processor|Mux5~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[28]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[28]~output0 .bus_hold = "false";
defparam \BR_Escrita[28]~output0 .open_drain_output = "false";
defparam \BR_Escrita[28]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Escrita[29]~output0 (
	.i(\CPU0|Processor|Mux4~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[29]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[29]~output0 .bus_hold = "false";
defparam \BR_Escrita[29]~output0 .open_drain_output = "false";
defparam \BR_Escrita[29]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Escrita[30]~output0 (
	.i(\CPU0|Processor|Mux3~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[30]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[30]~output0 .bus_hold = "false";
defparam \BR_Escrita[30]~output0 .open_drain_output = "false";
defparam \BR_Escrita[30]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BR_Escrita[31]~output0 (
	.i(\CPU0|Processor|Mux2~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_Escrita[31]),
	.obar());
// synopsys translate_off
defparam \BR_Escrita[31]~output0 .bus_hold = "false";
defparam \BR_Escrita[31]~output0 .open_drain_output = "false";
defparam \BR_Escrita[31]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Saida_ULA[0]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux31~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[0]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[0]~output0 .bus_hold = "false";
defparam \Saida_ULA[0]~output0 .open_drain_output = "false";
defparam \Saida_ULA[0]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Saida_ULA[1]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux30~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[1]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[1]~output0 .bus_hold = "false";
defparam \Saida_ULA[1]~output0 .open_drain_output = "false";
defparam \Saida_ULA[1]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Saida_ULA[2]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[2]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[2]~output0 .bus_hold = "false";
defparam \Saida_ULA[2]~output0 .open_drain_output = "false";
defparam \Saida_ULA[2]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Saida_ULA[3]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux28~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[3]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[3]~output0 .bus_hold = "false";
defparam \Saida_ULA[3]~output0 .open_drain_output = "false";
defparam \Saida_ULA[3]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Saida_ULA[4]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux27~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[4]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[4]~output0 .bus_hold = "false";
defparam \Saida_ULA[4]~output0 .open_drain_output = "false";
defparam \Saida_ULA[4]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Saida_ULA[5]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux26~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[5]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[5]~output0 .bus_hold = "false";
defparam \Saida_ULA[5]~output0 .open_drain_output = "false";
defparam \Saida_ULA[5]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Saida_ULA[6]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux25~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[6]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[6]~output0 .bus_hold = "false";
defparam \Saida_ULA[6]~output0 .open_drain_output = "false";
defparam \Saida_ULA[6]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Saida_ULA[7]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux24~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[7]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[7]~output0 .bus_hold = "false";
defparam \Saida_ULA[7]~output0 .open_drain_output = "false";
defparam \Saida_ULA[7]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Saida_ULA[8]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux23~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[8]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[8]~output0 .bus_hold = "false";
defparam \Saida_ULA[8]~output0 .open_drain_output = "false";
defparam \Saida_ULA[8]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Saida_ULA[9]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux22~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[9]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[9]~output0 .bus_hold = "false";
defparam \Saida_ULA[9]~output0 .open_drain_output = "false";
defparam \Saida_ULA[9]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Saida_ULA[10]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux21~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[10]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[10]~output0 .bus_hold = "false";
defparam \Saida_ULA[10]~output0 .open_drain_output = "false";
defparam \Saida_ULA[10]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Saida_ULA[11]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux20~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[11]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[11]~output0 .bus_hold = "false";
defparam \Saida_ULA[11]~output0 .open_drain_output = "false";
defparam \Saida_ULA[11]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Saida_ULA[12]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux19~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[12]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[12]~output0 .bus_hold = "false";
defparam \Saida_ULA[12]~output0 .open_drain_output = "false";
defparam \Saida_ULA[12]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Saida_ULA[13]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux18~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[13]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[13]~output0 .bus_hold = "false";
defparam \Saida_ULA[13]~output0 .open_drain_output = "false";
defparam \Saida_ULA[13]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Saida_ULA[14]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux17~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[14]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[14]~output0 .bus_hold = "false";
defparam \Saida_ULA[14]~output0 .open_drain_output = "false";
defparam \Saida_ULA[14]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Saida_ULA[15]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux16~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[15]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[15]~output0 .bus_hold = "false";
defparam \Saida_ULA[15]~output0 .open_drain_output = "false";
defparam \Saida_ULA[15]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Saida_ULA[16]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux15~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[16]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[16]~output0 .bus_hold = "false";
defparam \Saida_ULA[16]~output0 .open_drain_output = "false";
defparam \Saida_ULA[16]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Saida_ULA[17]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux14~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[17]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[17]~output0 .bus_hold = "false";
defparam \Saida_ULA[17]~output0 .open_drain_output = "false";
defparam \Saida_ULA[17]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Saida_ULA[18]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux13~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[18]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[18]~output0 .bus_hold = "false";
defparam \Saida_ULA[18]~output0 .open_drain_output = "false";
defparam \Saida_ULA[18]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Saida_ULA[19]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux12~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[19]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[19]~output0 .bus_hold = "false";
defparam \Saida_ULA[19]~output0 .open_drain_output = "false";
defparam \Saida_ULA[19]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Saida_ULA[20]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux11~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[20]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[20]~output0 .bus_hold = "false";
defparam \Saida_ULA[20]~output0 .open_drain_output = "false";
defparam \Saida_ULA[20]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Saida_ULA[21]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux10~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[21]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[21]~output0 .bus_hold = "false";
defparam \Saida_ULA[21]~output0 .open_drain_output = "false";
defparam \Saida_ULA[21]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Saida_ULA[22]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux9~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[22]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[22]~output0 .bus_hold = "false";
defparam \Saida_ULA[22]~output0 .open_drain_output = "false";
defparam \Saida_ULA[22]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Saida_ULA[23]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux8~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[23]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[23]~output0 .bus_hold = "false";
defparam \Saida_ULA[23]~output0 .open_drain_output = "false";
defparam \Saida_ULA[23]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Saida_ULA[24]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux7~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[24]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[24]~output0 .bus_hold = "false";
defparam \Saida_ULA[24]~output0 .open_drain_output = "false";
defparam \Saida_ULA[24]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Saida_ULA[25]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux6~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[25]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[25]~output0 .bus_hold = "false";
defparam \Saida_ULA[25]~output0 .open_drain_output = "false";
defparam \Saida_ULA[25]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Saida_ULA[26]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux5~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[26]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[26]~output0 .bus_hold = "false";
defparam \Saida_ULA[26]~output0 .open_drain_output = "false";
defparam \Saida_ULA[26]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Saida_ULA[27]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux4~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[27]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[27]~output0 .bus_hold = "false";
defparam \Saida_ULA[27]~output0 .open_drain_output = "false";
defparam \Saida_ULA[27]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Saida_ULA[28]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux3~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[28]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[28]~output0 .bus_hold = "false";
defparam \Saida_ULA[28]~output0 .open_drain_output = "false";
defparam \Saida_ULA[28]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Saida_ULA[29]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux2~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[29]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[29]~output0 .bus_hold = "false";
defparam \Saida_ULA[29]~output0 .open_drain_output = "false";
defparam \Saida_ULA[29]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Saida_ULA[30]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux1~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[30]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[30]~output0 .bus_hold = "false";
defparam \Saida_ULA[30]~output0 .open_drain_output = "false";
defparam \Saida_ULA[30]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Saida_ULA[31]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux0~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Saida_ULA[31]),
	.obar());
// synopsys translate_off
defparam \Saida_ULA[31]~output0 .bus_hold = "false";
defparam \Saida_ULA[31]~output0 .open_drain_output = "false";
defparam \Saida_ULA[31]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RegDisp[0]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[0]),
	.obar());
// synopsys translate_off
defparam \RegDisp[0]~output0 .bus_hold = "false";
defparam \RegDisp[0]~output0 .open_drain_output = "false";
defparam \RegDisp[0]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RegDisp[1]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[1]),
	.obar());
// synopsys translate_off
defparam \RegDisp[1]~output0 .bus_hold = "false";
defparam \RegDisp[1]~output0 .open_drain_output = "false";
defparam \RegDisp[1]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RegDisp[2]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux93~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[2]),
	.obar());
// synopsys translate_off
defparam \RegDisp[2]~output0 .bus_hold = "false";
defparam \RegDisp[2]~output0 .open_drain_output = "false";
defparam \RegDisp[2]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RegDisp[3]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux93~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[3]),
	.obar());
// synopsys translate_off
defparam \RegDisp[3]~output0 .bus_hold = "false";
defparam \RegDisp[3]~output0 .open_drain_output = "false";
defparam \RegDisp[3]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RegDisp[4]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux93~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[4]),
	.obar());
// synopsys translate_off
defparam \RegDisp[4]~output0 .bus_hold = "false";
defparam \RegDisp[4]~output0 .open_drain_output = "false";
defparam \RegDisp[4]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RegDisp[5]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux93~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[5]),
	.obar());
// synopsys translate_off
defparam \RegDisp[5]~output0 .bus_hold = "false";
defparam \RegDisp[5]~output0 .open_drain_output = "false";
defparam \RegDisp[5]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RegDisp[6]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux93~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[6]),
	.obar());
// synopsys translate_off
defparam \RegDisp[6]~output0 .bus_hold = "false";
defparam \RegDisp[6]~output0 .open_drain_output = "false";
defparam \RegDisp[6]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RegDisp[7]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux93~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[7]),
	.obar());
// synopsys translate_off
defparam \RegDisp[7]~output0 .bus_hold = "false";
defparam \RegDisp[7]~output0 .open_drain_output = "false";
defparam \RegDisp[7]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RegDisp[8]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux93~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[8]),
	.obar());
// synopsys translate_off
defparam \RegDisp[8]~output0 .bus_hold = "false";
defparam \RegDisp[8]~output0 .open_drain_output = "false";
defparam \RegDisp[8]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RegDisp[9]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux93~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[9]),
	.obar());
// synopsys translate_off
defparam \RegDisp[9]~output0 .bus_hold = "false";
defparam \RegDisp[9]~output0 .open_drain_output = "false";
defparam \RegDisp[9]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RegDisp[10]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux93~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[10]),
	.obar());
// synopsys translate_off
defparam \RegDisp[10]~output0 .bus_hold = "false";
defparam \RegDisp[10]~output0 .open_drain_output = "false";
defparam \RegDisp[10]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RegDisp[11]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux93~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[11]),
	.obar());
// synopsys translate_off
defparam \RegDisp[11]~output0 .bus_hold = "false";
defparam \RegDisp[11]~output0 .open_drain_output = "false";
defparam \RegDisp[11]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RegDisp[12]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux93~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[12]),
	.obar());
// synopsys translate_off
defparam \RegDisp[12]~output0 .bus_hold = "false";
defparam \RegDisp[12]~output0 .open_drain_output = "false";
defparam \RegDisp[12]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RegDisp[13]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[13]),
	.obar());
// synopsys translate_off
defparam \RegDisp[13]~output0 .bus_hold = "false";
defparam \RegDisp[13]~output0 .open_drain_output = "false";
defparam \RegDisp[13]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RegDisp[14]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[14]),
	.obar());
// synopsys translate_off
defparam \RegDisp[14]~output0 .bus_hold = "false";
defparam \RegDisp[14]~output0 .open_drain_output = "false";
defparam \RegDisp[14]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RegDisp[15]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[15]),
	.obar());
// synopsys translate_off
defparam \RegDisp[15]~output0 .bus_hold = "false";
defparam \RegDisp[15]~output0 .open_drain_output = "false";
defparam \RegDisp[15]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RegDisp[16]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux93~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[16]),
	.obar());
// synopsys translate_off
defparam \RegDisp[16]~output0 .bus_hold = "false";
defparam \RegDisp[16]~output0 .open_drain_output = "false";
defparam \RegDisp[16]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RegDisp[17]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[17]),
	.obar());
// synopsys translate_off
defparam \RegDisp[17]~output0 .bus_hold = "false";
defparam \RegDisp[17]~output0 .open_drain_output = "false";
defparam \RegDisp[17]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RegDisp[18]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[18]),
	.obar());
// synopsys translate_off
defparam \RegDisp[18]~output0 .bus_hold = "false";
defparam \RegDisp[18]~output0 .open_drain_output = "false";
defparam \RegDisp[18]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RegDisp[19]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[19]),
	.obar());
// synopsys translate_off
defparam \RegDisp[19]~output0 .bus_hold = "false";
defparam \RegDisp[19]~output0 .open_drain_output = "false";
defparam \RegDisp[19]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RegDisp[20]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[20]),
	.obar());
// synopsys translate_off
defparam \RegDisp[20]~output0 .bus_hold = "false";
defparam \RegDisp[20]~output0 .open_drain_output = "false";
defparam \RegDisp[20]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RegDisp[21]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[21]),
	.obar());
// synopsys translate_off
defparam \RegDisp[21]~output0 .bus_hold = "false";
defparam \RegDisp[21]~output0 .open_drain_output = "false";
defparam \RegDisp[21]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RegDisp[22]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[22]),
	.obar());
// synopsys translate_off
defparam \RegDisp[22]~output0 .bus_hold = "false";
defparam \RegDisp[22]~output0 .open_drain_output = "false";
defparam \RegDisp[22]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RegDisp[23]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[23]),
	.obar());
// synopsys translate_off
defparam \RegDisp[23]~output0 .bus_hold = "false";
defparam \RegDisp[23]~output0 .open_drain_output = "false";
defparam \RegDisp[23]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RegDisp[24]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[24]),
	.obar());
// synopsys translate_off
defparam \RegDisp[24]~output0 .bus_hold = "false";
defparam \RegDisp[24]~output0 .open_drain_output = "false";
defparam \RegDisp[24]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RegDisp[25]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[25]),
	.obar());
// synopsys translate_off
defparam \RegDisp[25]~output0 .bus_hold = "false";
defparam \RegDisp[25]~output0 .open_drain_output = "false";
defparam \RegDisp[25]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RegDisp[26]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[26]),
	.obar());
// synopsys translate_off
defparam \RegDisp[26]~output0 .bus_hold = "false";
defparam \RegDisp[26]~output0 .open_drain_output = "false";
defparam \RegDisp[26]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RegDisp[27]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[27]),
	.obar());
// synopsys translate_off
defparam \RegDisp[27]~output0 .bus_hold = "false";
defparam \RegDisp[27]~output0 .open_drain_output = "false";
defparam \RegDisp[27]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RegDisp[28]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux93~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[28]),
	.obar());
// synopsys translate_off
defparam \RegDisp[28]~output0 .bus_hold = "false";
defparam \RegDisp[28]~output0 .open_drain_output = "false";
defparam \RegDisp[28]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RegDisp[29]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[29]),
	.obar());
// synopsys translate_off
defparam \RegDisp[29]~output0 .bus_hold = "false";
defparam \RegDisp[29]~output0 .open_drain_output = "false";
defparam \RegDisp[29]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RegDisp[30]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[30]),
	.obar());
// synopsys translate_off
defparam \RegDisp[30]~output0 .bus_hold = "false";
defparam \RegDisp[30]~output0 .open_drain_output = "false";
defparam \RegDisp[30]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RegDisp[31]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RegDisp[31]),
	.obar());
// synopsys translate_off
defparam \RegDisp[31]~output0 .bus_hold = "false";
defparam \RegDisp[31]~output0 .open_drain_output = "false";
defparam \RegDisp[31]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LeMem~output0 (
	.i(\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LeMem),
	.obar());
// synopsys translate_off
defparam \LeMem~output0 .bus_hold = "false";
defparam \LeMem~output0 .open_drain_output = "false";
defparam \LeMem~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \EscreveMem~output0 (
	.i(\CPU0|Processor|CtrUNI|Decoder0~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(EscreveMem),
	.obar());
// synopsys translate_off
defparam \EscreveMem~output0 .bus_hold = "false";
defparam \EscreveMem~output0 .open_drain_output = "false";
defparam \EscreveMem~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_Endereco[0]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux31~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[0]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[0]~output0 .bus_hold = "false";
defparam \MemD_Endereco[0]~output0 .open_drain_output = "false";
defparam \MemD_Endereco[0]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_Endereco[1]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux30~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[1]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[1]~output0 .bus_hold = "false";
defparam \MemD_Endereco[1]~output0 .open_drain_output = "false";
defparam \MemD_Endereco[1]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_Endereco[2]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[2]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[2]~output0 .bus_hold = "false";
defparam \MemD_Endereco[2]~output0 .open_drain_output = "false";
defparam \MemD_Endereco[2]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_Endereco[3]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux28~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[3]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[3]~output0 .bus_hold = "false";
defparam \MemD_Endereco[3]~output0 .open_drain_output = "false";
defparam \MemD_Endereco[3]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_Endereco[4]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux27~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[4]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[4]~output0 .bus_hold = "false";
defparam \MemD_Endereco[4]~output0 .open_drain_output = "false";
defparam \MemD_Endereco[4]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_Endereco[5]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux26~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[5]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[5]~output0 .bus_hold = "false";
defparam \MemD_Endereco[5]~output0 .open_drain_output = "false";
defparam \MemD_Endereco[5]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_Endereco[6]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux25~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[6]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[6]~output0 .bus_hold = "false";
defparam \MemD_Endereco[6]~output0 .open_drain_output = "false";
defparam \MemD_Endereco[6]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_Endereco[7]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux24~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[7]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[7]~output0 .bus_hold = "false";
defparam \MemD_Endereco[7]~output0 .open_drain_output = "false";
defparam \MemD_Endereco[7]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_Endereco[8]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux23~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[8]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[8]~output0 .bus_hold = "false";
defparam \MemD_Endereco[8]~output0 .open_drain_output = "false";
defparam \MemD_Endereco[8]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_Endereco[9]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux22~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[9]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[9]~output0 .bus_hold = "false";
defparam \MemD_Endereco[9]~output0 .open_drain_output = "false";
defparam \MemD_Endereco[9]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_Endereco[10]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux21~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[10]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[10]~output0 .bus_hold = "false";
defparam \MemD_Endereco[10]~output0 .open_drain_output = "false";
defparam \MemD_Endereco[10]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_Endereco[11]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux20~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[11]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[11]~output0 .bus_hold = "false";
defparam \MemD_Endereco[11]~output0 .open_drain_output = "false";
defparam \MemD_Endereco[11]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_Endereco[12]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux19~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[12]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[12]~output0 .bus_hold = "false";
defparam \MemD_Endereco[12]~output0 .open_drain_output = "false";
defparam \MemD_Endereco[12]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_Endereco[13]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux18~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[13]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[13]~output0 .bus_hold = "false";
defparam \MemD_Endereco[13]~output0 .open_drain_output = "false";
defparam \MemD_Endereco[13]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_Endereco[14]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux17~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[14]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[14]~output0 .bus_hold = "false";
defparam \MemD_Endereco[14]~output0 .open_drain_output = "false";
defparam \MemD_Endereco[14]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_Endereco[15]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux16~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[15]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[15]~output0 .bus_hold = "false";
defparam \MemD_Endereco[15]~output0 .open_drain_output = "false";
defparam \MemD_Endereco[15]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_Endereco[16]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux15~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[16]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[16]~output0 .bus_hold = "false";
defparam \MemD_Endereco[16]~output0 .open_drain_output = "false";
defparam \MemD_Endereco[16]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_Endereco[17]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux14~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[17]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[17]~output0 .bus_hold = "false";
defparam \MemD_Endereco[17]~output0 .open_drain_output = "false";
defparam \MemD_Endereco[17]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_Endereco[18]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux13~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[18]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[18]~output0 .bus_hold = "false";
defparam \MemD_Endereco[18]~output0 .open_drain_output = "false";
defparam \MemD_Endereco[18]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_Endereco[19]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux12~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[19]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[19]~output0 .bus_hold = "false";
defparam \MemD_Endereco[19]~output0 .open_drain_output = "false";
defparam \MemD_Endereco[19]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_Endereco[20]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux11~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[20]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[20]~output0 .bus_hold = "false";
defparam \MemD_Endereco[20]~output0 .open_drain_output = "false";
defparam \MemD_Endereco[20]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_Endereco[21]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux10~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[21]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[21]~output0 .bus_hold = "false";
defparam \MemD_Endereco[21]~output0 .open_drain_output = "false";
defparam \MemD_Endereco[21]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_Endereco[22]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux9~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[22]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[22]~output0 .bus_hold = "false";
defparam \MemD_Endereco[22]~output0 .open_drain_output = "false";
defparam \MemD_Endereco[22]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_Endereco[23]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux8~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[23]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[23]~output0 .bus_hold = "false";
defparam \MemD_Endereco[23]~output0 .open_drain_output = "false";
defparam \MemD_Endereco[23]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_Endereco[24]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux7~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[24]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[24]~output0 .bus_hold = "false";
defparam \MemD_Endereco[24]~output0 .open_drain_output = "false";
defparam \MemD_Endereco[24]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_Endereco[25]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux6~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[25]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[25]~output0 .bus_hold = "false";
defparam \MemD_Endereco[25]~output0 .open_drain_output = "false";
defparam \MemD_Endereco[25]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_Endereco[26]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux5~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[26]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[26]~output0 .bus_hold = "false";
defparam \MemD_Endereco[26]~output0 .open_drain_output = "false";
defparam \MemD_Endereco[26]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_Endereco[27]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux4~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[27]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[27]~output0 .bus_hold = "false";
defparam \MemD_Endereco[27]~output0 .open_drain_output = "false";
defparam \MemD_Endereco[27]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_Endereco[28]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux3~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[28]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[28]~output0 .bus_hold = "false";
defparam \MemD_Endereco[28]~output0 .open_drain_output = "false";
defparam \MemD_Endereco[28]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_Endereco[29]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux2~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[29]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[29]~output0 .bus_hold = "false";
defparam \MemD_Endereco[29]~output0 .open_drain_output = "false";
defparam \MemD_Endereco[29]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_Endereco[30]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux1~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[30]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[30]~output0 .bus_hold = "false";
defparam \MemD_Endereco[30]~output0 .open_drain_output = "false";
defparam \MemD_Endereco[30]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_Endereco[31]~output0 (
	.i(\CPU0|Processor|ALUunit|Mux0~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_Endereco[31]),
	.obar());
// synopsys translate_off
defparam \MemD_Endereco[31]~output0 .bus_hold = "false";
defparam \MemD_Endereco[31]~output0 .open_drain_output = "false";
defparam \MemD_Endereco[31]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoEscrita[0]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[0]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[0]~output0 .bus_hold = "false";
defparam \MemD_DadoEscrita[0]~output0 .open_drain_output = "false";
defparam \MemD_DadoEscrita[0]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoEscrita[1]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[1]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[1]~output0 .bus_hold = "false";
defparam \MemD_DadoEscrita[1]~output0 .open_drain_output = "false";
defparam \MemD_DadoEscrita[1]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoEscrita[2]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[2]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[2]~output0 .bus_hold = "false";
defparam \MemD_DadoEscrita[2]~output0 .open_drain_output = "false";
defparam \MemD_DadoEscrita[2]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoEscrita[3]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[3]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[3]~output0 .bus_hold = "false";
defparam \MemD_DadoEscrita[3]~output0 .open_drain_output = "false";
defparam \MemD_DadoEscrita[3]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoEscrita[4]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[4]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[4]~output0 .bus_hold = "false";
defparam \MemD_DadoEscrita[4]~output0 .open_drain_output = "false";
defparam \MemD_DadoEscrita[4]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoEscrita[5]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[5]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[5]~output0 .bus_hold = "false";
defparam \MemD_DadoEscrita[5]~output0 .open_drain_output = "false";
defparam \MemD_DadoEscrita[5]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoEscrita[6]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[6]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[6]~output0 .bus_hold = "false";
defparam \MemD_DadoEscrita[6]~output0 .open_drain_output = "false";
defparam \MemD_DadoEscrita[6]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoEscrita[7]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[7]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[7]~output0 .bus_hold = "false";
defparam \MemD_DadoEscrita[7]~output0 .open_drain_output = "false";
defparam \MemD_DadoEscrita[7]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoEscrita[8]~output0 (
	.i(\CPU0|Processor|Mux40~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[8]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[8]~output0 .bus_hold = "false";
defparam \MemD_DadoEscrita[8]~output0 .open_drain_output = "false";
defparam \MemD_DadoEscrita[8]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoEscrita[9]~output0 (
	.i(\CPU0|Processor|Mux40~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[9]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[9]~output0 .bus_hold = "false";
defparam \MemD_DadoEscrita[9]~output0 .open_drain_output = "false";
defparam \MemD_DadoEscrita[9]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoEscrita[10]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[10]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[10]~output0 .bus_hold = "false";
defparam \MemD_DadoEscrita[10]~output0 .open_drain_output = "false";
defparam \MemD_DadoEscrita[10]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoEscrita[11]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[11]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[11]~output0 .bus_hold = "false";
defparam \MemD_DadoEscrita[11]~output0 .open_drain_output = "false";
defparam \MemD_DadoEscrita[11]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoEscrita[12]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[12]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[12]~output0 .bus_hold = "false";
defparam \MemD_DadoEscrita[12]~output0 .open_drain_output = "false";
defparam \MemD_DadoEscrita[12]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoEscrita[13]~output0 (
	.i(\CPU0|Processor|Mux61~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[13]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[13]~output0 .bus_hold = "false";
defparam \MemD_DadoEscrita[13]~output0 .open_drain_output = "false";
defparam \MemD_DadoEscrita[13]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoEscrita[14]~output0 (
	.i(\CPU0|Processor|Mux61~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[14]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[14]~output0 .bus_hold = "false";
defparam \MemD_DadoEscrita[14]~output0 .open_drain_output = "false";
defparam \MemD_DadoEscrita[14]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoEscrita[15]~output0 (
	.i(\CPU0|Processor|Mux61~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[15]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[15]~output0 .bus_hold = "false";
defparam \MemD_DadoEscrita[15]~output0 .open_drain_output = "false";
defparam \MemD_DadoEscrita[15]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoEscrita[16]~output0 (
	.i(\CPU0|Processor|Mux48~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[16]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[16]~output0 .bus_hold = "false";
defparam \MemD_DadoEscrita[16]~output0 .open_drain_output = "false";
defparam \MemD_DadoEscrita[16]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoEscrita[17]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[17]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[17]~output0 .bus_hold = "false";
defparam \MemD_DadoEscrita[17]~output0 .open_drain_output = "false";
defparam \MemD_DadoEscrita[17]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoEscrita[18]~output0 (
	.i(\CPU0|Processor|Mux50~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[18]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[18]~output0 .bus_hold = "false";
defparam \MemD_DadoEscrita[18]~output0 .open_drain_output = "false";
defparam \MemD_DadoEscrita[18]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoEscrita[19]~output0 (
	.i(\CPU0|Processor|Mux50~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[19]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[19]~output0 .bus_hold = "false";
defparam \MemD_DadoEscrita[19]~output0 .open_drain_output = "false";
defparam \MemD_DadoEscrita[19]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoEscrita[20]~output0 (
	.i(\CPU0|Processor|Mux50~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[20]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[20]~output0 .bus_hold = "false";
defparam \MemD_DadoEscrita[20]~output0 .open_drain_output = "false";
defparam \MemD_DadoEscrita[20]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoEscrita[21]~output0 (
	.i(\CPU0|Processor|Mux50~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[21]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[21]~output0 .bus_hold = "false";
defparam \MemD_DadoEscrita[21]~output0 .open_drain_output = "false";
defparam \MemD_DadoEscrita[21]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoEscrita[22]~output0 (
	.i(\CPU0|Processor|Mux50~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[22]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[22]~output0 .bus_hold = "false";
defparam \MemD_DadoEscrita[22]~output0 .open_drain_output = "false";
defparam \MemD_DadoEscrita[22]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoEscrita[23]~output0 (
	.i(\CPU0|Processor|Mux50~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[23]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[23]~output0 .bus_hold = "false";
defparam \MemD_DadoEscrita[23]~output0 .open_drain_output = "false";
defparam \MemD_DadoEscrita[23]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoEscrita[24]~output0 (
	.i(\CPU0|Processor|Mux56~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[24]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[24]~output0 .bus_hold = "false";
defparam \MemD_DadoEscrita[24]~output0 .open_drain_output = "false";
defparam \MemD_DadoEscrita[24]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoEscrita[25]~output0 (
	.i(\CPU0|Processor|Mux56~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[25]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[25]~output0 .bus_hold = "false";
defparam \MemD_DadoEscrita[25]~output0 .open_drain_output = "false";
defparam \MemD_DadoEscrita[25]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoEscrita[26]~output0 (
	.i(\CPU0|Processor|Mux50~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[26]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[26]~output0 .bus_hold = "false";
defparam \MemD_DadoEscrita[26]~output0 .open_drain_output = "false";
defparam \MemD_DadoEscrita[26]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoEscrita[27]~output0 (
	.i(\CPU0|Processor|Mux50~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[27]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[27]~output0 .bus_hold = "false";
defparam \MemD_DadoEscrita[27]~output0 .open_drain_output = "false";
defparam \MemD_DadoEscrita[27]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoEscrita[28]~output0 (
	.i(\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[28]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[28]~output0 .bus_hold = "false";
defparam \MemD_DadoEscrita[28]~output0 .open_drain_output = "false";
defparam \MemD_DadoEscrita[28]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoEscrita[29]~output0 (
	.i(\CPU0|Processor|Mux61~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[29]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[29]~output0 .bus_hold = "false";
defparam \MemD_DadoEscrita[29]~output0 .open_drain_output = "false";
defparam \MemD_DadoEscrita[29]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoEscrita[30]~output0 (
	.i(\CPU0|Processor|Mux61~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[30]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[30]~output0 .bus_hold = "false";
defparam \MemD_DadoEscrita[30]~output0 .open_drain_output = "false";
defparam \MemD_DadoEscrita[30]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_DadoEscrita[31]~output0 (
	.i(\CPU0|Processor|Mux61~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_DadoEscrita[31]),
	.obar());
// synopsys translate_off
defparam \MemD_DadoEscrita[31]~output0 .bus_hold = "false";
defparam \MemD_DadoEscrita[31]~output0 .open_drain_output = "false";
defparam \MemD_DadoEscrita[31]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_ByteEnable[0]~output0 (
	.i(\CPU0|Processor|DwByteEnable[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_ByteEnable[0]),
	.obar());
// synopsys translate_off
defparam \MemD_ByteEnable[0]~output0 .bus_hold = "false";
defparam \MemD_ByteEnable[0]~output0 .open_drain_output = "false";
defparam \MemD_ByteEnable[0]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_ByteEnable[1]~output0 (
	.i(\CPU0|Processor|DwByteEnable[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_ByteEnable[1]),
	.obar());
// synopsys translate_off
defparam \MemD_ByteEnable[1]~output0 .bus_hold = "false";
defparam \MemD_ByteEnable[1]~output0 .open_drain_output = "false";
defparam \MemD_ByteEnable[1]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_ByteEnable[2]~output0 (
	.i(\CPU0|Processor|DwByteEnable[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_ByteEnable[2]),
	.obar());
// synopsys translate_off
defparam \MemD_ByteEnable[2]~output0 .bus_hold = "false";
defparam \MemD_ByteEnable[2]~output0 .open_drain_output = "false";
defparam \MemD_ByteEnable[2]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MemD_ByteEnable[3]~output0 (
	.i(\CPU0|Processor|DwByteEnable[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemD_ByteEnable[3]),
	.obar());
// synopsys translate_off
defparam \MemD_ByteEnable[3]~output0 .bus_hold = "false";
defparam \MemD_ByteEnable[3]~output0 .open_drain_output = "false";
defparam \MemD_ByteEnable[3]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Estado[0]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Estado[0]),
	.obar());
// synopsys translate_off
defparam \Estado[0]~output0 .bus_hold = "false";
defparam \Estado[0]~output0 .open_drain_output = "false";
defparam \Estado[0]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Estado[1]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Estado[1]),
	.obar());
// synopsys translate_off
defparam \Estado[1]~output0 .bus_hold = "false";
defparam \Estado[1]~output0 .open_drain_output = "false";
defparam \Estado[1]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Estado[2]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Estado[2]),
	.obar());
// synopsys translate_off
defparam \Estado[2]~output0 .bus_hold = "false";
defparam \Estado[2]~output0 .open_drain_output = "false";
defparam \Estado[2]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Estado[3]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Estado[3]),
	.obar());
// synopsys translate_off
defparam \Estado[3]~output0 .bus_hold = "false";
defparam \Estado[3]~output0 .open_drain_output = "false";
defparam \Estado[3]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Estado[4]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Estado[4]),
	.obar());
// synopsys translate_off
defparam \Estado[4]~output0 .bus_hold = "false";
defparam \Estado[4]~output0 .open_drain_output = "false";
defparam \Estado[4]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Estado[5]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Estado[5]),
	.obar());
// synopsys translate_off
defparam \Estado[5]~output0 .bus_hold = "false";
defparam \Estado[5]~output0 .open_drain_output = "false";
defparam \Estado[5]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Estado[6]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Estado[6]),
	.obar());
// synopsys translate_off
defparam \Estado[6]~output0 .bus_hold = "false";
defparam \Estado[6]~output0 .open_drain_output = "false";
defparam \Estado[6]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Debug[0]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[0]),
	.obar());
// synopsys translate_off
defparam \Debug[0]~output0 .bus_hold = "false";
defparam \Debug[0]~output0 .open_drain_output = "false";
defparam \Debug[0]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Debug[1]~output0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[1]),
	.obar());
// synopsys translate_off
defparam \Debug[1]~output0 .bus_hold = "false";
defparam \Debug[1]~output0 .open_drain_output = "false";
defparam \Debug[1]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Debug[2]~output0 (
	.i(\CPU0|Processor|Add0~1_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[2]),
	.obar());
// synopsys translate_off
defparam \Debug[2]~output0 .bus_hold = "false";
defparam \Debug[2]~output0 .open_drain_output = "false";
defparam \Debug[2]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Debug[3]~output0 (
	.i(\CPU0|Processor|Add0~5_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[3]),
	.obar());
// synopsys translate_off
defparam \Debug[3]~output0 .bus_hold = "false";
defparam \Debug[3]~output0 .open_drain_output = "false";
defparam \Debug[3]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Debug[4]~output0 (
	.i(\CPU0|Processor|Add0~9_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[4]),
	.obar());
// synopsys translate_off
defparam \Debug[4]~output0 .bus_hold = "false";
defparam \Debug[4]~output0 .open_drain_output = "false";
defparam \Debug[4]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Debug[5]~output0 (
	.i(\CPU0|Processor|Add0~13_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[5]),
	.obar());
// synopsys translate_off
defparam \Debug[5]~output0 .bus_hold = "false";
defparam \Debug[5]~output0 .open_drain_output = "false";
defparam \Debug[5]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Debug[6]~output0 (
	.i(\CPU0|Processor|Add0~17_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[6]),
	.obar());
// synopsys translate_off
defparam \Debug[6]~output0 .bus_hold = "false";
defparam \Debug[6]~output0 .open_drain_output = "false";
defparam \Debug[6]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Debug[7]~output0 (
	.i(\CPU0|Processor|Add0~21_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[7]),
	.obar());
// synopsys translate_off
defparam \Debug[7]~output0 .bus_hold = "false";
defparam \Debug[7]~output0 .open_drain_output = "false";
defparam \Debug[7]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Debug[8]~output0 (
	.i(\CPU0|Processor|Add0~25_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[8]),
	.obar());
// synopsys translate_off
defparam \Debug[8]~output0 .bus_hold = "false";
defparam \Debug[8]~output0 .open_drain_output = "false";
defparam \Debug[8]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Debug[9]~output0 (
	.i(\CPU0|Processor|Add0~29_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[9]),
	.obar());
// synopsys translate_off
defparam \Debug[9]~output0 .bus_hold = "false";
defparam \Debug[9]~output0 .open_drain_output = "false";
defparam \Debug[9]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Debug[10]~output0 (
	.i(\CPU0|Processor|Add0~33_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[10]),
	.obar());
// synopsys translate_off
defparam \Debug[10]~output0 .bus_hold = "false";
defparam \Debug[10]~output0 .open_drain_output = "false";
defparam \Debug[10]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Debug[11]~output0 (
	.i(\CPU0|Processor|Add0~37_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[11]),
	.obar());
// synopsys translate_off
defparam \Debug[11]~output0 .bus_hold = "false";
defparam \Debug[11]~output0 .open_drain_output = "false";
defparam \Debug[11]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Debug[12]~output0 (
	.i(\CPU0|Processor|Add0~41_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[12]),
	.obar());
// synopsys translate_off
defparam \Debug[12]~output0 .bus_hold = "false";
defparam \Debug[12]~output0 .open_drain_output = "false";
defparam \Debug[12]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Debug[13]~output0 (
	.i(\CPU0|Processor|Add0~45_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[13]),
	.obar());
// synopsys translate_off
defparam \Debug[13]~output0 .bus_hold = "false";
defparam \Debug[13]~output0 .open_drain_output = "false";
defparam \Debug[13]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Debug[14]~output0 (
	.i(\CPU0|Processor|Add0~49_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[14]),
	.obar());
// synopsys translate_off
defparam \Debug[14]~output0 .bus_hold = "false";
defparam \Debug[14]~output0 .open_drain_output = "false";
defparam \Debug[14]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Debug[15]~output0 (
	.i(\CPU0|Processor|Add0~53_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[15]),
	.obar());
// synopsys translate_off
defparam \Debug[15]~output0 .bus_hold = "false";
defparam \Debug[15]~output0 .open_drain_output = "false";
defparam \Debug[15]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Debug[16]~output0 (
	.i(\CPU0|Processor|Add0~57_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[16]),
	.obar());
// synopsys translate_off
defparam \Debug[16]~output0 .bus_hold = "false";
defparam \Debug[16]~output0 .open_drain_output = "false";
defparam \Debug[16]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Debug[17]~output0 (
	.i(\CPU0|Processor|Add0~61_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[17]),
	.obar());
// synopsys translate_off
defparam \Debug[17]~output0 .bus_hold = "false";
defparam \Debug[17]~output0 .open_drain_output = "false";
defparam \Debug[17]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Debug[18]~output0 (
	.i(\CPU0|Processor|Add0~65_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[18]),
	.obar());
// synopsys translate_off
defparam \Debug[18]~output0 .bus_hold = "false";
defparam \Debug[18]~output0 .open_drain_output = "false";
defparam \Debug[18]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Debug[19]~output0 (
	.i(\CPU0|Processor|Add0~69_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[19]),
	.obar());
// synopsys translate_off
defparam \Debug[19]~output0 .bus_hold = "false";
defparam \Debug[19]~output0 .open_drain_output = "false";
defparam \Debug[19]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Debug[20]~output0 (
	.i(\CPU0|Processor|Add0~73_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[20]),
	.obar());
// synopsys translate_off
defparam \Debug[20]~output0 .bus_hold = "false";
defparam \Debug[20]~output0 .open_drain_output = "false";
defparam \Debug[20]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Debug[21]~output0 (
	.i(\CPU0|Processor|Add0~77_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[21]),
	.obar());
// synopsys translate_off
defparam \Debug[21]~output0 .bus_hold = "false";
defparam \Debug[21]~output0 .open_drain_output = "false";
defparam \Debug[21]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Debug[22]~output0 (
	.i(\CPU0|Processor|Add0~81_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[22]),
	.obar());
// synopsys translate_off
defparam \Debug[22]~output0 .bus_hold = "false";
defparam \Debug[22]~output0 .open_drain_output = "false";
defparam \Debug[22]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Debug[23]~output0 (
	.i(\CPU0|Processor|Add0~85_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[23]),
	.obar());
// synopsys translate_off
defparam \Debug[23]~output0 .bus_hold = "false";
defparam \Debug[23]~output0 .open_drain_output = "false";
defparam \Debug[23]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Debug[24]~output0 (
	.i(\CPU0|Processor|Add0~89_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[24]),
	.obar());
// synopsys translate_off
defparam \Debug[24]~output0 .bus_hold = "false";
defparam \Debug[24]~output0 .open_drain_output = "false";
defparam \Debug[24]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Debug[25]~output0 (
	.i(\CPU0|Processor|Add0~93_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[25]),
	.obar());
// synopsys translate_off
defparam \Debug[25]~output0 .bus_hold = "false";
defparam \Debug[25]~output0 .open_drain_output = "false";
defparam \Debug[25]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Debug[26]~output0 (
	.i(\CPU0|Processor|Add0~97_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[26]),
	.obar());
// synopsys translate_off
defparam \Debug[26]~output0 .bus_hold = "false";
defparam \Debug[26]~output0 .open_drain_output = "false";
defparam \Debug[26]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Debug[27]~output0 (
	.i(\CPU0|Processor|Add0~101_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[27]),
	.obar());
// synopsys translate_off
defparam \Debug[27]~output0 .bus_hold = "false";
defparam \Debug[27]~output0 .open_drain_output = "false";
defparam \Debug[27]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Debug[28]~output0 (
	.i(\CPU0|Processor|Add0~105_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[28]),
	.obar());
// synopsys translate_off
defparam \Debug[28]~output0 .bus_hold = "false";
defparam \Debug[28]~output0 .open_drain_output = "false";
defparam \Debug[28]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Debug[29]~output0 (
	.i(\CPU0|Processor|Add0~109_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[29]),
	.obar());
// synopsys translate_off
defparam \Debug[29]~output0 .bus_hold = "false";
defparam \Debug[29]~output0 .open_drain_output = "false";
defparam \Debug[29]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Debug[30]~output0 (
	.i(\CPU0|Processor|Add0~113_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[30]),
	.obar());
// synopsys translate_off
defparam \Debug[30]~output0 .bus_hold = "false";
defparam \Debug[30]~output0 .open_drain_output = "false";
defparam \Debug[30]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Debug[31]~output0 (
	.i(\CPU0|Processor|Add0~117_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Debug[31]),
	.obar());
// synopsys translate_off
defparam \Debug[31]~output0 .bus_hold = "false";
defparam \Debug[31]~output0 .open_drain_output = "false";
defparam \Debug[31]~output0 .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 64'h4444444444444444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 64'h6666666666666666;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 64'h5656565656565656;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 64'hBAAABAAABAAABAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 64'h7F7F7F7F7F7F7F7F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 64'h1515151515151515;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 64'h1515151515151515;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 64'h2222222222222222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 64'h7F7F7F7F7F7F7F7F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 64'h1515151515151515;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 64'h1515151515151515;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 64'hBFFFBFFFBFFFBFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 64'h1555155515551555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 64'h2222222222222222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altera_internal_jtag~TDIUTAP ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 64'h8000000080000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 64'h0000000008000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14 (
	.dataa(!\~GND~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(!\~GND~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14 .lut_mask = 64'h3330335F333F335F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~6 .lut_mask = 64'h0004FBFF0004FBFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~6 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.cout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.cout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.cout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.cout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.cout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.cout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.cout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.cout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.cout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.cout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.cout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .lut_mask = 64'h8888888888888888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3 .lut_mask = 64'h0303001003030000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 .lut_mask = 64'h00FF00FF08000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3 .lut_mask = 64'h0000100000001000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 64'hE0E0E0E0E0E0E0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 64'h0000000001FA0100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 64'h0000000004000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 64'h051537370515FFBF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 64'h0002000200020002;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 (
	.dataa(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datab(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .lut_mask = 64'h0000000200000002;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~0 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~0 .lut_mask = 64'h0000007000000070;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 64'h3336363633363636;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.dataf(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 64'h3333333633363336;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~2 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~2 .lut_mask = 64'hFFFFFF8F00000000;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.dataf(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 64'h3333333633333333;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~2 (
	.dataa(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~2 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~2 .lut_mask = 64'h0001000100010001;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 (
	.dataa(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datac(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 .lut_mask = 64'h3332333233323332;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datac(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.dataf(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 64'h0000000000000004;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 64'h6A6A6A6A6A6A6A6A;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 64'h5466546654665466;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 64'h0004000400040004;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~0 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~0 .lut_mask = 64'h04FFFFFF04FFFFFF;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 64'h7777777777777777;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 64'h0004000400040004;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.asdata(vcc),
	.clrn(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.cout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.cout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.cout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.cout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.cout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.cout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.cout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.cout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.cout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.cout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .lut_mask = 64'h2222222222222222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .lut_mask = 64'h0303001003030000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 64'h00FF080000FF0800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .lut_mask = 64'h0000000010000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 64'h000000000004FA04;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 64'h0002000200020002;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 (
	.dataa(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datab(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datae(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .lut_mask = 64'h0000000200000002;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~0 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~0 .lut_mask = 64'h0000007000000070;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datae(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 64'h3336363633363636;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 64'h3333333633363336;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 64'hFFFFFF8F00000000;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datae(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 64'h3333333633333333;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~2 (
	.dataa(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~2 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~2 .lut_mask = 64'h0001000100010001;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 (
	.dataa(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datac(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout ),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 .lut_mask = 64'h3332333233323332;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datac(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datae(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 64'h0000000000000004;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 64'h6A6A6A6A6A6A6A6A;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 64'h5466546654665466;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 64'h0004000400040004;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datae(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~0 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~0 .lut_mask = 64'h04FFFFFF04FFFFFF;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 64'h7777777777777777;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 64'h0004000400040004;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.asdata(vcc),
	.clrn(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datae(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .lut_mask = 64'h0053ACFF0053ACFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .lut_mask = 64'h0404040404040404;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .lut_mask = 64'h2F2F2F2F2F2F2F2F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1 .lut_mask = 64'h0400000004000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 64'h0111011101110111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.asdata(vcc),
	.clrn(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.asdata(vcc),
	.clrn(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datae(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .lut_mask = 64'h0053ACFF0053ACFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .lut_mask = 64'h8888F0008888F000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.asdata(vcc),
	.clrn(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datae(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8 .lut_mask = 64'h0000445000004450;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.asdata(vcc),
	.clrn(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.asdata(vcc),
	.clrn(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datae(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 64'h0053ACFF0053ACFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.asdata(vcc),
	.clrn(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.asdata(vcc),
	.clrn(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datae(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 64'h0053ACFF0053ACFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.asdata(vcc),
	.clrn(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.asdata(vcc),
	.clrn(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datae(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .lut_mask = 64'h0053ACFF0053ACFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.asdata(vcc),
	.clrn(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.dataf(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9 .lut_mask = 64'h00AA00AA11BB05AF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10 .lut_mask = 64'h51005DFF5DFF5DFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.asdata(vcc),
	.clrn(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.asdata(vcc),
	.clrn(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datae(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 64'h0053ACFF0053ACFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 64'h0000FFFF4000C5FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .lut_mask = 64'h0F0F00000F0F0020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 64'h7373737373737373;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 64'h7373737373737373;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datae(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 64'h0503AFCF0503AFCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|CLKManual~0 (
// Equation(s):
// \CLOCK0|CLKManual~0_combout  = !\CLOCK0|CLKManual~q 

	.dataa(!\CLOCK0|CLKManual~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|CLKManual~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|CLKManual~0 .extended_lut = "off";
defparam \CLOCK0|CLKManual~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \CLOCK0|CLKManual~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|rreset[1]~1 (
// Equation(s):
// \CLOCK0|rreset[1]~1_combout  = (\CLOCK0|rreset [1]) # (\CLOCK0|rreset [0])

	.dataa(!\CLOCK0|rreset [0]),
	.datab(!\CLOCK0|rreset [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|rreset[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|rreset[1]~1 .extended_lut = "off";
defparam \CLOCK0|rreset[1]~1 .lut_mask = 64'h7777777777777777;
defparam \CLOCK0|rreset[1]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|rreset[1] (
	.clk(\CLOCK_50~input_o ),
	.d(\CLOCK0|rreset[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|rreset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|rreset[1] .is_wysiwyg = "true";
defparam \CLOCK0|rreset[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|rreset~0 (
// Equation(s):
// \CLOCK0|rreset~0_combout  = (!\CLOCK0|rreset [0]) # (\CLOCK0|rreset [1])

	.dataa(!\CLOCK0|rreset [0]),
	.datab(!\CLOCK0|rreset [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|rreset~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|rreset~0 .extended_lut = "off";
defparam \CLOCK0|rreset~0 .lut_mask = 64'hBBBBBBBBBBBBBBBB;
defparam \CLOCK0|rreset~0 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|rreset[0] (
	.clk(\CLOCK_50~input_o ),
	.d(\CLOCK0|rreset~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|rreset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|rreset[0] .is_wysiwyg = "true";
defparam \CLOCK0|rreset[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Reset (
// Equation(s):
// \CLOCK0|Reset~combout  = (!\KEY[0]~input_o ) # ((!\CLOCK0|rreset [0]) # (!\CLOCK0|rreset [1]))

	.dataa(!\KEY[0]~input_o ),
	.datab(!\CLOCK0|rreset [0]),
	.datac(!\CLOCK0|rreset [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Reset~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Reset .extended_lut = "off";
defparam \CLOCK0|Reset .lut_mask = 64'hFEFEFEFEFEFEFEFE;
defparam \CLOCK0|Reset .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|CLKManual (
	.clk(\KEY[3]~input_o ),
	.d(\CLOCK0|CLKManual~0_combout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKManual~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKManual .is_wysiwyg = "true";
defparam \CLOCK0|CLKManual .power_up = "low";
// synopsys translate_on

cyclonev_pll_refclk_select \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

cyclonev_fractional_pll \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(\CLOCK0|Reset~combout ),
	.pfden(gnd),
	.refclkin(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "gclk";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 2000;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 30;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 3;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 3;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "true";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 256;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 256;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

cyclonev_pll_reconfig \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

cyclonev_pll_output_counter \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ),
	.tclk0(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.shiftdone0o());
// synopsys translate_off
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 2;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 1;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "100.0 mhz";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 1;
// synopsys translate_on

cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Add2~77 (
// Equation(s):
// \CLOCK0|Add2~77_sumout  = SUM(( \CLOCK0|CLKCount [0] ) + ( VCC ) + ( !VCC ))
// \CLOCK0|Add2~78  = CARRY(( \CLOCK0|CLKCount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~77_sumout ),
	.cout(\CLOCK0|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~77 .extended_lut = "off";
defparam \CLOCK0|Add2~77 .lut_mask = 64'h00000000000000FF;
defparam \CLOCK0|Add2~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Add2~1 (
// Equation(s):
// \CLOCK0|Add2~1_sumout  = SUM(( \CLOCK0|CLKCount [21] ) + ( GND ) + ( \CLOCK0|Add2~90  ))
// \CLOCK0|Add2~2  = CARRY(( \CLOCK0|CLKCount [21] ) + ( GND ) + ( \CLOCK0|Add2~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~1_sumout ),
	.cout(\CLOCK0|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~1 .extended_lut = "off";
defparam \CLOCK0|Add2~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Add2~5 (
// Equation(s):
// \CLOCK0|Add2~5_sumout  = SUM(( \CLOCK0|CLKCount [22] ) + ( GND ) + ( \CLOCK0|Add2~2  ))
// \CLOCK0|Add2~6  = CARRY(( \CLOCK0|CLKCount [22] ) + ( GND ) + ( \CLOCK0|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~5_sumout ),
	.cout(\CLOCK0|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~5 .extended_lut = "off";
defparam \CLOCK0|Add2~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add2~5 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|CLKCount[22] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.d(\CLOCK0|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [22]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[22] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[22] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Add1~0 (
// Equation(s):
// \CLOCK0|Add1~0_combout  = ( \SW[4]~input_o  & ( (!\SW[0]~input_o  & (!\SW[1]~input_o  & (!\SW[2]~input_o  & !\SW[3]~input_o ))) ) ) # ( !\SW[4]~input_o  & ( (((\SW[3]~input_o ) # (\SW[2]~input_o )) # (\SW[1]~input_o )) # (\SW[0]~input_o ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(!\SW[3]~input_o ),
	.datae(!\SW[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add1~0 .extended_lut = "off";
defparam \CLOCK0|Add1~0 .lut_mask = 64'h7FFF80007FFF8000;
defparam \CLOCK0|Add1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Equal1~1 (
// Equation(s):
// \CLOCK0|Equal1~1_combout  = ( !\CLOCK0|CLKCount [9] & ( !\CLOCK0|CLKCount [10] & ( (!\CLOCK0|CLKCount [5] & (!\CLOCK0|CLKCount [6] & (!\CLOCK0|CLKCount [7] & !\CLOCK0|CLKCount [8]))) ) ) )

	.dataa(!\CLOCK0|CLKCount [5]),
	.datab(!\CLOCK0|CLKCount [6]),
	.datac(!\CLOCK0|CLKCount [7]),
	.datad(!\CLOCK0|CLKCount [8]),
	.datae(!\CLOCK0|CLKCount [9]),
	.dataf(!\CLOCK0|CLKCount [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Equal1~1 .extended_lut = "off";
defparam \CLOCK0|Equal1~1 .lut_mask = 64'h8000000000000000;
defparam \CLOCK0|Equal1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Equal1~2 (
// Equation(s):
// \CLOCK0|Equal1~2_combout  = ( !\CLOCK0|CLKCount [3] & ( (!\CLOCK0|CLKCount [14] & (\CLOCK0|CLKCount [17] & (!\CLOCK0|CLKCount [1] & !\CLOCK0|CLKCount [2]))) ) )

	.dataa(!\CLOCK0|CLKCount [14]),
	.datab(!\CLOCK0|CLKCount [17]),
	.datac(!\CLOCK0|CLKCount [1]),
	.datad(!\CLOCK0|CLKCount [2]),
	.datae(!\CLOCK0|CLKCount [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Equal1~2 .extended_lut = "off";
defparam \CLOCK0|Equal1~2 .lut_mask = 64'h2000000020000000;
defparam \CLOCK0|Equal1~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Equal1~3 (
// Equation(s):
// \CLOCK0|Equal1~3_combout  = ( !\CLOCK0|CLKCount [0] & ( (!\CLOCK0|CLKCount [15] & (!\CLOCK0|CLKCount [11] & (!\CLOCK0|CLKCount [16] & !\CLOCK0|CLKCount [12]))) ) )

	.dataa(!\CLOCK0|CLKCount [15]),
	.datab(!\CLOCK0|CLKCount [11]),
	.datac(!\CLOCK0|CLKCount [16]),
	.datad(!\CLOCK0|CLKCount [12]),
	.datae(!\CLOCK0|CLKCount [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Equal1~3 .extended_lut = "off";
defparam \CLOCK0|Equal1~3 .lut_mask = 64'h8000000080000000;
defparam \CLOCK0|Equal1~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Equal1~4 (
// Equation(s):
// \CLOCK0|Equal1~4_combout  = ( \CLOCK0|CLKCount [20] & ( \SW[2]~input_o  & ( (!\SW[0]~input_o  & (\CLOCK0|CLKCount [18] & (!\CLOCK0|CLKCount [19] & \SW[1]~input_o ))) # (\SW[0]~input_o  & (!\CLOCK0|CLKCount [18] & (!\CLOCK0|CLKCount [19] $ (\SW[1]~input_o 
// )))) ) ) ) # ( !\CLOCK0|CLKCount [20] & ( \SW[2]~input_o  & ( (!\SW[0]~input_o  & (\CLOCK0|CLKCount [18] & (\CLOCK0|CLKCount [19] & !\SW[1]~input_o ))) ) ) ) # ( \CLOCK0|CLKCount [20] & ( !\SW[2]~input_o  & ( (!\SW[0]~input_o  & (\CLOCK0|CLKCount [18] & 
// (\CLOCK0|CLKCount [19] & !\SW[1]~input_o ))) ) ) ) # ( !\CLOCK0|CLKCount [20] & ( !\SW[2]~input_o  & ( (!\SW[0]~input_o  & (\CLOCK0|CLKCount [18] & (!\CLOCK0|CLKCount [19] & \SW[1]~input_o ))) # (\SW[0]~input_o  & (!\CLOCK0|CLKCount [18] & 
// (!\CLOCK0|CLKCount [19] $ (\SW[1]~input_o )))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\CLOCK0|CLKCount [18]),
	.datac(!\CLOCK0|CLKCount [19]),
	.datad(!\SW[1]~input_o ),
	.datae(!\CLOCK0|CLKCount [20]),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Equal1~4 .extended_lut = "off";
defparam \CLOCK0|Equal1~4 .lut_mask = 64'h4024020002004024;
defparam \CLOCK0|Equal1~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Equal1~5 (
// Equation(s):
// \CLOCK0|Equal1~5_combout  = ( \CLOCK0|Equal1~3_combout  & ( \CLOCK0|Equal1~4_combout  & ( (!\CLOCK0|CLKCount [13] & (!\CLOCK0|CLKCount [4] & (\CLOCK0|Equal1~1_combout  & \CLOCK0|Equal1~2_combout ))) ) ) )

	.dataa(!\CLOCK0|CLKCount [13]),
	.datab(!\CLOCK0|CLKCount [4]),
	.datac(!\CLOCK0|Equal1~1_combout ),
	.datad(!\CLOCK0|Equal1~2_combout ),
	.datae(!\CLOCK0|Equal1~3_combout ),
	.dataf(!\CLOCK0|Equal1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Equal1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Equal1~5 .extended_lut = "off";
defparam \CLOCK0|Equal1~5 .lut_mask = 64'h0000000000000008;
defparam \CLOCK0|Equal1~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Add1~1 (
// Equation(s):
// \CLOCK0|Add1~1_combout  = (!\SW[0]~input_o  & (!\SW[1]~input_o  & (!\SW[2]~input_o  & !\SW[3]~input_o )))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(!\SW[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add1~1 .extended_lut = "off";
defparam \CLOCK0|Add1~1 .lut_mask = 64'h8000800080008000;
defparam \CLOCK0|Add1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Add2~93 (
// Equation(s):
// \CLOCK0|Add2~93_sumout  = SUM(( \CLOCK0|CLKCount [23] ) + ( GND ) + ( \CLOCK0|Add2~6  ))
// \CLOCK0|Add2~94  = CARRY(( \CLOCK0|CLKCount [23] ) + ( GND ) + ( \CLOCK0|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~93_sumout ),
	.cout(\CLOCK0|Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~93 .extended_lut = "off";
defparam \CLOCK0|Add2~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add2~93 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|CLKCount[23] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.d(\CLOCK0|Add2~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [23]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[23] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Add2~97 (
// Equation(s):
// \CLOCK0|Add2~97_sumout  = SUM(( \CLOCK0|CLKCount [24] ) + ( GND ) + ( \CLOCK0|Add2~94  ))
// \CLOCK0|Add2~98  = CARRY(( \CLOCK0|CLKCount [24] ) + ( GND ) + ( \CLOCK0|Add2~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~97_sumout ),
	.cout(\CLOCK0|Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~97 .extended_lut = "off";
defparam \CLOCK0|Add2~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add2~97 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|CLKCount[24] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.d(\CLOCK0|Add2~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [24]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[24] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Add2~101 (
// Equation(s):
// \CLOCK0|Add2~101_sumout  = SUM(( \CLOCK0|CLKCount [25] ) + ( GND ) + ( \CLOCK0|Add2~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~101_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~101 .extended_lut = "off";
defparam \CLOCK0|Add2~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add2~101 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|CLKCount[25] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.d(\CLOCK0|Add2~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [25]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[25] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Equal1~6 (
// Equation(s):
// \CLOCK0|Equal1~6_combout  = ( \CLOCK0|CLKCount [25] & ( (!\SW[4]~input_o  & (\CLOCK0|Add1~1_combout  & (\CLOCK0|CLKCount [23] & \CLOCK0|CLKCount [24]))) ) ) # ( !\CLOCK0|CLKCount [25] & ( (!\CLOCK0|CLKCount [23] & (!\CLOCK0|CLKCount [24] & 
// ((!\CLOCK0|Add1~1_combout ) # (\SW[4]~input_o )))) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(!\CLOCK0|Add1~1_combout ),
	.datac(!\CLOCK0|CLKCount [23]),
	.datad(!\CLOCK0|CLKCount [24]),
	.datae(!\CLOCK0|CLKCount [25]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Equal1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Equal1~6 .extended_lut = "off";
defparam \CLOCK0|Equal1~6 .lut_mask = 64'hD0000002D0000002;
defparam \CLOCK0|Equal1~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Equal1~7 (
// Equation(s):
// \CLOCK0|Equal1~7_combout  = ( \CLOCK0|Equal1~6_combout  & ( (\CLOCK0|Equal1~0_combout  & (\CLOCK0|Equal1~5_combout  & (!\CLOCK0|CLKCount [22] $ (!\CLOCK0|Add1~0_combout )))) ) )

	.dataa(!\CLOCK0|Equal1~0_combout ),
	.datab(!\CLOCK0|CLKCount [22]),
	.datac(!\CLOCK0|Add1~0_combout ),
	.datad(!\CLOCK0|Equal1~5_combout ),
	.datae(!\CLOCK0|Equal1~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Equal1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Equal1~7 .extended_lut = "off";
defparam \CLOCK0|Equal1~7 .lut_mask = 64'h0000001400000014;
defparam \CLOCK0|Equal1~7 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|CLKCount[0] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.d(\CLOCK0|Add2~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[0] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Add2~49 (
// Equation(s):
// \CLOCK0|Add2~49_sumout  = SUM(( \CLOCK0|CLKCount [1] ) + ( GND ) + ( \CLOCK0|Add2~78  ))
// \CLOCK0|Add2~50  = CARRY(( \CLOCK0|CLKCount [1] ) + ( GND ) + ( \CLOCK0|Add2~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~49_sumout ),
	.cout(\CLOCK0|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~49 .extended_lut = "off";
defparam \CLOCK0|Add2~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add2~49 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|CLKCount[1] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.d(\CLOCK0|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[1] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Add2~53 (
// Equation(s):
// \CLOCK0|Add2~53_sumout  = SUM(( \CLOCK0|CLKCount [2] ) + ( GND ) + ( \CLOCK0|Add2~50  ))
// \CLOCK0|Add2~54  = CARRY(( \CLOCK0|CLKCount [2] ) + ( GND ) + ( \CLOCK0|Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~53_sumout ),
	.cout(\CLOCK0|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~53 .extended_lut = "off";
defparam \CLOCK0|Add2~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add2~53 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|CLKCount[2] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.d(\CLOCK0|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[2] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Add2~57 (
// Equation(s):
// \CLOCK0|Add2~57_sumout  = SUM(( \CLOCK0|CLKCount [3] ) + ( GND ) + ( \CLOCK0|Add2~54  ))
// \CLOCK0|Add2~58  = CARRY(( \CLOCK0|CLKCount [3] ) + ( GND ) + ( \CLOCK0|Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~57_sumout ),
	.cout(\CLOCK0|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~57 .extended_lut = "off";
defparam \CLOCK0|Add2~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add2~57 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|CLKCount[3] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.d(\CLOCK0|Add2~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[3] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Add2~13 (
// Equation(s):
// \CLOCK0|Add2~13_sumout  = SUM(( \CLOCK0|CLKCount [4] ) + ( GND ) + ( \CLOCK0|Add2~58  ))
// \CLOCK0|Add2~14  = CARRY(( \CLOCK0|CLKCount [4] ) + ( GND ) + ( \CLOCK0|Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~13_sumout ),
	.cout(\CLOCK0|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~13 .extended_lut = "off";
defparam \CLOCK0|Add2~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add2~13 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|CLKCount[4] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.d(\CLOCK0|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[4] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Add2~17 (
// Equation(s):
// \CLOCK0|Add2~17_sumout  = SUM(( \CLOCK0|CLKCount [5] ) + ( GND ) + ( \CLOCK0|Add2~14  ))
// \CLOCK0|Add2~18  = CARRY(( \CLOCK0|CLKCount [5] ) + ( GND ) + ( \CLOCK0|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~17_sumout ),
	.cout(\CLOCK0|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~17 .extended_lut = "off";
defparam \CLOCK0|Add2~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add2~17 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|CLKCount[5] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.d(\CLOCK0|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[5] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Add2~21 (
// Equation(s):
// \CLOCK0|Add2~21_sumout  = SUM(( \CLOCK0|CLKCount [6] ) + ( GND ) + ( \CLOCK0|Add2~18  ))
// \CLOCK0|Add2~22  = CARRY(( \CLOCK0|CLKCount [6] ) + ( GND ) + ( \CLOCK0|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~21_sumout ),
	.cout(\CLOCK0|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~21 .extended_lut = "off";
defparam \CLOCK0|Add2~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add2~21 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|CLKCount[6] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.d(\CLOCK0|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[6] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Add2~25 (
// Equation(s):
// \CLOCK0|Add2~25_sumout  = SUM(( \CLOCK0|CLKCount [7] ) + ( GND ) + ( \CLOCK0|Add2~22  ))
// \CLOCK0|Add2~26  = CARRY(( \CLOCK0|CLKCount [7] ) + ( GND ) + ( \CLOCK0|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~25_sumout ),
	.cout(\CLOCK0|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~25 .extended_lut = "off";
defparam \CLOCK0|Add2~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add2~25 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|CLKCount[7] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.d(\CLOCK0|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[7] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Add2~29 (
// Equation(s):
// \CLOCK0|Add2~29_sumout  = SUM(( \CLOCK0|CLKCount [8] ) + ( GND ) + ( \CLOCK0|Add2~26  ))
// \CLOCK0|Add2~30  = CARRY(( \CLOCK0|CLKCount [8] ) + ( GND ) + ( \CLOCK0|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~29_sumout ),
	.cout(\CLOCK0|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~29 .extended_lut = "off";
defparam \CLOCK0|Add2~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add2~29 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|CLKCount[8] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.d(\CLOCK0|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[8] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Add2~33 (
// Equation(s):
// \CLOCK0|Add2~33_sumout  = SUM(( \CLOCK0|CLKCount [9] ) + ( GND ) + ( \CLOCK0|Add2~30  ))
// \CLOCK0|Add2~34  = CARRY(( \CLOCK0|CLKCount [9] ) + ( GND ) + ( \CLOCK0|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~33_sumout ),
	.cout(\CLOCK0|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~33 .extended_lut = "off";
defparam \CLOCK0|Add2~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add2~33 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|CLKCount[9] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.d(\CLOCK0|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[9] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Add2~37 (
// Equation(s):
// \CLOCK0|Add2~37_sumout  = SUM(( \CLOCK0|CLKCount [10] ) + ( GND ) + ( \CLOCK0|Add2~34  ))
// \CLOCK0|Add2~38  = CARRY(( \CLOCK0|CLKCount [10] ) + ( GND ) + ( \CLOCK0|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~37_sumout ),
	.cout(\CLOCK0|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~37 .extended_lut = "off";
defparam \CLOCK0|Add2~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add2~37 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|CLKCount[10] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.d(\CLOCK0|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[10] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Add2~65 (
// Equation(s):
// \CLOCK0|Add2~65_sumout  = SUM(( \CLOCK0|CLKCount [11] ) + ( GND ) + ( \CLOCK0|Add2~38  ))
// \CLOCK0|Add2~66  = CARRY(( \CLOCK0|CLKCount [11] ) + ( GND ) + ( \CLOCK0|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~65_sumout ),
	.cout(\CLOCK0|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~65 .extended_lut = "off";
defparam \CLOCK0|Add2~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add2~65 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|CLKCount[11] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.d(\CLOCK0|Add2~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[11] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Add2~73 (
// Equation(s):
// \CLOCK0|Add2~73_sumout  = SUM(( \CLOCK0|CLKCount [12] ) + ( GND ) + ( \CLOCK0|Add2~66  ))
// \CLOCK0|Add2~74  = CARRY(( \CLOCK0|CLKCount [12] ) + ( GND ) + ( \CLOCK0|Add2~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~73_sumout ),
	.cout(\CLOCK0|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~73 .extended_lut = "off";
defparam \CLOCK0|Add2~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add2~73 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|CLKCount[12] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.d(\CLOCK0|Add2~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[12] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Add2~9 (
// Equation(s):
// \CLOCK0|Add2~9_sumout  = SUM(( \CLOCK0|CLKCount [13] ) + ( GND ) + ( \CLOCK0|Add2~74  ))
// \CLOCK0|Add2~10  = CARRY(( \CLOCK0|CLKCount [13] ) + ( GND ) + ( \CLOCK0|Add2~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~9_sumout ),
	.cout(\CLOCK0|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~9 .extended_lut = "off";
defparam \CLOCK0|Add2~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add2~9 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|CLKCount[13] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.d(\CLOCK0|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[13] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Add2~41 (
// Equation(s):
// \CLOCK0|Add2~41_sumout  = SUM(( \CLOCK0|CLKCount [14] ) + ( GND ) + ( \CLOCK0|Add2~10  ))
// \CLOCK0|Add2~42  = CARRY(( \CLOCK0|CLKCount [14] ) + ( GND ) + ( \CLOCK0|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~41_sumout ),
	.cout(\CLOCK0|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~41 .extended_lut = "off";
defparam \CLOCK0|Add2~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add2~41 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|CLKCount[14] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.d(\CLOCK0|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[14] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Add2~61 (
// Equation(s):
// \CLOCK0|Add2~61_sumout  = SUM(( \CLOCK0|CLKCount [15] ) + ( GND ) + ( \CLOCK0|Add2~42  ))
// \CLOCK0|Add2~62  = CARRY(( \CLOCK0|CLKCount [15] ) + ( GND ) + ( \CLOCK0|Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~61_sumout ),
	.cout(\CLOCK0|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~61 .extended_lut = "off";
defparam \CLOCK0|Add2~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add2~61 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|CLKCount[15] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.d(\CLOCK0|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[15] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Add2~69 (
// Equation(s):
// \CLOCK0|Add2~69_sumout  = SUM(( \CLOCK0|CLKCount [16] ) + ( GND ) + ( \CLOCK0|Add2~62  ))
// \CLOCK0|Add2~70  = CARRY(( \CLOCK0|CLKCount [16] ) + ( GND ) + ( \CLOCK0|Add2~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~69_sumout ),
	.cout(\CLOCK0|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~69 .extended_lut = "off";
defparam \CLOCK0|Add2~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add2~69 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|CLKCount[16] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.d(\CLOCK0|Add2~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [16]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[16] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Add2~45 (
// Equation(s):
// \CLOCK0|Add2~45_sumout  = SUM(( \CLOCK0|CLKCount [17] ) + ( GND ) + ( \CLOCK0|Add2~70  ))
// \CLOCK0|Add2~46  = CARRY(( \CLOCK0|CLKCount [17] ) + ( GND ) + ( \CLOCK0|Add2~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~45_sumout ),
	.cout(\CLOCK0|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~45 .extended_lut = "off";
defparam \CLOCK0|Add2~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add2~45 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|CLKCount[17] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.d(\CLOCK0|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [17]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[17] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Add2~81 (
// Equation(s):
// \CLOCK0|Add2~81_sumout  = SUM(( \CLOCK0|CLKCount [18] ) + ( GND ) + ( \CLOCK0|Add2~46  ))
// \CLOCK0|Add2~82  = CARRY(( \CLOCK0|CLKCount [18] ) + ( GND ) + ( \CLOCK0|Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~81_sumout ),
	.cout(\CLOCK0|Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~81 .extended_lut = "off";
defparam \CLOCK0|Add2~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add2~81 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|CLKCount[18] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.d(\CLOCK0|Add2~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [18]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[18] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Add2~85 (
// Equation(s):
// \CLOCK0|Add2~85_sumout  = SUM(( \CLOCK0|CLKCount [19] ) + ( GND ) + ( \CLOCK0|Add2~82  ))
// \CLOCK0|Add2~86  = CARRY(( \CLOCK0|CLKCount [19] ) + ( GND ) + ( \CLOCK0|Add2~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~85_sumout ),
	.cout(\CLOCK0|Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~85 .extended_lut = "off";
defparam \CLOCK0|Add2~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add2~85 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|CLKCount[19] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.d(\CLOCK0|Add2~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [19]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[19] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Add2~89 (
// Equation(s):
// \CLOCK0|Add2~89_sumout  = SUM(( \CLOCK0|CLKCount [20] ) + ( GND ) + ( \CLOCK0|Add2~86  ))
// \CLOCK0|Add2~90  = CARRY(( \CLOCK0|CLKCount [20] ) + ( GND ) + ( \CLOCK0|Add2~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add2~89_sumout ),
	.cout(\CLOCK0|Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add2~89 .extended_lut = "off";
defparam \CLOCK0|Add2~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add2~89 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|CLKCount[20] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.d(\CLOCK0|Add2~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [20]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[20] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[20] .power_up = "low";
// synopsys translate_on

dffeas \CLOCK0|CLKCount[21] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.d(\CLOCK0|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal1~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount [21]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount[21] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Equal1~0 (
// Equation(s):
// \CLOCK0|Equal1~0_combout  = ( \SW[3]~input_o  & ( !\CLOCK0|CLKCount [21] $ ((((\SW[2]~input_o ) # (\SW[1]~input_o )) # (\SW[0]~input_o ))) ) ) # ( !\SW[3]~input_o  & ( !\CLOCK0|CLKCount [21] $ (((!\SW[0]~input_o  & (!\SW[1]~input_o  & !\SW[2]~input_o )))) 
// ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(!\CLOCK0|CLKCount [21]),
	.datae(!\SW[3]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Equal1~0 .extended_lut = "off";
defparam \CLOCK0|Equal1~0 .lut_mask = 64'h7F80807F7F80807F;
defparam \CLOCK0|Equal1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|CLKAutoSlow~0 (
// Equation(s):
// \CLOCK0|CLKAutoSlow~0_combout  = ( \CLOCK0|Equal1~5_combout  & ( \CLOCK0|Equal1~6_combout  & ( !\CLOCK0|CLKAutoSlow~q  $ (((!\CLOCK0|Equal1~0_combout ) # (!\CLOCK0|CLKCount [22] $ (\CLOCK0|Add1~0_combout )))) ) ) ) # ( !\CLOCK0|Equal1~5_combout  & ( 
// \CLOCK0|Equal1~6_combout  & ( \CLOCK0|CLKAutoSlow~q  ) ) ) # ( \CLOCK0|Equal1~5_combout  & ( !\CLOCK0|Equal1~6_combout  & ( \CLOCK0|CLKAutoSlow~q  ) ) ) # ( !\CLOCK0|Equal1~5_combout  & ( !\CLOCK0|Equal1~6_combout  & ( \CLOCK0|CLKAutoSlow~q  ) ) )

	.dataa(!\CLOCK0|CLKAutoSlow~q ),
	.datab(!\CLOCK0|Equal1~0_combout ),
	.datac(!\CLOCK0|CLKCount [22]),
	.datad(!\CLOCK0|Add1~0_combout ),
	.datae(!\CLOCK0|Equal1~5_combout ),
	.dataf(!\CLOCK0|Equal1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|CLKAutoSlow~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|CLKAutoSlow~0 .extended_lut = "off";
defparam \CLOCK0|CLKAutoSlow~0 .lut_mask = 64'h5555555555555665;
defparam \CLOCK0|CLKAutoSlow~0 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|CLKAutoSlow (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.d(\CLOCK0|CLKAutoSlow~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKAutoSlow~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKAutoSlow .is_wysiwyg = "true";
defparam \CLOCK0|CLKAutoSlow .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Add3~21 (
// Equation(s):
// \CLOCK0|Add3~21_sumout  = SUM(( \CLOCK0|CLKCount2 [0] ) + ( VCC ) + ( !VCC ))
// \CLOCK0|Add3~22  = CARRY(( \CLOCK0|CLKCount2 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount2 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add3~21_sumout ),
	.cout(\CLOCK0|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add3~21 .extended_lut = "off";
defparam \CLOCK0|Add3~21 .lut_mask = 64'h00000000000000FF;
defparam \CLOCK0|Add3~21 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|CLKCount2[0] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.d(\CLOCK0|Add3~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount2[0] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount2[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Add3~25 (
// Equation(s):
// \CLOCK0|Add3~25_sumout  = SUM(( \CLOCK0|CLKCount2 [1] ) + ( GND ) + ( \CLOCK0|Add3~22  ))
// \CLOCK0|Add3~26  = CARRY(( \CLOCK0|CLKCount2 [1] ) + ( GND ) + ( \CLOCK0|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount2 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add3~25_sumout ),
	.cout(\CLOCK0|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add3~25 .extended_lut = "off";
defparam \CLOCK0|Add3~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add3~25 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|CLKCount2[1] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.d(\CLOCK0|Add3~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount2[1] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount2[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Add3~29 (
// Equation(s):
// \CLOCK0|Add3~29_sumout  = SUM(( \CLOCK0|CLKCount2 [2] ) + ( GND ) + ( \CLOCK0|Add3~26  ))
// \CLOCK0|Add3~30  = CARRY(( \CLOCK0|CLKCount2 [2] ) + ( GND ) + ( \CLOCK0|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount2 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add3~29_sumout ),
	.cout(\CLOCK0|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add3~29 .extended_lut = "off";
defparam \CLOCK0|Add3~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add3~29 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|CLKCount2[2] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.d(\CLOCK0|Add3~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount2[2] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount2[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Add3~1 (
// Equation(s):
// \CLOCK0|Add3~1_sumout  = SUM(( \CLOCK0|CLKCount2 [3] ) + ( GND ) + ( \CLOCK0|Add3~30  ))
// \CLOCK0|Add3~2  = CARRY(( \CLOCK0|CLKCount2 [3] ) + ( GND ) + ( \CLOCK0|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount2 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add3~1_sumout ),
	.cout(\CLOCK0|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add3~1 .extended_lut = "off";
defparam \CLOCK0|Add3~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add3~1 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|CLKCount2[3] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.d(\CLOCK0|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount2[3] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount2[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Equal2~0 (
// Equation(s):
// \CLOCK0|Equal2~0_combout  = ( \CLOCK0|CLKCount2 [3] & ( !\SW[3]~input_o  $ ((((\SW[2]~input_o ) # (\SW[1]~input_o )) # (\SW[0]~input_o ))) ) ) # ( !\CLOCK0|CLKCount2 [3] & ( !\SW[3]~input_o  $ (((!\SW[0]~input_o  & (!\SW[1]~input_o  & !\SW[2]~input_o )))) 
// ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(!\SW[3]~input_o ),
	.datae(!\CLOCK0|CLKCount2 [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Equal2~0 .extended_lut = "off";
defparam \CLOCK0|Equal2~0 .lut_mask = 64'h7F80807F7F80807F;
defparam \CLOCK0|Equal2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Add3~5 (
// Equation(s):
// \CLOCK0|Add3~5_sumout  = SUM(( \CLOCK0|CLKCount2 [4] ) + ( GND ) + ( \CLOCK0|Add3~2  ))
// \CLOCK0|Add3~6  = CARRY(( \CLOCK0|CLKCount2 [4] ) + ( GND ) + ( \CLOCK0|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount2 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add3~5_sumout ),
	.cout(\CLOCK0|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add3~5 .extended_lut = "off";
defparam \CLOCK0|Add3~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add3~5 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|CLKCount2[4] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.d(\CLOCK0|Add3~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount2[4] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount2[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Equal2~1 (
// Equation(s):
// \CLOCK0|Equal2~1_combout  = ( \SW[4]~input_o  & ( \CLOCK0|CLKCount2 [4] & ( (((\SW[3]~input_o ) # (\SW[2]~input_o )) # (\SW[1]~input_o )) # (\SW[0]~input_o ) ) ) ) # ( !\SW[4]~input_o  & ( \CLOCK0|CLKCount2 [4] & ( (!\SW[0]~input_o  & (!\SW[1]~input_o  & 
// (!\SW[2]~input_o  & !\SW[3]~input_o ))) ) ) ) # ( \SW[4]~input_o  & ( !\CLOCK0|CLKCount2 [4] & ( (!\SW[0]~input_o  & (!\SW[1]~input_o  & (!\SW[2]~input_o  & !\SW[3]~input_o ))) ) ) ) # ( !\SW[4]~input_o  & ( !\CLOCK0|CLKCount2 [4] & ( (((\SW[3]~input_o ) 
// # (\SW[2]~input_o )) # (\SW[1]~input_o )) # (\SW[0]~input_o ) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(!\SW[3]~input_o ),
	.datae(!\SW[4]~input_o ),
	.dataf(!\CLOCK0|CLKCount2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Equal2~1 .extended_lut = "off";
defparam \CLOCK0|Equal2~1 .lut_mask = 64'h7FFF800080007FFF;
defparam \CLOCK0|Equal2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Add3~9 (
// Equation(s):
// \CLOCK0|Add3~9_sumout  = SUM(( \CLOCK0|CLKCount2 [5] ) + ( GND ) + ( \CLOCK0|Add3~6  ))
// \CLOCK0|Add3~10  = CARRY(( \CLOCK0|CLKCount2 [5] ) + ( GND ) + ( \CLOCK0|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount2 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add3~9_sumout ),
	.cout(\CLOCK0|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add3~9 .extended_lut = "off";
defparam \CLOCK0|Add3~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add3~9 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|CLKCount2[5] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.d(\CLOCK0|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount2[5] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount2[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Equal2~2 (
// Equation(s):
// \CLOCK0|Equal2~2_combout  = ( !\SW[4]~input_o  & ( \CLOCK0|CLKCount2 [5] & ( (!\SW[0]~input_o  & (!\SW[1]~input_o  & (!\SW[2]~input_o  & !\SW[3]~input_o ))) ) ) ) # ( \SW[4]~input_o  & ( !\CLOCK0|CLKCount2 [5] ) ) # ( !\SW[4]~input_o  & ( 
// !\CLOCK0|CLKCount2 [5] & ( (((\SW[3]~input_o ) # (\SW[2]~input_o )) # (\SW[1]~input_o )) # (\SW[0]~input_o ) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(!\SW[3]~input_o ),
	.datae(!\SW[4]~input_o ),
	.dataf(!\CLOCK0|CLKCount2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Equal2~2 .extended_lut = "off";
defparam \CLOCK0|Equal2~2 .lut_mask = 64'h7FFFFFFF80000000;
defparam \CLOCK0|Equal2~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Add3~13 (
// Equation(s):
// \CLOCK0|Add3~13_sumout  = SUM(( \CLOCK0|CLKCount2 [6] ) + ( GND ) + ( \CLOCK0|Add3~10  ))
// \CLOCK0|Add3~14  = CARRY(( \CLOCK0|CLKCount2 [6] ) + ( GND ) + ( \CLOCK0|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount2 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add3~13_sumout ),
	.cout(\CLOCK0|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add3~13 .extended_lut = "off";
defparam \CLOCK0|Add3~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add3~13 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|CLKCount2[6] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.d(\CLOCK0|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount2[6] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount2[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Equal2~3 (
// Equation(s):
// \CLOCK0|Equal2~3_combout  = ( !\SW[4]~input_o  & ( \CLOCK0|CLKCount2 [6] & ( (!\SW[0]~input_o  & (!\SW[1]~input_o  & (!\SW[2]~input_o  & !\SW[3]~input_o ))) ) ) ) # ( \SW[4]~input_o  & ( !\CLOCK0|CLKCount2 [6] ) ) # ( !\SW[4]~input_o  & ( 
// !\CLOCK0|CLKCount2 [6] & ( (((\SW[3]~input_o ) # (\SW[2]~input_o )) # (\SW[1]~input_o )) # (\SW[0]~input_o ) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(!\SW[3]~input_o ),
	.datae(!\SW[4]~input_o ),
	.dataf(!\CLOCK0|CLKCount2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Equal2~3 .extended_lut = "off";
defparam \CLOCK0|Equal2~3 .lut_mask = 64'h7FFFFFFF80000000;
defparam \CLOCK0|Equal2~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Add3~17 (
// Equation(s):
// \CLOCK0|Add3~17_sumout  = SUM(( \CLOCK0|CLKCount2 [7] ) + ( GND ) + ( \CLOCK0|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|CLKCount2 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Add3~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Add3~17 .extended_lut = "off";
defparam \CLOCK0|Add3~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Add3~17 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|CLKCount2[7] (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.d(\CLOCK0|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKCount2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKCount2[7] .is_wysiwyg = "true";
defparam \CLOCK0|CLKCount2[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Equal2~4 (
// Equation(s):
// \CLOCK0|Equal2~4_combout  = ( !\SW[4]~input_o  & ( \CLOCK0|CLKCount2 [7] & ( (!\SW[0]~input_o  & (!\SW[1]~input_o  & (!\SW[2]~input_o  & !\SW[3]~input_o ))) ) ) ) # ( \SW[4]~input_o  & ( !\CLOCK0|CLKCount2 [7] ) ) # ( !\SW[4]~input_o  & ( 
// !\CLOCK0|CLKCount2 [7] & ( (((\SW[3]~input_o ) # (\SW[2]~input_o )) # (\SW[1]~input_o )) # (\SW[0]~input_o ) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(!\SW[3]~input_o ),
	.datae(!\SW[4]~input_o ),
	.dataf(!\CLOCK0|CLKCount2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Equal2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Equal2~4 .extended_lut = "off";
defparam \CLOCK0|Equal2~4 .lut_mask = 64'h7FFFFFFF80000000;
defparam \CLOCK0|Equal2~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Equal2~5 (
// Equation(s):
// \CLOCK0|Equal2~5_combout  = ( \CLOCK0|CLKCount2 [1] & ( \CLOCK0|CLKCount2 [2] & ( (!\SW[0]~input_o  & (!\SW[1]~input_o  & (!\SW[2]~input_o  & \CLOCK0|CLKCount2 [0]))) # (\SW[0]~input_o  & (\SW[1]~input_o  & (\SW[2]~input_o  & !\CLOCK0|CLKCount2 [0]))) ) ) 
// ) # ( !\CLOCK0|CLKCount2 [1] & ( \CLOCK0|CLKCount2 [2] & ( (\SW[2]~input_o  & ((!\SW[0]~input_o  & (\SW[1]~input_o  & \CLOCK0|CLKCount2 [0])) # (\SW[0]~input_o  & (!\SW[1]~input_o  & !\CLOCK0|CLKCount2 [0])))) ) ) ) # ( \CLOCK0|CLKCount2 [1] & ( 
// !\CLOCK0|CLKCount2 [2] & ( (!\SW[0]~input_o  & (!\SW[1]~input_o  & (\SW[2]~input_o  & \CLOCK0|CLKCount2 [0]))) # (\SW[0]~input_o  & (\SW[1]~input_o  & (!\SW[2]~input_o  & !\CLOCK0|CLKCount2 [0]))) ) ) ) # ( !\CLOCK0|CLKCount2 [1] & ( !\CLOCK0|CLKCount2 
// [2] & ( (!\SW[2]~input_o  & ((!\SW[0]~input_o  & (\SW[1]~input_o  & \CLOCK0|CLKCount2 [0])) # (\SW[0]~input_o  & (!\SW[1]~input_o  & !\CLOCK0|CLKCount2 [0])))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(!\CLOCK0|CLKCount2 [0]),
	.datae(!\CLOCK0|CLKCount2 [1]),
	.dataf(!\CLOCK0|CLKCount2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Equal2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Equal2~5 .extended_lut = "off";
defparam \CLOCK0|Equal2~5 .lut_mask = 64'h4020100804020180;
defparam \CLOCK0|Equal2~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Equal2~6 (
// Equation(s):
// \CLOCK0|Equal2~6_combout  = ( \CLOCK0|Equal2~4_combout  & ( \CLOCK0|Equal2~5_combout  & ( (\CLOCK0|Equal2~0_combout  & (\CLOCK0|Equal2~1_combout  & (\CLOCK0|Equal2~2_combout  & \CLOCK0|Equal2~3_combout ))) ) ) )

	.dataa(!\CLOCK0|Equal2~0_combout ),
	.datab(!\CLOCK0|Equal2~1_combout ),
	.datac(!\CLOCK0|Equal2~2_combout ),
	.datad(!\CLOCK0|Equal2~3_combout ),
	.datae(!\CLOCK0|Equal2~4_combout ),
	.dataf(!\CLOCK0|Equal2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Equal2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Equal2~6 .extended_lut = "off";
defparam \CLOCK0|Equal2~6 .lut_mask = 64'h0000000000000001;
defparam \CLOCK0|Equal2~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|CLKAutoFast~0 (
// Equation(s):
// \CLOCK0|CLKAutoFast~0_combout  = !\CLOCK0|CLKAutoFast~q  $ (!\CLOCK0|Equal2~6_combout )

	.dataa(!\CLOCK0|CLKAutoFast~q ),
	.datab(!\CLOCK0|Equal2~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|CLKAutoFast~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|CLKAutoFast~0 .extended_lut = "off";
defparam \CLOCK0|CLKAutoFast~0 .lut_mask = 64'h6666666666666666;
defparam \CLOCK0|CLKAutoFast~0 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|CLKAutoFast (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.d(\CLOCK0|CLKAutoFast~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKAutoFast~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKAutoFast .is_wysiwyg = "true";
defparam \CLOCK0|CLKAutoFast .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|CLKSelectFast~0 (
// Equation(s):
// \CLOCK0|CLKSelectFast~0_combout  = !\CLOCK0|CLKSelectFast~q 

	.dataa(!\CLOCK0|CLKSelectFast~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|CLKSelectFast~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|CLKSelectFast~0 .extended_lut = "off";
defparam \CLOCK0|CLKSelectFast~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \CLOCK0|CLKSelectFast~0 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|CLKSelectFast (
	.clk(\KEY[1]~input_o ),
	.d(\CLOCK0|CLKSelectFast~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKSelectFast~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKSelectFast .is_wysiwyg = "true";
defparam \CLOCK0|CLKSelectFast .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|CLK~0 (
// Equation(s):
// \CLOCK0|CLK~0_combout  = (!\CLOCK0|CLKSelectFast~q  & (!\CLOCK0|CLKAutoSlow~q )) # (\CLOCK0|CLKSelectFast~q  & ((!\CLOCK0|CLKAutoFast~q )))

	.dataa(!\CLOCK0|CLKAutoSlow~q ),
	.datab(!\CLOCK0|CLKAutoFast~q ),
	.datac(!\CLOCK0|CLKSelectFast~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|CLK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|CLK~0 .extended_lut = "off";
defparam \CLOCK0|CLK~0 .lut_mask = 64'hACACACACACACACAC;
defparam \CLOCK0|CLK~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|CLKSelectAuto~0 (
// Equation(s):
// \CLOCK0|CLKSelectAuto~0_combout  = !\CLOCK0|CLKSelectAuto~q 

	.dataa(!\CLOCK0|CLKSelectAuto~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|CLKSelectAuto~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|CLKSelectAuto~0 .extended_lut = "off";
defparam \CLOCK0|CLKSelectAuto~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \CLOCK0|CLKSelectAuto~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|oCLK_50a~0 (
// Equation(s):
// \CLOCK0|oCLK_50a~0_combout  = !\CLOCK0|oCLK_50a~q 

	.dataa(!\CLOCK0|oCLK_50a~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|oCLK_50a~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|oCLK_50a~0 .extended_lut = "off";
defparam \CLOCK0|oCLK_50a~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \CLOCK0|oCLK_50a~0 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|oCLK_50a (
	.clk(\CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1]),
	.d(\CLOCK0|oCLK_50a~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|oCLK_50a~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|oCLK_50a .is_wysiwyg = "true";
defparam \CLOCK0|oCLK_50a .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|oCLK_50 (
// Equation(s):
// \CLOCK0|oCLK_50~combout  = LCELL((!\CLOCK0|PLL1|pll_main_inst|altera_pll_i|locked_wire [0] & (\CLOCK_50~input_o )) # (\CLOCK0|PLL1|pll_main_inst|altera_pll_i|locked_wire [0] & ((\CLOCK0|oCLK_50a~q ))))

	.dataa(!\CLOCK_50~input_o ),
	.datab(!\CLOCK0|oCLK_50a~q ),
	.datac(!\CLOCK0|PLL1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|oCLK_50~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|oCLK_50 .extended_lut = "off";
defparam \CLOCK0|oCLK_50 .lut_mask = 64'h5353535353535353;
defparam \CLOCK0|oCLK_50 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Add0~73 (
// Equation(s):
// \CLOCK0|Timer10|Add0~73_sumout  = SUM(( \CLOCK0|Timer10|contador [0] ) + ( VCC ) + ( !VCC ))
// \CLOCK0|Timer10|Add0~74  = CARRY(( \CLOCK0|Timer10|contador [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|Timer10|contador [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~73_sumout ),
	.cout(\CLOCK0|Timer10|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~73 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~73 .lut_mask = 64'h00000000000000FF;
defparam \CLOCK0|Timer10|Add0~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|contador[27]~0 (
// Equation(s):
// \CLOCK0|Timer10|contador[27]~0_combout  = (!\SW[5]~input_o ) # (\CLOCK0|Timer10|Equal0~6_combout )

	.dataa(!\SW[5]~input_o ),
	.datab(!\CLOCK0|Timer10|Equal0~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Timer10|contador[27]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[27]~0 .extended_lut = "off";
defparam \CLOCK0|Timer10|contador[27]~0 .lut_mask = 64'hBBBBBBBBBBBBBBBB;
defparam \CLOCK0|Timer10|contador[27]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|stop~1 (
// Equation(s):
// \CLOCK0|Timer10|stop~1_combout  = (!\KEY[0]~input_o ) # ((!\CLOCK0|rreset [0]) # ((!\CLOCK0|rreset [1]) # (\SW[5]~input_o )))

	.dataa(!\KEY[0]~input_o ),
	.datab(!\CLOCK0|rreset [0]),
	.datac(!\CLOCK0|rreset [1]),
	.datad(!\SW[5]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Timer10|stop~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|stop~1 .extended_lut = "off";
defparam \CLOCK0|Timer10|stop~1 .lut_mask = 64'hFEFFFEFFFEFFFEFF;
defparam \CLOCK0|Timer10|stop~1 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|Timer10|contador[0] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[27]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[0] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Add0~77 (
// Equation(s):
// \CLOCK0|Timer10|Add0~77_sumout  = SUM(( \CLOCK0|Timer10|contador [1] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~74  ))
// \CLOCK0|Timer10|Add0~78  = CARRY(( \CLOCK0|Timer10|contador [1] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|Timer10|contador [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~77_sumout ),
	.cout(\CLOCK0|Timer10|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~77 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Timer10|Add0~77 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|Timer10|contador[1] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[27]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[1] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Add0~33 (
// Equation(s):
// \CLOCK0|Timer10|Add0~33_sumout  = SUM(( \CLOCK0|Timer10|contador [2] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~78  ))
// \CLOCK0|Timer10|Add0~34  = CARRY(( \CLOCK0|Timer10|contador [2] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|Timer10|contador [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~33_sumout ),
	.cout(\CLOCK0|Timer10|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~33 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Timer10|Add0~33 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|Timer10|contador[2] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[27]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[2] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Add0~69 (
// Equation(s):
// \CLOCK0|Timer10|Add0~69_sumout  = SUM(( \CLOCK0|Timer10|contador [3] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~34  ))
// \CLOCK0|Timer10|Add0~70  = CARRY(( \CLOCK0|Timer10|contador [3] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|Timer10|contador [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~69_sumout ),
	.cout(\CLOCK0|Timer10|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~69 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Timer10|Add0~69 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|Timer10|contador[3] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[27]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[3] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Add0~65 (
// Equation(s):
// \CLOCK0|Timer10|Add0~65_sumout  = SUM(( \CLOCK0|Timer10|contador [4] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~70  ))
// \CLOCK0|Timer10|Add0~66  = CARRY(( \CLOCK0|Timer10|contador [4] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|Timer10|contador [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~65_sumout ),
	.cout(\CLOCK0|Timer10|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~65 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Timer10|Add0~65 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|Timer10|contador[4] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[27]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[4] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Add0~61 (
// Equation(s):
// \CLOCK0|Timer10|Add0~61_sumout  = SUM(( \CLOCK0|Timer10|contador [5] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~66  ))
// \CLOCK0|Timer10|Add0~62  = CARRY(( \CLOCK0|Timer10|contador [5] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|Timer10|contador [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~61_sumout ),
	.cout(\CLOCK0|Timer10|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~61 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Timer10|Add0~61 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|Timer10|contador[5] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[27]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[5] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Add0~57 (
// Equation(s):
// \CLOCK0|Timer10|Add0~57_sumout  = SUM(( \CLOCK0|Timer10|contador [6] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~62  ))
// \CLOCK0|Timer10|Add0~58  = CARRY(( \CLOCK0|Timer10|contador [6] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|Timer10|contador [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~57_sumout ),
	.cout(\CLOCK0|Timer10|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~57 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Timer10|Add0~57 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|Timer10|contador[6] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[27]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[6] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Add0~125 (
// Equation(s):
// \CLOCK0|Timer10|Add0~125_sumout  = SUM(( \CLOCK0|Timer10|contador [7] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~58  ))
// \CLOCK0|Timer10|Add0~126  = CARRY(( \CLOCK0|Timer10|contador [7] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|Timer10|contador [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~125_sumout ),
	.cout(\CLOCK0|Timer10|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~125 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~125 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Timer10|Add0~125 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|Timer10|contador[7] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[27]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[7] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Add0~121 (
// Equation(s):
// \CLOCK0|Timer10|Add0~121_sumout  = SUM(( \CLOCK0|Timer10|contador [8] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~126  ))
// \CLOCK0|Timer10|Add0~122  = CARRY(( \CLOCK0|Timer10|contador [8] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|Timer10|contador [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~121_sumout ),
	.cout(\CLOCK0|Timer10|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~121 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~121 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Timer10|Add0~121 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|Timer10|contador[8] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[27]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[8] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Add0~41 (
// Equation(s):
// \CLOCK0|Timer10|Add0~41_sumout  = SUM(( \CLOCK0|Timer10|contador [9] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~122  ))
// \CLOCK0|Timer10|Add0~42  = CARRY(( \CLOCK0|Timer10|contador [9] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|Timer10|contador [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~41_sumout ),
	.cout(\CLOCK0|Timer10|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~41 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Timer10|Add0~41 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|Timer10|contador[9] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[27]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[9] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Add0~113 (
// Equation(s):
// \CLOCK0|Timer10|Add0~113_sumout  = SUM(( \CLOCK0|Timer10|contador [10] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~42  ))
// \CLOCK0|Timer10|Add0~114  = CARRY(( \CLOCK0|Timer10|contador [10] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|Timer10|contador [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~113_sumout ),
	.cout(\CLOCK0|Timer10|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~113 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Timer10|Add0~113 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|Timer10|contador[10] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[27]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[10] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Add0~37 (
// Equation(s):
// \CLOCK0|Timer10|Add0~37_sumout  = SUM(( \CLOCK0|Timer10|contador [11] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~114  ))
// \CLOCK0|Timer10|Add0~38  = CARRY(( \CLOCK0|Timer10|contador [11] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|Timer10|contador [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~37_sumout ),
	.cout(\CLOCK0|Timer10|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~37 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Timer10|Add0~37 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|Timer10|contador[11] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[27]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[11] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Add0~101 (
// Equation(s):
// \CLOCK0|Timer10|Add0~101_sumout  = SUM(( \CLOCK0|Timer10|contador [12] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~38  ))
// \CLOCK0|Timer10|Add0~102  = CARRY(( \CLOCK0|Timer10|contador [12] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|Timer10|contador [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~101_sumout ),
	.cout(\CLOCK0|Timer10|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~101 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Timer10|Add0~101 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|Timer10|contador[12] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[27]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[12] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Add0~105 (
// Equation(s):
// \CLOCK0|Timer10|Add0~105_sumout  = SUM(( \CLOCK0|Timer10|contador [13] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~102  ))
// \CLOCK0|Timer10|Add0~106  = CARRY(( \CLOCK0|Timer10|contador [13] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|Timer10|contador [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~105_sumout ),
	.cout(\CLOCK0|Timer10|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~105 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Timer10|Add0~105 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|Timer10|contador[13] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[27]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[13] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Add0~109 (
// Equation(s):
// \CLOCK0|Timer10|Add0~109_sumout  = SUM(( \CLOCK0|Timer10|contador [14] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~106  ))
// \CLOCK0|Timer10|Add0~110  = CARRY(( \CLOCK0|Timer10|contador [14] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|Timer10|contador [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~109_sumout ),
	.cout(\CLOCK0|Timer10|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~109 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Timer10|Add0~109 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|Timer10|contador[14] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[27]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[14] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Add0~5 (
// Equation(s):
// \CLOCK0|Timer10|Add0~5_sumout  = SUM(( \CLOCK0|Timer10|contador [15] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~110  ))
// \CLOCK0|Timer10|Add0~6  = CARRY(( \CLOCK0|Timer10|contador [15] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|Timer10|contador [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~5_sumout ),
	.cout(\CLOCK0|Timer10|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~5 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Timer10|Add0~5 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|Timer10|contador[15] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[27]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[15] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Add0~117 (
// Equation(s):
// \CLOCK0|Timer10|Add0~117_sumout  = SUM(( \CLOCK0|Timer10|contador [16] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~6  ))
// \CLOCK0|Timer10|Add0~118  = CARRY(( \CLOCK0|Timer10|contador [16] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|Timer10|contador [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~117_sumout ),
	.cout(\CLOCK0|Timer10|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~117 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Timer10|Add0~117 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|Timer10|contador[16] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[27]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [16]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[16] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Add0~45 (
// Equation(s):
// \CLOCK0|Timer10|Add0~45_sumout  = SUM(( \CLOCK0|Timer10|contador [17] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~118  ))
// \CLOCK0|Timer10|Add0~46  = CARRY(( \CLOCK0|Timer10|contador [17] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|Timer10|contador [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~45_sumout ),
	.cout(\CLOCK0|Timer10|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~45 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Timer10|Add0~45 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|Timer10|contador[17] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[27]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [17]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[17] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Add0~49 (
// Equation(s):
// \CLOCK0|Timer10|Add0~49_sumout  = SUM(( \CLOCK0|Timer10|contador [18] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~46  ))
// \CLOCK0|Timer10|Add0~50  = CARRY(( \CLOCK0|Timer10|contador [18] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|Timer10|contador [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~49_sumout ),
	.cout(\CLOCK0|Timer10|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~49 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Timer10|Add0~49 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|Timer10|contador[18] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[27]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [18]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[18] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Add0~53 (
// Equation(s):
// \CLOCK0|Timer10|Add0~53_sumout  = SUM(( \CLOCK0|Timer10|contador [19] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~50  ))
// \CLOCK0|Timer10|Add0~54  = CARRY(( \CLOCK0|Timer10|contador [19] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|Timer10|contador [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~53_sumout ),
	.cout(\CLOCK0|Timer10|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~53 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Timer10|Add0~53 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|Timer10|contador[19] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[27]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [19]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[19] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Add0~9 (
// Equation(s):
// \CLOCK0|Timer10|Add0~9_sumout  = SUM(( \CLOCK0|Timer10|contador [20] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~54  ))
// \CLOCK0|Timer10|Add0~10  = CARRY(( \CLOCK0|Timer10|contador [20] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|Timer10|contador [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~9_sumout ),
	.cout(\CLOCK0|Timer10|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~9 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Timer10|Add0~9 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|Timer10|contador[20] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[27]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [20]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[20] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Add0~13 (
// Equation(s):
// \CLOCK0|Timer10|Add0~13_sumout  = SUM(( \CLOCK0|Timer10|contador [21] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~10  ))
// \CLOCK0|Timer10|Add0~14  = CARRY(( \CLOCK0|Timer10|contador [21] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|Timer10|contador [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~13_sumout ),
	.cout(\CLOCK0|Timer10|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~13 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Timer10|Add0~13 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|Timer10|contador[21] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[27]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [21]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[21] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Add0~17 (
// Equation(s):
// \CLOCK0|Timer10|Add0~17_sumout  = SUM(( \CLOCK0|Timer10|contador [22] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~14  ))
// \CLOCK0|Timer10|Add0~18  = CARRY(( \CLOCK0|Timer10|contador [22] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|Timer10|contador [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~17_sumout ),
	.cout(\CLOCK0|Timer10|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~17 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Timer10|Add0~17 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|Timer10|contador[22] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[27]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [22]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[22] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Add0~21 (
// Equation(s):
// \CLOCK0|Timer10|Add0~21_sumout  = SUM(( \CLOCK0|Timer10|contador [23] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~18  ))
// \CLOCK0|Timer10|Add0~22  = CARRY(( \CLOCK0|Timer10|contador [23] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|Timer10|contador [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~21_sumout ),
	.cout(\CLOCK0|Timer10|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~21 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Timer10|Add0~21 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|Timer10|contador[23] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[27]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [23]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[23] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Add0~25 (
// Equation(s):
// \CLOCK0|Timer10|Add0~25_sumout  = SUM(( \CLOCK0|Timer10|contador [24] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~22  ))
// \CLOCK0|Timer10|Add0~26  = CARRY(( \CLOCK0|Timer10|contador [24] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|Timer10|contador [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~25_sumout ),
	.cout(\CLOCK0|Timer10|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~25 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Timer10|Add0~25 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|Timer10|contador[24] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[27]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [24]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[24] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Add0~29 (
// Equation(s):
// \CLOCK0|Timer10|Add0~29_sumout  = SUM(( \CLOCK0|Timer10|contador [25] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~26  ))
// \CLOCK0|Timer10|Add0~30  = CARRY(( \CLOCK0|Timer10|contador [25] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|Timer10|contador [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~29_sumout ),
	.cout(\CLOCK0|Timer10|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~29 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Timer10|Add0~29 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|Timer10|contador[25] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[27]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [25]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[25] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Add0~1 (
// Equation(s):
// \CLOCK0|Timer10|Add0~1_sumout  = SUM(( \CLOCK0|Timer10|contador [26] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~30  ))
// \CLOCK0|Timer10|Add0~2  = CARRY(( \CLOCK0|Timer10|contador [26] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|Timer10|contador [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~1_sumout ),
	.cout(\CLOCK0|Timer10|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~1 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Timer10|Add0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|Timer10|contador[26] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[27]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [26]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[26] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Equal0~0 (
// Equation(s):
// \CLOCK0|Timer10|Equal0~0_combout  = (\CLOCK0|Timer10|contador [26] & !\CLOCK0|Timer10|contador [15])

	.dataa(!\CLOCK0|Timer10|contador [26]),
	.datab(!\CLOCK0|Timer10|contador [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Timer10|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Equal0~0 .extended_lut = "off";
defparam \CLOCK0|Timer10|Equal0~0 .lut_mask = 64'h4444444444444444;
defparam \CLOCK0|Timer10|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Equal0~1 (
// Equation(s):
// \CLOCK0|Timer10|Equal0~1_combout  = ( \CLOCK0|Timer10|contador [24] & ( !\CLOCK0|Timer10|contador [25] & ( (!\CLOCK0|Timer10|contador [20] & (!\CLOCK0|Timer10|contador [21] & (\CLOCK0|Timer10|contador [22] & \CLOCK0|Timer10|contador [23]))) ) ) )

	.dataa(!\CLOCK0|Timer10|contador [20]),
	.datab(!\CLOCK0|Timer10|contador [21]),
	.datac(!\CLOCK0|Timer10|contador [22]),
	.datad(!\CLOCK0|Timer10|contador [23]),
	.datae(!\CLOCK0|Timer10|contador [24]),
	.dataf(!\CLOCK0|Timer10|contador [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Timer10|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Equal0~1 .extended_lut = "off";
defparam \CLOCK0|Timer10|Equal0~1 .lut_mask = 64'h0000000800000000;
defparam \CLOCK0|Timer10|Equal0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Equal0~2 (
// Equation(s):
// \CLOCK0|Timer10|Equal0~2_combout  = ( \CLOCK0|Timer10|contador [18] & ( \CLOCK0|Timer10|contador [19] & ( (!\CLOCK0|Timer10|contador [2] & (!\CLOCK0|Timer10|contador [11] & (!\CLOCK0|Timer10|contador [9] & !\CLOCK0|Timer10|contador [17]))) ) ) )

	.dataa(!\CLOCK0|Timer10|contador [2]),
	.datab(!\CLOCK0|Timer10|contador [11]),
	.datac(!\CLOCK0|Timer10|contador [9]),
	.datad(!\CLOCK0|Timer10|contador [17]),
	.datae(!\CLOCK0|Timer10|contador [18]),
	.dataf(!\CLOCK0|Timer10|contador [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Timer10|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Equal0~2 .extended_lut = "off";
defparam \CLOCK0|Timer10|Equal0~2 .lut_mask = 64'h0000000000008000;
defparam \CLOCK0|Timer10|Equal0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Equal0~3 (
// Equation(s):
// \CLOCK0|Timer10|Equal0~3_combout  = ( !\CLOCK0|Timer10|contador [0] & ( !\CLOCK0|Timer10|contador [1] & ( (!\CLOCK0|Timer10|contador [6] & (!\CLOCK0|Timer10|contador [5] & (!\CLOCK0|Timer10|contador [4] & !\CLOCK0|Timer10|contador [3]))) ) ) )

	.dataa(!\CLOCK0|Timer10|contador [6]),
	.datab(!\CLOCK0|Timer10|contador [5]),
	.datac(!\CLOCK0|Timer10|contador [4]),
	.datad(!\CLOCK0|Timer10|contador [3]),
	.datae(!\CLOCK0|Timer10|contador [0]),
	.dataf(!\CLOCK0|Timer10|contador [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Timer10|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Equal0~3 .extended_lut = "off";
defparam \CLOCK0|Timer10|Equal0~3 .lut_mask = 64'h8000000000000000;
defparam \CLOCK0|Timer10|Equal0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Add0~81 (
// Equation(s):
// \CLOCK0|Timer10|Add0~81_sumout  = SUM(( \CLOCK0|Timer10|contador [27] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~2  ))
// \CLOCK0|Timer10|Add0~82  = CARRY(( \CLOCK0|Timer10|contador [27] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|Timer10|contador [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~81_sumout ),
	.cout(\CLOCK0|Timer10|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~81 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Timer10|Add0~81 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|Timer10|contador[27] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[27]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [27]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[27] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Add0~85 (
// Equation(s):
// \CLOCK0|Timer10|Add0~85_sumout  = SUM(( \CLOCK0|Timer10|contador [28] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~82  ))
// \CLOCK0|Timer10|Add0~86  = CARRY(( \CLOCK0|Timer10|contador [28] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|Timer10|contador [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~85_sumout ),
	.cout(\CLOCK0|Timer10|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~85 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Timer10|Add0~85 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|Timer10|contador[28] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[27]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [28]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[28] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Add0~89 (
// Equation(s):
// \CLOCK0|Timer10|Add0~89_sumout  = SUM(( \CLOCK0|Timer10|contador [29] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~86  ))
// \CLOCK0|Timer10|Add0~90  = CARRY(( \CLOCK0|Timer10|contador [29] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|Timer10|contador [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~89_sumout ),
	.cout(\CLOCK0|Timer10|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~89 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Timer10|Add0~89 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|Timer10|contador[29] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[27]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [29]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[29] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Add0~93 (
// Equation(s):
// \CLOCK0|Timer10|Add0~93_sumout  = SUM(( \CLOCK0|Timer10|contador [30] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~90  ))
// \CLOCK0|Timer10|Add0~94  = CARRY(( \CLOCK0|Timer10|contador [30] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|Timer10|contador [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~93_sumout ),
	.cout(\CLOCK0|Timer10|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~93 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Timer10|Add0~93 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|Timer10|contador[30] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[27]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [30]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[30] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Add0~97 (
// Equation(s):
// \CLOCK0|Timer10|Add0~97_sumout  = SUM(( \CLOCK0|Timer10|contador [31] ) + ( GND ) + ( \CLOCK0|Timer10|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK0|Timer10|contador [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK0|Timer10|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK0|Timer10|Add0~97_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Add0~97 .extended_lut = "off";
defparam \CLOCK0|Timer10|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK0|Timer10|Add0~97 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|Timer10|contador[31] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK0|Timer10|contador[27]~0_combout ),
	.sload(gnd),
	.ena(\CLOCK0|Timer10|stop~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|contador [31]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|contador[31] .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|contador[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Equal0~4 (
// Equation(s):
// \CLOCK0|Timer10|Equal0~4_combout  = ( !\CLOCK0|Timer10|contador [31] & ( !\CLOCK0|Timer10|contador [12] & ( (\CLOCK0|Timer10|contador [27] & (\CLOCK0|Timer10|contador [28] & (!\CLOCK0|Timer10|contador [29] & !\CLOCK0|Timer10|contador [30]))) ) ) )

	.dataa(!\CLOCK0|Timer10|contador [27]),
	.datab(!\CLOCK0|Timer10|contador [28]),
	.datac(!\CLOCK0|Timer10|contador [29]),
	.datad(!\CLOCK0|Timer10|contador [30]),
	.datae(!\CLOCK0|Timer10|contador [31]),
	.dataf(!\CLOCK0|Timer10|contador [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Timer10|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Equal0~4 .extended_lut = "off";
defparam \CLOCK0|Timer10|Equal0~4 .lut_mask = 64'h1000000000000000;
defparam \CLOCK0|Timer10|Equal0~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Equal0~5 (
// Equation(s):
// \CLOCK0|Timer10|Equal0~5_combout  = ( \CLOCK0|Timer10|contador [8] & ( !\CLOCK0|Timer10|contador [7] & ( (\CLOCK0|Timer10|contador [13] & (\CLOCK0|Timer10|contador [14] & (\CLOCK0|Timer10|contador [10] & \CLOCK0|Timer10|contador [16]))) ) ) )

	.dataa(!\CLOCK0|Timer10|contador [13]),
	.datab(!\CLOCK0|Timer10|contador [14]),
	.datac(!\CLOCK0|Timer10|contador [10]),
	.datad(!\CLOCK0|Timer10|contador [16]),
	.datae(!\CLOCK0|Timer10|contador [8]),
	.dataf(!\CLOCK0|Timer10|contador [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Timer10|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Equal0~5 .extended_lut = "off";
defparam \CLOCK0|Timer10|Equal0~5 .lut_mask = 64'h0000000100000000;
defparam \CLOCK0|Timer10|Equal0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|Equal0~6 (
// Equation(s):
// \CLOCK0|Timer10|Equal0~6_combout  = ( \CLOCK0|Timer10|Equal0~4_combout  & ( \CLOCK0|Timer10|Equal0~5_combout  & ( (\CLOCK0|Timer10|Equal0~0_combout  & (\CLOCK0|Timer10|Equal0~1_combout  & (\CLOCK0|Timer10|Equal0~2_combout  & 
// \CLOCK0|Timer10|Equal0~3_combout ))) ) ) )

	.dataa(!\CLOCK0|Timer10|Equal0~0_combout ),
	.datab(!\CLOCK0|Timer10|Equal0~1_combout ),
	.datac(!\CLOCK0|Timer10|Equal0~2_combout ),
	.datad(!\CLOCK0|Timer10|Equal0~3_combout ),
	.datae(!\CLOCK0|Timer10|Equal0~4_combout ),
	.dataf(!\CLOCK0|Timer10|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Timer10|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|Equal0~6 .extended_lut = "off";
defparam \CLOCK0|Timer10|Equal0~6 .lut_mask = 64'h0000000000000001;
defparam \CLOCK0|Timer10|Equal0~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|Timer10|stop~0 (
// Equation(s):
// \CLOCK0|Timer10|stop~0_combout  = ( \SW[5]~input_o  & ( \CLOCK0|Timer10|Equal0~6_combout  ) ) # ( !\SW[5]~input_o  & ( \CLOCK0|Timer10|Equal0~6_combout  & ( (\CLOCK0|Timer10|stop~q  & (\KEY[0]~input_o  & (\CLOCK0|rreset [0] & \CLOCK0|rreset [1]))) ) ) ) # 
// ( !\SW[5]~input_o  & ( !\CLOCK0|Timer10|Equal0~6_combout  & ( (\CLOCK0|Timer10|stop~q  & (\KEY[0]~input_o  & (\CLOCK0|rreset [0] & \CLOCK0|rreset [1]))) ) ) )

	.dataa(!\CLOCK0|Timer10|stop~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\CLOCK0|rreset [0]),
	.datad(!\CLOCK0|rreset [1]),
	.datae(!\SW[5]~input_o ),
	.dataf(!\CLOCK0|Timer10|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|Timer10|stop~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|Timer10|stop~0 .extended_lut = "off";
defparam \CLOCK0|Timer10|stop~0 .lut_mask = 64'h000100000001FFFF;
defparam \CLOCK0|Timer10|stop~0 .shared_arith = "off";
// synopsys translate_on

dffeas \CLOCK0|Timer10|stop (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\CLOCK0|Timer10|stop~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|Timer10|stop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|Timer10|stop .is_wysiwyg = "true";
defparam \CLOCK0|Timer10|stop .power_up = "low";
// synopsys translate_on

dffeas \CLOCK0|CLKSelectAuto (
	.clk(\KEY[2]~input_o ),
	.d(\CLOCK0|CLKSelectAuto~0_combout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Timer10|stop~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK0|CLKSelectAuto~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK0|CLKSelectAuto .is_wysiwyg = "true";
defparam \CLOCK0|CLKSelectAuto .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CLOCK0|CLK (
// Equation(s):
// \CLOCK0|CLK~combout  = LCELL((!\CLOCK0|CLKSelectAuto~q  & (\CLOCK0|CLKManual~q )) # (\CLOCK0|CLKSelectAuto~q  & ((!\CLOCK0|CLK~0_combout ))))

	.dataa(!\CLOCK0|CLKManual~q ),
	.datab(!\CLOCK0|CLK~0_combout ),
	.datac(!\CLOCK0|CLKSelectAuto~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK0|CLK~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK0|CLK .extended_lut = "off";
defparam \CLOCK0|CLK .lut_mask = 64'h5C5C5C5C5C5C5C5C;
defparam \CLOCK0|CLK .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Add0~1 (
// Equation(s):
// \CPU0|Processor|Add0~1_sumout  = SUM(( \CPU0|Processor|PC [2] ) + ( VCC ) + ( !VCC ))
// \CPU0|Processor|Add0~2  = CARRY(( \CPU0|Processor|PC [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|PC [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|Add0~1_sumout ),
	.cout(\CPU0|Processor|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Add0~1 .extended_lut = "off";
defparam \CPU0|Processor|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \CPU0|Processor|Add0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \CPU0|Processor|PC[2] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[2] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Add0~5 (
// Equation(s):
// \CPU0|Processor|Add0~5_sumout  = SUM(( \CPU0|Processor|PC [3] ) + ( GND ) + ( \CPU0|Processor|Add0~2  ))
// \CPU0|Processor|Add0~6  = CARRY(( \CPU0|Processor|PC [3] ) + ( GND ) + ( \CPU0|Processor|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|PC [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|Add0~5_sumout ),
	.cout(\CPU0|Processor|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Add0~5 .extended_lut = "off";
defparam \CPU0|Processor|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU0|Processor|Add0~5 .shared_arith = "off";
// synopsys translate_on

dffeas \CPU0|Processor|PC[3] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[3] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Add0~9 (
// Equation(s):
// \CPU0|Processor|Add0~9_sumout  = SUM(( \CPU0|Processor|PC [4] ) + ( GND ) + ( \CPU0|Processor|Add0~6  ))
// \CPU0|Processor|Add0~10  = CARRY(( \CPU0|Processor|PC [4] ) + ( GND ) + ( \CPU0|Processor|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|PC [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|Add0~9_sumout ),
	.cout(\CPU0|Processor|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Add0~9 .extended_lut = "off";
defparam \CPU0|Processor|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU0|Processor|Add0~9 .shared_arith = "off";
// synopsys translate_on

dffeas \CPU0|Processor|PC[4] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[4] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Add0~13 (
// Equation(s):
// \CPU0|Processor|Add0~13_sumout  = SUM(( \CPU0|Processor|PC [5] ) + ( GND ) + ( \CPU0|Processor|Add0~10  ))
// \CPU0|Processor|Add0~14  = CARRY(( \CPU0|Processor|PC [5] ) + ( GND ) + ( \CPU0|Processor|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|PC [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|Add0~13_sumout ),
	.cout(\CPU0|Processor|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Add0~13 .extended_lut = "off";
defparam \CPU0|Processor|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU0|Processor|Add0~13 .shared_arith = "off";
// synopsys translate_on

dffeas \CPU0|Processor|PC[5] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[5] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Add0~17 (
// Equation(s):
// \CPU0|Processor|Add0~17_sumout  = SUM(( \CPU0|Processor|PC [6] ) + ( GND ) + ( \CPU0|Processor|Add0~14  ))
// \CPU0|Processor|Add0~18  = CARRY(( \CPU0|Processor|PC [6] ) + ( GND ) + ( \CPU0|Processor|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|PC [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|Add0~17_sumout ),
	.cout(\CPU0|Processor|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Add0~17 .extended_lut = "off";
defparam \CPU0|Processor|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU0|Processor|Add0~17 .shared_arith = "off";
// synopsys translate_on

dffeas \CPU0|Processor|PC[6] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[6] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Add0~21 (
// Equation(s):
// \CPU0|Processor|Add0~21_sumout  = SUM(( \CPU0|Processor|PC [7] ) + ( GND ) + ( \CPU0|Processor|Add0~18  ))
// \CPU0|Processor|Add0~22  = CARRY(( \CPU0|Processor|PC [7] ) + ( GND ) + ( \CPU0|Processor|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|PC [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|Add0~21_sumout ),
	.cout(\CPU0|Processor|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Add0~21 .extended_lut = "off";
defparam \CPU0|Processor|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU0|Processor|Add0~21 .shared_arith = "off";
// synopsys translate_on

dffeas \CPU0|Processor|PC[7] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[7] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Add0~25 (
// Equation(s):
// \CPU0|Processor|Add0~25_sumout  = SUM(( \CPU0|Processor|PC [8] ) + ( GND ) + ( \CPU0|Processor|Add0~22  ))
// \CPU0|Processor|Add0~26  = CARRY(( \CPU0|Processor|PC [8] ) + ( GND ) + ( \CPU0|Processor|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|PC [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|Add0~25_sumout ),
	.cout(\CPU0|Processor|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Add0~25 .extended_lut = "off";
defparam \CPU0|Processor|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU0|Processor|Add0~25 .shared_arith = "off";
// synopsys translate_on

dffeas \CPU0|Processor|PC[8] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[8] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Add0~29 (
// Equation(s):
// \CPU0|Processor|Add0~29_sumout  = SUM(( \CPU0|Processor|PC [9] ) + ( GND ) + ( \CPU0|Processor|Add0~26  ))
// \CPU0|Processor|Add0~30  = CARRY(( \CPU0|Processor|PC [9] ) + ( GND ) + ( \CPU0|Processor|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|PC [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|Add0~29_sumout ),
	.cout(\CPU0|Processor|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Add0~29 .extended_lut = "off";
defparam \CPU0|Processor|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU0|Processor|Add0~29 .shared_arith = "off";
// synopsys translate_on

dffeas \CPU0|Processor|PC[9] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[9] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Add0~33 (
// Equation(s):
// \CPU0|Processor|Add0~33_sumout  = SUM(( \CPU0|Processor|PC [10] ) + ( GND ) + ( \CPU0|Processor|Add0~30  ))
// \CPU0|Processor|Add0~34  = CARRY(( \CPU0|Processor|PC [10] ) + ( GND ) + ( \CPU0|Processor|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|PC [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|Add0~33_sumout ),
	.cout(\CPU0|Processor|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Add0~33 .extended_lut = "off";
defparam \CPU0|Processor|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU0|Processor|Add0~33 .shared_arith = "off";
// synopsys translate_on

dffeas \CPU0|Processor|PC[10] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[10] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Add0~37 (
// Equation(s):
// \CPU0|Processor|Add0~37_sumout  = SUM(( \CPU0|Processor|PC [11] ) + ( GND ) + ( \CPU0|Processor|Add0~34  ))
// \CPU0|Processor|Add0~38  = CARRY(( \CPU0|Processor|PC [11] ) + ( GND ) + ( \CPU0|Processor|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|PC [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|Add0~37_sumout ),
	.cout(\CPU0|Processor|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Add0~37 .extended_lut = "off";
defparam \CPU0|Processor|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU0|Processor|Add0~37 .shared_arith = "off";
// synopsys translate_on

dffeas \CPU0|Processor|PC[11] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[11] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Add0~41 (
// Equation(s):
// \CPU0|Processor|Add0~41_sumout  = SUM(( \CPU0|Processor|PC [12] ) + ( GND ) + ( \CPU0|Processor|Add0~38  ))
// \CPU0|Processor|Add0~42  = CARRY(( \CPU0|Processor|PC [12] ) + ( GND ) + ( \CPU0|Processor|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|PC [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|Add0~41_sumout ),
	.cout(\CPU0|Processor|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Add0~41 .extended_lut = "off";
defparam \CPU0|Processor|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU0|Processor|Add0~41 .shared_arith = "off";
// synopsys translate_on

dffeas \CPU0|Processor|PC[12] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[12] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Add0~45 (
// Equation(s):
// \CPU0|Processor|Add0~45_sumout  = SUM(( \CPU0|Processor|PC [13] ) + ( GND ) + ( \CPU0|Processor|Add0~42  ))
// \CPU0|Processor|Add0~46  = CARRY(( \CPU0|Processor|PC [13] ) + ( GND ) + ( \CPU0|Processor|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|PC [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|Add0~45_sumout ),
	.cout(\CPU0|Processor|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Add0~45 .extended_lut = "off";
defparam \CPU0|Processor|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU0|Processor|Add0~45 .shared_arith = "off";
// synopsys translate_on

dffeas \CPU0|Processor|PC[13] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[13] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Add0~49 (
// Equation(s):
// \CPU0|Processor|Add0~49_sumout  = SUM(( \CPU0|Processor|PC [14] ) + ( GND ) + ( \CPU0|Processor|Add0~46  ))
// \CPU0|Processor|Add0~50  = CARRY(( \CPU0|Processor|PC [14] ) + ( GND ) + ( \CPU0|Processor|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|PC [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|Add0~49_sumout ),
	.cout(\CPU0|Processor|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Add0~49 .extended_lut = "off";
defparam \CPU0|Processor|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU0|Processor|Add0~49 .shared_arith = "off";
// synopsys translate_on

dffeas \CPU0|Processor|PC[14] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[14] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Add0~53 (
// Equation(s):
// \CPU0|Processor|Add0~53_sumout  = SUM(( \CPU0|Processor|PC [15] ) + ( GND ) + ( \CPU0|Processor|Add0~50  ))
// \CPU0|Processor|Add0~54  = CARRY(( \CPU0|Processor|PC [15] ) + ( GND ) + ( \CPU0|Processor|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|PC [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|Add0~53_sumout ),
	.cout(\CPU0|Processor|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Add0~53 .extended_lut = "off";
defparam \CPU0|Processor|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU0|Processor|Add0~53 .shared_arith = "off";
// synopsys translate_on

dffeas \CPU0|Processor|PC[15] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[15] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Add0~57 (
// Equation(s):
// \CPU0|Processor|Add0~57_sumout  = SUM(( \CPU0|Processor|PC [16] ) + ( GND ) + ( \CPU0|Processor|Add0~54  ))
// \CPU0|Processor|Add0~58  = CARRY(( \CPU0|Processor|PC [16] ) + ( GND ) + ( \CPU0|Processor|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|PC [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|Add0~57_sumout ),
	.cout(\CPU0|Processor|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Add0~57 .extended_lut = "off";
defparam \CPU0|Processor|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU0|Processor|Add0~57 .shared_arith = "off";
// synopsys translate_on

dffeas \CPU0|Processor|PC[16] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [16]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[16] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Add0~61 (
// Equation(s):
// \CPU0|Processor|Add0~61_sumout  = SUM(( \CPU0|Processor|PC [17] ) + ( GND ) + ( \CPU0|Processor|Add0~58  ))
// \CPU0|Processor|Add0~62  = CARRY(( \CPU0|Processor|PC [17] ) + ( GND ) + ( \CPU0|Processor|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|PC [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|Add0~61_sumout ),
	.cout(\CPU0|Processor|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Add0~61 .extended_lut = "off";
defparam \CPU0|Processor|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU0|Processor|Add0~61 .shared_arith = "off";
// synopsys translate_on

dffeas \CPU0|Processor|PC[17] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [17]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[17] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Add0~65 (
// Equation(s):
// \CPU0|Processor|Add0~65_sumout  = SUM(( \CPU0|Processor|PC [18] ) + ( GND ) + ( \CPU0|Processor|Add0~62  ))
// \CPU0|Processor|Add0~66  = CARRY(( \CPU0|Processor|PC [18] ) + ( GND ) + ( \CPU0|Processor|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|PC [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|Add0~65_sumout ),
	.cout(\CPU0|Processor|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Add0~65 .extended_lut = "off";
defparam \CPU0|Processor|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU0|Processor|Add0~65 .shared_arith = "off";
// synopsys translate_on

dffeas \CPU0|Processor|PC[18] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [18]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[18] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Add0~69 (
// Equation(s):
// \CPU0|Processor|Add0~69_sumout  = SUM(( \CPU0|Processor|PC [19] ) + ( GND ) + ( \CPU0|Processor|Add0~66  ))
// \CPU0|Processor|Add0~70  = CARRY(( \CPU0|Processor|PC [19] ) + ( GND ) + ( \CPU0|Processor|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|PC [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|Add0~69_sumout ),
	.cout(\CPU0|Processor|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Add0~69 .extended_lut = "off";
defparam \CPU0|Processor|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU0|Processor|Add0~69 .shared_arith = "off";
// synopsys translate_on

dffeas \CPU0|Processor|PC[19] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [19]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[19] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|is_usermem~0 (
// Equation(s):
// \MEMCODE|is_usermem~0_combout  = ( !\CPU0|Processor|PC [18] & ( !\CPU0|Processor|PC [19] & ( (!\CPU0|Processor|PC [14] & (!\CPU0|Processor|PC [15] & (!\CPU0|Processor|PC [16] & !\CPU0|Processor|PC [17]))) ) ) )

	.dataa(!\CPU0|Processor|PC [14]),
	.datab(!\CPU0|Processor|PC [15]),
	.datac(!\CPU0|Processor|PC [16]),
	.datad(!\CPU0|Processor|PC [17]),
	.datae(!\CPU0|Processor|PC [18]),
	.dataf(!\CPU0|Processor|PC [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|is_usermem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|is_usermem~0 .extended_lut = "off";
defparam \MEMCODE|is_usermem~0 .lut_mask = 64'h8000000000000000;
defparam \MEMCODE|is_usermem~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Add0~73 (
// Equation(s):
// \CPU0|Processor|Add0~73_sumout  = SUM(( \CPU0|Processor|PC [20] ) + ( GND ) + ( \CPU0|Processor|Add0~70  ))
// \CPU0|Processor|Add0~74  = CARRY(( \CPU0|Processor|PC [20] ) + ( GND ) + ( \CPU0|Processor|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|PC [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|Add0~73_sumout ),
	.cout(\CPU0|Processor|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Add0~73 .extended_lut = "off";
defparam \CPU0|Processor|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU0|Processor|Add0~73 .shared_arith = "off";
// synopsys translate_on

dffeas \CPU0|Processor|PC[20] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [20]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[20] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Add0~77 (
// Equation(s):
// \CPU0|Processor|Add0~77_sumout  = SUM(( \CPU0|Processor|PC [21] ) + ( GND ) + ( \CPU0|Processor|Add0~74  ))
// \CPU0|Processor|Add0~78  = CARRY(( \CPU0|Processor|PC [21] ) + ( GND ) + ( \CPU0|Processor|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|PC [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|Add0~77_sumout ),
	.cout(\CPU0|Processor|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Add0~77 .extended_lut = "off";
defparam \CPU0|Processor|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU0|Processor|Add0~77 .shared_arith = "off";
// synopsys translate_on

dffeas \CPU0|Processor|PC[21] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [21]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[21] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Add0~81 (
// Equation(s):
// \CPU0|Processor|Add0~81_sumout  = SUM(( !\CPU0|Processor|PC [22] ) + ( GND ) + ( \CPU0|Processor|Add0~78  ))
// \CPU0|Processor|Add0~82  = CARRY(( !\CPU0|Processor|PC [22] ) + ( GND ) + ( \CPU0|Processor|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|PC [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|Add0~81_sumout ),
	.cout(\CPU0|Processor|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Add0~81 .extended_lut = "off";
defparam \CPU0|Processor|Add0~81 .lut_mask = 64'h0000FFFF0000FF00;
defparam \CPU0|Processor|Add0~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|PC[22]~0 (
// Equation(s):
// \CPU0|Processor|PC[22]~0_combout  = !\CPU0|Processor|Add0~81_sumout 

	.dataa(!\CPU0|Processor|Add0~81_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|PC[22]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|PC[22]~0 .extended_lut = "off";
defparam \CPU0|Processor|PC[22]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \CPU0|Processor|PC[22]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \CPU0|Processor|PC[22] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|PC[22]~0_combout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [22]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[22] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Add0~85 (
// Equation(s):
// \CPU0|Processor|Add0~85_sumout  = SUM(( \CPU0|Processor|PC [23] ) + ( GND ) + ( \CPU0|Processor|Add0~82  ))
// \CPU0|Processor|Add0~86  = CARRY(( \CPU0|Processor|PC [23] ) + ( GND ) + ( \CPU0|Processor|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|PC [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|Add0~85_sumout ),
	.cout(\CPU0|Processor|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Add0~85 .extended_lut = "off";
defparam \CPU0|Processor|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU0|Processor|Add0~85 .shared_arith = "off";
// synopsys translate_on

dffeas \CPU0|Processor|PC[23] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [23]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[23] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Add0~89 (
// Equation(s):
// \CPU0|Processor|Add0~89_sumout  = SUM(( \CPU0|Processor|PC [24] ) + ( GND ) + ( \CPU0|Processor|Add0~86  ))
// \CPU0|Processor|Add0~90  = CARRY(( \CPU0|Processor|PC [24] ) + ( GND ) + ( \CPU0|Processor|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|PC [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|Add0~89_sumout ),
	.cout(\CPU0|Processor|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Add0~89 .extended_lut = "off";
defparam \CPU0|Processor|Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU0|Processor|Add0~89 .shared_arith = "off";
// synopsys translate_on

dffeas \CPU0|Processor|PC[24] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [24]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[24] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Add0~93 (
// Equation(s):
// \CPU0|Processor|Add0~93_sumout  = SUM(( \CPU0|Processor|PC [25] ) + ( GND ) + ( \CPU0|Processor|Add0~90  ))
// \CPU0|Processor|Add0~94  = CARRY(( \CPU0|Processor|PC [25] ) + ( GND ) + ( \CPU0|Processor|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|PC [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|Add0~93_sumout ),
	.cout(\CPU0|Processor|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Add0~93 .extended_lut = "off";
defparam \CPU0|Processor|Add0~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU0|Processor|Add0~93 .shared_arith = "off";
// synopsys translate_on

dffeas \CPU0|Processor|PC[25] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [25]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[25] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Add0~97 (
// Equation(s):
// \CPU0|Processor|Add0~97_sumout  = SUM(( \CPU0|Processor|PC [26] ) + ( GND ) + ( \CPU0|Processor|Add0~94  ))
// \CPU0|Processor|Add0~98  = CARRY(( \CPU0|Processor|PC [26] ) + ( GND ) + ( \CPU0|Processor|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|PC [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|Add0~97_sumout ),
	.cout(\CPU0|Processor|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Add0~97 .extended_lut = "off";
defparam \CPU0|Processor|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU0|Processor|Add0~97 .shared_arith = "off";
// synopsys translate_on

dffeas \CPU0|Processor|PC[26] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [26]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[26] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Add0~101 (
// Equation(s):
// \CPU0|Processor|Add0~101_sumout  = SUM(( \CPU0|Processor|PC [27] ) + ( GND ) + ( \CPU0|Processor|Add0~98  ))
// \CPU0|Processor|Add0~102  = CARRY(( \CPU0|Processor|PC [27] ) + ( GND ) + ( \CPU0|Processor|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|PC [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|Add0~101_sumout ),
	.cout(\CPU0|Processor|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Add0~101 .extended_lut = "off";
defparam \CPU0|Processor|Add0~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU0|Processor|Add0~101 .shared_arith = "off";
// synopsys translate_on

dffeas \CPU0|Processor|PC[27] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [27]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[27] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Add0~105 (
// Equation(s):
// \CPU0|Processor|Add0~105_sumout  = SUM(( \CPU0|Processor|PC [28] ) + ( GND ) + ( \CPU0|Processor|Add0~102  ))
// \CPU0|Processor|Add0~106  = CARRY(( \CPU0|Processor|PC [28] ) + ( GND ) + ( \CPU0|Processor|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|PC [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|Add0~105_sumout ),
	.cout(\CPU0|Processor|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Add0~105 .extended_lut = "off";
defparam \CPU0|Processor|Add0~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU0|Processor|Add0~105 .shared_arith = "off";
// synopsys translate_on

dffeas \CPU0|Processor|PC[28] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [28]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[28] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Add0~109 (
// Equation(s):
// \CPU0|Processor|Add0~109_sumout  = SUM(( \CPU0|Processor|PC [29] ) + ( GND ) + ( \CPU0|Processor|Add0~106  ))
// \CPU0|Processor|Add0~110  = CARRY(( \CPU0|Processor|PC [29] ) + ( GND ) + ( \CPU0|Processor|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|PC [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|Add0~109_sumout ),
	.cout(\CPU0|Processor|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Add0~109 .extended_lut = "off";
defparam \CPU0|Processor|Add0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU0|Processor|Add0~109 .shared_arith = "off";
// synopsys translate_on

dffeas \CPU0|Processor|PC[29] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [29]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[29] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Add0~113 (
// Equation(s):
// \CPU0|Processor|Add0~113_sumout  = SUM(( \CPU0|Processor|PC [30] ) + ( GND ) + ( \CPU0|Processor|Add0~110  ))
// \CPU0|Processor|Add0~114  = CARRY(( \CPU0|Processor|PC [30] ) + ( GND ) + ( \CPU0|Processor|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|PC [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|Add0~113_sumout ),
	.cout(\CPU0|Processor|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Add0~113 .extended_lut = "off";
defparam \CPU0|Processor|Add0~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU0|Processor|Add0~113 .shared_arith = "off";
// synopsys translate_on

dffeas \CPU0|Processor|PC[30] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [30]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[30] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Add0~117 (
// Equation(s):
// \CPU0|Processor|Add0~117_sumout  = SUM(( \CPU0|Processor|PC [31] ) + ( GND ) + ( \CPU0|Processor|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|PC [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|Add0~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Add0~117 .extended_lut = "off";
defparam \CPU0|Processor|Add0~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU0|Processor|Add0~117 .shared_arith = "off";
// synopsys translate_on

dffeas \CPU0|Processor|PC[31] (
	.clk(\CLOCK0|CLK~combout ),
	.d(\CPU0|Processor|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(!\CLOCK0|Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|Processor|PC [31]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|Processor|PC[31] .is_wysiwyg = "true";
defparam \CPU0|Processor|PC[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|is_usermem~1 (
// Equation(s):
// \MEMCODE|is_usermem~1_combout  = ( !\CPU0|Processor|PC [30] & ( !\CPU0|Processor|PC [31] & ( (!\CPU0|Processor|PC [26] & (!\CPU0|Processor|PC [27] & (!\CPU0|Processor|PC [28] & !\CPU0|Processor|PC [29]))) ) ) )

	.dataa(!\CPU0|Processor|PC [26]),
	.datab(!\CPU0|Processor|PC [27]),
	.datac(!\CPU0|Processor|PC [28]),
	.datad(!\CPU0|Processor|PC [29]),
	.datae(!\CPU0|Processor|PC [30]),
	.dataf(!\CPU0|Processor|PC [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|is_usermem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|is_usermem~1 .extended_lut = "off";
defparam \MEMCODE|is_usermem~1 .lut_mask = 64'h8000000000000000;
defparam \MEMCODE|is_usermem~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|is_usermem~2 (
// Equation(s):
// \MEMCODE|is_usermem~2_combout  = ( !\CPU0|Processor|PC [24] & ( !\CPU0|Processor|PC [25] & ( (!\CPU0|Processor|PC [20] & (!\CPU0|Processor|PC [21] & (!\CPU0|Processor|PC [22] & !\CPU0|Processor|PC [23]))) ) ) )

	.dataa(!\CPU0|Processor|PC [20]),
	.datab(!\CPU0|Processor|PC [21]),
	.datac(!\CPU0|Processor|PC [22]),
	.datad(!\CPU0|Processor|PC [23]),
	.datae(!\CPU0|Processor|PC [24]),
	.dataf(!\CPU0|Processor|PC [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|is_usermem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|is_usermem~2 .extended_lut = "off";
defparam \MEMCODE|is_usermem~2 .lut_mask = 64'h8000000000000000;
defparam \MEMCODE|is_usermem~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|wReadData[0]~32 (
// Equation(s):
// \MEMCODE|wReadData[0]~32_combout  = (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & (\MEMCODE|is_usermem~2_combout  & !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [0])))

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|wReadData[0]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|wReadData[0]~32 .extended_lut = "off";
defparam \MEMCODE|wReadData[0]~32 .lut_mask = 64'h0100010001000100;
defparam \MEMCODE|wReadData[0]~32 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\CPU0|Processor|PC [13],\CPU0|Processor|PC [12],\CPU0|Processor|PC [11],\CPU0|Processor|PC [10],\CPU0|Processor|PC [9],\CPU0|Processor|PC [8],\CPU0|Processor|PC [7],\CPU0|Processor|PC [6],\CPU0|Processor|PC [5],\CPU0|Processor|PC [4],\CPU0|Processor|PC [3],\CPU0|Processor|PC [2]}),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[0]~0_combout }),
	.portbdatain({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "de1_text.mif";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_mask_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_size = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M20K";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003B08821849858";
// synopsys translate_on

cyclonev_ram_block \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\CPU0|Processor|PC [13],\CPU0|Processor|PC [12],\CPU0|Processor|PC [11],\CPU0|Processor|PC [10],\CPU0|Processor|PC [9],\CPU0|Processor|PC [8],\CPU0|Processor|PC [7],\CPU0|Processor|PC [6],\CPU0|Processor|PC [5],\CPU0|Processor|PC [4],\CPU0|Processor|PC [3],\CPU0|Processor|PC [2]}),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[0]~0_combout }),
	.portbdatain({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file = "de1_text.mif";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file_layout = "port_a";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_mask_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_size = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M20K";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003308820840808";
// synopsys translate_on

cyclonev_ram_block \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\CPU0|Processor|PC [13],\CPU0|Processor|PC [12],\CPU0|Processor|PC [11],\CPU0|Processor|PC [10],\CPU0|Processor|PC [9],\CPU0|Processor|PC [8],\CPU0|Processor|PC [7],\CPU0|Processor|PC [6],\CPU0|Processor|PC [5],\CPU0|Processor|PC [4],\CPU0|Processor|PC [3],\CPU0|Processor|PC [2]}),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[0]~0_combout }),
	.portbdatain({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "de1_text.mif";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_mask_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_size = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M20K";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C41314B39B3F3";
// synopsys translate_on

cyclonev_ram_block \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\CPU0|Processor|PC [13],\CPU0|Processor|PC [12],\CPU0|Processor|PC [11],\CPU0|Processor|PC [10],\CPU0|Processor|PC [9],\CPU0|Processor|PC [8],\CPU0|Processor|PC [7],\CPU0|Processor|PC [6],\CPU0|Processor|PC [5],\CPU0|Processor|PC [4],\CPU0|Processor|PC [3],\CPU0|Processor|PC [2]}),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[0]~0_combout }),
	.portbdatain({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "de1_text.mif";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_mask_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_size = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M20K";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003BACCB0C68E5C";
// synopsys translate_on

cyclonev_ram_block \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\CPU0|Processor|PC [13],\CPU0|Processor|PC [12],\CPU0|Processor|PC [11],\CPU0|Processor|PC [10],\CPU0|Processor|PC [9],\CPU0|Processor|PC [8],\CPU0|Processor|PC [7],\CPU0|Processor|PC [6],\CPU0|Processor|PC [5],\CPU0|Processor|PC [4],\CPU0|Processor|PC [3],\CPU0|Processor|PC [2]}),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[0]~0_combout }),
	.portbdatain({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "de1_text.mif";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_mask_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_size = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M20K";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003B8CC30C60C0C";
// synopsys translate_on

cyclonev_ram_block \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\CPU0|Processor|PC [13],\CPU0|Processor|PC [12],\CPU0|Processor|PC [11],\CPU0|Processor|PC [10],\CPU0|Processor|PC [9],\CPU0|Processor|PC [8],\CPU0|Processor|PC [7],\CPU0|Processor|PC [6],\CPU0|Processor|PC [5],\CPU0|Processor|PC [4],\CPU0|Processor|PC [3],\CPU0|Processor|PC [2]}),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[0]~0_combout }),
	.portbdatain({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file = "de1_text.mif";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file_layout = "port_a";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_mask_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_size = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M20K";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D71986B9DBB3A";
// synopsys translate_on

cyclonev_ram_block \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\CPU0|Processor|PC [13],\CPU0|Processor|PC [12],\CPU0|Processor|PC [11],\CPU0|Processor|PC [10],\CPU0|Processor|PC [9],\CPU0|Processor|PC [8],\CPU0|Processor|PC [7],\CPU0|Processor|PC [6],\CPU0|Processor|PC [5],\CPU0|Processor|PC [4],\CPU0|Processor|PC [3],\CPU0|Processor|PC [2]}),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[1]~1_combout }),
	.portbdatain({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "de1_text.mif";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_mask_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_size = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M20K";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000200";
// synopsys translate_on

cyclonev_ram_block \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\CPU0|Processor|PC [13],\CPU0|Processor|PC [12],\CPU0|Processor|PC [11],\CPU0|Processor|PC [10],\CPU0|Processor|PC [9],\CPU0|Processor|PC [8],\CPU0|Processor|PC [7],\CPU0|Processor|PC [6],\CPU0|Processor|PC [5],\CPU0|Processor|PC [4],\CPU0|Processor|PC [3],\CPU0|Processor|PC [2]}),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[1]~1_combout }),
	.portbdatain({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file = "de1_text.mif";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file_layout = "port_a";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_mask_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_size = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 15;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 15;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M20K";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004C84406516620";
// synopsys translate_on

cyclonev_ram_block \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\CPU0|Processor|PC [13],\CPU0|Processor|PC [12],\CPU0|Processor|PC [11],\CPU0|Processor|PC [10],\CPU0|Processor|PC [9],\CPU0|Processor|PC [8],\CPU0|Processor|PC [7],\CPU0|Processor|PC [6],\CPU0|Processor|PC [5],\CPU0|Processor|PC [4],\CPU0|Processor|PC [3],\CPU0|Processor|PC [2]}),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[1]~1_combout }),
	.portbdatain({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "de1_text.mif";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_mask_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_size = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M20K";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
// synopsys translate_on

cyclonev_ram_block \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\CPU0|Processor|PC [13],\CPU0|Processor|PC [12],\CPU0|Processor|PC [11],\CPU0|Processor|PC [10],\CPU0|Processor|PC [9],\CPU0|Processor|PC [8],\CPU0|Processor|PC [7],\CPU0|Processor|PC [6],\CPU0|Processor|PC [5],\CPU0|Processor|PC [4],\CPU0|Processor|PC [3],\CPU0|Processor|PC [2]}),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[1]~1_combout }),
	.portbdatain({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file = "de1_text.mif";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file_layout = "port_a";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_mask_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_size = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 13;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 13;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M20K";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000280004200";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 64'hC8C8C8C8C8C8C8C8;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1 .lut_mask = 64'h37FF37FF37FF37FF;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|wReadData[12]~45 (
// Equation(s):
// \MEMCODE|wReadData[12]~45_combout  = (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & (\MEMCODE|is_usermem~2_combout  & !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [12])))

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|wReadData[12]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|wReadData[12]~45 .extended_lut = "off";
defparam \MEMCODE|wReadData[12]~45 .lut_mask = 64'h0100010001000100;
defparam \MEMCODE|wReadData[12]~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|wReadData[13]~46 (
// Equation(s):
// \MEMCODE|wReadData[13]~46_combout  = (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & (\MEMCODE|is_usermem~2_combout  & !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [13])))

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|wReadData[13]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|wReadData[13]~46 .extended_lut = "off";
defparam \MEMCODE|wReadData[13]~46 .lut_mask = 64'h0100010001000100;
defparam \MEMCODE|wReadData[13]~46 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\CPU0|Processor|PC [13],\CPU0|Processor|PC [12],\CPU0|Processor|PC [11],\CPU0|Processor|PC [10],\CPU0|Processor|PC [9],\CPU0|Processor|PC [8],\CPU0|Processor|PC [7],\CPU0|Processor|PC [6],\CPU0|Processor|PC [5],\CPU0|Processor|PC [4],\CPU0|Processor|PC [3],\CPU0|Processor|PC [2]}),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[1]~1_combout }),
	.portbdatain({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "de1_text.mif";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_mask_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_size = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 9;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 9;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M20K";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C05334F39F3F3";
// synopsys translate_on

cyclonev_ram_block \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\CPU0|Processor|PC [13],\CPU0|Processor|PC [12],\CPU0|Processor|PC [11],\CPU0|Processor|PC [10],\CPU0|Processor|PC [9],\CPU0|Processor|PC [8],\CPU0|Processor|PC [7],\CPU0|Processor|PC [6],\CPU0|Processor|PC [5],\CPU0|Processor|PC [4],\CPU0|Processor|PC [3],\CPU0|Processor|PC [2]}),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[1]~1_combout }),
	.portbdatain({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "de1_text.mif";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_mask_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_size = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M20K";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000084410420404";
// synopsys translate_on

cyclonev_ram_block \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\CPU0|Processor|PC [13],\CPU0|Processor|PC [12],\CPU0|Processor|PC [11],\CPU0|Processor|PC [10],\CPU0|Processor|PC [9],\CPU0|Processor|PC [8],\CPU0|Processor|PC [7],\CPU0|Processor|PC [6],\CPU0|Processor|PC [5],\CPU0|Processor|PC [4],\CPU0|Processor|PC [3],\CPU0|Processor|PC [2]}),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[1]~1_combout }),
	.portbdatain({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file = "de1_text.mif";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file_layout = "port_a";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_mask_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_size = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 11;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 11;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M20K";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector29~0 (
// Equation(s):
// \CPU0|Processor|Selector29~0_combout  = (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & (\MEMCODE|is_usermem~2_combout  & !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [9])))

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector29~0 .extended_lut = "off";
defparam \CPU0|Processor|Selector29~0 .lut_mask = 64'h0100010001000100;
defparam \CPU0|Processor|Selector29~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\CPU0|Processor|PC [13],\CPU0|Processor|PC [12],\CPU0|Processor|PC [11],\CPU0|Processor|PC [10],\CPU0|Processor|PC [9],\CPU0|Processor|PC [8],\CPU0|Processor|PC [7],\CPU0|Processor|PC [6],\CPU0|Processor|PC [5],\CPU0|Processor|PC [4],\CPU0|Processor|PC [3],\CPU0|Processor|PC [2]}),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[0]~0_combout }),
	.portbdatain({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "de1_text.mif";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_mask_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_size = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M20K";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFF";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|wReadData[1]~36 (
// Equation(s):
// \MEMCODE|wReadData[1]~36_combout  = (!\MEMCODE|is_usermem~0_combout ) # ((!\MEMCODE|is_usermem~1_combout ) # ((!\MEMCODE|is_usermem~2_combout ) # (\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [1])))

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|wReadData[1]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|wReadData[1]~36 .extended_lut = "off";
defparam \MEMCODE|wReadData[1]~36 .lut_mask = 64'hFEFFFEFFFEFFFEFF;
defparam \MEMCODE|wReadData[1]~36 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|wReadData[3]~37 (
// Equation(s):
// \MEMCODE|wReadData[3]~37_combout  = (!\MEMCODE|is_usermem~0_combout ) # ((!\MEMCODE|is_usermem~1_combout ) # ((!\MEMCODE|is_usermem~2_combout ) # (\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3])))

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|wReadData[3]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|wReadData[3]~37 .extended_lut = "off";
defparam \MEMCODE|wReadData[3]~37 .lut_mask = 64'hFEFFFEFFFEFFFEFF;
defparam \MEMCODE|wReadData[3]~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|wReadData[5]~35 (
// Equation(s):
// \MEMCODE|wReadData[5]~35_combout  = (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & (\MEMCODE|is_usermem~2_combout  & !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5])))

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|wReadData[5]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|wReadData[5]~35 .extended_lut = "off";
defparam \MEMCODE|wReadData[5]~35 .lut_mask = 64'h0100010001000100;
defparam \MEMCODE|wReadData[5]~35 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ImmGen|WideOr1~0 (
// Equation(s):
// \CPU0|Processor|ImmGen|WideOr1~0_combout  = ( \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ( (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & (\MEMCODE|is_usermem~2_combout  & 
// !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [0]))) ) ) # ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ( (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & \MEMCODE|is_usermem~2_combout )) 
// ) )

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ImmGen|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ImmGen|WideOr1~0 .extended_lut = "off";
defparam \CPU0|Processor|ImmGen|WideOr1~0 .lut_mask = 64'h0101010001010100;
defparam \CPU0|Processor|ImmGen|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector28~2 (
// Equation(s):
// \CPU0|Processor|Selector28~2_combout  = ( !\CPU0|Processor|ImmGen|WideOr1~0_combout  & ( (\MEMCODE|wReadData[4]~33_combout  & (\MEMCODE|wReadData[2]~34_combout  & (!\MEMCODE|wReadData[5]~35_combout  & !\MEMCODE|wReadData[3]~37_combout ))) ) )

	.dataa(!\MEMCODE|wReadData[4]~33_combout ),
	.datab(!\MEMCODE|wReadData[2]~34_combout ),
	.datac(!\MEMCODE|wReadData[5]~35_combout ),
	.datad(!\MEMCODE|wReadData[3]~37_combout ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ImmGen|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector28~2 .extended_lut = "off";
defparam \CPU0|Processor|Selector28~2 .lut_mask = 64'h1000100000000000;
defparam \CPU0|Processor|Selector28~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|wReadData[6]~38 (
// Equation(s):
// \MEMCODE|wReadData[6]~38_combout  = (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & (\MEMCODE|is_usermem~2_combout  & !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6])))

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|wReadData[6]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|wReadData[6]~38 .extended_lut = "off";
defparam \MEMCODE|wReadData[6]~38 .lut_mask = 64'h0100010001000100;
defparam \MEMCODE|wReadData[6]~38 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector28~0 (
// Equation(s):
// \CPU0|Processor|Selector28~0_combout  = ( \MEMCODE|wReadData[6]~38_combout  & ( !\CPU0|Processor|ImmGen|WideOr1~0_combout  & ( (\MEMCODE|wReadData[2]~34_combout  & (\MEMCODE|wReadData[5]~35_combout  & ((!\MEMCODE|wReadData[4]~33_combout ) # 
// (!\MEMCODE|wReadData[3]~37_combout )))) ) ) ) # ( !\MEMCODE|wReadData[6]~38_combout  & ( !\CPU0|Processor|ImmGen|WideOr1~0_combout  & ( (\MEMCODE|wReadData[4]~33_combout  & (!\MEMCODE|wReadData[2]~34_combout  & !\MEMCODE|wReadData[5]~35_combout )) ) ) )

	.dataa(!\MEMCODE|wReadData[4]~33_combout ),
	.datab(!\MEMCODE|wReadData[2]~34_combout ),
	.datac(!\MEMCODE|wReadData[5]~35_combout ),
	.datad(!\MEMCODE|wReadData[3]~37_combout ),
	.datae(!\MEMCODE|wReadData[6]~38_combout ),
	.dataf(!\CPU0|Processor|ImmGen|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector28~0 .extended_lut = "off";
defparam \CPU0|Processor|Selector28~0 .lut_mask = 64'h4040030200000000;
defparam \CPU0|Processor|Selector28~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector29~1 (
// Equation(s):
// \CPU0|Processor|Selector29~1_combout  = ( \CPU0|Processor|Selector28~2_combout  & ( !\CPU0|Processor|Selector28~0_combout  & ( (!\CPU0|Processor|Selector29~0_combout  & (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & 
// !\MEMCODE|wReadData[3]~37_combout ))) ) ) )

	.dataa(!\CPU0|Processor|Selector29~0_combout ),
	.datab(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datac(!\MEMCODE|wReadData[1]~36_combout ),
	.datad(!\MEMCODE|wReadData[3]~37_combout ),
	.datae(!\CPU0|Processor|Selector28~2_combout ),
	.dataf(!\CPU0|Processor|Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector29~1 .extended_lut = "off";
defparam \CPU0|Processor|Selector29~1 .lut_mask = 64'h0000020000000000;
defparam \CPU0|Processor|Selector29~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\CPU0|Processor|PC [13],\CPU0|Processor|PC [12],\CPU0|Processor|PC [11],\CPU0|Processor|PC [10],\CPU0|Processor|PC [9],\CPU0|Processor|PC [8],\CPU0|Processor|PC [7],\CPU0|Processor|PC [6],\CPU0|Processor|PC [5],\CPU0|Processor|PC [4],\CPU0|Processor|PC [3],\CPU0|Processor|PC [2]}),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[2]~2_combout }),
	.portbdatain({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file = "de1_text.mif";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file_layout = "port_a";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_mask_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_size = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 22;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 22;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M20K";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000026AFDB9D21F9C";
// synopsys translate_on

cyclonev_ram_block \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\CPU0|Processor|PC [13],\CPU0|Processor|PC [12],\CPU0|Processor|PC [11],\CPU0|Processor|PC [10],\CPU0|Processor|PC [9],\CPU0|Processor|PC [8],\CPU0|Processor|PC [7],\CPU0|Processor|PC [6],\CPU0|Processor|PC [5],\CPU0|Processor|PC [4],\CPU0|Processor|PC [3],\CPU0|Processor|PC [2]}),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[2]~2_combout }),
	.portbdatain({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file = "de1_text.mif";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file_layout = "port_a";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_mask_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_size = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 23;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 23;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_write_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M20K";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F51984980199B";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ImmGen|WideOr1~1 (
// Equation(s):
// \CPU0|Processor|ImmGen|WideOr1~1_combout  = ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ( (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & (\MEMCODE|is_usermem~2_combout  & 
// !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5]))) ) )

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ImmGen|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ImmGen|WideOr1~1 .extended_lut = "off";
defparam \CPU0|Processor|ImmGen|WideOr1~1 .lut_mask = 64'h0100000001000000;
defparam \CPU0|Processor|ImmGen|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ImmGen|Selector5~0 (
// Equation(s):
// \CPU0|Processor|ImmGen|Selector5~0_combout  = ( \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ( (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & (\MEMCODE|is_usermem~2_combout  & 
// !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4]))) ) )

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ImmGen|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ImmGen|Selector5~0 .extended_lut = "off";
defparam \CPU0|Processor|ImmGen|Selector5~0 .lut_mask = 64'h0000010000000100;
defparam \CPU0|Processor|ImmGen|Selector5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\CPU0|Processor|PC [13],\CPU0|Processor|PC [12],\CPU0|Processor|PC [11],\CPU0|Processor|PC [10],\CPU0|Processor|PC [9],\CPU0|Processor|PC [8],\CPU0|Processor|PC [7],\CPU0|Processor|PC [6],\CPU0|Processor|PC [5],\CPU0|Processor|PC [4],\CPU0|Processor|PC [3],\CPU0|Processor|PC [2]}),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[2]~2_combout }),
	.portbdatain({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file = "de1_text.mif";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file_layout = "port_a";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_mask_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_size = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 21;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 21;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_write_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M20K";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080944584A0797";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [21]),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ImmGen|Selector4~0 (
// Equation(s):
// \CPU0|Processor|ImmGen|Selector4~0_combout  = ( \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ( \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ( (\MEMCODE|is_usermem~0_combout  & 
// (\MEMCODE|is_usermem~1_combout  & (\MEMCODE|is_usermem~2_combout  & !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) ) ) ) # ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ( 
// \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ( (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & \MEMCODE|is_usermem~2_combout )) ) ) ) # ( \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2] & 
// ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ( (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & \MEMCODE|is_usermem~2_combout )) ) ) ) # ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a 
// [2] & ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ( (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & \MEMCODE|is_usermem~2_combout )) ) ) )

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.dataf(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ImmGen|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ImmGen|Selector4~0 .extended_lut = "off";
defparam \CPU0|Processor|ImmGen|Selector4~0 .lut_mask = 64'h0101010101010100;
defparam \CPU0|Processor|ImmGen|Selector4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\CPU0|Processor|PC [13],\CPU0|Processor|PC [12],\CPU0|Processor|PC [11],\CPU0|Processor|PC [10],\CPU0|Processor|PC [9],\CPU0|Processor|PC [8],\CPU0|Processor|PC [7],\CPU0|Processor|PC [6],\CPU0|Processor|PC [5],\CPU0|Processor|PC [4],\CPU0|Processor|PC [3],\CPU0|Processor|PC [2]}),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[1]~1_combout }),
	.portbdatain({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "de1_text.mif";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_mask_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_size = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M20K";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004230C21C1C3";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ImmGen|Selector4~1 (
// Equation(s):
// \CPU0|Processor|ImmGen|Selector4~1_combout  = ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ( \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [8] & ( (\MEMCODE|is_usermem~0_combout  & 
// (\MEMCODE|is_usermem~1_combout  & (\MEMCODE|is_usermem~2_combout  & !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2]))) ) ) )

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.dataf(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ImmGen|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ImmGen|Selector4~1 .extended_lut = "off";
defparam \CPU0|Processor|ImmGen|Selector4~1 .lut_mask = 64'h0000000001000000;
defparam \CPU0|Processor|ImmGen|Selector4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ImmGen|Selector4~2 (
// Equation(s):
// \CPU0|Processor|ImmGen|Selector4~2_combout  = ( \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ( (\MEMCODE|is_usermem~0_combout  & 
// (\MEMCODE|is_usermem~1_combout  & (\MEMCODE|is_usermem~2_combout  & \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) ) ) )

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.dataf(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ImmGen|Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ImmGen|Selector4~2 .extended_lut = "off";
defparam \CPU0|Processor|ImmGen|Selector4~2 .lut_mask = 64'h0000000100000000;
defparam \CPU0|Processor|ImmGen|Selector4~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ImmGen|Selector4~3 (
// Equation(s):
// \CPU0|Processor|ImmGen|Selector4~3_combout  = ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4] & ( \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5] & ( (\MEMCODE|is_usermem~0_combout  & 
// (\MEMCODE|is_usermem~1_combout  & (\MEMCODE|is_usermem~2_combout  & \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [0]))) ) ) )

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.dataf(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ImmGen|Selector4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ImmGen|Selector4~3 .extended_lut = "off";
defparam \CPU0|Processor|ImmGen|Selector4~3 .lut_mask = 64'h0000000000010000;
defparam \CPU0|Processor|ImmGen|Selector4~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ImmGen|Selector4~4 (
// Equation(s):
// \CPU0|Processor|ImmGen|Selector4~4_combout  = ( \CPU0|Processor|ImmGen|Selector4~2_combout  & ( \CPU0|Processor|ImmGen|Selector4~3_combout  & ( (!\CPU0|Processor|ImmGen|Selector4~0_combout ) # (((\CPU0|Processor|ImmGen|WideOr1~1_combout  & 
// !\CPU0|Processor|ImmGen|Selector5~0_combout )) # (\CPU0|Processor|ImmGen|Selector4~1_combout )) ) ) ) # ( !\CPU0|Processor|ImmGen|Selector4~2_combout  & ( \CPU0|Processor|ImmGen|Selector4~3_combout  & ( (!\CPU0|Processor|ImmGen|Selector4~0_combout ) # 
// (\CPU0|Processor|ImmGen|Selector4~1_combout ) ) ) ) # ( \CPU0|Processor|ImmGen|Selector4~2_combout  & ( !\CPU0|Processor|ImmGen|Selector4~3_combout  & ( (\CPU0|Processor|ImmGen|WideOr1~1_combout  & !\CPU0|Processor|ImmGen|Selector5~0_combout ) ) ) )

	.dataa(!\CPU0|Processor|ImmGen|WideOr1~1_combout ),
	.datab(!\CPU0|Processor|ImmGen|Selector5~0_combout ),
	.datac(!\CPU0|Processor|ImmGen|Selector4~0_combout ),
	.datad(!\CPU0|Processor|ImmGen|Selector4~1_combout ),
	.datae(!\CPU0|Processor|ImmGen|Selector4~2_combout ),
	.dataf(!\CPU0|Processor|ImmGen|Selector4~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ImmGen|Selector4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ImmGen|Selector4~4 .extended_lut = "off";
defparam \CPU0|Processor|ImmGen|Selector4~4 .lut_mask = 64'h00004444F0FFF4FF;
defparam \CPU0|Processor|ImmGen|Selector4~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\CPU0|Processor|PC [13],\CPU0|Processor|PC [12],\CPU0|Processor|PC [11],\CPU0|Processor|PC [10],\CPU0|Processor|PC [9],\CPU0|Processor|PC [8],\CPU0|Processor|PC [7],\CPU0|Processor|PC [6],\CPU0|Processor|PC [5],\CPU0|Processor|PC [4],\CPU0|Processor|PC [3],\CPU0|Processor|PC [2]}),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[2]~2_combout }),
	.portbdatain({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file = "de1_text.mif";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file_layout = "port_a";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_mask_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_size = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 20;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 20;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M20K";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000802019C020594";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [20]),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|wReadData[20]~41 (
// Equation(s):
// \MEMCODE|wReadData[20]~41_combout  = (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & (\MEMCODE|is_usermem~2_combout  & !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [20])))

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|wReadData[20]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|wReadData[20]~41 .extended_lut = "off";
defparam \MEMCODE|wReadData[20]~41 .lut_mask = 64'h0100010001000100;
defparam \MEMCODE|wReadData[20]~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|is_usermem~3 (
// Equation(s):
// \MEMCODE|is_usermem~3_combout  = (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & \MEMCODE|is_usermem~2_combout ))

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|is_usermem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|is_usermem~3 .extended_lut = "off";
defparam \MEMCODE|is_usermem~3 .lut_mask = 64'h0101010101010101;
defparam \MEMCODE|is_usermem~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|CtrUNI|Decoder0~2 (
// Equation(s):
// \CPU0|Processor|CtrUNI|Decoder0~2_combout  = ( \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ( (\MEMCODE|is_usermem~3_combout  & 
// (\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4] & \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5]))) ) ) )

	.dataa(!\MEMCODE|is_usermem~3_combout ),
	.datab(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datac(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.dataf(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|CtrUNI|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|CtrUNI|Decoder0~2 .extended_lut = "off";
defparam \CPU0|Processor|CtrUNI|Decoder0~2 .lut_mask = 64'h0000001000000000;
defparam \CPU0|Processor|CtrUNI|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ImmGen|Selector5~4 (
// Equation(s):
// \CPU0|Processor|ImmGen|Selector5~4_combout  = ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ( (\MEMCODE|is_usermem~3_combout  & (!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5] & 
// ((!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3]) # (\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4])))) ) )

	.dataa(!\MEMCODE|is_usermem~3_combout ),
	.datab(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datac(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ImmGen|Selector5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ImmGen|Selector5~4 .extended_lut = "off";
defparam \CPU0|Processor|ImmGen|Selector5~4 .lut_mask = 64'h5010000050100000;
defparam \CPU0|Processor|ImmGen|Selector5~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ImmGen|Selector5~5 (
// Equation(s):
// \CPU0|Processor|ImmGen|Selector5~5_combout  = ( \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ( (\MEMCODE|is_usermem~3_combout  & ((!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2] & 
// ((\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6]))) # (\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [20]) # 
// (!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6]))))) ) ) # ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ( (\MEMCODE|is_usermem~3_combout  & 
// ((!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [20]) # ((!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2]) # (!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6])))) ) )

	.dataa(!\MEMCODE|is_usermem~3_combout ),
	.datab(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datac(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ImmGen|Selector5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ImmGen|Selector5~5 .extended_lut = "off";
defparam \CPU0|Processor|ImmGen|Selector5~5 .lut_mask = 64'h5554055455540554;
defparam \CPU0|Processor|ImmGen|Selector5~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ImmGen|Selector5~6 (
// Equation(s):
// \CPU0|Processor|ImmGen|Selector5~6_combout  = ( \CPU0|Processor|ImmGen|Selector5~4_combout  & ( \CPU0|Processor|ImmGen|Selector5~5_combout  & ( (!\MEMCODE|wReadData[20]~41_combout  & (\MEMCODE|wReadData[2]~34_combout  & 
// !\CPU0|Processor|ImmGen|WideOr1~0_combout )) ) ) ) # ( \CPU0|Processor|ImmGen|Selector5~4_combout  & ( !\CPU0|Processor|ImmGen|Selector5~5_combout  & ( ((!\MEMCODE|wReadData[20]~41_combout  & (\MEMCODE|wReadData[2]~34_combout  & 
// !\CPU0|Processor|ImmGen|WideOr1~0_combout ))) # (\CPU0|Processor|CtrUNI|Decoder0~2_combout ) ) ) ) # ( !\CPU0|Processor|ImmGen|Selector5~4_combout  & ( !\CPU0|Processor|ImmGen|Selector5~5_combout  & ( \CPU0|Processor|CtrUNI|Decoder0~2_combout  ) ) )

	.dataa(!\MEMCODE|wReadData[20]~41_combout ),
	.datab(!\MEMCODE|wReadData[2]~34_combout ),
	.datac(!\CPU0|Processor|ImmGen|WideOr1~0_combout ),
	.datad(!\CPU0|Processor|CtrUNI|Decoder0~2_combout ),
	.datae(!\CPU0|Processor|ImmGen|Selector5~4_combout ),
	.dataf(!\CPU0|Processor|ImmGen|Selector5~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ImmGen|Selector5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ImmGen|Selector5~6 .extended_lut = "off";
defparam \CPU0|Processor|ImmGen|Selector5~6 .lut_mask = 64'h00FF20FF00002020;
defparam \CPU0|Processor|ImmGen|Selector5~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\CPU0|Processor|PC [13],\CPU0|Processor|PC [12],\CPU0|Processor|PC [11],\CPU0|Processor|PC [10],\CPU0|Processor|PC [9],\CPU0|Processor|PC [8],\CPU0|Processor|PC [7],\CPU0|Processor|PC [6],\CPU0|Processor|PC [5],\CPU0|Processor|PC [4],\CPU0|Processor|PC [3],\CPU0|Processor|PC [2]}),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[2]~2_combout }),
	.portbdatain({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file = "de1_text.mif";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file_layout = "port_a";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_mask_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_size = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 16;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 16;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M20K";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000602910390D4";
// synopsys translate_on

cyclonev_ram_block \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\CPU0|Processor|PC [13],\CPU0|Processor|PC [12],\CPU0|Processor|PC [11],\CPU0|Processor|PC [10],\CPU0|Processor|PC [9],\CPU0|Processor|PC [8],\CPU0|Processor|PC [7],\CPU0|Processor|PC [6],\CPU0|Processor|PC [5],\CPU0|Processor|PC [4],\CPU0|Processor|PC [3],\CPU0|Processor|PC [2]}),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[2]~2_combout }),
	.portbdatain({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file = "de1_text.mif";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file_layout = "port_a";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_mask_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_size = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 17;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 17;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_write_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M20K";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000844165366B4";
// synopsys translate_on

cyclonev_ram_block \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\CPU0|Processor|PC [13],\CPU0|Processor|PC [12],\CPU0|Processor|PC [11],\CPU0|Processor|PC [10],\CPU0|Processor|PC [9],\CPU0|Processor|PC [8],\CPU0|Processor|PC [7],\CPU0|Processor|PC [6],\CPU0|Processor|PC [5],\CPU0|Processor|PC [4],\CPU0|Processor|PC [3],\CPU0|Processor|PC [2]}),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[2]~2_combout }),
	.portbdatain({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file = "de1_text.mif";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file_layout = "port_a";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_mask_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_size = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 18;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 18;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M20K";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
// synopsys translate_on

cyclonev_ram_block \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\CPU0|Processor|PC [13],\CPU0|Processor|PC [12],\CPU0|Processor|PC [11],\CPU0|Processor|PC [10],\CPU0|Processor|PC [9],\CPU0|Processor|PC [8],\CPU0|Processor|PC [7],\CPU0|Processor|PC [6],\CPU0|Processor|PC [5],\CPU0|Processor|PC [4],\CPU0|Processor|PC [3],\CPU0|Processor|PC [2]}),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[2]~2_combout }),
	.portbdatain({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file = "de1_text.mif";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file_layout = "port_a";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_mask_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_size = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 19;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 19;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_write_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M20K";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [19]),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .power_up = "low";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [18]),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .power_up = "low";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [17]),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|RegsUNI|Mux29~0 (
// Equation(s):
// \CPU0|Processor|RegsUNI|Mux29~0_combout  = (!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [19]))

	.dataa(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|RegsUNI|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|RegsUNI|Mux29~0 .extended_lut = "off";
defparam \CPU0|Processor|RegsUNI|Mux29~0 .lut_mask = 64'h8080808080808080;
defparam \CPU0|Processor|RegsUNI|Mux29~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|RegsUNI|Mux29~1 (
// Equation(s):
// \CPU0|Processor|RegsUNI|Mux29~1_combout  = ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \CPU0|Processor|RegsUNI|Mux29~0_combout  & ( (\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & \MEMCODE|is_usermem~2_combout ))) ) ) )

	.dataa(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(!\MEMCODE|is_usermem~0_combout ),
	.datac(!\MEMCODE|is_usermem~1_combout ),
	.datad(!\MEMCODE|is_usermem~2_combout ),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\CPU0|Processor|RegsUNI|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|RegsUNI|Mux29~1 .extended_lut = "off";
defparam \CPU0|Processor|RegsUNI|Mux29~1 .lut_mask = 64'h0000000000010000;
defparam \CPU0|Processor|RegsUNI|Mux29~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|ShiftRight0~4 (
// Equation(s):
// \CPU0|Processor|ALUunit|ShiftRight0~4_combout  = ( \CPU0|Processor|ImmGen|Selector5~6_combout  & ( \CPU0|Processor|RegsUNI|Mux29~1_combout  & ( (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & 
// (!\MEMCODE|wReadData[3]~37_combout  & \CPU0|Processor|ImmGen|Selector4~4_combout ))) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\MEMCODE|wReadData[3]~37_combout ),
	.datad(!\CPU0|Processor|ImmGen|Selector4~4_combout ),
	.datae(!\CPU0|Processor|ImmGen|Selector5~6_combout ),
	.dataf(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|ShiftRight0~4 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|ShiftRight0~4 .lut_mask = 64'h0000000000000010;
defparam \CPU0|Processor|ALUunit|ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector28~3 (
// Equation(s):
// \CPU0|Processor|Selector28~3_combout  = (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & (\MEMCODE|is_usermem~2_combout  & !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [10])))

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector28~3 .extended_lut = "off";
defparam \CPU0|Processor|Selector28~3 .lut_mask = 64'h0100010001000100;
defparam \CPU0|Processor|Selector28~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector28~4 (
// Equation(s):
// \CPU0|Processor|Selector28~4_combout  = ( !\CPU0|Processor|Selector28~0_combout  & ( !\CPU0|Processor|Selector28~3_combout  & ( (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & (!\MEMCODE|wReadData[3]~37_combout  & 
// \CPU0|Processor|Selector28~2_combout ))) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\MEMCODE|wReadData[3]~37_combout ),
	.datad(!\CPU0|Processor|Selector28~2_combout ),
	.datae(!\CPU0|Processor|Selector28~0_combout ),
	.dataf(!\CPU0|Processor|Selector28~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector28~4 .extended_lut = "off";
defparam \CPU0|Processor|Selector28~4 .lut_mask = 64'h0010000000000000;
defparam \CPU0|Processor|Selector28~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|wReadData[23]~40 (
// Equation(s):
// \MEMCODE|wReadData[23]~40_combout  = (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & (\MEMCODE|is_usermem~2_combout  & !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [23])))

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|wReadData[23]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|wReadData[23]~40 .extended_lut = "off";
defparam \MEMCODE|wReadData[23]~40 .lut_mask = 64'h0100010001000100;
defparam \MEMCODE|wReadData[23]~40 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\CPU0|Processor|PC [13],\CPU0|Processor|PC [12],\CPU0|Processor|PC [11],\CPU0|Processor|PC [10],\CPU0|Processor|PC [9],\CPU0|Processor|PC [8],\CPU0|Processor|PC [7],\CPU0|Processor|PC [6],\CPU0|Processor|PC [5],\CPU0|Processor|PC [4],\CPU0|Processor|PC [3],\CPU0|Processor|PC [2]}),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[3]~3_combout }),
	.portbdatain({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file = "de1_text.mif";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file_layout = "port_a";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_mask_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_size = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 24;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 24;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_write_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M20K";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C10182900B998";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|RegsUNI|Mux61~0 (
// Equation(s):
// \CPU0|Processor|RegsUNI|Mux61~0_combout  = ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ( (\MEMCODE|is_usermem~3_combout  & 
// (\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [20] & !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [22]))) ) ) )

	.dataa(!\MEMCODE|is_usermem~3_combout ),
	.datab(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.dataf(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|RegsUNI|Mux61~0 .extended_lut = "off";
defparam \CPU0|Processor|RegsUNI|Mux61~0 .lut_mask = 64'h1000000000000000;
defparam \CPU0|Processor|RegsUNI|Mux61~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector28~5 (
// Equation(s):
// \CPU0|Processor|Selector28~5_combout  = ( \MEMCODE|wReadData[3]~37_combout  & ( \CPU0|Processor|Selector28~2_combout  & ( \CPU0|Processor|RegsUNI|Mux61~0_combout  ) ) ) # ( !\MEMCODE|wReadData[3]~37_combout  & ( \CPU0|Processor|Selector28~2_combout  & ( 
// \CPU0|Processor|RegsUNI|Mux61~0_combout  ) ) ) # ( \MEMCODE|wReadData[3]~37_combout  & ( !\CPU0|Processor|Selector28~2_combout  & ( \CPU0|Processor|RegsUNI|Mux61~0_combout  ) ) ) # ( !\MEMCODE|wReadData[3]~37_combout  & ( 
// !\CPU0|Processor|Selector28~2_combout  & ( (!\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (((\CPU0|Processor|RegsUNI|Mux61~0_combout )))) # (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & ((!\MEMCODE|wReadData[1]~36_combout  & 
// ((\CPU0|Processor|RegsUNI|Mux61~0_combout ))) # (\MEMCODE|wReadData[1]~36_combout  & (!\MEMCODE|wReadData[23]~40_combout )))) ) ) )

	.dataa(!\MEMCODE|wReadData[23]~40_combout ),
	.datab(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datac(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datad(!\MEMCODE|wReadData[1]~36_combout ),
	.datae(!\MEMCODE|wReadData[3]~37_combout ),
	.dataf(!\CPU0|Processor|Selector28~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector28~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector28~5 .extended_lut = "off";
defparam \CPU0|Processor|Selector28~5 .lut_mask = 64'h333A333333333333;
defparam \CPU0|Processor|Selector28~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|CtrUNI|WideOr7~0 (
// Equation(s):
// \CPU0|Processor|CtrUNI|WideOr7~0_combout  = (!\MEMCODE|wReadData[0]~32_combout  & (\MEMCODE|wReadData[1]~36_combout  & ((!\MEMCODE|wReadData[5]~35_combout ) # (\MEMCODE|wReadData[2]~34_combout ))))

	.dataa(!\MEMCODE|wReadData[0]~32_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\MEMCODE|wReadData[2]~34_combout ),
	.datad(!\MEMCODE|wReadData[5]~35_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|CtrUNI|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|CtrUNI|WideOr7~0 .extended_lut = "off";
defparam \CPU0|Processor|CtrUNI|WideOr7~0 .lut_mask = 64'h2202220222022202;
defparam \CPU0|Processor|CtrUNI|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|CtrUNI|WideOr7~1 (
// Equation(s):
// \CPU0|Processor|CtrUNI|WideOr7~1_combout  = ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ( (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & (\MEMCODE|is_usermem~2_combout  & 
// \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4]))) ) )

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|CtrUNI|WideOr7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|CtrUNI|WideOr7~1 .extended_lut = "off";
defparam \CPU0|Processor|CtrUNI|WideOr7~1 .lut_mask = 64'h0001000000010000;
defparam \CPU0|Processor|CtrUNI|WideOr7~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\CPU0|Processor|PC [13],\CPU0|Processor|PC [12],\CPU0|Processor|PC [11],\CPU0|Processor|PC [10],\CPU0|Processor|PC [9],\CPU0|Processor|PC [8],\CPU0|Processor|PC [7],\CPU0|Processor|PC [6],\CPU0|Processor|PC [5],\CPU0|Processor|PC [4],\CPU0|Processor|PC [3],\CPU0|Processor|PC [2]}),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[3]~3_combout }),
	.portbdatain({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file = "de1_text.mif";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file_layout = "port_a";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_mask_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_size = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 30;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 30;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_write_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M20K";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400100A01A190";
// synopsys translate_on

cyclonev_ram_block \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\CPU0|Processor|PC [13],\CPU0|Processor|PC [12],\CPU0|Processor|PC [11],\CPU0|Processor|PC [10],\CPU0|Processor|PC [9],\CPU0|Processor|PC [8],\CPU0|Processor|PC [7],\CPU0|Processor|PC [6],\CPU0|Processor|PC [5],\CPU0|Processor|PC [4],\CPU0|Processor|PC [3],\CPU0|Processor|PC [2]}),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[3]~3_combout }),
	.portbdatain({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ),
	.portbdataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_offset_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_width_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file = "de1_text.mif";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file_layout = "port_a";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .logical_ram_name = "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .operation_mode = "bidir_dual_port";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_mask_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_size = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_bit_number = 31;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_bit_number = 31;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_write_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .ram_block_type = "M20K";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400100A01A190";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [31]),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .power_up = "low";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [30]),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|wReadData[30]~44 (
// Equation(s):
// \MEMCODE|wReadData[30]~44_combout  = (!\MEMCODE|is_usermem~0_combout ) # ((!\MEMCODE|is_usermem~1_combout ) # ((!\MEMCODE|is_usermem~2_combout ) # (\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [30])))

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|wReadData[30]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|wReadData[30]~44 .extended_lut = "off";
defparam \MEMCODE|wReadData[30]~44 .lut_mask = 64'hFEFFFEFFFEFFFEFF;
defparam \MEMCODE|wReadData[30]~44 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\CPU0|Processor|PC [13],\CPU0|Processor|PC [12],\CPU0|Processor|PC [11],\CPU0|Processor|PC [10],\CPU0|Processor|PC [9],\CPU0|Processor|PC [8],\CPU0|Processor|PC [7],\CPU0|Processor|PC [6],\CPU0|Processor|PC [5],\CPU0|Processor|PC [4],\CPU0|Processor|PC [3],\CPU0|Processor|PC [2]}),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[3]~3_combout }),
	.portbdatain({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file = "de1_text.mif";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file_layout = "port_a";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_mask_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_size = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 25;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 25;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_write_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M20K";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400980BA09198";
// synopsys translate_on

cyclonev_ram_block \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\CPU0|Processor|PC [13],\CPU0|Processor|PC [12],\CPU0|Processor|PC [11],\CPU0|Processor|PC [10],\CPU0|Processor|PC [9],\CPU0|Processor|PC [8],\CPU0|Processor|PC [7],\CPU0|Processor|PC [6],\CPU0|Processor|PC [5],\CPU0|Processor|PC [4],\CPU0|Processor|PC [3],\CPU0|Processor|PC [2]}),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[3]~3_combout }),
	.portbdatain({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file = "de1_text.mif";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file_layout = "port_a";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_mask_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_size = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 26;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 26;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_write_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M20K";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400102980B190";
// synopsys translate_on

cyclonev_ram_block \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\CPU0|Processor|PC [13],\CPU0|Processor|PC [12],\CPU0|Processor|PC [11],\CPU0|Processor|PC [10],\CPU0|Processor|PC [9],\CPU0|Processor|PC [8],\CPU0|Processor|PC [7],\CPU0|Processor|PC [6],\CPU0|Processor|PC [5],\CPU0|Processor|PC [4],\CPU0|Processor|PC [3],\CPU0|Processor|PC [2]}),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[3]~3_combout }),
	.portbdatain({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file = "de1_text.mif";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file_layout = "port_a";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_mask_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_size = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 27;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 27;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_write_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M20K";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400100B04B998";
// synopsys translate_on

cyclonev_ram_block \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\CPU0|Processor|PC [13],\CPU0|Processor|PC [12],\CPU0|Processor|PC [11],\CPU0|Processor|PC [10],\CPU0|Processor|PC [9],\CPU0|Processor|PC [8],\CPU0|Processor|PC [7],\CPU0|Processor|PC [6],\CPU0|Processor|PC [5],\CPU0|Processor|PC [4],\CPU0|Processor|PC [3],\CPU0|Processor|PC [2]}),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[3]~3_combout }),
	.portbdatain({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file = "de1_text.mif";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file_layout = "port_a";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_mask_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_size = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 28;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 28;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_write_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M20K";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400100A01A190";
// synopsys translate_on

cyclonev_ram_block \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\CPU0|Processor|PC [13],\CPU0|Processor|PC [12],\CPU0|Processor|PC [11],\CPU0|Processor|PC [10],\CPU0|Processor|PC [9],\CPU0|Processor|PC [8],\CPU0|Processor|PC [7],\CPU0|Processor|PC [6],\CPU0|Processor|PC [5],\CPU0|Processor|PC [4],\CPU0|Processor|PC [3],\CPU0|Processor|PC [2]}),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[3]~3_combout }),
	.portbdatain({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ),
	.portbdataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_offset_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_width_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file = "de1_text.mif";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file_layout = "port_a";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .logical_ram_name = "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .operation_mode = "bidir_dual_port";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_mask_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_size = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_bit_number = 29;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_bit_number = 29;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_write_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .ram_block_type = "M20K";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400100A01A190";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [29]),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .power_up = "low";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [28]),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .power_up = "low";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [27]),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .power_up = "low";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [26]),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .power_up = "low";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [25]),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|LessThan0~0 (
// Equation(s):
// \CPU0|Processor|ALUunit|LessThan0~0_combout  = ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [26] & ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [27] & ( (\MEMCODE|is_usermem~0_combout  & 
// (\MEMCODE|is_usermem~1_combout  & (\MEMCODE|is_usermem~2_combout  & !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [25]))) ) ) )

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.dataf(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|LessThan0~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|LessThan0~0 .lut_mask = 64'h0100000000000000;
defparam \CPU0|Processor|ALUunit|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUControlunit|Equal0~0 (
// Equation(s):
// \CPU0|Processor|ALUControlunit|Equal0~0_combout  = ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [29] & ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [31] & ( (\MEMCODE|is_usermem~0_combout  & 
// (\MEMCODE|is_usermem~1_combout  & (\MEMCODE|is_usermem~2_combout  & !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [28]))) ) ) )

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [28]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [29]),
	.dataf(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUControlunit|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUControlunit|Equal0~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUControlunit|Equal0~0 .lut_mask = 64'h0100000000000000;
defparam \CPU0|Processor|ALUControlunit|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUControlunit|Mux6~0 (
// Equation(s):
// \CPU0|Processor|ALUControlunit|Mux6~0_combout  = ( \MEMCODE|wReadData[12]~45_combout  & ( \MEMCODE|wReadData[13]~46_combout  & ( (!\MEMCODE|wReadData[14]~43_combout ) # ((!\MEMCODE|wReadData[30]~44_combout  & (\CPU0|Processor|ALUunit|LessThan0~0_combout  
// & \CPU0|Processor|ALUControlunit|Equal0~0_combout ))) ) ) ) # ( !\MEMCODE|wReadData[12]~45_combout  & ( \MEMCODE|wReadData[13]~46_combout  & ( (!\MEMCODE|wReadData[14]~43_combout  & (\CPU0|Processor|ALUunit|LessThan0~0_combout  & 
// \CPU0|Processor|ALUControlunit|Equal0~0_combout )) ) ) ) # ( !\MEMCODE|wReadData[12]~45_combout  & ( !\MEMCODE|wReadData[13]~46_combout  & ( \MEMCODE|wReadData[14]~43_combout  ) ) )

	.dataa(!\MEMCODE|wReadData[14]~43_combout ),
	.datab(!\MEMCODE|wReadData[30]~44_combout ),
	.datac(!\CPU0|Processor|ALUunit|LessThan0~0_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Equal0~0_combout ),
	.datae(!\MEMCODE|wReadData[12]~45_combout ),
	.dataf(!\MEMCODE|wReadData[13]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUControlunit|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUControlunit|Mux6~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUControlunit|Mux6~0 .lut_mask = 64'h55550000000AAAAE;
defparam \CPU0|Processor|ALUControlunit|Mux6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|CtrUNI|Decoder0~0 (
// Equation(s):
// \CPU0|Processor|CtrUNI|Decoder0~0_combout  = ( \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ( (\MEMCODE|is_usermem~0_combout  & 
// (\MEMCODE|is_usermem~1_combout  & (\MEMCODE|is_usermem~2_combout  & \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [0]))) ) ) )

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.dataf(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|CtrUNI|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|CtrUNI|Decoder0~0 .extended_lut = "off";
defparam \CPU0|Processor|CtrUNI|Decoder0~0 .lut_mask = 64'h0000000100000000;
defparam \CPU0|Processor|CtrUNI|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUControlunit|Mux6~1 (
// Equation(s):
// \CPU0|Processor|ALUControlunit|Mux6~1_combout  = ( \MEMCODE|wReadData[14]~43_combout  & ( \MEMCODE|wReadData[13]~46_combout  & ( (!\MEMCODE|wReadData[4]~33_combout  & (!\MEMCODE|wReadData[2]~34_combout  & (!\MEMCODE|wReadData[5]~35_combout  & 
// \CPU0|Processor|CtrUNI|Decoder0~0_combout ))) ) ) ) # ( !\MEMCODE|wReadData[14]~43_combout  & ( \MEMCODE|wReadData[13]~46_combout  & ( (!\MEMCODE|wReadData[4]~33_combout  & (!\MEMCODE|wReadData[2]~34_combout  & (!\MEMCODE|wReadData[5]~35_combout  & 
// \CPU0|Processor|CtrUNI|Decoder0~0_combout ))) ) ) ) # ( \MEMCODE|wReadData[14]~43_combout  & ( !\MEMCODE|wReadData[13]~46_combout  & ( (!\MEMCODE|wReadData[4]~33_combout  & (!\MEMCODE|wReadData[2]~34_combout  & (!\MEMCODE|wReadData[5]~35_combout  & 
// \CPU0|Processor|CtrUNI|Decoder0~0_combout ))) ) ) )

	.dataa(!\MEMCODE|wReadData[4]~33_combout ),
	.datab(!\MEMCODE|wReadData[2]~34_combout ),
	.datac(!\MEMCODE|wReadData[5]~35_combout ),
	.datad(!\CPU0|Processor|CtrUNI|Decoder0~0_combout ),
	.datae(!\MEMCODE|wReadData[14]~43_combout ),
	.dataf(!\MEMCODE|wReadData[13]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUControlunit|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUControlunit|Mux6~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUControlunit|Mux6~1 .lut_mask = 64'h0000008000800080;
defparam \CPU0|Processor|ALUControlunit|Mux6~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUControlunit|Mux6~2 (
// Equation(s):
// \CPU0|Processor|ALUControlunit|Mux6~2_combout  = ((\CPU0|Processor|CtrUNI|WideOr7~0_combout  & (\CPU0|Processor|CtrUNI|WideOr7~1_combout  & !\CPU0|Processor|ALUControlunit|Mux6~0_combout ))) # (\CPU0|Processor|ALUControlunit|Mux6~1_combout )

	.dataa(!\CPU0|Processor|CtrUNI|WideOr7~0_combout ),
	.datab(!\CPU0|Processor|CtrUNI|WideOr7~1_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux6~0_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux6~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUControlunit|Mux6~2 .extended_lut = "off";
defparam \CPU0|Processor|ALUControlunit|Mux6~2 .lut_mask = 64'h10FF10FF10FF10FF;
defparam \CPU0|Processor|ALUControlunit|Mux6~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux30~0 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux30~0_combout  = ( \CPU0|Processor|Selector28~5_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( (!\CPU0|Processor|Selector29~1_combout  & ((!\CPU0|Processor|Selector28~1_combout  & 
// (!\CPU0|Processor|Selector29~2_combout )) # (\CPU0|Processor|Selector28~1_combout  & ((\CPU0|Processor|Selector28~4_combout ))))) ) ) ) # ( !\CPU0|Processor|Selector28~5_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( 
// (!\CPU0|Processor|Selector29~1_combout  & (\CPU0|Processor|Selector28~4_combout  & ((!\CPU0|Processor|Selector29~2_combout ) # (\CPU0|Processor|Selector28~1_combout )))) ) ) )

	.dataa(!\CPU0|Processor|Selector28~1_combout ),
	.datab(!\CPU0|Processor|Selector29~1_combout ),
	.datac(!\CPU0|Processor|Selector29~2_combout ),
	.datad(!\CPU0|Processor|Selector28~4_combout ),
	.datae(!\CPU0|Processor|Selector28~5_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux30~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux30~0 .lut_mask = 64'h00C480C400000000;
defparam \CPU0|Processor|ALUunit|Mux30~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux30~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux30~1_combout  = (\CPU0|Processor|Selector27~3_combout  & \CPU0|Processor|ALUunit|Mux30~0_combout )

	.dataa(!\CPU0|Processor|Selector27~3_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux30~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux30~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux30~1 .lut_mask = 64'h1111111111111111;
defparam \CPU0|Processor|ALUunit|Mux30~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector28~6 (
// Equation(s):
// \CPU0|Processor|Selector28~6_combout  = ((!\CPU0|Processor|Selector28~1_combout  & \CPU0|Processor|Selector28~5_combout )) # (\CPU0|Processor|Selector28~4_combout )

	.dataa(!\CPU0|Processor|Selector28~1_combout ),
	.datab(!\CPU0|Processor|Selector28~4_combout ),
	.datac(!\CPU0|Processor|Selector28~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector28~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector28~6 .extended_lut = "off";
defparam \CPU0|Processor|Selector28~6 .lut_mask = 64'h3B3B3B3B3B3B3B3B;
defparam \CPU0|Processor|Selector28~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ImmGen|Selector5~1 (
// Equation(s):
// \CPU0|Processor|ImmGen|Selector5~1_combout  = ( !\CPU0|Processor|ImmGen|Selector5~0_combout  & ( (!\MEMCODE|wReadData[20]~41_combout  & (\MEMCODE|wReadData[2]~34_combout  & (!\CPU0|Processor|ImmGen|WideOr1~0_combout  & 
// \CPU0|Processor|ImmGen|WideOr1~1_combout ))) ) )

	.dataa(!\MEMCODE|wReadData[20]~41_combout ),
	.datab(!\MEMCODE|wReadData[2]~34_combout ),
	.datac(!\CPU0|Processor|ImmGen|WideOr1~0_combout ),
	.datad(!\CPU0|Processor|ImmGen|WideOr1~1_combout ),
	.datae(!\CPU0|Processor|ImmGen|Selector5~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ImmGen|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ImmGen|Selector5~1 .extended_lut = "off";
defparam \CPU0|Processor|ImmGen|Selector5~1 .lut_mask = 64'h0020000000200000;
defparam \CPU0|Processor|ImmGen|Selector5~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ImmGen|Selector5~2 (
// Equation(s):
// \CPU0|Processor|ImmGen|Selector5~2_combout  = ( \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ( \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ( (\MEMCODE|is_usermem~0_combout  & 
// (\MEMCODE|is_usermem~1_combout  & (\MEMCODE|is_usermem~2_combout  & !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [20]))) ) ) ) # ( \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ( 
// !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ( (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & (\MEMCODE|is_usermem~2_combout  & !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [20]))) ) ) ) 
// # ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ( (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & \MEMCODE|is_usermem~2_combout )) ) 
// ) )

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.dataf(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ImmGen|Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ImmGen|Selector5~2 .extended_lut = "off";
defparam \CPU0|Processor|ImmGen|Selector5~2 .lut_mask = 64'h0101010000000100;
defparam \CPU0|Processor|ImmGen|Selector5~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ImmGen|Selector5~3 (
// Equation(s):
// \CPU0|Processor|ImmGen|Selector5~3_combout  = ( \CPU0|Processor|CtrUNI|Decoder0~0_combout  & ( !\CPU0|Processor|ImmGen|Selector5~2_combout  & ( (\MEMCODE|wReadData[4]~33_combout  & (!\MEMCODE|wReadData[5]~35_combout  & (!\MEMCODE|wReadData[2]~34_combout  
// $ (\MEMCODE|wReadData[6]~38_combout )))) ) ) )

	.dataa(!\MEMCODE|wReadData[4]~33_combout ),
	.datab(!\MEMCODE|wReadData[2]~34_combout ),
	.datac(!\MEMCODE|wReadData[5]~35_combout ),
	.datad(!\MEMCODE|wReadData[6]~38_combout ),
	.datae(!\CPU0|Processor|CtrUNI|Decoder0~0_combout ),
	.dataf(!\CPU0|Processor|ImmGen|Selector5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ImmGen|Selector5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ImmGen|Selector5~3 .extended_lut = "off";
defparam \CPU0|Processor|ImmGen|Selector5~3 .lut_mask = 64'h0000401000000000;
defparam \CPU0|Processor|ImmGen|Selector5~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|ShiftRight0~0 (
// Equation(s):
// \CPU0|Processor|ALUunit|ShiftRight0~0_combout  = ( \CPU0|Processor|ImmGen|Selector5~1_combout  & ( \CPU0|Processor|ImmGen|Selector5~3_combout  & ( (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & 
// !\MEMCODE|wReadData[3]~37_combout )) ) ) ) # ( !\CPU0|Processor|ImmGen|Selector5~1_combout  & ( \CPU0|Processor|ImmGen|Selector5~3_combout  & ( (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & 
// !\MEMCODE|wReadData[3]~37_combout )) ) ) ) # ( \CPU0|Processor|ImmGen|Selector5~1_combout  & ( !\CPU0|Processor|ImmGen|Selector5~3_combout  & ( (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & 
// !\MEMCODE|wReadData[3]~37_combout )) ) ) ) # ( !\CPU0|Processor|ImmGen|Selector5~1_combout  & ( !\CPU0|Processor|ImmGen|Selector5~3_combout  & ( (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & 
// (!\MEMCODE|wReadData[3]~37_combout  & \CPU0|Processor|ImmGen|Selector4~4_combout ))) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\MEMCODE|wReadData[3]~37_combout ),
	.datad(!\CPU0|Processor|ImmGen|Selector4~4_combout ),
	.datae(!\CPU0|Processor|ImmGen|Selector5~1_combout ),
	.dataf(!\CPU0|Processor|ImmGen|Selector5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|ShiftRight0~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|ShiftRight0~0 .lut_mask = 64'h0010101010101010;
defparam \CPU0|Processor|ALUunit|ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|LessThan0~15 (
// Equation(s):
// \CPU0|Processor|ALUunit|LessThan0~15_combout  = ( \CPU0|Processor|ImmGen|Selector5~1_combout  & ( \CPU0|Processor|ImmGen|Selector5~3_combout  & ( (!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # ((!\MEMCODE|wReadData[1]~36_combout ) # 
// ((!\CPU0|Processor|ImmGen|Selector4~4_combout ) # (\MEMCODE|wReadData[3]~37_combout ))) ) ) ) # ( !\CPU0|Processor|ImmGen|Selector5~1_combout  & ( \CPU0|Processor|ImmGen|Selector5~3_combout  & ( (!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # 
// ((!\MEMCODE|wReadData[1]~36_combout ) # ((!\CPU0|Processor|ImmGen|Selector4~4_combout ) # (\MEMCODE|wReadData[3]~37_combout ))) ) ) ) # ( \CPU0|Processor|ImmGen|Selector5~1_combout  & ( !\CPU0|Processor|ImmGen|Selector5~3_combout  & ( 
// (!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # ((!\MEMCODE|wReadData[1]~36_combout ) # ((!\CPU0|Processor|ImmGen|Selector4~4_combout ) # (\MEMCODE|wReadData[3]~37_combout ))) ) ) ) # ( !\CPU0|Processor|ImmGen|Selector5~1_combout  & ( 
// !\CPU0|Processor|ImmGen|Selector5~3_combout  ) )

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\MEMCODE|wReadData[3]~37_combout ),
	.datad(!\CPU0|Processor|ImmGen|Selector4~4_combout ),
	.datae(!\CPU0|Processor|ImmGen|Selector5~1_combout ),
	.dataf(!\CPU0|Processor|ImmGen|Selector5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|LessThan0~15 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|LessThan0~15 .lut_mask = 64'hFFFFFFEFFFEFFFEF;
defparam \CPU0|Processor|ALUunit|LessThan0~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector27~0 (
// Equation(s):
// \CPU0|Processor|Selector27~0_combout  = (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & (\MEMCODE|is_usermem~2_combout  & !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [11])))

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector27~0 .extended_lut = "off";
defparam \CPU0|Processor|Selector27~0 .lut_mask = 64'h0100010001000100;
defparam \CPU0|Processor|Selector27~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector27~1 (
// Equation(s):
// \CPU0|Processor|Selector27~1_combout  = ( !\CPU0|Processor|Selector28~0_combout  & ( !\CPU0|Processor|Selector27~0_combout  & ( (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & (!\MEMCODE|wReadData[3]~37_combout  & 
// \CPU0|Processor|Selector28~2_combout ))) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\MEMCODE|wReadData[3]~37_combout ),
	.datad(!\CPU0|Processor|Selector28~2_combout ),
	.datae(!\CPU0|Processor|Selector28~0_combout ),
	.dataf(!\CPU0|Processor|Selector27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector27~1 .extended_lut = "off";
defparam \CPU0|Processor|Selector27~1 .lut_mask = 64'h0010000000000000;
defparam \CPU0|Processor|Selector27~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|wReadData[24]~42 (
// Equation(s):
// \MEMCODE|wReadData[24]~42_combout  = (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & (\MEMCODE|is_usermem~2_combout  & !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [24])))

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|wReadData[24]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|wReadData[24]~42 .extended_lut = "off";
defparam \MEMCODE|wReadData[24]~42 .lut_mask = 64'h0100010001000100;
defparam \MEMCODE|wReadData[24]~42 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector27~2 (
// Equation(s):
// \CPU0|Processor|Selector27~2_combout  = ( \MEMCODE|wReadData[3]~37_combout  & ( \CPU0|Processor|Selector28~2_combout  & ( \CPU0|Processor|RegsUNI|Mux61~0_combout  ) ) ) # ( !\MEMCODE|wReadData[3]~37_combout  & ( \CPU0|Processor|Selector28~2_combout  & ( 
// \CPU0|Processor|RegsUNI|Mux61~0_combout  ) ) ) # ( \MEMCODE|wReadData[3]~37_combout  & ( !\CPU0|Processor|Selector28~2_combout  & ( \CPU0|Processor|RegsUNI|Mux61~0_combout  ) ) ) # ( !\MEMCODE|wReadData[3]~37_combout  & ( 
// !\CPU0|Processor|Selector28~2_combout  & ( (!\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (((\CPU0|Processor|RegsUNI|Mux61~0_combout )))) # (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & ((!\MEMCODE|wReadData[1]~36_combout  & 
// ((\CPU0|Processor|RegsUNI|Mux61~0_combout ))) # (\MEMCODE|wReadData[1]~36_combout  & (!\MEMCODE|wReadData[24]~42_combout )))) ) ) )

	.dataa(!\MEMCODE|wReadData[24]~42_combout ),
	.datab(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datac(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datad(!\MEMCODE|wReadData[1]~36_combout ),
	.datae(!\MEMCODE|wReadData[3]~37_combout ),
	.dataf(!\CPU0|Processor|Selector28~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector27~2 .extended_lut = "off";
defparam \CPU0|Processor|Selector27~2 .lut_mask = 64'h333A333333333333;
defparam \CPU0|Processor|Selector27~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux5~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux5~1_combout  = (!\CPU0|Processor|Selector27~1_combout  & (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ((!\CPU0|Processor|Selector27~2_combout ) # (\CPU0|Processor|Selector28~1_combout ))))

	.dataa(!\CPU0|Processor|Selector28~1_combout ),
	.datab(!\CPU0|Processor|Selector27~1_combout ),
	.datac(!\CPU0|Processor|Selector27~2_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux5~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux5~1 .lut_mask = 64'hC400C400C400C400;
defparam \CPU0|Processor|ALUunit|Mux5~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux30~2 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux30~2_combout  = ( \CPU0|Processor|ALUunit|LessThan0~15_combout  & ( \CPU0|Processor|ALUunit|Mux5~1_combout  & ( (\CPU0|Processor|RegsUNI|Mux29~1_combout  & ((!\CPU0|Processor|Selector29~3_combout  & 
// ((\CPU0|Processor|ALUunit|ShiftRight0~0_combout ) # (\CPU0|Processor|Selector28~6_combout ))) # (\CPU0|Processor|Selector29~3_combout  & (!\CPU0|Processor|Selector28~6_combout )))) ) ) ) # ( !\CPU0|Processor|ALUunit|LessThan0~15_combout  & ( 
// \CPU0|Processor|ALUunit|Mux5~1_combout  & ( (\CPU0|Processor|RegsUNI|Mux29~1_combout  & (((\CPU0|Processor|ALUunit|ShiftRight0~0_combout ) # (\CPU0|Processor|Selector28~6_combout )) # (\CPU0|Processor|Selector29~3_combout ))) ) ) )

	.dataa(!\CPU0|Processor|Selector29~3_combout ),
	.datab(!\CPU0|Processor|Selector28~6_combout ),
	.datac(!\CPU0|Processor|ALUunit|ShiftRight0~0_combout ),
	.datad(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datae(!\CPU0|Processor|ALUunit|LessThan0~15_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux30~2 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux30~2 .lut_mask = 64'h00000000007F006E;
defparam \CPU0|Processor|ALUunit|Mux30~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux30~3 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux30~3_combout  = (!\CPU0|Processor|ALUunit|Mux30~2_combout  & ((!\CPU0|Processor|ALUunit|ShiftRight0~4_combout ) # (!\CPU0|Processor|ALUunit|Mux30~1_combout )))

	.dataa(!\CPU0|Processor|ALUunit|ShiftRight0~4_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux30~1_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux30~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux30~3 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux30~3 .lut_mask = 64'hE0E0E0E0E0E0E0E0;
defparam \CPU0|Processor|ALUunit|Mux30~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector31~0 (
// Equation(s):
// \CPU0|Processor|Selector31~0_combout  = ( \CPU0|Processor|ImmGen|Selector5~3_combout  & ( (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & !\MEMCODE|wReadData[3]~37_combout )) ) ) # ( 
// !\CPU0|Processor|ImmGen|Selector5~3_combout  & ( (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & (!\MEMCODE|wReadData[3]~37_combout  & \CPU0|Processor|ImmGen|Selector5~1_combout ))) ) )

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\MEMCODE|wReadData[3]~37_combout ),
	.datad(!\CPU0|Processor|ImmGen|Selector5~1_combout ),
	.datae(!\CPU0|Processor|ImmGen|Selector5~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector31~0 .extended_lut = "off";
defparam \CPU0|Processor|Selector31~0 .lut_mask = 64'h0010101000101010;
defparam \CPU0|Processor|Selector31~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector30~0 (
// Equation(s):
// \CPU0|Processor|Selector30~0_combout  = (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & (!\MEMCODE|wReadData[3]~37_combout  & \CPU0|Processor|ImmGen|Selector4~4_combout )))

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\MEMCODE|wReadData[3]~37_combout ),
	.datad(!\CPU0|Processor|ImmGen|Selector4~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector30~0 .extended_lut = "off";
defparam \CPU0|Processor|Selector30~0 .lut_mask = 64'h0010001000100010;
defparam \CPU0|Processor|Selector30~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|wReadData[25]~51 (
// Equation(s):
// \MEMCODE|wReadData[25]~51_combout  = (!\MEMCODE|is_usermem~0_combout ) # ((!\MEMCODE|is_usermem~1_combout ) # ((!\MEMCODE|is_usermem~2_combout ) # (\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [25])))

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|wReadData[25]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|wReadData[25]~51 .extended_lut = "off";
defparam \MEMCODE|wReadData[25]~51 .lut_mask = 64'hFEFFFEFFFEFFFEFF;
defparam \MEMCODE|wReadData[25]~51 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ImmGen|WideOr0~0 (
// Equation(s):
// \CPU0|Processor|ImmGen|WideOr0~0_combout  = ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ( \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ( (\MEMCODE|is_usermem~0_combout  & 
// (\MEMCODE|is_usermem~1_combout  & (\MEMCODE|is_usermem~2_combout  & !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4]))) ) ) )

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.dataf(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ImmGen|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ImmGen|WideOr0~0 .extended_lut = "off";
defparam \CPU0|Processor|ImmGen|WideOr0~0 .lut_mask = 64'h0000000001000000;
defparam \CPU0|Processor|ImmGen|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ImmGen|WideOr0~1 (
// Equation(s):
// \CPU0|Processor|ImmGen|WideOr0~1_combout  = ( \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5] & ( (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & (\MEMCODE|is_usermem~2_combout  & 
// !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4]))) ) ) # ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5] & ( (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & \MEMCODE|is_usermem~2_combout )) 
// ) )

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ImmGen|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ImmGen|WideOr0~1 .extended_lut = "off";
defparam \CPU0|Processor|ImmGen|WideOr0~1 .lut_mask = 64'h0101010001010100;
defparam \CPU0|Processor|ImmGen|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ImmGen|WideOr0~2 (
// Equation(s):
// \CPU0|Processor|ImmGen|WideOr0~2_combout  = ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5] & ( \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ( (\MEMCODE|is_usermem~0_combout  & 
// (\MEMCODE|is_usermem~1_combout  & \MEMCODE|is_usermem~2_combout )) ) ) ) # ( \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5] & ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ( (\MEMCODE|is_usermem~0_combout  
// & (\MEMCODE|is_usermem~1_combout  & (\MEMCODE|is_usermem~2_combout  & \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2]))) ) ) ) # ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5] & ( 
// !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ( (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & (\MEMCODE|is_usermem~2_combout  & \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2]))) ) ) )

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.dataf(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ImmGen|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ImmGen|WideOr0~2 .extended_lut = "off";
defparam \CPU0|Processor|ImmGen|WideOr0~2 .lut_mask = 64'h0001000101010000;
defparam \CPU0|Processor|ImmGen|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ImmGen|WideOr0~3 (
// Equation(s):
// \CPU0|Processor|ImmGen|WideOr0~3_combout  = (((!\CPU0|Processor|ImmGen|WideOr0~1_combout ) # (\CPU0|Processor|ImmGen|WideOr0~2_combout )) # (\CPU0|Processor|ImmGen|WideOr0~0_combout )) # (\CPU0|Processor|ImmGen|WideOr1~0_combout )

	.dataa(!\CPU0|Processor|ImmGen|WideOr1~0_combout ),
	.datab(!\CPU0|Processor|ImmGen|WideOr0~0_combout ),
	.datac(!\CPU0|Processor|ImmGen|WideOr0~1_combout ),
	.datad(!\CPU0|Processor|ImmGen|WideOr0~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ImmGen|WideOr0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ImmGen|WideOr0~3 .extended_lut = "off";
defparam \CPU0|Processor|ImmGen|WideOr0~3 .lut_mask = 64'hF7FFF7FFF7FFF7FF;
defparam \CPU0|Processor|ImmGen|WideOr0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector26~0 (
// Equation(s):
// \CPU0|Processor|Selector26~0_combout  = ( \MEMCODE|wReadData[25]~51_combout  & ( \CPU0|Processor|ImmGen|WideOr0~3_combout  & ( (\CPU0|Processor|RegsUNI|Mux61~0_combout  & ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # ((!\MEMCODE|wReadData[1]~36_combout 
// ) # (\MEMCODE|wReadData[3]~37_combout )))) ) ) ) # ( !\MEMCODE|wReadData[25]~51_combout  & ( \CPU0|Processor|ImmGen|WideOr0~3_combout  & ( (\CPU0|Processor|RegsUNI|Mux61~0_combout  & ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # 
// ((!\MEMCODE|wReadData[1]~36_combout ) # (\MEMCODE|wReadData[3]~37_combout )))) ) ) ) # ( \MEMCODE|wReadData[25]~51_combout  & ( !\CPU0|Processor|ImmGen|WideOr0~3_combout  & ( ((\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  
// & !\MEMCODE|wReadData[3]~37_combout ))) # (\CPU0|Processor|RegsUNI|Mux61~0_combout ) ) ) ) # ( !\MEMCODE|wReadData[25]~51_combout  & ( !\CPU0|Processor|ImmGen|WideOr0~3_combout  & ( (\CPU0|Processor|RegsUNI|Mux61~0_combout  & 
// ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # ((!\MEMCODE|wReadData[1]~36_combout ) # (\MEMCODE|wReadData[3]~37_combout )))) ) ) )

	.dataa(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datab(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datac(!\MEMCODE|wReadData[1]~36_combout ),
	.datad(!\MEMCODE|wReadData[3]~37_combout ),
	.datae(!\MEMCODE|wReadData[25]~51_combout ),
	.dataf(!\CPU0|Processor|ImmGen|WideOr0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector26~0 .extended_lut = "off";
defparam \CPU0|Processor|Selector26~0 .lut_mask = 64'h5455575554555455;
defparam \CPU0|Processor|Selector26~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|wReadData[26]~50 (
// Equation(s):
// \MEMCODE|wReadData[26]~50_combout  = (!\MEMCODE|is_usermem~0_combout ) # ((!\MEMCODE|is_usermem~1_combout ) # ((!\MEMCODE|is_usermem~2_combout ) # (\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [26])))

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|wReadData[26]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|wReadData[26]~50 .extended_lut = "off";
defparam \MEMCODE|wReadData[26]~50 .lut_mask = 64'hFEFFFEFFFEFFFEFF;
defparam \MEMCODE|wReadData[26]~50 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector25~0 (
// Equation(s):
// \CPU0|Processor|Selector25~0_combout  = ( \MEMCODE|wReadData[26]~50_combout  & ( \CPU0|Processor|ImmGen|WideOr0~3_combout  & ( (\CPU0|Processor|RegsUNI|Mux61~0_combout  & ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # ((!\MEMCODE|wReadData[1]~36_combout 
// ) # (\MEMCODE|wReadData[3]~37_combout )))) ) ) ) # ( !\MEMCODE|wReadData[26]~50_combout  & ( \CPU0|Processor|ImmGen|WideOr0~3_combout  & ( (\CPU0|Processor|RegsUNI|Mux61~0_combout  & ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # 
// ((!\MEMCODE|wReadData[1]~36_combout ) # (\MEMCODE|wReadData[3]~37_combout )))) ) ) ) # ( \MEMCODE|wReadData[26]~50_combout  & ( !\CPU0|Processor|ImmGen|WideOr0~3_combout  & ( ((\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  
// & !\MEMCODE|wReadData[3]~37_combout ))) # (\CPU0|Processor|RegsUNI|Mux61~0_combout ) ) ) ) # ( !\MEMCODE|wReadData[26]~50_combout  & ( !\CPU0|Processor|ImmGen|WideOr0~3_combout  & ( (\CPU0|Processor|RegsUNI|Mux61~0_combout  & 
// ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # ((!\MEMCODE|wReadData[1]~36_combout ) # (\MEMCODE|wReadData[3]~37_combout )))) ) ) )

	.dataa(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datab(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datac(!\MEMCODE|wReadData[1]~36_combout ),
	.datad(!\MEMCODE|wReadData[3]~37_combout ),
	.datae(!\MEMCODE|wReadData[26]~50_combout ),
	.dataf(!\CPU0|Processor|ImmGen|WideOr0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector25~0 .extended_lut = "off";
defparam \CPU0|Processor|Selector25~0 .lut_mask = 64'h5455575554555455;
defparam \CPU0|Processor|Selector25~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|wReadData[27]~49 (
// Equation(s):
// \MEMCODE|wReadData[27]~49_combout  = (!\MEMCODE|is_usermem~0_combout ) # ((!\MEMCODE|is_usermem~1_combout ) # ((!\MEMCODE|is_usermem~2_combout ) # (\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [27])))

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|wReadData[27]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|wReadData[27]~49 .extended_lut = "off";
defparam \MEMCODE|wReadData[27]~49 .lut_mask = 64'hFEFFFEFFFEFFFEFF;
defparam \MEMCODE|wReadData[27]~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector24~0 (
// Equation(s):
// \CPU0|Processor|Selector24~0_combout  = ( \MEMCODE|wReadData[27]~49_combout  & ( \CPU0|Processor|ImmGen|WideOr0~3_combout  & ( (\CPU0|Processor|RegsUNI|Mux61~0_combout  & ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # ((!\MEMCODE|wReadData[1]~36_combout 
// ) # (\MEMCODE|wReadData[3]~37_combout )))) ) ) ) # ( !\MEMCODE|wReadData[27]~49_combout  & ( \CPU0|Processor|ImmGen|WideOr0~3_combout  & ( (\CPU0|Processor|RegsUNI|Mux61~0_combout  & ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # 
// ((!\MEMCODE|wReadData[1]~36_combout ) # (\MEMCODE|wReadData[3]~37_combout )))) ) ) ) # ( \MEMCODE|wReadData[27]~49_combout  & ( !\CPU0|Processor|ImmGen|WideOr0~3_combout  & ( ((\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  
// & !\MEMCODE|wReadData[3]~37_combout ))) # (\CPU0|Processor|RegsUNI|Mux61~0_combout ) ) ) ) # ( !\MEMCODE|wReadData[27]~49_combout  & ( !\CPU0|Processor|ImmGen|WideOr0~3_combout  & ( (\CPU0|Processor|RegsUNI|Mux61~0_combout  & 
// ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # ((!\MEMCODE|wReadData[1]~36_combout ) # (\MEMCODE|wReadData[3]~37_combout )))) ) ) )

	.dataa(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datab(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datac(!\MEMCODE|wReadData[1]~36_combout ),
	.datad(!\MEMCODE|wReadData[3]~37_combout ),
	.datae(!\MEMCODE|wReadData[27]~49_combout ),
	.dataf(!\CPU0|Processor|ImmGen|WideOr0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector24~0 .extended_lut = "off";
defparam \CPU0|Processor|Selector24~0 .lut_mask = 64'h5455575554555455;
defparam \CPU0|Processor|Selector24~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|wReadData[28]~47 (
// Equation(s):
// \MEMCODE|wReadData[28]~47_combout  = (!\MEMCODE|is_usermem~0_combout ) # ((!\MEMCODE|is_usermem~1_combout ) # ((!\MEMCODE|is_usermem~2_combout ) # (\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [28])))

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|wReadData[28]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|wReadData[28]~47 .extended_lut = "off";
defparam \MEMCODE|wReadData[28]~47 .lut_mask = 64'hFEFFFEFFFEFFFEFF;
defparam \MEMCODE|wReadData[28]~47 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector23~0 (
// Equation(s):
// \CPU0|Processor|Selector23~0_combout  = ( \MEMCODE|wReadData[28]~47_combout  & ( \CPU0|Processor|ImmGen|WideOr0~3_combout  & ( (\CPU0|Processor|RegsUNI|Mux61~0_combout  & ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # ((!\MEMCODE|wReadData[1]~36_combout 
// ) # (\MEMCODE|wReadData[3]~37_combout )))) ) ) ) # ( !\MEMCODE|wReadData[28]~47_combout  & ( \CPU0|Processor|ImmGen|WideOr0~3_combout  & ( (\CPU0|Processor|RegsUNI|Mux61~0_combout  & ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # 
// ((!\MEMCODE|wReadData[1]~36_combout ) # (\MEMCODE|wReadData[3]~37_combout )))) ) ) ) # ( \MEMCODE|wReadData[28]~47_combout  & ( !\CPU0|Processor|ImmGen|WideOr0~3_combout  & ( ((\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  
// & !\MEMCODE|wReadData[3]~37_combout ))) # (\CPU0|Processor|RegsUNI|Mux61~0_combout ) ) ) ) # ( !\MEMCODE|wReadData[28]~47_combout  & ( !\CPU0|Processor|ImmGen|WideOr0~3_combout  & ( (\CPU0|Processor|RegsUNI|Mux61~0_combout  & 
// ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # ((!\MEMCODE|wReadData[1]~36_combout ) # (\MEMCODE|wReadData[3]~37_combout )))) ) ) )

	.dataa(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datab(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datac(!\MEMCODE|wReadData[1]~36_combout ),
	.datad(!\MEMCODE|wReadData[3]~37_combout ),
	.datae(!\MEMCODE|wReadData[28]~47_combout ),
	.dataf(!\CPU0|Processor|ImmGen|WideOr0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector23~0 .extended_lut = "off";
defparam \CPU0|Processor|Selector23~0 .lut_mask = 64'h5455575554555455;
defparam \CPU0|Processor|Selector23~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|wReadData[29]~53 (
// Equation(s):
// \MEMCODE|wReadData[29]~53_combout  = (!\MEMCODE|is_usermem~0_combout ) # ((!\MEMCODE|is_usermem~1_combout ) # ((!\MEMCODE|is_usermem~2_combout ) # (\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [29])))

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|wReadData[29]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|wReadData[29]~53 .extended_lut = "off";
defparam \MEMCODE|wReadData[29]~53 .lut_mask = 64'hFEFFFEFFFEFFFEFF;
defparam \MEMCODE|wReadData[29]~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector22~0 (
// Equation(s):
// \CPU0|Processor|Selector22~0_combout  = ( \MEMCODE|wReadData[29]~53_combout  & ( \CPU0|Processor|ImmGen|WideOr0~3_combout  & ( (\CPU0|Processor|RegsUNI|Mux61~0_combout  & ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # ((!\MEMCODE|wReadData[1]~36_combout 
// ) # (\MEMCODE|wReadData[3]~37_combout )))) ) ) ) # ( !\MEMCODE|wReadData[29]~53_combout  & ( \CPU0|Processor|ImmGen|WideOr0~3_combout  & ( (\CPU0|Processor|RegsUNI|Mux61~0_combout  & ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # 
// ((!\MEMCODE|wReadData[1]~36_combout ) # (\MEMCODE|wReadData[3]~37_combout )))) ) ) ) # ( \MEMCODE|wReadData[29]~53_combout  & ( !\CPU0|Processor|ImmGen|WideOr0~3_combout  & ( ((\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  
// & !\MEMCODE|wReadData[3]~37_combout ))) # (\CPU0|Processor|RegsUNI|Mux61~0_combout ) ) ) ) # ( !\MEMCODE|wReadData[29]~53_combout  & ( !\CPU0|Processor|ImmGen|WideOr0~3_combout  & ( (\CPU0|Processor|RegsUNI|Mux61~0_combout  & 
// ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # ((!\MEMCODE|wReadData[1]~36_combout ) # (\MEMCODE|wReadData[3]~37_combout )))) ) ) )

	.dataa(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datab(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datac(!\MEMCODE|wReadData[1]~36_combout ),
	.datad(!\MEMCODE|wReadData[3]~37_combout ),
	.datae(!\MEMCODE|wReadData[29]~53_combout ),
	.dataf(!\CPU0|Processor|ImmGen|WideOr0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector22~0 .extended_lut = "off";
defparam \CPU0|Processor|Selector22~0 .lut_mask = 64'h5455575554555455;
defparam \CPU0|Processor|Selector22~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector21~0 (
// Equation(s):
// \CPU0|Processor|Selector21~0_combout  = ( \MEMCODE|wReadData[30]~44_combout  & ( \CPU0|Processor|ImmGen|WideOr0~3_combout  & ( (\CPU0|Processor|RegsUNI|Mux61~0_combout  & ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # ((!\MEMCODE|wReadData[1]~36_combout 
// ) # (\MEMCODE|wReadData[3]~37_combout )))) ) ) ) # ( !\MEMCODE|wReadData[30]~44_combout  & ( \CPU0|Processor|ImmGen|WideOr0~3_combout  & ( (\CPU0|Processor|RegsUNI|Mux61~0_combout  & ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # 
// ((!\MEMCODE|wReadData[1]~36_combout ) # (\MEMCODE|wReadData[3]~37_combout )))) ) ) ) # ( \MEMCODE|wReadData[30]~44_combout  & ( !\CPU0|Processor|ImmGen|WideOr0~3_combout  & ( ((\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  
// & !\MEMCODE|wReadData[3]~37_combout ))) # (\CPU0|Processor|RegsUNI|Mux61~0_combout ) ) ) ) # ( !\MEMCODE|wReadData[30]~44_combout  & ( !\CPU0|Processor|ImmGen|WideOr0~3_combout  & ( (\CPU0|Processor|RegsUNI|Mux61~0_combout  & 
// ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # ((!\MEMCODE|wReadData[1]~36_combout ) # (\MEMCODE|wReadData[3]~37_combout )))) ) ) )

	.dataa(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datab(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datac(!\MEMCODE|wReadData[1]~36_combout ),
	.datad(!\MEMCODE|wReadData[3]~37_combout ),
	.datae(!\MEMCODE|wReadData[30]~44_combout ),
	.dataf(!\CPU0|Processor|ImmGen|WideOr0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector21~0 .extended_lut = "off";
defparam \CPU0|Processor|Selector21~0 .lut_mask = 64'h5455575554555455;
defparam \CPU0|Processor|Selector21~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|wReadData[31]~48 (
// Equation(s):
// \MEMCODE|wReadData[31]~48_combout  = (!\MEMCODE|is_usermem~0_combout ) # ((!\MEMCODE|is_usermem~1_combout ) # ((!\MEMCODE|is_usermem~2_combout ) # (\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [31])))

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|wReadData[31]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|wReadData[31]~48 .extended_lut = "off";
defparam \MEMCODE|wReadData[31]~48 .lut_mask = 64'hFEFFFEFFFEFFFEFF;
defparam \MEMCODE|wReadData[31]~48 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ImmGen|Selector0~0 (
// Equation(s):
// \CPU0|Processor|ImmGen|Selector0~0_combout  = ( \MEMCODE|wReadData[31]~48_combout  & ( (\MEMCODE|wReadData[2]~34_combout  & (!\CPU0|Processor|ImmGen|WideOr1~0_combout  & (\CPU0|Processor|ImmGen|WideOr1~1_combout  & 
// !\CPU0|Processor|ImmGen|Selector5~0_combout ))) ) )

	.dataa(!\MEMCODE|wReadData[2]~34_combout ),
	.datab(!\CPU0|Processor|ImmGen|WideOr1~0_combout ),
	.datac(!\CPU0|Processor|ImmGen|WideOr1~1_combout ),
	.datad(!\CPU0|Processor|ImmGen|Selector5~0_combout ),
	.datae(!\MEMCODE|wReadData[31]~48_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ImmGen|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ImmGen|Selector0~0 .extended_lut = "off";
defparam \CPU0|Processor|ImmGen|Selector0~0 .lut_mask = 64'h0000040000000400;
defparam \CPU0|Processor|ImmGen|Selector0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector28~7 (
// Equation(s):
// \CPU0|Processor|Selector28~7_combout  = ( \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ( (\MEMCODE|is_usermem~3_combout  & ((!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [0]) # 
// ((!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5]) # (!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [1])))) ) ) # ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ( 
// \MEMCODE|is_usermem~3_combout  ) )

	.dataa(!\MEMCODE|is_usermem~3_combout ),
	.datab(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datac(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector28~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector28~7 .extended_lut = "off";
defparam \CPU0|Processor|Selector28~7 .lut_mask = 64'h5555555455555554;
defparam \CPU0|Processor|Selector28~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ImmGen|Selector0~1 (
// Equation(s):
// \CPU0|Processor|ImmGen|Selector0~1_combout  = ( \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [31] & ( (\MEMCODE|is_usermem~3_combout  & ((!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2] & 
// (\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6] & !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [7])) # (\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2] & 
// (!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6])))) ) ) # ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [31] & ( (\MEMCODE|is_usermem~3_combout  & 
// (((!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6]) # (!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [7])) # (\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2]))) ) )

	.dataa(!\MEMCODE|is_usermem~3_combout ),
	.datab(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ImmGen|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ImmGen|Selector0~1 .extended_lut = "off";
defparam \CPU0|Processor|ImmGen|Selector0~1 .lut_mask = 64'h5551141055511410;
defparam \CPU0|Processor|ImmGen|Selector0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ImmGen|Selector0~2 (
// Equation(s):
// \CPU0|Processor|ImmGen|Selector0~2_combout  = ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4] & ( (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & (\MEMCODE|is_usermem~2_combout  & 
// \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [20]))) ) )

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ImmGen|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ImmGen|Selector0~2 .extended_lut = "off";
defparam \CPU0|Processor|ImmGen|Selector0~2 .lut_mask = 64'h0001000000010000;
defparam \CPU0|Processor|ImmGen|Selector0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ImmGen|Selector0~3 (
// Equation(s):
// \CPU0|Processor|ImmGen|Selector0~3_combout  = ( \CPU0|Processor|ImmGen|Selector0~1_combout  & ( \CPU0|Processor|ImmGen|Selector0~2_combout  & ( (!\MEMCODE|wReadData[2]~34_combout  & (!\MEMCODE|wReadData[6]~38_combout  & 
// !\CPU0|Processor|Selector28~7_combout )) ) ) ) # ( !\CPU0|Processor|ImmGen|Selector0~1_combout  & ( \CPU0|Processor|ImmGen|Selector0~2_combout  & ( ((!\MEMCODE|wReadData[2]~34_combout  & (!\MEMCODE|wReadData[6]~38_combout  & 
// !\CPU0|Processor|Selector28~7_combout ))) # (\CPU0|Processor|CtrUNI|Decoder0~2_combout ) ) ) ) # ( !\CPU0|Processor|ImmGen|Selector0~1_combout  & ( !\CPU0|Processor|ImmGen|Selector0~2_combout  & ( \CPU0|Processor|CtrUNI|Decoder0~2_combout  ) ) )

	.dataa(!\MEMCODE|wReadData[2]~34_combout ),
	.datab(!\MEMCODE|wReadData[6]~38_combout ),
	.datac(!\CPU0|Processor|Selector28~7_combout ),
	.datad(!\CPU0|Processor|CtrUNI|Decoder0~2_combout ),
	.datae(!\CPU0|Processor|ImmGen|Selector0~1_combout ),
	.dataf(!\CPU0|Processor|ImmGen|Selector0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ImmGen|Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ImmGen|Selector0~3 .extended_lut = "off";
defparam \CPU0|Processor|ImmGen|Selector0~3 .lut_mask = 64'h00FF000080FF8080;
defparam \CPU0|Processor|ImmGen|Selector0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector20~0 (
// Equation(s):
// \CPU0|Processor|Selector20~0_combout  = ( \CPU0|Processor|ImmGen|Selector0~0_combout  & ( \CPU0|Processor|ImmGen|Selector0~3_combout  & ( ((\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & !\MEMCODE|wReadData[3]~37_combout 
// ))) # (\CPU0|Processor|RegsUNI|Mux61~0_combout ) ) ) ) # ( !\CPU0|Processor|ImmGen|Selector0~0_combout  & ( \CPU0|Processor|ImmGen|Selector0~3_combout  & ( ((\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & 
// !\MEMCODE|wReadData[3]~37_combout ))) # (\CPU0|Processor|RegsUNI|Mux61~0_combout ) ) ) ) # ( \CPU0|Processor|ImmGen|Selector0~0_combout  & ( !\CPU0|Processor|ImmGen|Selector0~3_combout  & ( ((\CPU0|Processor|CtrUNI|WideOr1~0_combout  & 
// (\MEMCODE|wReadData[1]~36_combout  & !\MEMCODE|wReadData[3]~37_combout ))) # (\CPU0|Processor|RegsUNI|Mux61~0_combout ) ) ) ) # ( !\CPU0|Processor|ImmGen|Selector0~0_combout  & ( !\CPU0|Processor|ImmGen|Selector0~3_combout  & ( 
// (\CPU0|Processor|RegsUNI|Mux61~0_combout  & ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # ((!\MEMCODE|wReadData[1]~36_combout ) # (\MEMCODE|wReadData[3]~37_combout )))) ) ) )

	.dataa(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datab(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datac(!\MEMCODE|wReadData[1]~36_combout ),
	.datad(!\MEMCODE|wReadData[3]~37_combout ),
	.datae(!\CPU0|Processor|ImmGen|Selector0~0_combout ),
	.dataf(!\CPU0|Processor|ImmGen|Selector0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector20~0 .extended_lut = "off";
defparam \CPU0|Processor|Selector20~0 .lut_mask = 64'h5455575557555755;
defparam \CPU0|Processor|Selector20~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ImmGen|WideOr1~2 (
// Equation(s):
// \CPU0|Processor|ImmGen|WideOr1~2_combout  = ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ( (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & (\MEMCODE|is_usermem~2_combout  & 
// \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4]))) ) )

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ImmGen|WideOr1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ImmGen|WideOr1~2 .extended_lut = "off";
defparam \CPU0|Processor|ImmGen|WideOr1~2 .lut_mask = 64'h0001000000010000;
defparam \CPU0|Processor|ImmGen|WideOr1~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ImmGen|WideOr1~3 (
// Equation(s):
// \CPU0|Processor|ImmGen|WideOr1~3_combout  = ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ( (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & (\MEMCODE|is_usermem~2_combout  & 
// !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4]))) ) )

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ImmGen|WideOr1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ImmGen|WideOr1~3 .extended_lut = "off";
defparam \CPU0|Processor|ImmGen|WideOr1~3 .lut_mask = 64'h0100000001000000;
defparam \CPU0|Processor|ImmGen|WideOr1~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector15~0 (
// Equation(s):
// \CPU0|Processor|Selector15~0_combout  = ( \CPU0|Processor|ImmGen|WideOr1~2_combout  & ( \CPU0|Processor|ImmGen|WideOr1~3_combout  & ( (!\CPU0|Processor|ImmGen|WideOr1~0_combout  & (\MEMCODE|wReadData[31]~48_combout  & 
// ((!\CPU0|Processor|ImmGen|WideOr0~2_combout ) # (\CPU0|Processor|ImmGen|WideOr1~1_combout )))) ) ) ) # ( !\CPU0|Processor|ImmGen|WideOr1~2_combout  & ( \CPU0|Processor|ImmGen|WideOr1~3_combout  & ( (!\CPU0|Processor|ImmGen|WideOr1~0_combout  & 
// (\MEMCODE|wReadData[31]~48_combout  & !\CPU0|Processor|ImmGen|WideOr0~2_combout )) ) ) ) # ( \CPU0|Processor|ImmGen|WideOr1~2_combout  & ( !\CPU0|Processor|ImmGen|WideOr1~3_combout  & ( (!\CPU0|Processor|ImmGen|WideOr1~0_combout  & 
// (\CPU0|Processor|ImmGen|WideOr1~1_combout  & \MEMCODE|wReadData[31]~48_combout )) ) ) )

	.dataa(!\CPU0|Processor|ImmGen|WideOr1~0_combout ),
	.datab(!\CPU0|Processor|ImmGen|WideOr1~1_combout ),
	.datac(!\MEMCODE|wReadData[31]~48_combout ),
	.datad(!\CPU0|Processor|ImmGen|WideOr0~2_combout ),
	.datae(!\CPU0|Processor|ImmGen|WideOr1~2_combout ),
	.dataf(!\CPU0|Processor|ImmGen|WideOr1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector15~0 .extended_lut = "off";
defparam \CPU0|Processor|Selector15~0 .lut_mask = 64'h000002020A000A02;
defparam \CPU0|Processor|Selector15~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector19~0 (
// Equation(s):
// \CPU0|Processor|Selector19~0_combout  = ( \CPU0|Processor|ImmGen|WideOr1~2_combout  & ( \CPU0|Processor|ImmGen|WideOr1~3_combout  & ( (!\MEMCODE|wReadData[12]~45_combout  & (((!\CPU0|Processor|ImmGen|WideOr1~1_combout  & 
// \CPU0|Processor|ImmGen|WideOr0~2_combout )) # (\CPU0|Processor|ImmGen|WideOr1~0_combout ))) ) ) ) # ( !\CPU0|Processor|ImmGen|WideOr1~2_combout  & ( \CPU0|Processor|ImmGen|WideOr1~3_combout  & ( (!\MEMCODE|wReadData[12]~45_combout  & 
// ((\CPU0|Processor|ImmGen|WideOr0~2_combout ) # (\CPU0|Processor|ImmGen|WideOr1~0_combout ))) ) ) ) # ( \CPU0|Processor|ImmGen|WideOr1~2_combout  & ( !\CPU0|Processor|ImmGen|WideOr1~3_combout  & ( (!\MEMCODE|wReadData[12]~45_combout  & 
// ((!\CPU0|Processor|ImmGen|WideOr1~1_combout ) # (\CPU0|Processor|ImmGen|WideOr1~0_combout ))) ) ) ) # ( !\CPU0|Processor|ImmGen|WideOr1~2_combout  & ( !\CPU0|Processor|ImmGen|WideOr1~3_combout  & ( !\MEMCODE|wReadData[12]~45_combout  ) ) )

	.dataa(!\CPU0|Processor|ImmGen|WideOr1~0_combout ),
	.datab(!\CPU0|Processor|ImmGen|WideOr1~1_combout ),
	.datac(!\MEMCODE|wReadData[12]~45_combout ),
	.datad(!\CPU0|Processor|ImmGen|WideOr0~2_combout ),
	.datae(!\CPU0|Processor|ImmGen|WideOr1~2_combout ),
	.dataf(!\CPU0|Processor|ImmGen|WideOr1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector19~0 .extended_lut = "off";
defparam \CPU0|Processor|Selector19~0 .lut_mask = 64'hF0F0D0D050F050D0;
defparam \CPU0|Processor|Selector19~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector19~1 (
// Equation(s):
// \CPU0|Processor|Selector19~1_combout  = ( \CPU0|Processor|Selector15~0_combout  & ( \CPU0|Processor|Selector19~0_combout  & ( ((\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & !\MEMCODE|wReadData[3]~37_combout ))) # 
// (\CPU0|Processor|RegsUNI|Mux61~0_combout ) ) ) ) # ( !\CPU0|Processor|Selector15~0_combout  & ( \CPU0|Processor|Selector19~0_combout  & ( ((\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & !\MEMCODE|wReadData[3]~37_combout 
// ))) # (\CPU0|Processor|RegsUNI|Mux61~0_combout ) ) ) ) # ( \CPU0|Processor|Selector15~0_combout  & ( !\CPU0|Processor|Selector19~0_combout  & ( ((\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & 
// !\MEMCODE|wReadData[3]~37_combout ))) # (\CPU0|Processor|RegsUNI|Mux61~0_combout ) ) ) ) # ( !\CPU0|Processor|Selector15~0_combout  & ( !\CPU0|Processor|Selector19~0_combout  & ( (\CPU0|Processor|RegsUNI|Mux61~0_combout  & 
// ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # ((!\MEMCODE|wReadData[1]~36_combout ) # (\MEMCODE|wReadData[3]~37_combout )))) ) ) )

	.dataa(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datab(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datac(!\MEMCODE|wReadData[1]~36_combout ),
	.datad(!\MEMCODE|wReadData[3]~37_combout ),
	.datae(!\CPU0|Processor|Selector15~0_combout ),
	.dataf(!\CPU0|Processor|Selector19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector19~1 .extended_lut = "off";
defparam \CPU0|Processor|Selector19~1 .lut_mask = 64'h5455575557555755;
defparam \CPU0|Processor|Selector19~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ImmGen|WideOr1~4 (
// Equation(s):
// \CPU0|Processor|ImmGen|WideOr1~4_combout  = ( \CPU0|Processor|ImmGen|WideOr1~3_combout  & ( (!\CPU0|Processor|ImmGen|WideOr1~0_combout  & ((!\CPU0|Processor|ImmGen|WideOr0~2_combout ) # ((\CPU0|Processor|ImmGen|WideOr1~1_combout  & 
// \CPU0|Processor|ImmGen|WideOr1~2_combout )))) ) ) # ( !\CPU0|Processor|ImmGen|WideOr1~3_combout  & ( (!\CPU0|Processor|ImmGen|WideOr1~0_combout  & (\CPU0|Processor|ImmGen|WideOr1~1_combout  & \CPU0|Processor|ImmGen|WideOr1~2_combout )) ) )

	.dataa(!\CPU0|Processor|ImmGen|WideOr1~0_combout ),
	.datab(!\CPU0|Processor|ImmGen|WideOr1~1_combout ),
	.datac(!\CPU0|Processor|ImmGen|WideOr0~2_combout ),
	.datad(!\CPU0|Processor|ImmGen|WideOr1~2_combout ),
	.datae(!\CPU0|Processor|ImmGen|WideOr1~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ImmGen|WideOr1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ImmGen|WideOr1~4 .extended_lut = "off";
defparam \CPU0|Processor|ImmGen|WideOr1~4 .lut_mask = 64'h0022A0A20022A0A2;
defparam \CPU0|Processor|ImmGen|WideOr1~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector18~0 (
// Equation(s):
// \CPU0|Processor|Selector18~0_combout  = ( \MEMCODE|wReadData[13]~46_combout  & ( \CPU0|Processor|ImmGen|WideOr1~4_combout  & ( (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & (!\MEMCODE|wReadData[3]~37_combout  & 
// \MEMCODE|wReadData[31]~48_combout ))) ) ) ) # ( !\MEMCODE|wReadData[13]~46_combout  & ( \CPU0|Processor|ImmGen|WideOr1~4_combout  & ( (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & (!\MEMCODE|wReadData[3]~37_combout  & 
// \MEMCODE|wReadData[31]~48_combout ))) ) ) ) # ( !\MEMCODE|wReadData[13]~46_combout  & ( !\CPU0|Processor|ImmGen|WideOr1~4_combout  & ( (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & !\MEMCODE|wReadData[3]~37_combout )) ) 
// ) )

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\MEMCODE|wReadData[3]~37_combout ),
	.datad(!\MEMCODE|wReadData[31]~48_combout ),
	.datae(!\MEMCODE|wReadData[13]~46_combout ),
	.dataf(!\CPU0|Processor|ImmGen|WideOr1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector18~0 .extended_lut = "off";
defparam \CPU0|Processor|Selector18~0 .lut_mask = 64'h1010000000100010;
defparam \CPU0|Processor|Selector18~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|CtrUNI|WideOr1~1 (
// Equation(s):
// \CPU0|Processor|CtrUNI|WideOr1~1_combout  = ( \MEMCODE|wReadData[2]~34_combout  & ( \MEMCODE|wReadData[5]~35_combout  & ( (\MEMCODE|wReadData[1]~36_combout  & (!\MEMCODE|wReadData[3]~37_combout  & !\MEMCODE|wReadData[0]~32_combout )) ) ) ) # ( 
// \MEMCODE|wReadData[2]~34_combout  & ( !\MEMCODE|wReadData[5]~35_combout  & ( (\MEMCODE|wReadData[1]~36_combout  & (!\MEMCODE|wReadData[3]~37_combout  & (!\MEMCODE|wReadData[0]~32_combout  & \MEMCODE|wReadData[4]~33_combout ))) ) ) ) # ( 
// !\MEMCODE|wReadData[2]~34_combout  & ( !\MEMCODE|wReadData[5]~35_combout  & ( (\MEMCODE|wReadData[1]~36_combout  & (!\MEMCODE|wReadData[3]~37_combout  & (!\MEMCODE|wReadData[0]~32_combout  & !\MEMCODE|wReadData[4]~33_combout ))) ) ) )

	.dataa(!\MEMCODE|wReadData[1]~36_combout ),
	.datab(!\MEMCODE|wReadData[3]~37_combout ),
	.datac(!\MEMCODE|wReadData[0]~32_combout ),
	.datad(!\MEMCODE|wReadData[4]~33_combout ),
	.datae(!\MEMCODE|wReadData[2]~34_combout ),
	.dataf(!\MEMCODE|wReadData[5]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|CtrUNI|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|CtrUNI|WideOr1~1 .extended_lut = "off";
defparam \CPU0|Processor|CtrUNI|WideOr1~1 .lut_mask = 64'h4000004000004040;
defparam \CPU0|Processor|CtrUNI|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ImmGen|WideOr1~5 (
// Equation(s):
// \CPU0|Processor|ImmGen|WideOr1~5_combout  = ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ( \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ( (\MEMCODE|is_usermem~3_combout  & 
// (!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4] & \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5])) ) ) ) # ( \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ( 
// !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ( (\MEMCODE|is_usermem~3_combout  & (\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4] & (!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2] & 
// !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5]))) ) ) ) # ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ( 
// (\MEMCODE|is_usermem~3_combout  & (!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4]) # (!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a 
// [5])))) ) ) )

	.dataa(!\MEMCODE|is_usermem~3_combout ),
	.datab(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datac(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.dataf(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ImmGen|WideOr1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ImmGen|WideOr1~5 .extended_lut = "off";
defparam \CPU0|Processor|ImmGen|WideOr1~5 .lut_mask = 64'h5040100000440000;
defparam \CPU0|Processor|ImmGen|WideOr1~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector17~0 (
// Equation(s):
// \CPU0|Processor|Selector17~0_combout  = (!\CPU0|Processor|ImmGen|WideOr1~0_combout  & ((!\CPU0|Processor|ImmGen|WideOr1~5_combout  & (!\MEMCODE|wReadData[14]~43_combout )) # (\CPU0|Processor|ImmGen|WideOr1~5_combout  & ((\MEMCODE|wReadData[31]~48_combout 
// ))))) # (\CPU0|Processor|ImmGen|WideOr1~0_combout  & (!\MEMCODE|wReadData[14]~43_combout ))

	.dataa(!\CPU0|Processor|ImmGen|WideOr1~0_combout ),
	.datab(!\MEMCODE|wReadData[14]~43_combout ),
	.datac(!\MEMCODE|wReadData[31]~48_combout ),
	.datad(!\CPU0|Processor|ImmGen|WideOr1~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector17~0 .extended_lut = "off";
defparam \CPU0|Processor|Selector17~0 .lut_mask = 64'hCC4ECC4ECC4ECC4E;
defparam \CPU0|Processor|Selector17~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector17~1 (
// Equation(s):
// \CPU0|Processor|Selector17~1_combout  = (\CPU0|Processor|CtrUNI|WideOr1~1_combout  & \CPU0|Processor|Selector17~0_combout )

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~1_combout ),
	.datab(!\CPU0|Processor|Selector17~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector17~1 .extended_lut = "off";
defparam \CPU0|Processor|Selector17~1 .lut_mask = 64'h1111111111111111;
defparam \CPU0|Processor|Selector17~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector16~0 (
// Equation(s):
// \CPU0|Processor|Selector16~0_combout  = ( \CPU0|Processor|ImmGen|WideOr1~5_combout  & ( (!\MEMCODE|is_usermem~3_combout ) # ((!\CPU0|Processor|ImmGen|WideOr1~0_combout  & ((\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [31]))) # 
// (\CPU0|Processor|ImmGen|WideOr1~0_combout  & (\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [15]))) ) ) # ( !\CPU0|Processor|ImmGen|WideOr1~5_combout  & ( (!\MEMCODE|is_usermem~3_combout ) # 
// (\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [15]) ) )

	.dataa(!\MEMCODE|is_usermem~3_combout ),
	.datab(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datac(!\CPU0|Processor|ImmGen|WideOr1~0_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datae(!\CPU0|Processor|ImmGen|WideOr1~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector16~0 .extended_lut = "off";
defparam \CPU0|Processor|Selector16~0 .lut_mask = 64'hBBBBABFBBBBBABFB;
defparam \CPU0|Processor|Selector16~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector16~1 (
// Equation(s):
// \CPU0|Processor|Selector16~1_combout  = (\CPU0|Processor|CtrUNI|WideOr1~1_combout  & \CPU0|Processor|Selector16~0_combout )

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~1_combout ),
	.datab(!\CPU0|Processor|Selector16~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector16~1 .extended_lut = "off";
defparam \CPU0|Processor|Selector16~1 .lut_mask = 64'h1111111111111111;
defparam \CPU0|Processor|Selector16~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|wReadData[16]~52 (
// Equation(s):
// \MEMCODE|wReadData[16]~52_combout  = (!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & \MEMCODE|is_usermem~2_combout )))

	.dataa(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(!\MEMCODE|is_usermem~0_combout ),
	.datac(!\MEMCODE|is_usermem~1_combout ),
	.datad(!\MEMCODE|is_usermem~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|wReadData[16]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|wReadData[16]~52 .extended_lut = "off";
defparam \MEMCODE|wReadData[16]~52 .lut_mask = 64'h0002000200020002;
defparam \MEMCODE|wReadData[16]~52 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector15~1 (
// Equation(s):
// \CPU0|Processor|Selector15~1_combout  = ( \CPU0|Processor|ImmGen|WideOr1~2_combout  & ( \CPU0|Processor|ImmGen|WideOr1~3_combout  & ( (!\MEMCODE|wReadData[16]~52_combout  & (((!\CPU0|Processor|ImmGen|WideOr1~1_combout  & 
// \CPU0|Processor|ImmGen|WideOr0~2_combout )) # (\CPU0|Processor|ImmGen|WideOr1~0_combout ))) ) ) ) # ( !\CPU0|Processor|ImmGen|WideOr1~2_combout  & ( \CPU0|Processor|ImmGen|WideOr1~3_combout  & ( (!\MEMCODE|wReadData[16]~52_combout  & 
// ((\CPU0|Processor|ImmGen|WideOr0~2_combout ) # (\CPU0|Processor|ImmGen|WideOr1~0_combout ))) ) ) ) # ( \CPU0|Processor|ImmGen|WideOr1~2_combout  & ( !\CPU0|Processor|ImmGen|WideOr1~3_combout  & ( (!\MEMCODE|wReadData[16]~52_combout  & 
// ((!\CPU0|Processor|ImmGen|WideOr1~1_combout ) # (\CPU0|Processor|ImmGen|WideOr1~0_combout ))) ) ) ) # ( !\CPU0|Processor|ImmGen|WideOr1~2_combout  & ( !\CPU0|Processor|ImmGen|WideOr1~3_combout  & ( !\MEMCODE|wReadData[16]~52_combout  ) ) )

	.dataa(!\MEMCODE|wReadData[16]~52_combout ),
	.datab(!\CPU0|Processor|ImmGen|WideOr1~0_combout ),
	.datac(!\CPU0|Processor|ImmGen|WideOr1~1_combout ),
	.datad(!\CPU0|Processor|ImmGen|WideOr0~2_combout ),
	.datae(!\CPU0|Processor|ImmGen|WideOr1~2_combout ),
	.dataf(!\CPU0|Processor|ImmGen|WideOr1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector15~1 .extended_lut = "off";
defparam \CPU0|Processor|Selector15~1 .lut_mask = 64'hAAAAA2A222AA22A2;
defparam \CPU0|Processor|Selector15~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector15~2 (
// Equation(s):
// \CPU0|Processor|Selector15~2_combout  = ( \CPU0|Processor|Selector15~0_combout  & ( \CPU0|Processor|Selector15~1_combout  & ( ((\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & !\MEMCODE|wReadData[3]~37_combout ))) # 
// (\CPU0|Processor|RegsUNI|Mux61~0_combout ) ) ) ) # ( !\CPU0|Processor|Selector15~0_combout  & ( \CPU0|Processor|Selector15~1_combout  & ( ((\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & !\MEMCODE|wReadData[3]~37_combout 
// ))) # (\CPU0|Processor|RegsUNI|Mux61~0_combout ) ) ) ) # ( \CPU0|Processor|Selector15~0_combout  & ( !\CPU0|Processor|Selector15~1_combout  & ( ((\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & 
// !\MEMCODE|wReadData[3]~37_combout ))) # (\CPU0|Processor|RegsUNI|Mux61~0_combout ) ) ) ) # ( !\CPU0|Processor|Selector15~0_combout  & ( !\CPU0|Processor|Selector15~1_combout  & ( (\CPU0|Processor|RegsUNI|Mux61~0_combout  & 
// ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # ((!\MEMCODE|wReadData[1]~36_combout ) # (\MEMCODE|wReadData[3]~37_combout )))) ) ) )

	.dataa(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datab(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datac(!\MEMCODE|wReadData[1]~36_combout ),
	.datad(!\MEMCODE|wReadData[3]~37_combout ),
	.datae(!\CPU0|Processor|Selector15~0_combout ),
	.dataf(!\CPU0|Processor|Selector15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector15~2 .extended_lut = "off";
defparam \CPU0|Processor|Selector15~2 .lut_mask = 64'h5455575557555755;
defparam \CPU0|Processor|Selector15~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector14~0 (
// Equation(s):
// \CPU0|Processor|Selector14~0_combout  = (!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & \MEMCODE|is_usermem~2_combout )))

	.dataa(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(!\MEMCODE|is_usermem~0_combout ),
	.datac(!\MEMCODE|is_usermem~1_combout ),
	.datad(!\MEMCODE|is_usermem~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector14~0 .extended_lut = "off";
defparam \CPU0|Processor|Selector14~0 .lut_mask = 64'h0002000200020002;
defparam \CPU0|Processor|Selector14~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector14~1 (
// Equation(s):
// \CPU0|Processor|Selector14~1_combout  = ( \CPU0|Processor|ImmGen|WideOr1~4_combout  & ( \CPU0|Processor|Selector14~0_combout  & ( (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & (!\MEMCODE|wReadData[3]~37_combout  & 
// \MEMCODE|wReadData[31]~48_combout ))) ) ) ) # ( \CPU0|Processor|ImmGen|WideOr1~4_combout  & ( !\CPU0|Processor|Selector14~0_combout  & ( (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & (!\MEMCODE|wReadData[3]~37_combout  
// & \MEMCODE|wReadData[31]~48_combout ))) ) ) ) # ( !\CPU0|Processor|ImmGen|WideOr1~4_combout  & ( !\CPU0|Processor|Selector14~0_combout  & ( (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & !\MEMCODE|wReadData[3]~37_combout 
// )) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\MEMCODE|wReadData[3]~37_combout ),
	.datad(!\MEMCODE|wReadData[31]~48_combout ),
	.datae(!\CPU0|Processor|ImmGen|WideOr1~4_combout ),
	.dataf(!\CPU0|Processor|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector14~1 .extended_lut = "off";
defparam \CPU0|Processor|Selector14~1 .lut_mask = 64'h1010001000000010;
defparam \CPU0|Processor|Selector14~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector13~0 (
// Equation(s):
// \CPU0|Processor|Selector13~0_combout  = (!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & \MEMCODE|is_usermem~2_combout )))

	.dataa(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(!\MEMCODE|is_usermem~0_combout ),
	.datac(!\MEMCODE|is_usermem~1_combout ),
	.datad(!\MEMCODE|is_usermem~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector13~0 .extended_lut = "off";
defparam \CPU0|Processor|Selector13~0 .lut_mask = 64'h0002000200020002;
defparam \CPU0|Processor|Selector13~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector13~1 (
// Equation(s):
// \CPU0|Processor|Selector13~1_combout  = ( \CPU0|Processor|ImmGen|WideOr1~4_combout  & ( \CPU0|Processor|Selector13~0_combout  & ( (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & (!\MEMCODE|wReadData[3]~37_combout  & 
// \MEMCODE|wReadData[31]~48_combout ))) ) ) ) # ( \CPU0|Processor|ImmGen|WideOr1~4_combout  & ( !\CPU0|Processor|Selector13~0_combout  & ( (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & (!\MEMCODE|wReadData[3]~37_combout  
// & \MEMCODE|wReadData[31]~48_combout ))) ) ) ) # ( !\CPU0|Processor|ImmGen|WideOr1~4_combout  & ( !\CPU0|Processor|Selector13~0_combout  & ( (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & !\MEMCODE|wReadData[3]~37_combout 
// )) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\MEMCODE|wReadData[3]~37_combout ),
	.datad(!\MEMCODE|wReadData[31]~48_combout ),
	.datae(!\CPU0|Processor|ImmGen|WideOr1~4_combout ),
	.dataf(!\CPU0|Processor|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector13~1 .extended_lut = "off";
defparam \CPU0|Processor|Selector13~1 .lut_mask = 64'h1010001000000010;
defparam \CPU0|Processor|Selector13~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector12~0 (
// Equation(s):
// \CPU0|Processor|Selector12~0_combout  = (!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & \MEMCODE|is_usermem~2_combout )))

	.dataa(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(!\MEMCODE|is_usermem~0_combout ),
	.datac(!\MEMCODE|is_usermem~1_combout ),
	.datad(!\MEMCODE|is_usermem~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector12~0 .extended_lut = "off";
defparam \CPU0|Processor|Selector12~0 .lut_mask = 64'h0002000200020002;
defparam \CPU0|Processor|Selector12~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector12~1 (
// Equation(s):
// \CPU0|Processor|Selector12~1_combout  = ( \CPU0|Processor|ImmGen|WideOr1~4_combout  & ( \CPU0|Processor|Selector12~0_combout  & ( (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & (!\MEMCODE|wReadData[3]~37_combout  & 
// \MEMCODE|wReadData[31]~48_combout ))) ) ) ) # ( \CPU0|Processor|ImmGen|WideOr1~4_combout  & ( !\CPU0|Processor|Selector12~0_combout  & ( (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & (!\MEMCODE|wReadData[3]~37_combout  
// & \MEMCODE|wReadData[31]~48_combout ))) ) ) ) # ( !\CPU0|Processor|ImmGen|WideOr1~4_combout  & ( !\CPU0|Processor|Selector12~0_combout  & ( (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & !\MEMCODE|wReadData[3]~37_combout 
// )) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\MEMCODE|wReadData[3]~37_combout ),
	.datad(!\MEMCODE|wReadData[31]~48_combout ),
	.datae(!\CPU0|Processor|ImmGen|WideOr1~4_combout ),
	.dataf(!\CPU0|Processor|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector12~1 .extended_lut = "off";
defparam \CPU0|Processor|Selector12~1 .lut_mask = 64'h1010001000000010;
defparam \CPU0|Processor|Selector12~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector11~0 (
// Equation(s):
// \CPU0|Processor|Selector11~0_combout  = (!\CPU0|Processor|ImmGen|WideOr0~3_combout  & ((\MEMCODE|wReadData[31]~48_combout ))) # (\CPU0|Processor|ImmGen|WideOr0~3_combout  & (!\MEMCODE|wReadData[20]~41_combout ))

	.dataa(!\MEMCODE|wReadData[20]~41_combout ),
	.datab(!\MEMCODE|wReadData[31]~48_combout ),
	.datac(!\CPU0|Processor|ImmGen|WideOr0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector11~0 .extended_lut = "off";
defparam \CPU0|Processor|Selector11~0 .lut_mask = 64'h3A3A3A3A3A3A3A3A;
defparam \CPU0|Processor|Selector11~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector11~1 (
// Equation(s):
// \CPU0|Processor|Selector11~1_combout  = (\CPU0|Processor|CtrUNI|WideOr1~1_combout  & \CPU0|Processor|Selector11~0_combout )

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~1_combout ),
	.datab(!\CPU0|Processor|Selector11~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector11~1 .extended_lut = "off";
defparam \CPU0|Processor|Selector11~1 .lut_mask = 64'h1111111111111111;
defparam \CPU0|Processor|Selector11~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector10~0 (
// Equation(s):
// \CPU0|Processor|Selector10~0_combout  = (!\MEMCODE|is_usermem~3_combout ) # ((!\CPU0|Processor|ImmGen|WideOr0~3_combout  & ((\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [31]))) # (\CPU0|Processor|ImmGen|WideOr0~3_combout  & 
// (\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [21])))

	.dataa(!\MEMCODE|is_usermem~3_combout ),
	.datab(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datad(!\CPU0|Processor|ImmGen|WideOr0~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector10~0 .extended_lut = "off";
defparam \CPU0|Processor|Selector10~0 .lut_mask = 64'hAFBBAFBBAFBBAFBB;
defparam \CPU0|Processor|Selector10~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector10~1 (
// Equation(s):
// \CPU0|Processor|Selector10~1_combout  = (\CPU0|Processor|CtrUNI|WideOr1~1_combout  & \CPU0|Processor|Selector10~0_combout )

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~1_combout ),
	.datab(!\CPU0|Processor|Selector10~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector10~1 .extended_lut = "off";
defparam \CPU0|Processor|Selector10~1 .lut_mask = 64'h1111111111111111;
defparam \CPU0|Processor|Selector10~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector9~0 (
// Equation(s):
// \CPU0|Processor|Selector9~0_combout  = (!\CPU0|Processor|ImmGen|WideOr0~3_combout  & ((\MEMCODE|wReadData[31]~48_combout ))) # (\CPU0|Processor|ImmGen|WideOr0~3_combout  & (!\MEMCODE|wReadData[22]~39_combout ))

	.dataa(!\MEMCODE|wReadData[22]~39_combout ),
	.datab(!\MEMCODE|wReadData[31]~48_combout ),
	.datac(!\CPU0|Processor|ImmGen|WideOr0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector9~0 .extended_lut = "off";
defparam \CPU0|Processor|Selector9~0 .lut_mask = 64'h3A3A3A3A3A3A3A3A;
defparam \CPU0|Processor|Selector9~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector9~1 (
// Equation(s):
// \CPU0|Processor|Selector9~1_combout  = (\CPU0|Processor|CtrUNI|WideOr1~1_combout  & \CPU0|Processor|Selector9~0_combout )

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~1_combout ),
	.datab(!\CPU0|Processor|Selector9~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector9~1 .extended_lut = "off";
defparam \CPU0|Processor|Selector9~1 .lut_mask = 64'h1111111111111111;
defparam \CPU0|Processor|Selector9~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector8~0 (
// Equation(s):
// \CPU0|Processor|Selector8~0_combout  = (!\CPU0|Processor|ImmGen|WideOr0~3_combout  & ((\MEMCODE|wReadData[31]~48_combout ))) # (\CPU0|Processor|ImmGen|WideOr0~3_combout  & (!\MEMCODE|wReadData[23]~40_combout ))

	.dataa(!\MEMCODE|wReadData[23]~40_combout ),
	.datab(!\MEMCODE|wReadData[31]~48_combout ),
	.datac(!\CPU0|Processor|ImmGen|WideOr0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector8~0 .extended_lut = "off";
defparam \CPU0|Processor|Selector8~0 .lut_mask = 64'h3A3A3A3A3A3A3A3A;
defparam \CPU0|Processor|Selector8~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector8~1 (
// Equation(s):
// \CPU0|Processor|Selector8~1_combout  = (\CPU0|Processor|CtrUNI|WideOr1~1_combout  & \CPU0|Processor|Selector8~0_combout )

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~1_combout ),
	.datab(!\CPU0|Processor|Selector8~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector8~1 .extended_lut = "off";
defparam \CPU0|Processor|Selector8~1 .lut_mask = 64'h1111111111111111;
defparam \CPU0|Processor|Selector8~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector7~0 (
// Equation(s):
// \CPU0|Processor|Selector7~0_combout  = (!\CPU0|Processor|ImmGen|WideOr0~3_combout  & ((\MEMCODE|wReadData[31]~48_combout ))) # (\CPU0|Processor|ImmGen|WideOr0~3_combout  & (!\MEMCODE|wReadData[24]~42_combout ))

	.dataa(!\MEMCODE|wReadData[24]~42_combout ),
	.datab(!\MEMCODE|wReadData[31]~48_combout ),
	.datac(!\CPU0|Processor|ImmGen|WideOr0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector7~0 .extended_lut = "off";
defparam \CPU0|Processor|Selector7~0 .lut_mask = 64'h3A3A3A3A3A3A3A3A;
defparam \CPU0|Processor|Selector7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector7~1 (
// Equation(s):
// \CPU0|Processor|Selector7~1_combout  = (\CPU0|Processor|CtrUNI|WideOr1~1_combout  & \CPU0|Processor|Selector7~0_combout )

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~1_combout ),
	.datab(!\CPU0|Processor|Selector7~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector7~1 .extended_lut = "off";
defparam \CPU0|Processor|Selector7~1 .lut_mask = 64'h1111111111111111;
defparam \CPU0|Processor|Selector7~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector6~0 (
// Equation(s):
// \CPU0|Processor|Selector6~0_combout  = (!\CPU0|Processor|ImmGen|WideOr0~3_combout  & (\MEMCODE|wReadData[31]~48_combout )) # (\CPU0|Processor|ImmGen|WideOr0~3_combout  & ((\MEMCODE|wReadData[25]~51_combout )))

	.dataa(!\MEMCODE|wReadData[31]~48_combout ),
	.datab(!\MEMCODE|wReadData[25]~51_combout ),
	.datac(!\CPU0|Processor|ImmGen|WideOr0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector6~0 .extended_lut = "off";
defparam \CPU0|Processor|Selector6~0 .lut_mask = 64'h5353535353535353;
defparam \CPU0|Processor|Selector6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector6~1 (
// Equation(s):
// \CPU0|Processor|Selector6~1_combout  = (\CPU0|Processor|CtrUNI|WideOr1~1_combout  & \CPU0|Processor|Selector6~0_combout )

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~1_combout ),
	.datab(!\CPU0|Processor|Selector6~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector6~1 .extended_lut = "off";
defparam \CPU0|Processor|Selector6~1 .lut_mask = 64'h1111111111111111;
defparam \CPU0|Processor|Selector6~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector5~0 (
// Equation(s):
// \CPU0|Processor|Selector5~0_combout  = (!\CPU0|Processor|ImmGen|WideOr0~3_combout  & (\MEMCODE|wReadData[31]~48_combout )) # (\CPU0|Processor|ImmGen|WideOr0~3_combout  & ((\MEMCODE|wReadData[26]~50_combout )))

	.dataa(!\MEMCODE|wReadData[31]~48_combout ),
	.datab(!\MEMCODE|wReadData[26]~50_combout ),
	.datac(!\CPU0|Processor|ImmGen|WideOr0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector5~0 .extended_lut = "off";
defparam \CPU0|Processor|Selector5~0 .lut_mask = 64'h5353535353535353;
defparam \CPU0|Processor|Selector5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector5~1 (
// Equation(s):
// \CPU0|Processor|Selector5~1_combout  = (\CPU0|Processor|CtrUNI|WideOr1~1_combout  & \CPU0|Processor|Selector5~0_combout )

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~1_combout ),
	.datab(!\CPU0|Processor|Selector5~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector5~1 .extended_lut = "off";
defparam \CPU0|Processor|Selector5~1 .lut_mask = 64'h1111111111111111;
defparam \CPU0|Processor|Selector5~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector4~0 (
// Equation(s):
// \CPU0|Processor|Selector4~0_combout  = (!\CPU0|Processor|ImmGen|WideOr0~3_combout  & (\MEMCODE|wReadData[31]~48_combout )) # (\CPU0|Processor|ImmGen|WideOr0~3_combout  & ((\MEMCODE|wReadData[27]~49_combout )))

	.dataa(!\MEMCODE|wReadData[31]~48_combout ),
	.datab(!\MEMCODE|wReadData[27]~49_combout ),
	.datac(!\CPU0|Processor|ImmGen|WideOr0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector4~0 .extended_lut = "off";
defparam \CPU0|Processor|Selector4~0 .lut_mask = 64'h5353535353535353;
defparam \CPU0|Processor|Selector4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector4~1 (
// Equation(s):
// \CPU0|Processor|Selector4~1_combout  = (\CPU0|Processor|CtrUNI|WideOr1~1_combout  & \CPU0|Processor|Selector4~0_combout )

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~1_combout ),
	.datab(!\CPU0|Processor|Selector4~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector4~1 .extended_lut = "off";
defparam \CPU0|Processor|Selector4~1 .lut_mask = 64'h1111111111111111;
defparam \CPU0|Processor|Selector4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ImmGen|oImm[28]~0 (
// Equation(s):
// \CPU0|Processor|ImmGen|oImm[28]~0_combout  = ( \CPU0|Processor|ImmGen|WideOr0~1_combout  & ( \CPU0|Processor|ImmGen|WideOr0~2_combout  & ( \MEMCODE|wReadData[28]~47_combout  ) ) ) # ( !\CPU0|Processor|ImmGen|WideOr0~1_combout  & ( 
// \CPU0|Processor|ImmGen|WideOr0~2_combout  & ( \MEMCODE|wReadData[28]~47_combout  ) ) ) # ( \CPU0|Processor|ImmGen|WideOr0~1_combout  & ( !\CPU0|Processor|ImmGen|WideOr0~2_combout  & ( (!\CPU0|Processor|ImmGen|WideOr1~0_combout  & 
// ((!\CPU0|Processor|ImmGen|WideOr0~0_combout  & ((\MEMCODE|wReadData[31]~48_combout ))) # (\CPU0|Processor|ImmGen|WideOr0~0_combout  & (\MEMCODE|wReadData[28]~47_combout )))) # (\CPU0|Processor|ImmGen|WideOr1~0_combout  & (\MEMCODE|wReadData[28]~47_combout 
// )) ) ) ) # ( !\CPU0|Processor|ImmGen|WideOr0~1_combout  & ( !\CPU0|Processor|ImmGen|WideOr0~2_combout  & ( \MEMCODE|wReadData[28]~47_combout  ) ) )

	.dataa(!\CPU0|Processor|ImmGen|WideOr1~0_combout ),
	.datab(!\MEMCODE|wReadData[28]~47_combout ),
	.datac(!\MEMCODE|wReadData[31]~48_combout ),
	.datad(!\CPU0|Processor|ImmGen|WideOr0~0_combout ),
	.datae(!\CPU0|Processor|ImmGen|WideOr0~1_combout ),
	.dataf(!\CPU0|Processor|ImmGen|WideOr0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ImmGen|oImm[28]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ImmGen|oImm[28]~0 .extended_lut = "off";
defparam \CPU0|Processor|ImmGen|oImm[28]~0 .lut_mask = 64'h33331B3333333333;
defparam \CPU0|Processor|ImmGen|oImm[28]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector3~0 (
// Equation(s):
// \CPU0|Processor|Selector3~0_combout  = ( \CPU0|Processor|ImmGen|oImm[28]~0_combout  & ( ((\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & !\MEMCODE|wReadData[3]~37_combout ))) # (\CPU0|Processor|RegsUNI|Mux61~0_combout ) ) 
// ) # ( !\CPU0|Processor|ImmGen|oImm[28]~0_combout  & ( (\CPU0|Processor|RegsUNI|Mux61~0_combout  & ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # ((!\MEMCODE|wReadData[1]~36_combout ) # (\MEMCODE|wReadData[3]~37_combout )))) ) )

	.dataa(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datab(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datac(!\MEMCODE|wReadData[1]~36_combout ),
	.datad(!\MEMCODE|wReadData[3]~37_combout ),
	.datae(!\CPU0|Processor|ImmGen|oImm[28]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector3~0 .extended_lut = "off";
defparam \CPU0|Processor|Selector3~0 .lut_mask = 64'h5455575554555755;
defparam \CPU0|Processor|Selector3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector2~0 (
// Equation(s):
// \CPU0|Processor|Selector2~0_combout  = (!\CPU0|Processor|ImmGen|WideOr0~3_combout  & ((\MEMCODE|wReadData[31]~48_combout ))) # (\CPU0|Processor|ImmGen|WideOr0~3_combout  & (\MEMCODE|wReadData[29]~53_combout ))

	.dataa(!\MEMCODE|wReadData[29]~53_combout ),
	.datab(!\MEMCODE|wReadData[31]~48_combout ),
	.datac(!\CPU0|Processor|ImmGen|WideOr0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector2~0 .extended_lut = "off";
defparam \CPU0|Processor|Selector2~0 .lut_mask = 64'h3535353535353535;
defparam \CPU0|Processor|Selector2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector2~1 (
// Equation(s):
// \CPU0|Processor|Selector2~1_combout  = (\CPU0|Processor|CtrUNI|WideOr1~1_combout  & \CPU0|Processor|Selector2~0_combout )

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~1_combout ),
	.datab(!\CPU0|Processor|Selector2~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector2~1 .extended_lut = "off";
defparam \CPU0|Processor|Selector2~1 .lut_mask = 64'h1111111111111111;
defparam \CPU0|Processor|Selector2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector1~0 (
// Equation(s):
// \CPU0|Processor|Selector1~0_combout  = (!\CPU0|Processor|ImmGen|WideOr0~3_combout  & ((\MEMCODE|wReadData[31]~48_combout ))) # (\CPU0|Processor|ImmGen|WideOr0~3_combout  & (\MEMCODE|wReadData[30]~44_combout ))

	.dataa(!\MEMCODE|wReadData[30]~44_combout ),
	.datab(!\MEMCODE|wReadData[31]~48_combout ),
	.datac(!\CPU0|Processor|ImmGen|WideOr0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector1~0 .extended_lut = "off";
defparam \CPU0|Processor|Selector1~0 .lut_mask = 64'h3535353535353535;
defparam \CPU0|Processor|Selector1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector1~1 (
// Equation(s):
// \CPU0|Processor|Selector1~1_combout  = (\CPU0|Processor|CtrUNI|WideOr1~1_combout  & \CPU0|Processor|Selector1~0_combout )

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~1_combout ),
	.datab(!\CPU0|Processor|Selector1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector1~1 .extended_lut = "off";
defparam \CPU0|Processor|Selector1~1 .lut_mask = 64'h1111111111111111;
defparam \CPU0|Processor|Selector1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector0~0 (
// Equation(s):
// \CPU0|Processor|Selector0~0_combout  = (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & (!\MEMCODE|wReadData[3]~37_combout  & \MEMCODE|wReadData[31]~48_combout )))

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\MEMCODE|wReadData[3]~37_combout ),
	.datad(!\MEMCODE|wReadData[31]~48_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector0~0 .extended_lut = "off";
defparam \CPU0|Processor|Selector0~0 .lut_mask = 64'h0010001000100010;
defparam \CPU0|Processor|Selector0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_mac \CPU0|Processor|ALUunit|Mult0~533 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,\CPU0|Processor|RegsUNI|Mux29~1_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.ay({\CPU0|Processor|Selector14~1_combout ,\CPU0|Processor|Selector15~2_combout ,\CPU0|Processor|Selector16~1_combout ,\CPU0|Processor|Selector17~1_combout ,\CPU0|Processor|Selector18~0_combout ,\CPU0|Processor|Selector19~1_combout ,
\CPU0|Processor|Selector20~0_combout ,\CPU0|Processor|Selector21~0_combout ,\CPU0|Processor|Selector22~0_combout ,\CPU0|Processor|Selector23~0_combout ,\CPU0|Processor|Selector24~0_combout ,\CPU0|Processor|Selector25~0_combout ,
\CPU0|Processor|Selector26~0_combout ,\CPU0|Processor|Selector27~3_combout ,\CPU0|Processor|Selector28~6_combout ,\CPU0|Processor|Selector29~3_combout ,\CPU0|Processor|Selector30~0_combout ,\CPU0|Processor|Selector31~0_combout }),
	.az(26'b00000000000000000000000000),
	.bx({\CPU0|Processor|Selector0~0_combout ,\CPU0|Processor|Selector1~1_combout ,\CPU0|Processor|Selector2~1_combout ,\CPU0|Processor|Selector3~0_combout ,\CPU0|Processor|Selector4~1_combout ,\CPU0|Processor|Selector5~1_combout ,\CPU0|Processor|Selector6~1_combout ,
\CPU0|Processor|Selector7~1_combout ,\CPU0|Processor|Selector8~1_combout ,\CPU0|Processor|Selector9~1_combout ,\CPU0|Processor|Selector10~1_combout ,\CPU0|Processor|Selector11~1_combout ,\CPU0|Processor|Selector12~1_combout ,\CPU0|Processor|Selector13~1_combout }),
	.by({gnd,\CPU0|Processor|RegsUNI|Mux29~1_combout ,gnd,gnd,gnd,\CPU0|Processor|RegsUNI|Mux29~1_combout ,\CPU0|Processor|RegsUNI|Mux29~1_combout ,\CPU0|Processor|RegsUNI|Mux29~1_combout ,\CPU0|Processor|RegsUNI|Mux29~1_combout ,\CPU0|Processor|RegsUNI|Mux29~1_combout ,
\CPU0|Processor|RegsUNI|Mux29~1_combout ,\CPU0|Processor|RegsUNI|Mux29~1_combout ,\CPU0|Processor|RegsUNI|Mux29~1_combout ,\CPU0|Processor|RegsUNI|Mux29~1_combout ,\CPU0|Processor|RegsUNI|Mux29~1_combout ,\CPU0|Processor|RegsUNI|Mux29~1_combout ,gnd,gnd}),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~533 .accumulate_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~533 .ax_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~533 .ax_width = 14;
defparam \CPU0|Processor|ALUunit|Mult0~533 .ay_scan_in_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~533 .ay_scan_in_width = 18;
defparam \CPU0|Processor|ALUunit|Mult0~533 .ay_use_scan_in = "false";
defparam \CPU0|Processor|ALUunit|Mult0~533 .az_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~533 .bx_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~533 .bx_width = 14;
defparam \CPU0|Processor|ALUunit|Mult0~533 .by_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~533 .by_use_scan_in = "false";
defparam \CPU0|Processor|ALUunit|Mult0~533 .by_width = 18;
defparam \CPU0|Processor|ALUunit|Mult0~533 .bz_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~533 .coef_a_0 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~533 .coef_a_1 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~533 .coef_a_2 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~533 .coef_a_3 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~533 .coef_a_4 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~533 .coef_a_5 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~533 .coef_a_6 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~533 .coef_a_7 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~533 .coef_b_0 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~533 .coef_b_1 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~533 .coef_b_2 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~533 .coef_b_3 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~533 .coef_b_4 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~533 .coef_b_5 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~533 .coef_b_6 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~533 .coef_b_7 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~533 .coef_sel_a_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~533 .coef_sel_b_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~533 .delay_scan_out_ay = "false";
defparam \CPU0|Processor|ALUunit|Mult0~533 .delay_scan_out_by = "false";
defparam \CPU0|Processor|ALUunit|Mult0~533 .enable_double_accum = "false";
defparam \CPU0|Processor|ALUunit|Mult0~533 .load_const_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~533 .load_const_value = 0;
defparam \CPU0|Processor|ALUunit|Mult0~533 .mode_sub_location = 0;
defparam \CPU0|Processor|ALUunit|Mult0~533 .negate_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~533 .operand_source_max = "input";
defparam \CPU0|Processor|ALUunit|Mult0~533 .operand_source_may = "input";
defparam \CPU0|Processor|ALUunit|Mult0~533 .operand_source_mbx = "input";
defparam \CPU0|Processor|ALUunit|Mult0~533 .operand_source_mby = "input";
defparam \CPU0|Processor|ALUunit|Mult0~533 .operation_mode = "m18x18_sumof2";
defparam \CPU0|Processor|ALUunit|Mult0~533 .output_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~533 .preadder_subtract_a = "false";
defparam \CPU0|Processor|ALUunit|Mult0~533 .preadder_subtract_b = "false";
defparam \CPU0|Processor|ALUunit|Mult0~533 .result_a_width = 64;
defparam \CPU0|Processor|ALUunit|Mult0~533 .signed_max = "true";
defparam \CPU0|Processor|ALUunit|Mult0~533 .signed_may = "false";
defparam \CPU0|Processor|ALUunit|Mult0~533 .signed_mbx = "true";
defparam \CPU0|Processor|ALUunit|Mult0~533 .signed_mby = "false";
defparam \CPU0|Processor|ALUunit|Mult0~533 .sub_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~533 .use_chainadder = "false";
// synopsys translate_on

cyclonev_mac \CPU0|Processor|ALUunit|Mult0~12 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\CPU0|Processor|Selector14~1_combout ,\CPU0|Processor|Selector15~2_combout ,\CPU0|Processor|Selector16~1_combout ,\CPU0|Processor|Selector17~1_combout ,\CPU0|Processor|Selector18~0_combout ,\CPU0|Processor|Selector19~1_combout ,
\CPU0|Processor|Selector20~0_combout ,\CPU0|Processor|Selector21~0_combout ,\CPU0|Processor|Selector22~0_combout ,\CPU0|Processor|Selector23~0_combout ,\CPU0|Processor|Selector24~0_combout ,\CPU0|Processor|Selector25~0_combout ,
\CPU0|Processor|Selector26~0_combout ,\CPU0|Processor|Selector27~3_combout ,\CPU0|Processor|Selector28~6_combout ,\CPU0|Processor|Selector29~3_combout ,\CPU0|Processor|Selector30~0_combout ,\CPU0|Processor|Selector31~0_combout }),
	.ay({gnd,\CPU0|Processor|RegsUNI|Mux29~1_combout ,gnd,gnd,gnd,\CPU0|Processor|RegsUNI|Mux29~1_combout ,\CPU0|Processor|RegsUNI|Mux29~1_combout ,\CPU0|Processor|RegsUNI|Mux29~1_combout ,\CPU0|Processor|RegsUNI|Mux29~1_combout ,\CPU0|Processor|RegsUNI|Mux29~1_combout ,
\CPU0|Processor|RegsUNI|Mux29~1_combout ,\CPU0|Processor|RegsUNI|Mux29~1_combout ,\CPU0|Processor|RegsUNI|Mux29~1_combout ,\CPU0|Processor|RegsUNI|Mux29~1_combout ,\CPU0|Processor|RegsUNI|Mux29~1_combout ,\CPU0|Processor|RegsUNI|Mux29~1_combout ,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~12 .accumulate_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~12 .ax_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~12 .ax_width = 18;
defparam \CPU0|Processor|ALUunit|Mult0~12 .ay_scan_in_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~12 .ay_scan_in_width = 18;
defparam \CPU0|Processor|ALUunit|Mult0~12 .ay_use_scan_in = "false";
defparam \CPU0|Processor|ALUunit|Mult0~12 .az_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~12 .bx_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~12 .by_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~12 .by_use_scan_in = "false";
defparam \CPU0|Processor|ALUunit|Mult0~12 .bz_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~12 .coef_a_0 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~12 .coef_a_1 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~12 .coef_a_2 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~12 .coef_a_3 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~12 .coef_a_4 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~12 .coef_a_5 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~12 .coef_a_6 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~12 .coef_a_7 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~12 .coef_b_0 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~12 .coef_b_1 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~12 .coef_b_2 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~12 .coef_b_3 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~12 .coef_b_4 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~12 .coef_b_5 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~12 .coef_b_6 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~12 .coef_b_7 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~12 .coef_sel_a_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~12 .coef_sel_b_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~12 .delay_scan_out_ay = "false";
defparam \CPU0|Processor|ALUunit|Mult0~12 .delay_scan_out_by = "false";
defparam \CPU0|Processor|ALUunit|Mult0~12 .enable_double_accum = "false";
defparam \CPU0|Processor|ALUunit|Mult0~12 .load_const_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~12 .load_const_value = 0;
defparam \CPU0|Processor|ALUunit|Mult0~12 .mode_sub_location = 0;
defparam \CPU0|Processor|ALUunit|Mult0~12 .negate_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~12 .operand_source_max = "input";
defparam \CPU0|Processor|ALUunit|Mult0~12 .operand_source_may = "input";
defparam \CPU0|Processor|ALUunit|Mult0~12 .operand_source_mbx = "input";
defparam \CPU0|Processor|ALUunit|Mult0~12 .operand_source_mby = "input";
defparam \CPU0|Processor|ALUunit|Mult0~12 .operation_mode = "m18x18_full";
defparam \CPU0|Processor|ALUunit|Mult0~12 .output_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~12 .preadder_subtract_a = "false";
defparam \CPU0|Processor|ALUunit|Mult0~12 .preadder_subtract_b = "false";
defparam \CPU0|Processor|ALUunit|Mult0~12 .result_a_width = 64;
defparam \CPU0|Processor|ALUunit|Mult0~12 .signed_max = "false";
defparam \CPU0|Processor|ALUunit|Mult0~12 .signed_may = "false";
defparam \CPU0|Processor|ALUunit|Mult0~12 .signed_mbx = "false";
defparam \CPU0|Processor|ALUunit|Mult0~12 .signed_mby = "false";
defparam \CPU0|Processor|ALUunit|Mult0~12 .sub_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~12 .use_chainadder = "false";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~418 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~418_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~533_resulta  ) + ( \CPU0|Processor|ALUunit|Mult0~30  ) + ( !VCC ))
// \CPU0|Processor|ALUunit|Mult0~419  = CARRY(( \CPU0|Processor|ALUunit|Mult0~533_resulta  ) + ( \CPU0|Processor|ALUunit|Mult0~30  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~533_resulta ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~30 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~418_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~419 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~418 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~418 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~418 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~426 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~426_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~534  ) + ( \CPU0|Processor|ALUunit|Mult0~31  ) + ( \CPU0|Processor|ALUunit|Mult0~419  ))
// \CPU0|Processor|ALUunit|Mult0~427  = CARRY(( \CPU0|Processor|ALUunit|Mult0~534  ) + ( \CPU0|Processor|ALUunit|Mult0~31  ) + ( \CPU0|Processor|ALUunit|Mult0~419  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~534 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~31 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~419 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~426_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~427 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~426 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~426 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~426 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~434 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~434_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~535  ) + ( \CPU0|Processor|ALUunit|Mult0~32  ) + ( \CPU0|Processor|ALUunit|Mult0~427  ))
// \CPU0|Processor|ALUunit|Mult0~435  = CARRY(( \CPU0|Processor|ALUunit|Mult0~535  ) + ( \CPU0|Processor|ALUunit|Mult0~32  ) + ( \CPU0|Processor|ALUunit|Mult0~427  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~535 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~32 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~427 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~434_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~435 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~434 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~434 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~434 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~406 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~406_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~536  ) + ( \CPU0|Processor|ALUunit|Mult0~33  ) + ( \CPU0|Processor|ALUunit|Mult0~435  ))
// \CPU0|Processor|ALUunit|Mult0~407  = CARRY(( \CPU0|Processor|ALUunit|Mult0~536  ) + ( \CPU0|Processor|ALUunit|Mult0~33  ) + ( \CPU0|Processor|ALUunit|Mult0~435  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~536 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~33 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~435 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~406_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~407 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~406 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~406 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~406 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~474 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~474_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~537  ) + ( \CPU0|Processor|ALUunit|Mult0~34  ) + ( \CPU0|Processor|ALUunit|Mult0~407  ))
// \CPU0|Processor|ALUunit|Mult0~475  = CARRY(( \CPU0|Processor|ALUunit|Mult0~537  ) + ( \CPU0|Processor|ALUunit|Mult0~34  ) + ( \CPU0|Processor|ALUunit|Mult0~407  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~537 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~34 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~407 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~474_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~475 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~474 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~474 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~474 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~442 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~442_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~538  ) + ( \CPU0|Processor|ALUunit|Mult0~35  ) + ( \CPU0|Processor|ALUunit|Mult0~475  ))
// \CPU0|Processor|ALUunit|Mult0~443  = CARRY(( \CPU0|Processor|ALUunit|Mult0~538  ) + ( \CPU0|Processor|ALUunit|Mult0~35  ) + ( \CPU0|Processor|ALUunit|Mult0~475  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~538 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~35 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~475 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~442_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~443 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~442 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~442 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~442 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~378 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~378_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~539  ) + ( \CPU0|Processor|ALUunit|Mult0~36  ) + ( \CPU0|Processor|ALUunit|Mult0~443  ))
// \CPU0|Processor|ALUunit|Mult0~379  = CARRY(( \CPU0|Processor|ALUunit|Mult0~539  ) + ( \CPU0|Processor|ALUunit|Mult0~36  ) + ( \CPU0|Processor|ALUunit|Mult0~443  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~539 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~36 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~443 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~378_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~379 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~378 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~378 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~378 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~386 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~386_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~540  ) + ( \CPU0|Processor|ALUunit|Mult0~37  ) + ( \CPU0|Processor|ALUunit|Mult0~379  ))
// \CPU0|Processor|ALUunit|Mult0~387  = CARRY(( \CPU0|Processor|ALUunit|Mult0~540  ) + ( \CPU0|Processor|ALUunit|Mult0~37  ) + ( \CPU0|Processor|ALUunit|Mult0~379  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~540 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~37 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~379 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~386_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~387 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~386 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~386 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~386 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~394 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~394_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~541  ) + ( \CPU0|Processor|ALUunit|Mult0~38  ) + ( \CPU0|Processor|ALUunit|Mult0~387  ))
// \CPU0|Processor|ALUunit|Mult0~395  = CARRY(( \CPU0|Processor|ALUunit|Mult0~541  ) + ( \CPU0|Processor|ALUunit|Mult0~38  ) + ( \CPU0|Processor|ALUunit|Mult0~387  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~541 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~38 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~387 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~394_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~395 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~394 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~394 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~394 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~402 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~402_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~542  ) + ( \CPU0|Processor|ALUunit|Mult0~39  ) + ( \CPU0|Processor|ALUunit|Mult0~395  ))
// \CPU0|Processor|ALUunit|Mult0~403  = CARRY(( \CPU0|Processor|ALUunit|Mult0~542  ) + ( \CPU0|Processor|ALUunit|Mult0~39  ) + ( \CPU0|Processor|ALUunit|Mult0~395  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~542 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~39 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~395 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~402_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~403 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~402 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~402 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~402 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~454 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~454_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~543  ) + ( \CPU0|Processor|ALUunit|Mult0~40  ) + ( \CPU0|Processor|ALUunit|Mult0~403  ))
// \CPU0|Processor|ALUunit|Mult0~455  = CARRY(( \CPU0|Processor|ALUunit|Mult0~543  ) + ( \CPU0|Processor|ALUunit|Mult0~40  ) + ( \CPU0|Processor|ALUunit|Mult0~403  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~543 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~40 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~403 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~454_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~455 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~454 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~454 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~454 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~346 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~346_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~544  ) + ( \CPU0|Processor|ALUunit|Mult0~41  ) + ( \CPU0|Processor|ALUunit|Mult0~455  ))
// \CPU0|Processor|ALUunit|Mult0~347  = CARRY(( \CPU0|Processor|ALUunit|Mult0~544  ) + ( \CPU0|Processor|ALUunit|Mult0~41  ) + ( \CPU0|Processor|ALUunit|Mult0~455  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~544 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~41 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~455 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~346_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~347 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~346 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~346 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~346 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~354 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~354_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~545  ) + ( \CPU0|Processor|ALUunit|Mult0~42  ) + ( \CPU0|Processor|ALUunit|Mult0~347  ))
// \CPU0|Processor|ALUunit|Mult0~355  = CARRY(( \CPU0|Processor|ALUunit|Mult0~545  ) + ( \CPU0|Processor|ALUunit|Mult0~42  ) + ( \CPU0|Processor|ALUunit|Mult0~347  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~545 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~42 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~347 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~354_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~355 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~354 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~354 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~354 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~362 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~362_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~546  ) + ( \CPU0|Processor|ALUunit|Mult0~43  ) + ( \CPU0|Processor|ALUunit|Mult0~355  ))
// \CPU0|Processor|ALUunit|Mult0~363  = CARRY(( \CPU0|Processor|ALUunit|Mult0~546  ) + ( \CPU0|Processor|ALUunit|Mult0~43  ) + ( \CPU0|Processor|ALUunit|Mult0~355  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~546 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~43 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~355 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~362_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~363 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~362 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~362 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~362 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~1_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~547  ) + ( \CPU0|Processor|ALUunit|Mult0~44  ) + ( \CPU0|Processor|ALUunit|Mult0~363  ))
// \CPU0|Processor|ALUunit|Mult0~2  = CARRY(( \CPU0|Processor|ALUunit|Mult0~547  ) + ( \CPU0|Processor|ALUunit|Mult0~44  ) + ( \CPU0|Processor|ALUunit|Mult0~363  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~547 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~44 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~363 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~1_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~1 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~510 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~510_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~548  ) + ( \CPU0|Processor|ALUunit|Mult0~45  ) + ( \CPU0|Processor|ALUunit|Mult0~2  ))
// \CPU0|Processor|ALUunit|Mult0~511  = CARRY(( \CPU0|Processor|ALUunit|Mult0~548  ) + ( \CPU0|Processor|ALUunit|Mult0~45  ) + ( \CPU0|Processor|ALUunit|Mult0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~548 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~45 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~510_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~511 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~510 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~510 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~510 .shared_arith = "off";
// synopsys translate_on

cyclonev_mac \CPU0|Processor|ALUunit|Mult1~136 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,\CPU0|Processor|RegsUNI|Mux29~1_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.ay({\CPU0|Processor|Selector14~1_combout ,\CPU0|Processor|Selector15~2_combout ,\CPU0|Processor|Selector16~1_combout ,\CPU0|Processor|Selector17~1_combout ,\CPU0|Processor|Selector18~0_combout ,\CPU0|Processor|Selector19~1_combout ,
\CPU0|Processor|Selector20~0_combout ,\CPU0|Processor|Selector21~0_combout ,\CPU0|Processor|Selector22~0_combout ,\CPU0|Processor|Selector23~0_combout ,\CPU0|Processor|Selector24~0_combout ,\CPU0|Processor|Selector25~0_combout ,
\CPU0|Processor|Selector26~0_combout ,\CPU0|Processor|Selector27~3_combout ,\CPU0|Processor|Selector28~6_combout ,\CPU0|Processor|Selector29~3_combout ,\CPU0|Processor|Selector30~0_combout ,\CPU0|Processor|Selector31~0_combout }),
	.az(26'b00000000000000000000000000),
	.bx({\CPU0|Processor|Selector0~0_combout ,\CPU0|Processor|Selector1~1_combout ,\CPU0|Processor|Selector2~1_combout ,\CPU0|Processor|Selector3~0_combout ,\CPU0|Processor|Selector4~1_combout ,\CPU0|Processor|Selector5~1_combout ,\CPU0|Processor|Selector6~1_combout ,
\CPU0|Processor|Selector7~1_combout ,\CPU0|Processor|Selector8~1_combout ,\CPU0|Processor|Selector9~1_combout ,\CPU0|Processor|Selector10~1_combout ,\CPU0|Processor|Selector11~1_combout ,\CPU0|Processor|Selector12~1_combout ,\CPU0|Processor|Selector13~1_combout }),
	.by({gnd,\CPU0|Processor|RegsUNI|Mux29~1_combout ,gnd,gnd,gnd,\CPU0|Processor|RegsUNI|Mux29~1_combout ,\CPU0|Processor|RegsUNI|Mux29~1_combout ,\CPU0|Processor|RegsUNI|Mux29~1_combout ,\CPU0|Processor|RegsUNI|Mux29~1_combout ,\CPU0|Processor|RegsUNI|Mux29~1_combout ,
\CPU0|Processor|RegsUNI|Mux29~1_combout ,\CPU0|Processor|RegsUNI|Mux29~1_combout ,\CPU0|Processor|RegsUNI|Mux29~1_combout ,\CPU0|Processor|RegsUNI|Mux29~1_combout ,\CPU0|Processor|RegsUNI|Mux29~1_combout ,\CPU0|Processor|RegsUNI|Mux29~1_combout ,gnd,gnd}),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~136 .accumulate_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~136 .ax_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~136 .ax_width = 14;
defparam \CPU0|Processor|ALUunit|Mult1~136 .ay_scan_in_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~136 .ay_scan_in_width = 18;
defparam \CPU0|Processor|ALUunit|Mult1~136 .ay_use_scan_in = "false";
defparam \CPU0|Processor|ALUunit|Mult1~136 .az_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~136 .bx_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~136 .bx_width = 14;
defparam \CPU0|Processor|ALUunit|Mult1~136 .by_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~136 .by_use_scan_in = "false";
defparam \CPU0|Processor|ALUunit|Mult1~136 .by_width = 18;
defparam \CPU0|Processor|ALUunit|Mult1~136 .bz_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~136 .coef_a_0 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~136 .coef_a_1 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~136 .coef_a_2 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~136 .coef_a_3 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~136 .coef_a_4 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~136 .coef_a_5 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~136 .coef_a_6 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~136 .coef_a_7 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~136 .coef_b_0 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~136 .coef_b_1 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~136 .coef_b_2 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~136 .coef_b_3 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~136 .coef_b_4 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~136 .coef_b_5 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~136 .coef_b_6 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~136 .coef_b_7 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~136 .coef_sel_a_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~136 .coef_sel_b_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~136 .delay_scan_out_ay = "false";
defparam \CPU0|Processor|ALUunit|Mult1~136 .delay_scan_out_by = "false";
defparam \CPU0|Processor|ALUunit|Mult1~136 .enable_double_accum = "false";
defparam \CPU0|Processor|ALUunit|Mult1~136 .load_const_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~136 .load_const_value = 0;
defparam \CPU0|Processor|ALUunit|Mult1~136 .mode_sub_location = 0;
defparam \CPU0|Processor|ALUunit|Mult1~136 .negate_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~136 .operand_source_max = "input";
defparam \CPU0|Processor|ALUunit|Mult1~136 .operand_source_may = "input";
defparam \CPU0|Processor|ALUunit|Mult1~136 .operand_source_mbx = "input";
defparam \CPU0|Processor|ALUunit|Mult1~136 .operand_source_mby = "input";
defparam \CPU0|Processor|ALUunit|Mult1~136 .operation_mode = "m18x18_sumof2";
defparam \CPU0|Processor|ALUunit|Mult1~136 .output_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~136 .preadder_subtract_a = "false";
defparam \CPU0|Processor|ALUunit|Mult1~136 .preadder_subtract_b = "false";
defparam \CPU0|Processor|ALUunit|Mult1~136 .result_a_width = 64;
defparam \CPU0|Processor|ALUunit|Mult1~136 .signed_max = "false";
defparam \CPU0|Processor|ALUunit|Mult1~136 .signed_may = "false";
defparam \CPU0|Processor|ALUunit|Mult1~136 .signed_mbx = "false";
defparam \CPU0|Processor|ALUunit|Mult1~136 .signed_mby = "false";
defparam \CPU0|Processor|ALUunit|Mult1~136 .sub_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~136 .use_chainadder = "false";
// synopsys translate_on

cyclonev_mac \CPU0|Processor|ALUunit|Mult1~477 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\CPU0|Processor|Selector14~1_combout ,\CPU0|Processor|Selector15~2_combout ,\CPU0|Processor|Selector16~1_combout ,\CPU0|Processor|Selector17~1_combout ,\CPU0|Processor|Selector18~0_combout ,\CPU0|Processor|Selector19~1_combout ,
\CPU0|Processor|Selector20~0_combout ,\CPU0|Processor|Selector21~0_combout ,\CPU0|Processor|Selector22~0_combout ,\CPU0|Processor|Selector23~0_combout ,\CPU0|Processor|Selector24~0_combout ,\CPU0|Processor|Selector25~0_combout ,
\CPU0|Processor|Selector26~0_combout ,\CPU0|Processor|Selector27~3_combout ,\CPU0|Processor|Selector28~6_combout ,\CPU0|Processor|Selector29~3_combout ,\CPU0|Processor|Selector30~0_combout ,\CPU0|Processor|Selector31~0_combout }),
	.ay({gnd,\CPU0|Processor|RegsUNI|Mux29~1_combout ,gnd,gnd,gnd,\CPU0|Processor|RegsUNI|Mux29~1_combout ,\CPU0|Processor|RegsUNI|Mux29~1_combout ,\CPU0|Processor|RegsUNI|Mux29~1_combout ,\CPU0|Processor|RegsUNI|Mux29~1_combout ,\CPU0|Processor|RegsUNI|Mux29~1_combout ,
\CPU0|Processor|RegsUNI|Mux29~1_combout ,\CPU0|Processor|RegsUNI|Mux29~1_combout ,\CPU0|Processor|RegsUNI|Mux29~1_combout ,\CPU0|Processor|RegsUNI|Mux29~1_combout ,\CPU0|Processor|RegsUNI|Mux29~1_combout ,\CPU0|Processor|RegsUNI|Mux29~1_combout ,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~477 .accumulate_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~477 .ax_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~477 .ax_width = 18;
defparam \CPU0|Processor|ALUunit|Mult1~477 .ay_scan_in_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~477 .ay_scan_in_width = 18;
defparam \CPU0|Processor|ALUunit|Mult1~477 .ay_use_scan_in = "false";
defparam \CPU0|Processor|ALUunit|Mult1~477 .az_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~477 .bx_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~477 .by_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~477 .by_use_scan_in = "false";
defparam \CPU0|Processor|ALUunit|Mult1~477 .bz_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~477 .coef_a_0 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~477 .coef_a_1 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~477 .coef_a_2 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~477 .coef_a_3 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~477 .coef_a_4 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~477 .coef_a_5 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~477 .coef_a_6 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~477 .coef_a_7 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~477 .coef_b_0 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~477 .coef_b_1 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~477 .coef_b_2 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~477 .coef_b_3 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~477 .coef_b_4 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~477 .coef_b_5 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~477 .coef_b_6 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~477 .coef_b_7 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~477 .coef_sel_a_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~477 .coef_sel_b_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~477 .delay_scan_out_ay = "false";
defparam \CPU0|Processor|ALUunit|Mult1~477 .delay_scan_out_by = "false";
defparam \CPU0|Processor|ALUunit|Mult1~477 .enable_double_accum = "false";
defparam \CPU0|Processor|ALUunit|Mult1~477 .load_const_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~477 .load_const_value = 0;
defparam \CPU0|Processor|ALUunit|Mult1~477 .mode_sub_location = 0;
defparam \CPU0|Processor|ALUunit|Mult1~477 .negate_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~477 .operand_source_max = "input";
defparam \CPU0|Processor|ALUunit|Mult1~477 .operand_source_may = "input";
defparam \CPU0|Processor|ALUunit|Mult1~477 .operand_source_mbx = "input";
defparam \CPU0|Processor|ALUunit|Mult1~477 .operand_source_mby = "input";
defparam \CPU0|Processor|ALUunit|Mult1~477 .operation_mode = "m18x18_full";
defparam \CPU0|Processor|ALUunit|Mult1~477 .output_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~477 .preadder_subtract_a = "false";
defparam \CPU0|Processor|ALUunit|Mult1~477 .preadder_subtract_b = "false";
defparam \CPU0|Processor|ALUunit|Mult1~477 .result_a_width = 64;
defparam \CPU0|Processor|ALUunit|Mult1~477 .signed_max = "false";
defparam \CPU0|Processor|ALUunit|Mult1~477 .signed_may = "false";
defparam \CPU0|Processor|ALUunit|Mult1~477 .signed_mbx = "false";
defparam \CPU0|Processor|ALUunit|Mult1~477 .signed_mby = "false";
defparam \CPU0|Processor|ALUunit|Mult1~477 .sub_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~477 .use_chainadder = "false";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~1205 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~1205_cout  = CARRY(( \CPU0|Processor|ALUunit|Mult1~136_resulta  ) + ( \CPU0|Processor|ALUunit|Mult1~495  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult1~136_resulta ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~495 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU0|Processor|ALUunit|Mult1~1205_cout ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~1205 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~1205 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult1~1205 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~1201 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~1201_cout  = CARRY(( \CPU0|Processor|ALUunit|Mult1~137  ) + ( \CPU0|Processor|ALUunit|Mult1~496  ) + ( \CPU0|Processor|ALUunit|Mult1~1205_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult1~137 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~496 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~1205_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU0|Processor|ALUunit|Mult1~1201_cout ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~1201 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~1201 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult1~1201 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~1197 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~1197_cout  = CARRY(( \CPU0|Processor|ALUunit|Mult1~138  ) + ( \CPU0|Processor|ALUunit|Mult1~497  ) + ( \CPU0|Processor|ALUunit|Mult1~1201_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult1~138 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~497 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~1201_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU0|Processor|ALUunit|Mult1~1197_cout ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~1197 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~1197 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult1~1197 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~1193 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~1193_cout  = CARRY(( \CPU0|Processor|ALUunit|Mult1~139  ) + ( \CPU0|Processor|ALUunit|Mult1~498  ) + ( \CPU0|Processor|ALUunit|Mult1~1197_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult1~139 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~498 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~1197_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU0|Processor|ALUunit|Mult1~1193_cout ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~1193 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~1193 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult1~1193 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~1189 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~1189_cout  = CARRY(( \CPU0|Processor|ALUunit|Mult1~140  ) + ( \CPU0|Processor|ALUunit|Mult1~499  ) + ( \CPU0|Processor|ALUunit|Mult1~1193_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult1~140 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~499 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~1193_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU0|Processor|ALUunit|Mult1~1189_cout ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~1189 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~1189 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult1~1189 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~1185 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~1185_cout  = CARRY(( \CPU0|Processor|ALUunit|Mult1~141  ) + ( \CPU0|Processor|ALUunit|Mult1~500  ) + ( \CPU0|Processor|ALUunit|Mult1~1189_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult1~141 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~500 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~1189_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU0|Processor|ALUunit|Mult1~1185_cout ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~1185 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~1185 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult1~1185 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~1181 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~1181_cout  = CARRY(( \CPU0|Processor|ALUunit|Mult1~142  ) + ( \CPU0|Processor|ALUunit|Mult1~501  ) + ( \CPU0|Processor|ALUunit|Mult1~1185_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult1~142 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~501 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~1185_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU0|Processor|ALUunit|Mult1~1181_cout ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~1181 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~1181 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult1~1181 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~1177 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~1177_cout  = CARRY(( \CPU0|Processor|ALUunit|Mult1~143  ) + ( \CPU0|Processor|ALUunit|Mult1~502  ) + ( \CPU0|Processor|ALUunit|Mult1~1181_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult1~143 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~502 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~1181_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU0|Processor|ALUunit|Mult1~1177_cout ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~1177 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~1177 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult1~1177 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~1173 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~1173_cout  = CARRY(( \CPU0|Processor|ALUunit|Mult1~144  ) + ( \CPU0|Processor|ALUunit|Mult1~503  ) + ( \CPU0|Processor|ALUunit|Mult1~1177_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult1~144 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~503 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~1177_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU0|Processor|ALUunit|Mult1~1173_cout ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~1173 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~1173 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult1~1173 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~1169 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~1169_cout  = CARRY(( \CPU0|Processor|ALUunit|Mult1~145  ) + ( \CPU0|Processor|ALUunit|Mult1~504  ) + ( \CPU0|Processor|ALUunit|Mult1~1173_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult1~145 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~504 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~1173_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU0|Processor|ALUunit|Mult1~1169_cout ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~1169 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~1169 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult1~1169 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~1165 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~1165_cout  = CARRY(( \CPU0|Processor|ALUunit|Mult1~146  ) + ( \CPU0|Processor|ALUunit|Mult1~505  ) + ( \CPU0|Processor|ALUunit|Mult1~1169_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult1~146 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~505 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~1169_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU0|Processor|ALUunit|Mult1~1165_cout ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~1165 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~1165 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult1~1165 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~1161 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~1161_cout  = CARRY(( \CPU0|Processor|ALUunit|Mult1~147  ) + ( \CPU0|Processor|ALUunit|Mult1~506  ) + ( \CPU0|Processor|ALUunit|Mult1~1165_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult1~147 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~506 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~1165_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU0|Processor|ALUunit|Mult1~1161_cout ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~1161 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~1161 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult1~1161 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~1157 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~1157_cout  = CARRY(( \CPU0|Processor|ALUunit|Mult1~148  ) + ( \CPU0|Processor|ALUunit|Mult1~507  ) + ( \CPU0|Processor|ALUunit|Mult1~1161_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult1~148 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~507 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~1161_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU0|Processor|ALUunit|Mult1~1157_cout ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~1157 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~1157 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult1~1157 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~812 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~812_cout  = CARRY(( \CPU0|Processor|ALUunit|Mult1~149  ) + ( \CPU0|Processor|ALUunit|Mult1~508  ) + ( \CPU0|Processor|ALUunit|Mult1~1157_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult1~149 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~508 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~1157_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU0|Processor|ALUunit|Mult1~812_cout ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~812 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~812 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult1~812 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~1_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult1~150  ) + ( \CPU0|Processor|ALUunit|Mult1~509  ) + ( \CPU0|Processor|ALUunit|Mult1~812_cout  ))
// \CPU0|Processor|ALUunit|Mult1~2  = CARRY(( \CPU0|Processor|ALUunit|Mult1~150  ) + ( \CPU0|Processor|ALUunit|Mult1~509  ) + ( \CPU0|Processor|ALUunit|Mult1~812_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult1~150 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~509 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~812_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult1~1_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult1~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~1 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~113 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~113_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult1~151  ) + ( \CPU0|Processor|ALUunit|Mult1~510  ) + ( \CPU0|Processor|ALUunit|Mult1~2  ))
// \CPU0|Processor|ALUunit|Mult1~114  = CARRY(( \CPU0|Processor|ALUunit|Mult1~151  ) + ( \CPU0|Processor|ALUunit|Mult1~510  ) + ( \CPU0|Processor|ALUunit|Mult1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult1~151 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~510 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult1~113_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult1~114 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~113 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~113 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult1~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|CtrUNI|Decoder0~1 (
// Equation(s):
// \CPU0|Processor|CtrUNI|Decoder0~1_combout  = (!\MEMCODE|wReadData[4]~33_combout  & (!\MEMCODE|wReadData[2]~34_combout  & (!\MEMCODE|wReadData[5]~35_combout  & \CPU0|Processor|CtrUNI|Decoder0~0_combout )))

	.dataa(!\MEMCODE|wReadData[4]~33_combout ),
	.datab(!\MEMCODE|wReadData[2]~34_combout ),
	.datac(!\MEMCODE|wReadData[5]~35_combout ),
	.datad(!\CPU0|Processor|CtrUNI|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|CtrUNI|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|CtrUNI|Decoder0~1 .extended_lut = "off";
defparam \CPU0|Processor|CtrUNI|Decoder0~1 .lut_mask = 64'h0080008000800080;
defparam \CPU0|Processor|CtrUNI|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUControlunit|Mux3~0 (
// Equation(s):
// \CPU0|Processor|ALUControlunit|Mux3~0_combout  = ( \MEMCODE|wReadData[12]~45_combout  & ( \MEMCODE|wReadData[13]~46_combout  & ( (\MEMCODE|wReadData[14]~43_combout  & (!\MEMCODE|wReadData[30]~44_combout  & (\CPU0|Processor|ALUunit|LessThan0~0_combout  & 
// \CPU0|Processor|ALUControlunit|Equal0~0_combout ))) ) ) ) # ( !\MEMCODE|wReadData[12]~45_combout  & ( \MEMCODE|wReadData[13]~46_combout  & ( ((\MEMCODE|wReadData[30]~44_combout  & (\CPU0|Processor|ALUunit|LessThan0~0_combout  & 
// \CPU0|Processor|ALUControlunit|Equal0~0_combout ))) # (\MEMCODE|wReadData[14]~43_combout ) ) ) ) # ( \MEMCODE|wReadData[12]~45_combout  & ( !\MEMCODE|wReadData[13]~46_combout  ) )

	.dataa(!\MEMCODE|wReadData[14]~43_combout ),
	.datab(!\MEMCODE|wReadData[30]~44_combout ),
	.datac(!\CPU0|Processor|ALUunit|LessThan0~0_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Equal0~0_combout ),
	.datae(!\MEMCODE|wReadData[12]~45_combout ),
	.dataf(!\MEMCODE|wReadData[13]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUControlunit|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUControlunit|Mux3~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUControlunit|Mux3~0 .lut_mask = 64'h0000FFFF55570004;
defparam \CPU0|Processor|ALUControlunit|Mux3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUControlunit|Mux7~0 (
// Equation(s):
// \CPU0|Processor|ALUControlunit|Mux7~0_combout  = ( \CPU0|Processor|CtrUNI|Decoder0~1_combout  & ( \CPU0|Processor|ALUControlunit|Mux3~0_combout  & ( (!\MEMCODE|wReadData[14]~43_combout  & (\MEMCODE|wReadData[13]~46_combout  & 
// ((!\CPU0|Processor|CtrUNI|WideOr7~0_combout ) # (!\CPU0|Processor|CtrUNI|WideOr7~1_combout )))) ) ) ) # ( !\CPU0|Processor|CtrUNI|Decoder0~1_combout  & ( \CPU0|Processor|ALUControlunit|Mux3~0_combout  ) ) # ( \CPU0|Processor|CtrUNI|Decoder0~1_combout  & ( 
// !\CPU0|Processor|ALUControlunit|Mux3~0_combout  & ( (!\MEMCODE|wReadData[14]~43_combout  & (\MEMCODE|wReadData[13]~46_combout  & ((!\CPU0|Processor|CtrUNI|WideOr7~0_combout ) # (!\CPU0|Processor|CtrUNI|WideOr7~1_combout )))) ) ) ) # ( 
// !\CPU0|Processor|CtrUNI|Decoder0~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux3~0_combout  & ( (!\CPU0|Processor|CtrUNI|WideOr7~0_combout ) # (!\CPU0|Processor|CtrUNI|WideOr7~1_combout ) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|WideOr7~0_combout ),
	.datab(!\MEMCODE|wReadData[14]~43_combout ),
	.datac(!\MEMCODE|wReadData[13]~46_combout ),
	.datad(!\CPU0|Processor|CtrUNI|WideOr7~1_combout ),
	.datae(!\CPU0|Processor|CtrUNI|Decoder0~1_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUControlunit|Mux7~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUControlunit|Mux7~0 .lut_mask = 64'hFFAA0C08FFFF0C08;
defparam \CPU0|Processor|ALUControlunit|Mux7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux30~4 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux30~4_combout  = ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~13  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|Selector30~0_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult1~113_sumout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~510_sumout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mult0~510_sumout ),
	.datab(!\CPU0|Processor|ALUunit|Mult1~113_sumout ),
	.datac(!\CPU0|Processor|Selector30~0_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mult0~13 ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux30~4 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux30~4 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux30~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux30~5 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux30~5_combout  = (\CPU0|Processor|Selector30~0_combout  & ((!\CPU0|Processor|ALUControlunit|Mux6~2_combout ) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout )))

	.dataa(!\CPU0|Processor|Selector30~0_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux30~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux30~5 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux30~5 .lut_mask = 64'h4545454545454545;
defparam \CPU0|Processor|ALUunit|Mux30~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add1~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add1~1_sumout  = SUM(( (!\MEMCODE|wReadData[1]~36_combout ) # (((!\CPU0|Processor|ImmGen|Selector5~6_combout ) # (!\CPU0|Processor|CtrUNI|WideOr1~0_combout )) # (\MEMCODE|wReadData[3]~37_combout )) ) + ( VCC ) + ( !VCC ))
// \CPU0|Processor|ALUunit|Add1~2  = CARRY(( (!\MEMCODE|wReadData[1]~36_combout ) # (((!\CPU0|Processor|ImmGen|Selector5~6_combout ) # (!\CPU0|Processor|CtrUNI|WideOr1~0_combout )) # (\MEMCODE|wReadData[3]~37_combout )) ) + ( VCC ) + ( !VCC ))

	.dataa(!\MEMCODE|wReadData[1]~36_combout ),
	.datab(!\MEMCODE|wReadData[3]~37_combout ),
	.datac(!\CPU0|Processor|ImmGen|Selector5~6_combout ),
	.datad(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add1~1_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add1~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add1~1 .lut_mask = 64'h000000000000FFFB;
defparam \CPU0|Processor|ALUunit|Add1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add1~113 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add1~113_sumout  = SUM(( (!\MEMCODE|wReadData[1]~36_combout ) # (((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # (!\CPU0|Processor|ImmGen|Selector4~4_combout )) # (\MEMCODE|wReadData[3]~37_combout )) ) + ( GND ) + ( 
// \CPU0|Processor|ALUunit|Add1~2  ))
// \CPU0|Processor|ALUunit|Add1~114  = CARRY(( (!\MEMCODE|wReadData[1]~36_combout ) # (((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # (!\CPU0|Processor|ImmGen|Selector4~4_combout )) # (\MEMCODE|wReadData[3]~37_combout )) ) + ( GND ) + ( 
// \CPU0|Processor|ALUunit|Add1~2  ))

	.dataa(!\MEMCODE|wReadData[1]~36_combout ),
	.datab(!\MEMCODE|wReadData[3]~37_combout ),
	.datac(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datad(!\CPU0|Processor|ImmGen|Selector4~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add1~113_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add1~113 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add1~113 .lut_mask = 64'h0000FFFF0000FFFB;
defparam \CPU0|Processor|ALUunit|Add1~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux30~6 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux30~6_combout  = (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & \CPU0|Processor|ALUunit|Add1~113_sumout ))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Add1~113_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux30~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux30~6 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux30~6 .lut_mask = 64'h0404040404040404;
defparam \CPU0|Processor|ALUunit|Mux30~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUControlunit|Mux5~0 (
// Equation(s):
// \CPU0|Processor|ALUControlunit|Mux5~0_combout  = (\MEMCODE|wReadData[30]~44_combout  & (\CPU0|Processor|ALUunit|LessThan0~0_combout  & (\CPU0|Processor|ALUControlunit|Equal0~0_combout  & \MEMCODE|wReadData[12]~45_combout )))

	.dataa(!\MEMCODE|wReadData[30]~44_combout ),
	.datab(!\CPU0|Processor|ALUunit|LessThan0~0_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Equal0~0_combout ),
	.datad(!\MEMCODE|wReadData[12]~45_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUControlunit|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUControlunit|Mux5~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUControlunit|Mux5~0 .lut_mask = 64'h0001000100010001;
defparam \CPU0|Processor|ALUControlunit|Mux5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUControlunit|Mux5~1 (
// Equation(s):
// \CPU0|Processor|ALUControlunit|Mux5~1_combout  = ( \CPU0|Processor|CtrUNI|Decoder0~1_combout  & ( \CPU0|Processor|ALUControlunit|Mux5~0_combout  & ( (!\MEMCODE|wReadData[14]~43_combout ) # (((\CPU0|Processor|CtrUNI|WideOr7~0_combout  & 
// \CPU0|Processor|CtrUNI|WideOr7~1_combout )) # (\MEMCODE|wReadData[13]~46_combout )) ) ) ) # ( !\CPU0|Processor|CtrUNI|Decoder0~1_combout  & ( \CPU0|Processor|ALUControlunit|Mux5~0_combout  & ( (\CPU0|Processor|CtrUNI|WideOr7~0_combout  & 
// (\MEMCODE|wReadData[14]~43_combout  & \CPU0|Processor|CtrUNI|WideOr7~1_combout )) ) ) ) # ( \CPU0|Processor|CtrUNI|Decoder0~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux5~0_combout  & ( (!\MEMCODE|wReadData[14]~43_combout ) # 
// (((\CPU0|Processor|CtrUNI|WideOr7~0_combout  & \CPU0|Processor|CtrUNI|WideOr7~1_combout )) # (\MEMCODE|wReadData[13]~46_combout )) ) ) ) # ( !\CPU0|Processor|CtrUNI|Decoder0~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux5~0_combout  & ( 
// (\CPU0|Processor|CtrUNI|WideOr7~0_combout  & (\MEMCODE|wReadData[14]~43_combout  & (!\MEMCODE|wReadData[13]~46_combout  & \CPU0|Processor|CtrUNI|WideOr7~1_combout ))) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|WideOr7~0_combout ),
	.datab(!\MEMCODE|wReadData[14]~43_combout ),
	.datac(!\MEMCODE|wReadData[13]~46_combout ),
	.datad(!\CPU0|Processor|CtrUNI|WideOr7~1_combout ),
	.datae(!\CPU0|Processor|CtrUNI|Decoder0~1_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUControlunit|Mux5~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUControlunit|Mux5~1 .lut_mask = 64'h0010CFDF0011CFDF;
defparam \CPU0|Processor|ALUControlunit|Mux5~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUControlunit|Mux4~0 (
// Equation(s):
// \CPU0|Processor|ALUControlunit|Mux4~0_combout  = (!\MEMCODE|wReadData[14]~43_combout  & ((!\CPU0|Processor|ALUunit|LessThan0~0_combout ) # (!\CPU0|Processor|ALUControlunit|Equal0~0_combout )))

	.dataa(!\MEMCODE|wReadData[14]~43_combout ),
	.datab(gnd),
	.datac(!\CPU0|Processor|ALUunit|LessThan0~0_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Equal0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUControlunit|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUControlunit|Mux4~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUControlunit|Mux4~0 .lut_mask = 64'hAAA0AAA0AAA0AAA0;
defparam \CPU0|Processor|ALUControlunit|Mux4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUControlunit|Mux4~1 (
// Equation(s):
// \CPU0|Processor|ALUControlunit|Mux4~1_combout  = ( \CPU0|Processor|CtrUNI|Decoder0~1_combout  & ( \CPU0|Processor|ALUControlunit|Mux4~0_combout  & ( (!\CPU0|Processor|CtrUNI|WideOr7~0_combout ) # (!\CPU0|Processor|CtrUNI|WideOr7~1_combout ) ) ) ) # ( 
// !\CPU0|Processor|CtrUNI|Decoder0~1_combout  & ( \CPU0|Processor|ALUControlunit|Mux4~0_combout  ) ) # ( \CPU0|Processor|CtrUNI|Decoder0~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~0_combout  & ( (!\CPU0|Processor|CtrUNI|WideOr7~0_combout ) # 
// (!\CPU0|Processor|CtrUNI|WideOr7~1_combout ) ) ) ) # ( !\CPU0|Processor|CtrUNI|Decoder0~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~0_combout  & ( (!\CPU0|Processor|CtrUNI|WideOr7~0_combout ) # (((!\MEMCODE|wReadData[13]~46_combout ) # 
// (!\CPU0|Processor|CtrUNI|WideOr7~1_combout )) # (\MEMCODE|wReadData[12]~45_combout )) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|WideOr7~0_combout ),
	.datab(!\MEMCODE|wReadData[12]~45_combout ),
	.datac(!\MEMCODE|wReadData[13]~46_combout ),
	.datad(!\CPU0|Processor|CtrUNI|WideOr7~1_combout ),
	.datae(!\CPU0|Processor|CtrUNI|Decoder0~1_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUControlunit|Mux4~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUControlunit|Mux4~1 .lut_mask = 64'hFFFBFFAAFFFFFFAA;
defparam \CPU0|Processor|ALUControlunit|Mux4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux30~7 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux30~7_combout  = ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux30~6_combout  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux30~5_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux30~4_combout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( !\CPU0|Processor|ALUunit|Mux30~3_combout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux30~3_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux30~4_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux30~5_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux30~6_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux30~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux30~7 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux30~7 .lut_mask = 64'hAAAA33330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux30~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|DwByteEnable[3]~3 (
// Equation(s):
// \CPU0|Processor|DwByteEnable[3]~3_combout  = ( \CPU0|Processor|ALUunit|Mux31~5_combout  & ( \CPU0|Processor|CtrUNI|Decoder0~5_combout  & ( (\MEMCODE|wReadData[12]~45_combout  & (\MEMCODE|wReadData[14]~43_combout  & (\MEMCODE|wReadData[13]~46_combout  & 
// \CPU0|Processor|ALUunit|Mux30~7_combout ))) ) ) ) # ( !\CPU0|Processor|ALUunit|Mux31~5_combout  & ( \CPU0|Processor|CtrUNI|Decoder0~5_combout  & ( (\MEMCODE|wReadData[14]~43_combout  & ((!\MEMCODE|wReadData[12]~45_combout  & 
// (\MEMCODE|wReadData[13]~46_combout  & \CPU0|Processor|ALUunit|Mux30~7_combout )) # (\MEMCODE|wReadData[12]~45_combout  & (!\MEMCODE|wReadData[13]~46_combout  & !\CPU0|Processor|ALUunit|Mux30~7_combout )))) ) ) ) # ( \CPU0|Processor|ALUunit|Mux31~5_combout 
//  & ( !\CPU0|Processor|CtrUNI|Decoder0~5_combout  ) ) # ( !\CPU0|Processor|ALUunit|Mux31~5_combout  & ( !\CPU0|Processor|CtrUNI|Decoder0~5_combout  ) )

	.dataa(!\MEMCODE|wReadData[12]~45_combout ),
	.datab(!\MEMCODE|wReadData[14]~43_combout ),
	.datac(!\MEMCODE|wReadData[13]~46_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux30~7_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux31~5_combout ),
	.dataf(!\CPU0|Processor|CtrUNI|Decoder0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|DwByteEnable[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|DwByteEnable[3]~3 .extended_lut = "off";
defparam \CPU0|Processor|DwByteEnable[3]~3 .lut_mask = 64'hFFFFFFFF10020001;
defparam \CPU0|Processor|DwByteEnable[3]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [24]),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .power_up = "low";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [23]),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .power_up = "low";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [22]),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|wReadData[22]~39 (
// Equation(s):
// \MEMCODE|wReadData[22]~39_combout  = (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & (\MEMCODE|is_usermem~2_combout  & !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [22])))

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|wReadData[22]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|wReadData[22]~39 .extended_lut = "off";
defparam \MEMCODE|wReadData[22]~39 .lut_mask = 64'h0100010001000100;
defparam \MEMCODE|wReadData[22]~39 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector29~2 (
// Equation(s):
// \CPU0|Processor|Selector29~2_combout  = ( \MEMCODE|wReadData[3]~37_combout  & ( \CPU0|Processor|Selector28~2_combout  & ( \CPU0|Processor|RegsUNI|Mux61~0_combout  ) ) ) # ( !\MEMCODE|wReadData[3]~37_combout  & ( \CPU0|Processor|Selector28~2_combout  & ( 
// \CPU0|Processor|RegsUNI|Mux61~0_combout  ) ) ) # ( \MEMCODE|wReadData[3]~37_combout  & ( !\CPU0|Processor|Selector28~2_combout  & ( \CPU0|Processor|RegsUNI|Mux61~0_combout  ) ) ) # ( !\MEMCODE|wReadData[3]~37_combout  & ( 
// !\CPU0|Processor|Selector28~2_combout  & ( (!\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (((\CPU0|Processor|RegsUNI|Mux61~0_combout )))) # (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & ((!\MEMCODE|wReadData[1]~36_combout  & 
// ((\CPU0|Processor|RegsUNI|Mux61~0_combout ))) # (\MEMCODE|wReadData[1]~36_combout  & (!\MEMCODE|wReadData[22]~39_combout )))) ) ) )

	.dataa(!\MEMCODE|wReadData[22]~39_combout ),
	.datab(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datac(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datad(!\MEMCODE|wReadData[1]~36_combout ),
	.datae(!\MEMCODE|wReadData[3]~37_combout ),
	.dataf(!\CPU0|Processor|Selector28~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector29~2 .extended_lut = "off";
defparam \CPU0|Processor|Selector29~2 .lut_mask = 64'h333A333333333333;
defparam \CPU0|Processor|Selector29~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector29~3 (
// Equation(s):
// \CPU0|Processor|Selector29~3_combout  = ((!\CPU0|Processor|Selector28~1_combout  & \CPU0|Processor|Selector29~2_combout )) # (\CPU0|Processor|Selector29~1_combout )

	.dataa(!\CPU0|Processor|Selector28~1_combout ),
	.datab(!\CPU0|Processor|Selector29~1_combout ),
	.datac(!\CPU0|Processor|Selector29~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector29~3 .extended_lut = "off";
defparam \CPU0|Processor|Selector29~3 .lut_mask = 64'h3B3B3B3B3B3B3B3B;
defparam \CPU0|Processor|Selector29~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|ShiftRight0~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|ShiftRight0~1_combout  = ( \CPU0|Processor|RegsUNI|Mux29~1_combout  & ( (!\CPU0|Processor|Selector29~3_combout  & (((\CPU0|Processor|Selector30~0_combout )) # (\CPU0|Processor|Selector28~6_combout ))) # 
// (\CPU0|Processor|Selector29~3_combout  & ((!\CPU0|Processor|Selector28~6_combout ) # ((!\CPU0|Processor|ALUunit|ShiftRight0~0_combout )))) ) )

	.dataa(!\CPU0|Processor|Selector29~3_combout ),
	.datab(!\CPU0|Processor|Selector28~6_combout ),
	.datac(!\CPU0|Processor|Selector30~0_combout ),
	.datad(!\CPU0|Processor|ALUunit|ShiftRight0~0_combout ),
	.datae(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|ShiftRight0~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|ShiftRight0~1 .lut_mask = 64'h00007F6E00007F6E;
defparam \CPU0|Processor|ALUunit|ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux18~0 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux18~0_combout  = ( \CPU0|Processor|Selector28~5_combout  & ( \CPU0|Processor|RegsUNI|Mux29~1_combout  & ( (!\CPU0|Processor|Selector28~1_combout  & (((\CPU0|Processor|Selector29~2_combout )) # 
// (\CPU0|Processor|Selector29~1_combout ))) # (\CPU0|Processor|Selector28~1_combout  & (!\CPU0|Processor|Selector29~1_combout  $ (((\CPU0|Processor|Selector28~4_combout ))))) ) ) ) # ( !\CPU0|Processor|Selector28~5_combout  & ( 
// \CPU0|Processor|RegsUNI|Mux29~1_combout  & ( !\CPU0|Processor|Selector28~4_combout  $ ((((!\CPU0|Processor|Selector28~1_combout  & \CPU0|Processor|Selector29~2_combout )) # (\CPU0|Processor|Selector29~1_combout ))) ) ) )

	.dataa(!\CPU0|Processor|Selector28~1_combout ),
	.datab(!\CPU0|Processor|Selector29~1_combout ),
	.datac(!\CPU0|Processor|Selector29~2_combout ),
	.datad(!\CPU0|Processor|Selector28~4_combout ),
	.datae(!\CPU0|Processor|Selector28~5_combout ),
	.dataf(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux18~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux18~0 .lut_mask = 64'h00000000C43B6E3B;
defparam \CPU0|Processor|ALUunit|Mux18~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux31~0 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux31~0_combout  = (!\CPU0|Processor|ALUunit|ShiftRight0~0_combout  & \CPU0|Processor|ALUunit|Mux18~0_combout )

	.dataa(!\CPU0|Processor|ALUunit|ShiftRight0~0_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux18~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux31~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux31~0 .lut_mask = 64'h2222222222222222;
defparam \CPU0|Processor|ALUunit|Mux31~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux31~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux31~1_combout  = (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ((!\CPU0|Processor|Selector27~3_combout  & (\CPU0|Processor|ALUunit|ShiftRight0~1_combout )) # (\CPU0|Processor|Selector27~3_combout  & 
// ((\CPU0|Processor|ALUunit|Mux31~0_combout )))))

	.dataa(!\CPU0|Processor|ALUunit|ShiftRight0~1_combout ),
	.datab(!\CPU0|Processor|Selector27~3_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux31~0_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux31~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux31~1 .lut_mask = 64'h4700470047004700;
defparam \CPU0|Processor|ALUunit|Mux31~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux31~2 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux31~2_combout  = (\CPU0|Processor|Selector31~0_combout  & ((!\CPU0|Processor|ALUControlunit|Mux6~2_combout ) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout )))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|Selector31~0_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux31~2 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux31~2 .lut_mask = 64'h2323232323232323;
defparam \CPU0|Processor|ALUunit|Mux31~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux31~3 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux31~3_combout  = ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~12_resulta  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|Selector31~0_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult1~1_sumout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~1_sumout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mult0~1_sumout ),
	.datab(!\CPU0|Processor|ALUunit|Mult1~1_sumout ),
	.datac(!\CPU0|Processor|Selector31~0_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mult0~12_resulta ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux31~3 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux31~3 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux31~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux5~0 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux5~0_combout  = ( \CPU0|Processor|Selector28~5_combout  & ( (\CPU0|Processor|Selector28~1_combout  & (!\CPU0|Processor|Selector29~1_combout  & !\CPU0|Processor|Selector28~4_combout )) ) ) # ( !\CPU0|Processor|Selector28~5_combout 
//  & ( (!\CPU0|Processor|Selector29~1_combout  & (!\CPU0|Processor|Selector28~4_combout  & ((!\CPU0|Processor|Selector29~2_combout ) # (\CPU0|Processor|Selector28~1_combout )))) ) )

	.dataa(!\CPU0|Processor|Selector28~1_combout ),
	.datab(!\CPU0|Processor|Selector29~1_combout ),
	.datac(!\CPU0|Processor|Selector29~2_combout ),
	.datad(!\CPU0|Processor|Selector28~4_combout ),
	.datae(!\CPU0|Processor|Selector28~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux5~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux5~0 .lut_mask = 64'hC4004400C4004400;
defparam \CPU0|Processor|ALUunit|Mux5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|LessThan0~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|LessThan0~1_combout  = ( !\CPU0|Processor|Selector26~0_combout  & ( \CPU0|Processor|ALUunit|Mux5~0_combout  & ( (!\CPU0|Processor|Selector27~3_combout  & (!\CPU0|Processor|Selector23~0_combout  & 
// (!\CPU0|Processor|Selector24~0_combout  & !\CPU0|Processor|Selector25~0_combout ))) ) ) )

	.dataa(!\CPU0|Processor|Selector27~3_combout ),
	.datab(!\CPU0|Processor|Selector23~0_combout ),
	.datac(!\CPU0|Processor|Selector24~0_combout ),
	.datad(!\CPU0|Processor|Selector25~0_combout ),
	.datae(!\CPU0|Processor|Selector26~0_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|LessThan0~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|LessThan0~1 .lut_mask = 64'h0000000080000000;
defparam \CPU0|Processor|ALUunit|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|LessThan0~2 (
// Equation(s):
// \CPU0|Processor|ALUunit|LessThan0~2_combout  = (\CPU0|Processor|Selector23~0_combout  & (\CPU0|Processor|Selector24~0_combout  & (\CPU0|Processor|Selector25~0_combout  & \CPU0|Processor|Selector26~0_combout )))

	.dataa(!\CPU0|Processor|Selector23~0_combout ),
	.datab(!\CPU0|Processor|Selector24~0_combout ),
	.datac(!\CPU0|Processor|Selector25~0_combout ),
	.datad(!\CPU0|Processor|Selector26~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|LessThan0~2 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|LessThan0~2 .lut_mask = 64'h0001000100010001;
defparam \CPU0|Processor|ALUunit|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|LessThan0~3 (
// Equation(s):
// \CPU0|Processor|ALUunit|LessThan0~3_combout  = ( \CPU0|Processor|Selector27~3_combout  & ( \CPU0|Processor|ALUunit|LessThan0~2_combout  & ( (\CPU0|Processor|ALUunit|ShiftRight0~0_combout  & ((!\CPU0|Processor|Selector29~3_combout  & 
// ((!\CPU0|Processor|RegsUNI|Mux29~1_combout ))) # (\CPU0|Processor|Selector29~3_combout  & (\CPU0|Processor|Selector28~6_combout  & \CPU0|Processor|RegsUNI|Mux29~1_combout )))) ) ) ) # ( !\CPU0|Processor|Selector27~3_combout  & ( 
// \CPU0|Processor|ALUunit|LessThan0~2_combout  & ( (!\CPU0|Processor|Selector29~3_combout  & (\CPU0|Processor|ALUunit|ShiftRight0~0_combout  & !\CPU0|Processor|RegsUNI|Mux29~1_combout )) ) ) ) # ( \CPU0|Processor|Selector27~3_combout  & ( 
// !\CPU0|Processor|ALUunit|LessThan0~2_combout  & ( (!\CPU0|Processor|Selector29~3_combout  & (\CPU0|Processor|ALUunit|ShiftRight0~0_combout  & !\CPU0|Processor|RegsUNI|Mux29~1_combout )) ) ) ) # ( !\CPU0|Processor|Selector27~3_combout  & ( 
// !\CPU0|Processor|ALUunit|LessThan0~2_combout  & ( (!\CPU0|Processor|Selector29~3_combout  & (\CPU0|Processor|ALUunit|ShiftRight0~0_combout  & !\CPU0|Processor|RegsUNI|Mux29~1_combout )) ) ) )

	.dataa(!\CPU0|Processor|Selector29~3_combout ),
	.datab(!\CPU0|Processor|Selector28~6_combout ),
	.datac(!\CPU0|Processor|ALUunit|ShiftRight0~0_combout ),
	.datad(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datae(!\CPU0|Processor|Selector27~3_combout ),
	.dataf(!\CPU0|Processor|ALUunit|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|LessThan0~3 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|LessThan0~3 .lut_mask = 64'h0A000A000A000A01;
defparam \CPU0|Processor|ALUunit|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|LessThan0~4 (
// Equation(s):
// \CPU0|Processor|ALUunit|LessThan0~4_combout  = ( \CPU0|Processor|Selector21~0_combout  & ( \CPU0|Processor|Selector20~0_combout  & ( (\CPU0|Processor|RegsUNI|Mux29~1_combout  & (\CPU0|Processor|Selector15~2_combout  & (\CPU0|Processor|Selector22~0_combout 
//  & \CPU0|Processor|Selector19~1_combout ))) ) ) ) # ( !\CPU0|Processor|Selector21~0_combout  & ( !\CPU0|Processor|Selector20~0_combout  & ( (!\CPU0|Processor|RegsUNI|Mux29~1_combout  & (!\CPU0|Processor|Selector15~2_combout  & 
// (!\CPU0|Processor|Selector22~0_combout  & !\CPU0|Processor|Selector19~1_combout ))) ) ) )

	.dataa(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datab(!\CPU0|Processor|Selector15~2_combout ),
	.datac(!\CPU0|Processor|Selector22~0_combout ),
	.datad(!\CPU0|Processor|Selector19~1_combout ),
	.datae(!\CPU0|Processor|Selector21~0_combout ),
	.dataf(!\CPU0|Processor|Selector20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|LessThan0~4 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|LessThan0~4 .lut_mask = 64'h8000000000000001;
defparam \CPU0|Processor|ALUunit|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|RegsUNI|Mux61~1 (
// Equation(s):
// \CPU0|Processor|RegsUNI|Mux61~1_combout  = ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ( (\MEMCODE|is_usermem~3_combout  & (!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [20] & 
// (!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [22] & !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) ) )

	.dataa(!\MEMCODE|is_usermem~3_combout ),
	.datab(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datac(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|RegsUNI|Mux61~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|RegsUNI|Mux61~1 .extended_lut = "off";
defparam \CPU0|Processor|RegsUNI|Mux61~1 .lut_mask = 64'h4000000040000000;
defparam \CPU0|Processor|RegsUNI|Mux61~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|LessThan0~5 (
// Equation(s):
// \CPU0|Processor|ALUunit|LessThan0~5_combout  = ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [27] & ( (\MEMCODE|is_usermem~3_combout  & (!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// (!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [25] & !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [26]))) ) )

	.dataa(!\MEMCODE|is_usermem~3_combout ),
	.datab(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [27]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|LessThan0~5 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|LessThan0~5 .lut_mask = 64'h4000000040000000;
defparam \CPU0|Processor|ALUunit|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|LessThan0~6 (
// Equation(s):
// \CPU0|Processor|ALUunit|LessThan0~6_combout  = ( \CPU0|Processor|ImmGen|WideOr0~2_combout  & ( \CPU0|Processor|ALUunit|LessThan0~5_combout  & ( \CPU0|Processor|RegsUNI|Mux61~1_combout  ) ) ) # ( !\CPU0|Processor|ImmGen|WideOr0~2_combout  & ( 
// \CPU0|Processor|ALUunit|LessThan0~5_combout  & ( ((!\CPU0|Processor|ImmGen|WideOr1~0_combout  & (!\CPU0|Processor|ImmGen|WideOr0~0_combout  & \CPU0|Processor|ImmGen|WideOr0~1_combout ))) # (\CPU0|Processor|RegsUNI|Mux61~1_combout ) ) ) ) # ( 
// !\CPU0|Processor|ImmGen|WideOr0~2_combout  & ( !\CPU0|Processor|ALUunit|LessThan0~5_combout  & ( (!\CPU0|Processor|ImmGen|WideOr1~0_combout  & (!\CPU0|Processor|ImmGen|WideOr0~0_combout  & \CPU0|Processor|ImmGen|WideOr0~1_combout )) ) ) )

	.dataa(!\CPU0|Processor|RegsUNI|Mux61~1_combout ),
	.datab(!\CPU0|Processor|ImmGen|WideOr1~0_combout ),
	.datac(!\CPU0|Processor|ImmGen|WideOr0~0_combout ),
	.datad(!\CPU0|Processor|ImmGen|WideOr0~1_combout ),
	.datae(!\CPU0|Processor|ImmGen|WideOr0~2_combout ),
	.dataf(!\CPU0|Processor|ALUunit|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|LessThan0~6 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|LessThan0~6 .lut_mask = 64'h00C0000055D55555;
defparam \CPU0|Processor|ALUunit|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|LessThan0~7 (
// Equation(s):
// \CPU0|Processor|ALUunit|LessThan0~7_combout  = ( !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [14] & ( (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & (\MEMCODE|is_usermem~2_combout  & 
// !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [15]))) ) )

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|LessThan0~7 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|LessThan0~7 .lut_mask = 64'h0100000001000000;
defparam \CPU0|Processor|ALUunit|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|LessThan0~8 (
// Equation(s):
// \CPU0|Processor|ALUunit|LessThan0~8_combout  = ( \CPU0|Processor|ImmGen|WideOr1~3_combout  & ( !\CPU0|Processor|ALUunit|LessThan0~7_combout  & ( ((\CPU0|Processor|ImmGen|WideOr0~2_combout  & ((!\CPU0|Processor|ImmGen|WideOr1~1_combout ) # 
// (!\CPU0|Processor|ImmGen|WideOr1~2_combout )))) # (\CPU0|Processor|ImmGen|WideOr1~0_combout ) ) ) ) # ( !\CPU0|Processor|ImmGen|WideOr1~3_combout  & ( !\CPU0|Processor|ALUunit|LessThan0~7_combout  & ( ((!\CPU0|Processor|ImmGen|WideOr1~1_combout ) # 
// (!\CPU0|Processor|ImmGen|WideOr1~2_combout )) # (\CPU0|Processor|ImmGen|WideOr1~0_combout ) ) ) )

	.dataa(!\CPU0|Processor|ImmGen|WideOr1~0_combout ),
	.datab(!\CPU0|Processor|ImmGen|WideOr1~1_combout ),
	.datac(!\CPU0|Processor|ImmGen|WideOr0~2_combout ),
	.datad(!\CPU0|Processor|ImmGen|WideOr1~2_combout ),
	.datae(!\CPU0|Processor|ImmGen|WideOr1~3_combout ),
	.dataf(!\CPU0|Processor|ALUunit|LessThan0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|LessThan0~8 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|LessThan0~8 .lut_mask = 64'hFFDD5F5D00000000;
defparam \CPU0|Processor|ALUunit|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|LessThan0~9 (
// Equation(s):
// \CPU0|Processor|ALUunit|LessThan0~9_combout  = ( \CPU0|Processor|ImmGen|WideOr0~3_combout  & ( \CPU0|Processor|ImmGen|WideOr1~4_combout  & ( (\MEMCODE|is_usermem~3_combout  & !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [31]) ) ) ) # 
// ( !\CPU0|Processor|ImmGen|WideOr0~3_combout  & ( \CPU0|Processor|ImmGen|WideOr1~4_combout  & ( (\MEMCODE|is_usermem~3_combout  & !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [31]) ) ) ) # ( \CPU0|Processor|ImmGen|WideOr0~3_combout  & 
// ( !\CPU0|Processor|ImmGen|WideOr1~4_combout  & ( (!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [19] & \MEMCODE|is_usermem~3_combout )) ) ) ) # ( 
// !\CPU0|Processor|ImmGen|WideOr0~3_combout  & ( !\CPU0|Processor|ImmGen|WideOr1~4_combout  & ( (!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// (\MEMCODE|is_usermem~3_combout  & !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [31]))) ) ) )

	.dataa(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(!\MEMCODE|is_usermem~3_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datae(!\CPU0|Processor|ImmGen|WideOr0~3_combout ),
	.dataf(!\CPU0|Processor|ImmGen|WideOr1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|LessThan0~9 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|LessThan0~9 .lut_mask = 64'h080008080F000F00;
defparam \CPU0|Processor|ALUunit|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|LessThan0~10 (
// Equation(s):
// \CPU0|Processor|ALUunit|LessThan0~10_combout  = ( \CPU0|Processor|ALUunit|LessThan0~8_combout  & ( \CPU0|Processor|ALUunit|LessThan0~9_combout  & ( (\CPU0|Processor|CtrUNI|WideOr1~1_combout  & ((!\CPU0|Processor|ALUunit|LessThan0~6_combout ) # 
// (!\CPU0|Processor|RegsUNI|Mux29~1_combout  $ (\CPU0|Processor|Selector15~2_combout )))) ) ) ) # ( !\CPU0|Processor|ALUunit|LessThan0~8_combout  & ( \CPU0|Processor|ALUunit|LessThan0~9_combout  & ( (\CPU0|Processor|CtrUNI|WideOr1~1_combout  & 
// !\CPU0|Processor|ALUunit|LessThan0~6_combout ) ) ) ) # ( \CPU0|Processor|ALUunit|LessThan0~8_combout  & ( !\CPU0|Processor|ALUunit|LessThan0~9_combout  & ( \CPU0|Processor|CtrUNI|WideOr1~1_combout  ) ) ) # ( !\CPU0|Processor|ALUunit|LessThan0~8_combout  & 
// ( !\CPU0|Processor|ALUunit|LessThan0~9_combout  & ( \CPU0|Processor|CtrUNI|WideOr1~1_combout  ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~1_combout ),
	.datab(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datac(!\CPU0|Processor|Selector15~2_combout ),
	.datad(!\CPU0|Processor|ALUunit|LessThan0~6_combout ),
	.datae(!\CPU0|Processor|ALUunit|LessThan0~8_combout ),
	.dataf(!\CPU0|Processor|ALUunit|LessThan0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|LessThan0~10 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|LessThan0~10 .lut_mask = 64'h5555555555005541;
defparam \CPU0|Processor|ALUunit|LessThan0~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector28~8 (
// Equation(s):
// \CPU0|Processor|Selector28~8_combout  = ( !\CPU0|Processor|ImmGen|WideOr1~0_combout  & ( (!\MEMCODE|wReadData[2]~34_combout  & (!\MEMCODE|wReadData[5]~35_combout  & (\MEMCODE|wReadData[3]~37_combout  & !\MEMCODE|wReadData[6]~38_combout ))) ) )

	.dataa(!\MEMCODE|wReadData[2]~34_combout ),
	.datab(!\MEMCODE|wReadData[5]~35_combout ),
	.datac(!\MEMCODE|wReadData[3]~37_combout ),
	.datad(!\MEMCODE|wReadData[6]~38_combout ),
	.datae(!\CPU0|Processor|ImmGen|WideOr1~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector28~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector28~8 .extended_lut = "off";
defparam \CPU0|Processor|Selector28~8 .lut_mask = 64'h0800000008000000;
defparam \CPU0|Processor|Selector28~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ImmGen|Selector0~4 (
// Equation(s):
// \CPU0|Processor|ImmGen|Selector0~4_combout  = ( \CPU0|Processor|ImmGen|Selector0~2_combout  & ( (((\CPU0|Processor|CtrUNI|Decoder0~2_combout  & !\CPU0|Processor|ImmGen|Selector0~1_combout )) # (\CPU0|Processor|ImmGen|Selector0~0_combout )) # 
// (\CPU0|Processor|Selector28~8_combout ) ) ) # ( !\CPU0|Processor|ImmGen|Selector0~2_combout  & ( ((\CPU0|Processor|CtrUNI|Decoder0~2_combout  & !\CPU0|Processor|ImmGen|Selector0~1_combout )) # (\CPU0|Processor|ImmGen|Selector0~0_combout ) ) )

	.dataa(!\CPU0|Processor|Selector28~8_combout ),
	.datab(!\CPU0|Processor|CtrUNI|Decoder0~2_combout ),
	.datac(!\CPU0|Processor|ImmGen|Selector0~0_combout ),
	.datad(!\CPU0|Processor|ImmGen|Selector0~1_combout ),
	.datae(!\CPU0|Processor|ImmGen|Selector0~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ImmGen|Selector0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ImmGen|Selector0~4 .extended_lut = "off";
defparam \CPU0|Processor|ImmGen|Selector0~4 .lut_mask = 64'h3F0F7F5F3F0F7F5F;
defparam \CPU0|Processor|ImmGen|Selector0~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|LessThan0~11 (
// Equation(s):
// \CPU0|Processor|ALUunit|LessThan0~11_combout  = ( \CPU0|Processor|Selector21~0_combout  & ( \CPU0|Processor|ImmGen|Selector0~4_combout  & ( (!\CPU0|Processor|RegsUNI|Mux61~0_combout  & (!\CPU0|Processor|CtrUNI|WideOr1~1_combout  & 
// \CPU0|Processor|RegsUNI|Mux29~1_combout )) ) ) ) # ( !\CPU0|Processor|Selector21~0_combout  & ( \CPU0|Processor|ImmGen|Selector0~4_combout  & ( (!\CPU0|Processor|RegsUNI|Mux61~0_combout  & (!\CPU0|Processor|CtrUNI|WideOr1~1_combout  & 
// ((!\CPU0|Processor|Selector22~0_combout ) # (\CPU0|Processor|RegsUNI|Mux29~1_combout )))) ) ) ) # ( \CPU0|Processor|Selector21~0_combout  & ( !\CPU0|Processor|ImmGen|Selector0~4_combout  & ( (\CPU0|Processor|RegsUNI|Mux29~1_combout  & 
// ((!\CPU0|Processor|RegsUNI|Mux61~0_combout ) # (\CPU0|Processor|CtrUNI|WideOr1~1_combout ))) ) ) ) # ( !\CPU0|Processor|Selector21~0_combout  & ( !\CPU0|Processor|ImmGen|Selector0~4_combout  & ( (!\CPU0|Processor|RegsUNI|Mux61~0_combout  & 
// (((!\CPU0|Processor|Selector22~0_combout ) # (\CPU0|Processor|RegsUNI|Mux29~1_combout )))) # (\CPU0|Processor|RegsUNI|Mux61~0_combout  & (\CPU0|Processor|CtrUNI|WideOr1~1_combout  & ((!\CPU0|Processor|Selector22~0_combout ) # 
// (\CPU0|Processor|RegsUNI|Mux29~1_combout )))) ) ) )

	.dataa(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datab(!\CPU0|Processor|CtrUNI|WideOr1~1_combout ),
	.datac(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datad(!\CPU0|Processor|Selector22~0_combout ),
	.datae(!\CPU0|Processor|Selector21~0_combout ),
	.dataf(!\CPU0|Processor|ImmGen|Selector0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|LessThan0~11 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|LessThan0~11 .lut_mask = 64'hBB0B0B0B88080808;
defparam \CPU0|Processor|ALUunit|LessThan0~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|LessThan0~12 (
// Equation(s):
// \CPU0|Processor|ALUunit|LessThan0~12_combout  = (!\CPU0|Processor|Selector14~1_combout  & ((!\CPU0|Processor|Selector18~0_combout ) # (!\CPU0|Processor|RegsUNI|Mux29~1_combout  $ (!\CPU0|Processor|Selector15~2_combout ))))

	.dataa(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datab(!\CPU0|Processor|Selector14~1_combout ),
	.datac(!\CPU0|Processor|Selector15~2_combout ),
	.datad(!\CPU0|Processor|Selector18~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|LessThan0~12 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|LessThan0~12 .lut_mask = 64'hCC48CC48CC48CC48;
defparam \CPU0|Processor|ALUunit|LessThan0~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|LessThan0~13 (
// Equation(s):
// \CPU0|Processor|ALUunit|LessThan0~13_combout  = ( \CPU0|Processor|ALUunit|LessThan0~11_combout  & ( \CPU0|Processor|ALUunit|LessThan0~12_combout  & ( (!\CPU0|Processor|ALUunit|LessThan0~10_combout  & (((!\CPU0|Processor|Selector15~2_combout  & 
// !\CPU0|Processor|Selector19~1_combout )) # (\CPU0|Processor|RegsUNI|Mux29~1_combout ))) ) ) ) # ( !\CPU0|Processor|ALUunit|LessThan0~11_combout  & ( \CPU0|Processor|ALUunit|LessThan0~12_combout  & ( (\CPU0|Processor|RegsUNI|Mux29~1_combout  & 
// !\CPU0|Processor|ALUunit|LessThan0~10_combout ) ) ) )

	.dataa(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datab(!\CPU0|Processor|Selector15~2_combout ),
	.datac(!\CPU0|Processor|Selector19~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|LessThan0~10_combout ),
	.datae(!\CPU0|Processor|ALUunit|LessThan0~11_combout ),
	.dataf(!\CPU0|Processor|ALUunit|LessThan0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|LessThan0~13 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|LessThan0~13 .lut_mask = 64'h000000005500D500;
defparam \CPU0|Processor|ALUunit|LessThan0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|LessThan0~14 (
// Equation(s):
// \CPU0|Processor|ALUunit|LessThan0~14_combout  = ( \CPU0|Processor|ALUunit|LessThan0~4_combout  & ( \CPU0|Processor|ALUunit|LessThan0~13_combout  & ( (!\CPU0|Processor|RegsUNI|Mux29~1_combout  & (!\CPU0|Processor|Selector3~0_combout  & 
// ((!\CPU0|Processor|ALUunit|LessThan0~1_combout ) # (\CPU0|Processor|ALUunit|LessThan0~3_combout )))) # (\CPU0|Processor|RegsUNI|Mux29~1_combout  & (\CPU0|Processor|Selector3~0_combout  & ((\CPU0|Processor|ALUunit|LessThan0~3_combout )))) ) ) ) # ( 
// \CPU0|Processor|ALUunit|LessThan0~4_combout  & ( !\CPU0|Processor|ALUunit|LessThan0~13_combout  & ( !\CPU0|Processor|RegsUNI|Mux29~1_combout  $ (\CPU0|Processor|Selector3~0_combout ) ) ) ) # ( !\CPU0|Processor|ALUunit|LessThan0~4_combout  & ( 
// !\CPU0|Processor|ALUunit|LessThan0~13_combout  & ( !\CPU0|Processor|RegsUNI|Mux29~1_combout  $ (\CPU0|Processor|Selector3~0_combout ) ) ) )

	.dataa(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datab(!\CPU0|Processor|Selector3~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|LessThan0~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|LessThan0~3_combout ),
	.datae(!\CPU0|Processor|ALUunit|LessThan0~4_combout ),
	.dataf(!\CPU0|Processor|ALUunit|LessThan0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|LessThan0~14 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|LessThan0~14 .lut_mask = 64'h9999999900008099;
defparam \CPU0|Processor|ALUunit|LessThan0~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|LessThan0~16 (
// Equation(s):
// \CPU0|Processor|ALUunit|LessThan0~16_combout  = ( !\CPU0|Processor|ImmGen|WideOr0~3_combout  & ( ((!\CPU0|Processor|Selector3~0_combout  & (\MEMCODE|wReadData[31]~48_combout  & ((\CPU0|Processor|CtrUNI|WideOr1~1_combout )))) # 
// (\CPU0|Processor|Selector3~0_combout  & ((!\CPU0|Processor|RegsUNI|Mux29~1_combout ) # ((\MEMCODE|wReadData[31]~48_combout  & \CPU0|Processor|CtrUNI|WideOr1~1_combout ))))) ) ) # ( \CPU0|Processor|ImmGen|WideOr0~3_combout  & ( 
// (!\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (((\CPU0|Processor|Selector3~0_combout  & ((!\CPU0|Processor|RegsUNI|Mux29~1_combout )))))) # (\CPU0|Processor|CtrUNI|WideOr1~1_combout  & ((((\CPU0|Processor|Selector3~0_combout  & 
// !\CPU0|Processor|RegsUNI|Mux29~1_combout )) # (\MEMCODE|wReadData[30]~44_combout )) # (\MEMCODE|wReadData[29]~53_combout ))) ) )

	.dataa(!\MEMCODE|wReadData[29]~53_combout ),
	.datab(!\CPU0|Processor|Selector3~0_combout ),
	.datac(!\MEMCODE|wReadData[30]~44_combout ),
	.datad(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datae(!\CPU0|Processor|ImmGen|WideOr0~3_combout ),
	.dataf(!\CPU0|Processor|CtrUNI|WideOr1~1_combout ),
	.datag(!\MEMCODE|wReadData[31]~48_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|LessThan0~16 .extended_lut = "on";
defparam \CPU0|Processor|ALUunit|LessThan0~16 .lut_mask = 64'h330033003F0F7F5F;
defparam \CPU0|Processor|ALUunit|LessThan0~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux31~4 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux31~4_combout  = ( \CPU0|Processor|ALUunit|LessThan0~16_combout  & ( \CPU0|Processor|ALUunit|Add1~1_sumout  & ( (!\CPU0|Processor|ALUControlunit|Mux7~0_combout ) # ((\CPU0|Processor|ALUControlunit|Mux6~2_combout  & 
// !\CPU0|Processor|Selector0~0_combout )) ) ) ) # ( !\CPU0|Processor|ALUunit|LessThan0~16_combout  & ( \CPU0|Processor|ALUunit|Add1~1_sumout  & ( (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & 
// ((\CPU0|Processor|Selector0~0_combout ) # (\CPU0|Processor|ALUunit|LessThan0~14_combout )))) # (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ((!\CPU0|Processor|ALUControlunit|Mux7~0_combout ) # ((\CPU0|Processor|ALUunit|LessThan0~14_combout  & 
// !\CPU0|Processor|Selector0~0_combout )))) ) ) ) # ( \CPU0|Processor|ALUunit|LessThan0~16_combout  & ( !\CPU0|Processor|ALUunit|Add1~1_sumout  & ( (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (!\CPU0|Processor|ALUControlunit|Mux7~0_combout )) # 
// (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & !\CPU0|Processor|Selector0~0_combout )) ) ) ) # ( !\CPU0|Processor|ALUunit|LessThan0~16_combout  & ( !\CPU0|Processor|ALUunit|Add1~1_sumout  & ( 
// (!\CPU0|Processor|Selector0~0_combout  & (\CPU0|Processor|ALUunit|LessThan0~14_combout  & (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  $ (\CPU0|Processor|ALUControlunit|Mux7~0_combout )))) # (\CPU0|Processor|Selector0~0_combout  & 
// (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (!\CPU0|Processor|ALUControlunit|Mux7~0_combout ))) ) ) )

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|LessThan0~14_combout ),
	.datad(!\CPU0|Processor|Selector0~0_combout ),
	.datae(!\CPU0|Processor|ALUunit|LessThan0~16_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux31~4 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux31~4 .lut_mask = 64'h098899884DCCDDCC;
defparam \CPU0|Processor|ALUunit|Mux31~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux31~5 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux31~5_combout  = ( \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( \CPU0|Processor|ALUunit|Mux31~4_combout  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( \CPU0|Processor|ALUunit|Mux31~3_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( \CPU0|Processor|ALUunit|Mux31~2_combout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( \CPU0|Processor|ALUunit|Mux31~1_combout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux31~1_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux31~2_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux31~3_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux31~4_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux31~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux31~5 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux31~5 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux31~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|DwByteEnable[2]~2 (
// Equation(s):
// \CPU0|Processor|DwByteEnable[2]~2_combout  = ( \CPU0|Processor|ALUunit|Mux31~5_combout  & ( \CPU0|Processor|ALUunit|Mux30~7_combout  & ( !\CPU0|Processor|CtrUNI|Decoder0~5_combout  ) ) ) # ( !\CPU0|Processor|ALUunit|Mux31~5_combout  & ( 
// \CPU0|Processor|ALUunit|Mux30~7_combout  & ( (!\CPU0|Processor|CtrUNI|Decoder0~5_combout ) # ((\MEMCODE|wReadData[14]~43_combout  & \MEMCODE|wReadData[13]~46_combout )) ) ) ) # ( \CPU0|Processor|ALUunit|Mux31~5_combout  & ( 
// !\CPU0|Processor|ALUunit|Mux30~7_combout  & ( !\CPU0|Processor|CtrUNI|Decoder0~5_combout  ) ) ) # ( !\CPU0|Processor|ALUunit|Mux31~5_combout  & ( !\CPU0|Processor|ALUunit|Mux30~7_combout  & ( (!\CPU0|Processor|CtrUNI|Decoder0~5_combout ) # 
// ((\MEMCODE|wReadData[14]~43_combout  & (\MEMCODE|wReadData[12]~45_combout  & !\MEMCODE|wReadData[13]~46_combout ))) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~5_combout ),
	.datab(!\MEMCODE|wReadData[14]~43_combout ),
	.datac(!\MEMCODE|wReadData[12]~45_combout ),
	.datad(!\MEMCODE|wReadData[13]~46_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux31~5_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux30~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|DwByteEnable[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|DwByteEnable[2]~2 .extended_lut = "off";
defparam \CPU0|Processor|DwByteEnable[2]~2 .lut_mask = 64'hABAAAAAAAABBAAAA;
defparam \CPU0|Processor|DwByteEnable[2]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [16]),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .power_up = "low";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|wReadData[14]~43 (
// Equation(s):
// \MEMCODE|wReadData[14]~43_combout  = (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & (\MEMCODE|is_usermem~2_combout  & !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [14])))

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|wReadData[14]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|wReadData[14]~43 .extended_lut = "off";
defparam \MEMCODE|wReadData[14]~43 .lut_mask = 64'h0100010001000100;
defparam \MEMCODE|wReadData[14]~43 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|DwByteEnable[1]~1 (
// Equation(s):
// \CPU0|Processor|DwByteEnable[1]~1_combout  = ( \CPU0|Processor|ALUunit|Mux31~5_combout  & ( \CPU0|Processor|ALUunit|Mux30~7_combout  & ( !\CPU0|Processor|CtrUNI|Decoder0~5_combout  ) ) ) # ( !\CPU0|Processor|ALUunit|Mux31~5_combout  & ( 
// \CPU0|Processor|ALUunit|Mux30~7_combout  & ( !\CPU0|Processor|CtrUNI|Decoder0~5_combout  ) ) ) # ( \CPU0|Processor|ALUunit|Mux31~5_combout  & ( !\CPU0|Processor|ALUunit|Mux30~7_combout  & ( (!\CPU0|Processor|CtrUNI|Decoder0~5_combout ) # 
// ((\MEMCODE|wReadData[14]~43_combout  & (\MEMCODE|wReadData[12]~45_combout  & \MEMCODE|wReadData[13]~46_combout ))) ) ) ) # ( !\CPU0|Processor|ALUunit|Mux31~5_combout  & ( !\CPU0|Processor|ALUunit|Mux30~7_combout  & ( 
// (!\CPU0|Processor|CtrUNI|Decoder0~5_combout ) # ((\MEMCODE|wReadData[14]~43_combout  & (!\MEMCODE|wReadData[12]~45_combout  $ (!\MEMCODE|wReadData[13]~46_combout )))) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~5_combout ),
	.datab(!\MEMCODE|wReadData[14]~43_combout ),
	.datac(!\MEMCODE|wReadData[12]~45_combout ),
	.datad(!\MEMCODE|wReadData[13]~46_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux31~5_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux30~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|DwByteEnable[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|DwByteEnable[1]~1 .extended_lut = "off";
defparam \CPU0|Processor|DwByteEnable[1]~1 .lut_mask = 64'hABBAAAABAAAAAAAA;
defparam \CPU0|Processor|DwByteEnable[1]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|wReadData[2]~34 (
// Equation(s):
// \MEMCODE|wReadData[2]~34_combout  = (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & (\MEMCODE|is_usermem~2_combout  & !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2])))

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|wReadData[2]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|wReadData[2]~34 .extended_lut = "off";
defparam \MEMCODE|wReadData[2]~34 .lut_mask = 64'h0100010001000100;
defparam \MEMCODE|wReadData[2]~34 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|CtrUNI|Decoder0~5 (
// Equation(s):
// \CPU0|Processor|CtrUNI|Decoder0~5_combout  = (\MEMCODE|wReadData[2]~34_combout  & \CPU0|Processor|CtrUNI|Decoder0~2_combout )

	.dataa(!\MEMCODE|wReadData[2]~34_combout ),
	.datab(!\CPU0|Processor|CtrUNI|Decoder0~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|CtrUNI|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|CtrUNI|Decoder0~5 .extended_lut = "off";
defparam \CPU0|Processor|CtrUNI|Decoder0~5 .lut_mask = 64'h1111111111111111;
defparam \CPU0|Processor|CtrUNI|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|DwByteEnable[0]~0 (
// Equation(s):
// \CPU0|Processor|DwByteEnable[0]~0_combout  = ( \CPU0|Processor|ALUunit|Mux31~5_combout  & ( \CPU0|Processor|ALUunit|Mux30~7_combout  & ( !\CPU0|Processor|CtrUNI|Decoder0~5_combout  ) ) ) # ( !\CPU0|Processor|ALUunit|Mux31~5_combout  & ( 
// \CPU0|Processor|ALUunit|Mux30~7_combout  & ( !\CPU0|Processor|CtrUNI|Decoder0~5_combout  ) ) ) # ( \CPU0|Processor|ALUunit|Mux31~5_combout  & ( !\CPU0|Processor|ALUunit|Mux30~7_combout  & ( !\CPU0|Processor|CtrUNI|Decoder0~5_combout  ) ) ) # ( 
// !\CPU0|Processor|ALUunit|Mux31~5_combout  & ( !\CPU0|Processor|ALUunit|Mux30~7_combout  & ( (!\CPU0|Processor|CtrUNI|Decoder0~5_combout ) # ((\MEMCODE|wReadData[14]~43_combout  & ((\MEMCODE|wReadData[13]~46_combout ) # (\MEMCODE|wReadData[12]~45_combout 
// )))) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~5_combout ),
	.datab(!\MEMCODE|wReadData[14]~43_combout ),
	.datac(!\MEMCODE|wReadData[12]~45_combout ),
	.datad(!\MEMCODE|wReadData[13]~46_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux31~5_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux30~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|DwByteEnable[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|DwByteEnable[0]~0 .extended_lut = "off";
defparam \CPU0|Processor|DwByteEnable[0]~0 .lut_mask = 64'hABBBAAAAAAAAAAAA;
defparam \CPU0|Processor|DwByteEnable[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|wReadData[4]~33 (
// Equation(s):
// \MEMCODE|wReadData[4]~33_combout  = (\MEMCODE|is_usermem~0_combout  & (\MEMCODE|is_usermem~1_combout  & (\MEMCODE|is_usermem~2_combout  & !\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4])))

	.dataa(!\MEMCODE|is_usermem~0_combout ),
	.datab(!\MEMCODE|is_usermem~1_combout ),
	.datac(!\MEMCODE|is_usermem~2_combout ),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|wReadData[4]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|wReadData[4]~33 .extended_lut = "off";
defparam \MEMCODE|wReadData[4]~33 .lut_mask = 64'h0100010001000100;
defparam \MEMCODE|wReadData[4]~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|CtrUNI|WideOr1~0 (
// Equation(s):
// \CPU0|Processor|CtrUNI|WideOr1~0_combout  = (!\MEMCODE|wReadData[0]~32_combout  & (!\MEMCODE|wReadData[2]~34_combout  $ (((\MEMCODE|wReadData[5]~35_combout ) # (\MEMCODE|wReadData[4]~33_combout )))))

	.dataa(!\MEMCODE|wReadData[0]~32_combout ),
	.datab(!\MEMCODE|wReadData[4]~33_combout ),
	.datac(!\MEMCODE|wReadData[2]~34_combout ),
	.datad(!\MEMCODE|wReadData[5]~35_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|CtrUNI|WideOr1~0 .extended_lut = "off";
defparam \CPU0|Processor|CtrUNI|WideOr1~0 .lut_mask = 64'h820A820A820A820A;
defparam \CPU0|Processor|CtrUNI|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector28~1 (
// Equation(s):
// \CPU0|Processor|Selector28~1_combout  = (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & (!\MEMCODE|wReadData[3]~37_combout  & !\CPU0|Processor|Selector28~0_combout )))

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\MEMCODE|wReadData[3]~37_combout ),
	.datad(!\CPU0|Processor|Selector28~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector28~1 .extended_lut = "off";
defparam \CPU0|Processor|Selector28~1 .lut_mask = 64'h1000100010001000;
defparam \CPU0|Processor|Selector28~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector27~3 (
// Equation(s):
// \CPU0|Processor|Selector27~3_combout  = ((!\CPU0|Processor|Selector28~1_combout  & \CPU0|Processor|Selector27~2_combout )) # (\CPU0|Processor|Selector27~1_combout )

	.dataa(!\CPU0|Processor|Selector28~1_combout ),
	.datab(!\CPU0|Processor|Selector27~1_combout ),
	.datac(!\CPU0|Processor|Selector27~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector27~3 .extended_lut = "off";
defparam \CPU0|Processor|Selector27~3 .lut_mask = 64'h3B3B3B3B3B3B3B3B;
defparam \CPU0|Processor|Selector27~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux18~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux18~1_combout  = (\CPU0|Processor|RegsUNI|Mux29~1_combout  & ((!\CPU0|Processor|Selector29~3_combout  & ((\CPU0|Processor|ALUunit|ShiftRight0~0_combout ) # (\CPU0|Processor|Selector28~6_combout ))) # 
// (\CPU0|Processor|Selector29~3_combout  & (!\CPU0|Processor|Selector28~6_combout ))))

	.dataa(!\CPU0|Processor|Selector29~3_combout ),
	.datab(!\CPU0|Processor|Selector28~6_combout ),
	.datac(!\CPU0|Processor|ALUunit|ShiftRight0~0_combout ),
	.datad(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux18~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux18~1 .lut_mask = 64'h006E006E006E006E;
defparam \CPU0|Processor|ALUunit|Mux18~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux0~0 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux0~0_combout  = (!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ((\CPU0|Processor|ALUControlunit|Mux5~1_combout ))) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & (!\CPU0|Processor|ALUControlunit|Mux4~1_combout ))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux0~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux0~0 .lut_mask = 64'h4E4E4E4E4E4E4E4E;
defparam \CPU0|Processor|ALUunit|Mux0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux0~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux0~1_combout  = ( \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux5~1_combout  ) ) # ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & (((!\CPU0|Processor|Selector28~1_combout  & 
// \CPU0|Processor|Selector27~2_combout )) # (\CPU0|Processor|Selector27~1_combout ))) ) ) )

	.dataa(!\CPU0|Processor|Selector28~1_combout ),
	.datab(!\CPU0|Processor|Selector27~1_combout ),
	.datac(!\CPU0|Processor|Selector27~2_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux0~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux0~1 .lut_mask = 64'h003B0000FFFFFF00;
defparam \CPU0|Processor|ALUunit|Mux0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|ShiftLeft0~0 (
// Equation(s):
// \CPU0|Processor|ALUunit|ShiftLeft0~0_combout  = ( \CPU0|Processor|ImmGen|Selector5~1_combout  & ( \CPU0|Processor|ImmGen|Selector5~3_combout  & ( (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & 
// (!\MEMCODE|wReadData[3]~37_combout  & !\CPU0|Processor|ImmGen|Selector4~4_combout ))) ) ) ) # ( !\CPU0|Processor|ImmGen|Selector5~1_combout  & ( \CPU0|Processor|ImmGen|Selector5~3_combout  & ( (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & 
// (\MEMCODE|wReadData[1]~36_combout  & (!\MEMCODE|wReadData[3]~37_combout  & !\CPU0|Processor|ImmGen|Selector4~4_combout ))) ) ) ) # ( \CPU0|Processor|ImmGen|Selector5~1_combout  & ( !\CPU0|Processor|ImmGen|Selector5~3_combout  & ( 
// (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & (!\MEMCODE|wReadData[3]~37_combout  & !\CPU0|Processor|ImmGen|Selector4~4_combout ))) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\MEMCODE|wReadData[3]~37_combout ),
	.datad(!\CPU0|Processor|ImmGen|Selector4~4_combout ),
	.datae(!\CPU0|Processor|ImmGen|Selector5~1_combout ),
	.dataf(!\CPU0|Processor|ImmGen|Selector5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|ShiftLeft0~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|ShiftLeft0~0 .lut_mask = 64'h0000100010001000;
defparam \CPU0|Processor|ALUunit|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux2~0 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux2~0_combout  = (!\CPU0|Processor|ALUunit|Mux0~1_combout  & (\CPU0|Processor|ALUunit|Mux18~0_combout  & ((\CPU0|Processor|ALUunit|ShiftLeft0~0_combout )))) # (\CPU0|Processor|ALUunit|Mux0~1_combout  & 
// (((\CPU0|Processor|ALUunit|Mult0~346_sumout ))))

	.dataa(!\CPU0|Processor|ALUunit|Mux18~0_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux0~1_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mult0~346_sumout ),
	.datad(!\CPU0|Processor|ALUunit|ShiftLeft0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux2~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux2~0 .lut_mask = 64'h0347034703470347;
defparam \CPU0|Processor|ALUunit|Mux2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux2~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux2~1_combout  = ( \CPU0|Processor|ALUunit|Mux2~0_combout  & ( (\CPU0|Processor|ALUunit|Mux0~0_combout  & ((!\CPU0|Processor|Selector27~3_combout ) # ((\CPU0|Processor|ALUunit|Mux18~1_combout ) # 
// (\CPU0|Processor|ALUControlunit|Mux5~1_combout )))) ) ) # ( !\CPU0|Processor|ALUunit|Mux2~0_combout  & ( (\CPU0|Processor|Selector27~3_combout  & (!\CPU0|Processor|ALUControlunit|Mux5~1_combout  & (\CPU0|Processor|ALUunit|Mux18~1_combout  & 
// \CPU0|Processor|ALUunit|Mux0~0_combout ))) ) )

	.dataa(!\CPU0|Processor|Selector27~3_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux18~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux0~0_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux2~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux2~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux2~1 .lut_mask = 64'h000400BF000400BF;
defparam \CPU0|Processor|ALUunit|Mux2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|CtrUNI|WideOr1~2 (
// Equation(s):
// \CPU0|Processor|CtrUNI|WideOr1~2_combout  = (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & \MEMCODE|wReadData[1]~36_combout )

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|CtrUNI|WideOr1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|CtrUNI|WideOr1~2 .extended_lut = "off";
defparam \CPU0|Processor|CtrUNI|WideOr1~2 .lut_mask = 64'h1111111111111111;
defparam \CPU0|Processor|CtrUNI|WideOr1~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector12~2 (
// Equation(s):
// \CPU0|Processor|Selector12~2_combout  = (!\CPU0|Processor|ImmGen|WideOr1~0_combout  & ((!\CPU0|Processor|ImmGen|WideOr1~5_combout  & ((!\CPU0|Processor|Selector12~0_combout ))) # (\CPU0|Processor|ImmGen|WideOr1~5_combout  & 
// (\MEMCODE|wReadData[31]~48_combout )))) # (\CPU0|Processor|ImmGen|WideOr1~0_combout  & (((!\CPU0|Processor|Selector12~0_combout ))))

	.dataa(!\CPU0|Processor|ImmGen|WideOr1~0_combout ),
	.datab(!\MEMCODE|wReadData[31]~48_combout ),
	.datac(!\CPU0|Processor|ImmGen|WideOr1~5_combout ),
	.datad(!\CPU0|Processor|Selector12~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector12~2 .extended_lut = "off";
defparam \CPU0|Processor|Selector12~2 .lut_mask = 64'hF702F702F702F702;
defparam \CPU0|Processor|Selector12~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector13~2 (
// Equation(s):
// \CPU0|Processor|Selector13~2_combout  = (!\CPU0|Processor|ImmGen|WideOr1~0_combout  & ((!\CPU0|Processor|ImmGen|WideOr1~5_combout  & ((!\CPU0|Processor|Selector13~0_combout ))) # (\CPU0|Processor|ImmGen|WideOr1~5_combout  & 
// (\MEMCODE|wReadData[31]~48_combout )))) # (\CPU0|Processor|ImmGen|WideOr1~0_combout  & (((!\CPU0|Processor|Selector13~0_combout ))))

	.dataa(!\CPU0|Processor|ImmGen|WideOr1~0_combout ),
	.datab(!\MEMCODE|wReadData[31]~48_combout ),
	.datac(!\CPU0|Processor|ImmGen|WideOr1~5_combout ),
	.datad(!\CPU0|Processor|Selector13~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector13~2 .extended_lut = "off";
defparam \CPU0|Processor|Selector13~2 .lut_mask = 64'hF702F702F702F702;
defparam \CPU0|Processor|Selector13~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector14~2 (
// Equation(s):
// \CPU0|Processor|Selector14~2_combout  = (!\CPU0|Processor|ImmGen|WideOr1~0_combout  & ((!\CPU0|Processor|ImmGen|WideOr1~5_combout  & ((!\CPU0|Processor|Selector14~0_combout ))) # (\CPU0|Processor|ImmGen|WideOr1~5_combout  & 
// (\MEMCODE|wReadData[31]~48_combout )))) # (\CPU0|Processor|ImmGen|WideOr1~0_combout  & (((!\CPU0|Processor|Selector14~0_combout ))))

	.dataa(!\CPU0|Processor|ImmGen|WideOr1~0_combout ),
	.datab(!\MEMCODE|wReadData[31]~48_combout ),
	.datac(!\CPU0|Processor|ImmGen|WideOr1~5_combout ),
	.datad(!\CPU0|Processor|Selector14~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector14~2 .extended_lut = "off";
defparam \CPU0|Processor|Selector14~2 .lut_mask = 64'hF702F702F702F702;
defparam \CPU0|Processor|Selector14~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector15~3 (
// Equation(s):
// \CPU0|Processor|Selector15~3_combout  = (!\CPU0|Processor|ImmGen|WideOr1~0_combout  & ((!\CPU0|Processor|ImmGen|WideOr1~5_combout  & (!\MEMCODE|wReadData[16]~52_combout )) # (\CPU0|Processor|ImmGen|WideOr1~5_combout  & ((\MEMCODE|wReadData[31]~48_combout 
// ))))) # (\CPU0|Processor|ImmGen|WideOr1~0_combout  & (!\MEMCODE|wReadData[16]~52_combout ))

	.dataa(!\MEMCODE|wReadData[16]~52_combout ),
	.datab(!\CPU0|Processor|ImmGen|WideOr1~0_combout ),
	.datac(!\MEMCODE|wReadData[31]~48_combout ),
	.datad(!\CPU0|Processor|ImmGen|WideOr1~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector15~3 .extended_lut = "off";
defparam \CPU0|Processor|Selector15~3 .lut_mask = 64'hAA2EAA2EAA2EAA2E;
defparam \CPU0|Processor|Selector15~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector18~1 (
// Equation(s):
// \CPU0|Processor|Selector18~1_combout  = (!\CPU0|Processor|ImmGen|WideOr1~0_combout  & ((!\CPU0|Processor|ImmGen|WideOr1~5_combout  & ((!\MEMCODE|wReadData[13]~46_combout ))) # (\CPU0|Processor|ImmGen|WideOr1~5_combout  & (\MEMCODE|wReadData[31]~48_combout 
// )))) # (\CPU0|Processor|ImmGen|WideOr1~0_combout  & (((!\MEMCODE|wReadData[13]~46_combout ))))

	.dataa(!\CPU0|Processor|ImmGen|WideOr1~0_combout ),
	.datab(!\MEMCODE|wReadData[31]~48_combout ),
	.datac(!\MEMCODE|wReadData[13]~46_combout ),
	.datad(!\CPU0|Processor|ImmGen|WideOr1~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector18~1 .extended_lut = "off";
defparam \CPU0|Processor|Selector18~1 .lut_mask = 64'hF072F072F072F072;
defparam \CPU0|Processor|Selector18~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector19~2 (
// Equation(s):
// \CPU0|Processor|Selector19~2_combout  = (!\CPU0|Processor|ImmGen|WideOr1~0_combout  & ((!\CPU0|Processor|ImmGen|WideOr1~5_combout  & ((!\MEMCODE|wReadData[12]~45_combout ))) # (\CPU0|Processor|ImmGen|WideOr1~5_combout  & (\MEMCODE|wReadData[31]~48_combout 
// )))) # (\CPU0|Processor|ImmGen|WideOr1~0_combout  & (((!\MEMCODE|wReadData[12]~45_combout ))))

	.dataa(!\CPU0|Processor|ImmGen|WideOr1~0_combout ),
	.datab(!\MEMCODE|wReadData[31]~48_combout ),
	.datac(!\MEMCODE|wReadData[12]~45_combout ),
	.datad(!\CPU0|Processor|ImmGen|WideOr1~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector19~2 .extended_lut = "off";
defparam \CPU0|Processor|Selector19~2 .lut_mask = 64'hF072F072F072F072;
defparam \CPU0|Processor|Selector19~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector21~1 (
// Equation(s):
// \CPU0|Processor|Selector21~1_combout  = ( \MEMCODE|wReadData[30]~44_combout  & ( ((\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & !\MEMCODE|wReadData[3]~37_combout ))) # (\CPU0|Processor|RegsUNI|Mux61~0_combout ) ) ) # ( 
// !\MEMCODE|wReadData[30]~44_combout  & ( (\CPU0|Processor|RegsUNI|Mux61~0_combout  & ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # ((!\MEMCODE|wReadData[1]~36_combout ) # (\MEMCODE|wReadData[3]~37_combout )))) ) )

	.dataa(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datab(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datac(!\MEMCODE|wReadData[1]~36_combout ),
	.datad(!\MEMCODE|wReadData[3]~37_combout ),
	.datae(!\MEMCODE|wReadData[30]~44_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector21~1 .extended_lut = "off";
defparam \CPU0|Processor|Selector21~1 .lut_mask = 64'h5455575554555755;
defparam \CPU0|Processor|Selector21~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add1~81 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add1~81_sumout  = SUM(( !\CPU0|Processor|Selector29~3_combout  ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add1~114  ))
// \CPU0|Processor|ALUunit|Add1~82  = CARRY(( !\CPU0|Processor|Selector29~3_combout  ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add1~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|Selector29~3_combout ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add1~81_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add1~81 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add1~81 .lut_mask = 64'h0000FF000000FF00;
defparam \CPU0|Processor|ALUunit|Add1~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add1~105 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add1~105_sumout  = SUM(( !\CPU0|Processor|Selector28~6_combout  ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add1~82  ))
// \CPU0|Processor|ALUunit|Add1~106  = CARRY(( !\CPU0|Processor|Selector28~6_combout  ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add1~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|Selector28~6_combout ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add1~105_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add1~105 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add1~105 .lut_mask = 64'h0000FF000000FF00;
defparam \CPU0|Processor|ALUunit|Add1~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add1~117 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add1~117_sumout  = SUM(( !\CPU0|Processor|Selector27~3_combout  ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add1~106  ))
// \CPU0|Processor|ALUunit|Add1~118  = CARRY(( !\CPU0|Processor|Selector27~3_combout  ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add1~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|Selector27~3_combout ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add1~117_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add1~117 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add1~117 .lut_mask = 64'h0000FF000000FF00;
defparam \CPU0|Processor|ALUunit|Add1~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add1~125 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add1~125_sumout  = SUM(( (!\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (!\CPU0|Processor|RegsUNI|Mux61~0_combout )) # (\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (((!\MEMCODE|wReadData[25]~51_combout ) # 
// (\CPU0|Processor|ImmGen|WideOr0~3_combout )))) ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add1~118  ))
// \CPU0|Processor|ALUunit|Add1~126  = CARRY(( (!\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (!\CPU0|Processor|RegsUNI|Mux61~0_combout )) # (\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (((!\MEMCODE|wReadData[25]~51_combout ) # 
// (\CPU0|Processor|ImmGen|WideOr0~3_combout )))) ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add1~118  ))

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~1_combout ),
	.datab(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datac(!\CPU0|Processor|ImmGen|WideOr0~3_combout ),
	.datad(!\MEMCODE|wReadData[25]~51_combout ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add1~125_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add1~125 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add1~125 .lut_mask = 64'h0000FF000000DD8D;
defparam \CPU0|Processor|ALUunit|Add1~125 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add1~121 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add1~121_sumout  = SUM(( (!\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (!\CPU0|Processor|RegsUNI|Mux61~0_combout )) # (\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (((!\MEMCODE|wReadData[26]~50_combout ) # 
// (\CPU0|Processor|ImmGen|WideOr0~3_combout )))) ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add1~126  ))
// \CPU0|Processor|ALUunit|Add1~122  = CARRY(( (!\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (!\CPU0|Processor|RegsUNI|Mux61~0_combout )) # (\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (((!\MEMCODE|wReadData[26]~50_combout ) # 
// (\CPU0|Processor|ImmGen|WideOr0~3_combout )))) ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add1~126  ))

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~1_combout ),
	.datab(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datac(!\CPU0|Processor|ImmGen|WideOr0~3_combout ),
	.datad(!\MEMCODE|wReadData[26]~50_combout ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add1~121_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add1~121 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add1~121 .lut_mask = 64'h0000FF000000DD8D;
defparam \CPU0|Processor|ALUunit|Add1~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add1~93 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add1~93_sumout  = SUM(( (!\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (!\CPU0|Processor|RegsUNI|Mux61~0_combout )) # (\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (((!\MEMCODE|wReadData[27]~49_combout ) # 
// (\CPU0|Processor|ImmGen|WideOr0~3_combout )))) ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add1~122  ))
// \CPU0|Processor|ALUunit|Add1~94  = CARRY(( (!\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (!\CPU0|Processor|RegsUNI|Mux61~0_combout )) # (\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (((!\MEMCODE|wReadData[27]~49_combout ) # 
// (\CPU0|Processor|ImmGen|WideOr0~3_combout )))) ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add1~122  ))

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~1_combout ),
	.datab(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datac(!\CPU0|Processor|ImmGen|WideOr0~3_combout ),
	.datad(!\MEMCODE|wReadData[27]~49_combout ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add1~93_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add1~93 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add1~93 .lut_mask = 64'h0000FF000000DD8D;
defparam \CPU0|Processor|ALUunit|Add1~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add1~109 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add1~109_sumout  = SUM(( (!\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (!\CPU0|Processor|RegsUNI|Mux61~0_combout )) # (\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (((!\MEMCODE|wReadData[28]~47_combout ) # 
// (\CPU0|Processor|ImmGen|WideOr0~3_combout )))) ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add1~94  ))
// \CPU0|Processor|ALUunit|Add1~110  = CARRY(( (!\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (!\CPU0|Processor|RegsUNI|Mux61~0_combout )) # (\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (((!\MEMCODE|wReadData[28]~47_combout ) # 
// (\CPU0|Processor|ImmGen|WideOr0~3_combout )))) ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add1~94  ))

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~1_combout ),
	.datab(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datac(!\CPU0|Processor|ImmGen|WideOr0~3_combout ),
	.datad(!\MEMCODE|wReadData[28]~47_combout ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add1~109_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add1~109 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add1~109 .lut_mask = 64'h0000FF000000DD8D;
defparam \CPU0|Processor|ALUunit|Add1~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add1~97 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add1~97_sumout  = SUM(( (!\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (!\CPU0|Processor|RegsUNI|Mux61~0_combout )) # (\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (((!\MEMCODE|wReadData[29]~53_combout ) # 
// (\CPU0|Processor|ImmGen|WideOr0~3_combout )))) ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add1~110  ))
// \CPU0|Processor|ALUunit|Add1~98  = CARRY(( (!\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (!\CPU0|Processor|RegsUNI|Mux61~0_combout )) # (\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (((!\MEMCODE|wReadData[29]~53_combout ) # 
// (\CPU0|Processor|ImmGen|WideOr0~3_combout )))) ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add1~110  ))

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~1_combout ),
	.datab(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datac(!\CPU0|Processor|ImmGen|WideOr0~3_combout ),
	.datad(!\MEMCODE|wReadData[29]~53_combout ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add1~97_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add1~97 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add1~97 .lut_mask = 64'h0000FF000000DD8D;
defparam \CPU0|Processor|ALUunit|Add1~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add1~101 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add1~101_sumout  = SUM(( (!\CPU0|Processor|Selector21~1_combout ) # ((!\MEMCODE|wReadData[3]~37_combout  & (\CPU0|Processor|CtrUNI|WideOr1~2_combout  & \CPU0|Processor|ImmGen|WideOr0~3_combout ))) ) + ( 
// \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add1~98  ))
// \CPU0|Processor|ALUunit|Add1~102  = CARRY(( (!\CPU0|Processor|Selector21~1_combout ) # ((!\MEMCODE|wReadData[3]~37_combout  & (\CPU0|Processor|CtrUNI|WideOr1~2_combout  & \CPU0|Processor|ImmGen|WideOr0~3_combout ))) ) + ( 
// \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add1~98  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\CPU0|Processor|CtrUNI|WideOr1~2_combout ),
	.datac(!\CPU0|Processor|ImmGen|WideOr0~3_combout ),
	.datad(!\CPU0|Processor|Selector21~1_combout ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add1~101_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add1~101 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add1~101 .lut_mask = 64'h0000FF000000FF02;
defparam \CPU0|Processor|ALUunit|Add1~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add1~85 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add1~85_sumout  = SUM(( (!\MEMCODE|wReadData[3]~37_combout  & ((!\CPU0|Processor|CtrUNI|WideOr1~2_combout  & ((!\CPU0|Processor|RegsUNI|Mux61~0_combout ))) # (\CPU0|Processor|CtrUNI|WideOr1~2_combout  & 
// (!\CPU0|Processor|ImmGen|Selector0~4_combout )))) # (\MEMCODE|wReadData[3]~37_combout  & (((!\CPU0|Processor|RegsUNI|Mux61~0_combout )))) ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add1~102  ))
// \CPU0|Processor|ALUunit|Add1~86  = CARRY(( (!\MEMCODE|wReadData[3]~37_combout  & ((!\CPU0|Processor|CtrUNI|WideOr1~2_combout  & ((!\CPU0|Processor|RegsUNI|Mux61~0_combout ))) # (\CPU0|Processor|CtrUNI|WideOr1~2_combout  & 
// (!\CPU0|Processor|ImmGen|Selector0~4_combout )))) # (\MEMCODE|wReadData[3]~37_combout  & (((!\CPU0|Processor|RegsUNI|Mux61~0_combout )))) ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add1~102  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\CPU0|Processor|CtrUNI|WideOr1~2_combout ),
	.datac(!\CPU0|Processor|ImmGen|Selector0~4_combout ),
	.datad(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add1~85_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add1~85 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add1~85 .lut_mask = 64'h0000FF000000FD20;
defparam \CPU0|Processor|ALUunit|Add1~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add1~89 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add1~89_sumout  = SUM(( (!\MEMCODE|wReadData[3]~37_combout  & ((!\CPU0|Processor|CtrUNI|WideOr1~2_combout  & (!\CPU0|Processor|RegsUNI|Mux61~0_combout )) # (\CPU0|Processor|CtrUNI|WideOr1~2_combout  & 
// ((!\CPU0|Processor|Selector19~2_combout ))))) # (\MEMCODE|wReadData[3]~37_combout  & (((!\CPU0|Processor|RegsUNI|Mux61~0_combout )))) ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add1~86  ))
// \CPU0|Processor|ALUunit|Add1~90  = CARRY(( (!\MEMCODE|wReadData[3]~37_combout  & ((!\CPU0|Processor|CtrUNI|WideOr1~2_combout  & (!\CPU0|Processor|RegsUNI|Mux61~0_combout )) # (\CPU0|Processor|CtrUNI|WideOr1~2_combout  & 
// ((!\CPU0|Processor|Selector19~2_combout ))))) # (\MEMCODE|wReadData[3]~37_combout  & (((!\CPU0|Processor|RegsUNI|Mux61~0_combout )))) ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add1~86  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\CPU0|Processor|CtrUNI|WideOr1~2_combout ),
	.datac(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datad(!\CPU0|Processor|Selector19~2_combout ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add1~89_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add1~89 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add1~89 .lut_mask = 64'h0000FF000000F2D0;
defparam \CPU0|Processor|ALUunit|Add1~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add1~65 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add1~65_sumout  = SUM(( ((!\CPU0|Processor|CtrUNI|WideOr1~2_combout ) # (!\CPU0|Processor|Selector18~1_combout )) # (\MEMCODE|wReadData[3]~37_combout ) ) + ( GND ) + ( \CPU0|Processor|ALUunit|Add1~90  ))
// \CPU0|Processor|ALUunit|Add1~66  = CARRY(( ((!\CPU0|Processor|CtrUNI|WideOr1~2_combout ) # (!\CPU0|Processor|Selector18~1_combout )) # (\MEMCODE|wReadData[3]~37_combout ) ) + ( GND ) + ( \CPU0|Processor|ALUunit|Add1~90  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\CPU0|Processor|CtrUNI|WideOr1~2_combout ),
	.datac(gnd),
	.datad(!\CPU0|Processor|Selector18~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add1~65_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add1~65 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add1~65 .lut_mask = 64'h0000FFFF0000FFDD;
defparam \CPU0|Processor|ALUunit|Add1~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add1~69 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add1~69_sumout  = SUM(( ((!\MEMCODE|wReadData[1]~36_combout ) # ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # (!\CPU0|Processor|Selector17~0_combout ))) # (\MEMCODE|wReadData[3]~37_combout ) ) + ( GND ) + ( 
// \CPU0|Processor|ALUunit|Add1~66  ))
// \CPU0|Processor|ALUunit|Add1~70  = CARRY(( ((!\MEMCODE|wReadData[1]~36_combout ) # ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # (!\CPU0|Processor|Selector17~0_combout ))) # (\MEMCODE|wReadData[3]~37_combout ) ) + ( GND ) + ( 
// \CPU0|Processor|ALUunit|Add1~66  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datad(!\CPU0|Processor|Selector17~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add1~69_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add1~69 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add1~69 .lut_mask = 64'h0000FFFF0000FFFD;
defparam \CPU0|Processor|ALUunit|Add1~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add1~73 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add1~73_sumout  = SUM(( ((!\MEMCODE|wReadData[1]~36_combout ) # ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # (!\CPU0|Processor|Selector16~0_combout ))) # (\MEMCODE|wReadData[3]~37_combout ) ) + ( GND ) + ( 
// \CPU0|Processor|ALUunit|Add1~70  ))
// \CPU0|Processor|ALUunit|Add1~74  = CARRY(( ((!\MEMCODE|wReadData[1]~36_combout ) # ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # (!\CPU0|Processor|Selector16~0_combout ))) # (\MEMCODE|wReadData[3]~37_combout ) ) + ( GND ) + ( 
// \CPU0|Processor|ALUunit|Add1~70  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datad(!\CPU0|Processor|Selector16~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add1~73_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add1~73 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add1~73 .lut_mask = 64'h0000FFFF0000FFFD;
defparam \CPU0|Processor|ALUunit|Add1~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add1~17 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add1~17_sumout  = SUM(( (!\MEMCODE|wReadData[3]~37_combout  & ((!\CPU0|Processor|CtrUNI|WideOr1~2_combout  & (!\CPU0|Processor|RegsUNI|Mux61~0_combout )) # (\CPU0|Processor|CtrUNI|WideOr1~2_combout  & 
// ((!\CPU0|Processor|Selector15~3_combout ))))) # (\MEMCODE|wReadData[3]~37_combout  & (((!\CPU0|Processor|RegsUNI|Mux61~0_combout )))) ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add1~74  ))
// \CPU0|Processor|ALUunit|Add1~18  = CARRY(( (!\MEMCODE|wReadData[3]~37_combout  & ((!\CPU0|Processor|CtrUNI|WideOr1~2_combout  & (!\CPU0|Processor|RegsUNI|Mux61~0_combout )) # (\CPU0|Processor|CtrUNI|WideOr1~2_combout  & 
// ((!\CPU0|Processor|Selector15~3_combout ))))) # (\MEMCODE|wReadData[3]~37_combout  & (((!\CPU0|Processor|RegsUNI|Mux61~0_combout )))) ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add1~74  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\CPU0|Processor|CtrUNI|WideOr1~2_combout ),
	.datac(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datad(!\CPU0|Processor|Selector15~3_combout ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add1~17_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add1~17 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add1~17 .lut_mask = 64'h0000FF000000F2D0;
defparam \CPU0|Processor|ALUunit|Add1~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add1~57 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add1~57_sumout  = SUM(( ((!\CPU0|Processor|CtrUNI|WideOr1~2_combout ) # (!\CPU0|Processor|Selector14~2_combout )) # (\MEMCODE|wReadData[3]~37_combout ) ) + ( GND ) + ( \CPU0|Processor|ALUunit|Add1~18  ))
// \CPU0|Processor|ALUunit|Add1~58  = CARRY(( ((!\CPU0|Processor|CtrUNI|WideOr1~2_combout ) # (!\CPU0|Processor|Selector14~2_combout )) # (\MEMCODE|wReadData[3]~37_combout ) ) + ( GND ) + ( \CPU0|Processor|ALUunit|Add1~18  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\CPU0|Processor|CtrUNI|WideOr1~2_combout ),
	.datac(gnd),
	.datad(!\CPU0|Processor|Selector14~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add1~57_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add1~57 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add1~57 .lut_mask = 64'h0000FFFF0000FFDD;
defparam \CPU0|Processor|ALUunit|Add1~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add1~41 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add1~41_sumout  = SUM(( ((!\MEMCODE|wReadData[1]~36_combout ) # ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # (!\CPU0|Processor|Selector13~2_combout ))) # (\MEMCODE|wReadData[3]~37_combout ) ) + ( GND ) + ( 
// \CPU0|Processor|ALUunit|Add1~58  ))
// \CPU0|Processor|ALUunit|Add1~42  = CARRY(( ((!\MEMCODE|wReadData[1]~36_combout ) # ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # (!\CPU0|Processor|Selector13~2_combout ))) # (\MEMCODE|wReadData[3]~37_combout ) ) + ( GND ) + ( 
// \CPU0|Processor|ALUunit|Add1~58  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datad(!\CPU0|Processor|Selector13~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add1~41_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add1~41 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add1~41 .lut_mask = 64'h0000FFFF0000FFFD;
defparam \CPU0|Processor|ALUunit|Add1~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add1~45 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add1~45_sumout  = SUM(( ((!\MEMCODE|wReadData[1]~36_combout ) # ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # (!\CPU0|Processor|Selector12~2_combout ))) # (\MEMCODE|wReadData[3]~37_combout ) ) + ( GND ) + ( 
// \CPU0|Processor|ALUunit|Add1~42  ))
// \CPU0|Processor|ALUunit|Add1~46  = CARRY(( ((!\MEMCODE|wReadData[1]~36_combout ) # ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # (!\CPU0|Processor|Selector12~2_combout ))) # (\MEMCODE|wReadData[3]~37_combout ) ) + ( GND ) + ( 
// \CPU0|Processor|ALUunit|Add1~42  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datad(!\CPU0|Processor|Selector12~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add1~45_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add1~45 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add1~45 .lut_mask = 64'h0000FFFF0000FFFD;
defparam \CPU0|Processor|ALUunit|Add1~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add1~49 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add1~49_sumout  = SUM(( ((!\MEMCODE|wReadData[1]~36_combout ) # ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # (!\CPU0|Processor|Selector11~0_combout ))) # (\MEMCODE|wReadData[3]~37_combout ) ) + ( GND ) + ( 
// \CPU0|Processor|ALUunit|Add1~46  ))
// \CPU0|Processor|ALUunit|Add1~50  = CARRY(( ((!\MEMCODE|wReadData[1]~36_combout ) # ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # (!\CPU0|Processor|Selector11~0_combout ))) # (\MEMCODE|wReadData[3]~37_combout ) ) + ( GND ) + ( 
// \CPU0|Processor|ALUunit|Add1~46  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datad(!\CPU0|Processor|Selector11~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add1~49_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add1~49 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add1~49 .lut_mask = 64'h0000FFFF0000FFFD;
defparam \CPU0|Processor|ALUunit|Add1~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add1~37 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add1~37_sumout  = SUM(( ((!\MEMCODE|wReadData[1]~36_combout ) # ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # (!\CPU0|Processor|Selector10~0_combout ))) # (\MEMCODE|wReadData[3]~37_combout ) ) + ( GND ) + ( 
// \CPU0|Processor|ALUunit|Add1~50  ))
// \CPU0|Processor|ALUunit|Add1~38  = CARRY(( ((!\MEMCODE|wReadData[1]~36_combout ) # ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # (!\CPU0|Processor|Selector10~0_combout ))) # (\MEMCODE|wReadData[3]~37_combout ) ) + ( GND ) + ( 
// \CPU0|Processor|ALUunit|Add1~50  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datad(!\CPU0|Processor|Selector10~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add1~37_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add1~37 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add1~37 .lut_mask = 64'h0000FFFF0000FFFD;
defparam \CPU0|Processor|ALUunit|Add1~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add1~77 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add1~77_sumout  = SUM(( ((!\MEMCODE|wReadData[1]~36_combout ) # ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # (!\CPU0|Processor|Selector9~0_combout ))) # (\MEMCODE|wReadData[3]~37_combout ) ) + ( GND ) + ( 
// \CPU0|Processor|ALUunit|Add1~38  ))
// \CPU0|Processor|ALUunit|Add1~78  = CARRY(( ((!\MEMCODE|wReadData[1]~36_combout ) # ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # (!\CPU0|Processor|Selector9~0_combout ))) # (\MEMCODE|wReadData[3]~37_combout ) ) + ( GND ) + ( 
// \CPU0|Processor|ALUunit|Add1~38  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datad(!\CPU0|Processor|Selector9~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add1~77_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add1~77 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add1~77 .lut_mask = 64'h0000FFFF0000FFFD;
defparam \CPU0|Processor|ALUunit|Add1~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add1~53 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add1~53_sumout  = SUM(( ((!\MEMCODE|wReadData[1]~36_combout ) # ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # (!\CPU0|Processor|Selector8~0_combout ))) # (\MEMCODE|wReadData[3]~37_combout ) ) + ( GND ) + ( 
// \CPU0|Processor|ALUunit|Add1~78  ))
// \CPU0|Processor|ALUunit|Add1~54  = CARRY(( ((!\MEMCODE|wReadData[1]~36_combout ) # ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # (!\CPU0|Processor|Selector8~0_combout ))) # (\MEMCODE|wReadData[3]~37_combout ) ) + ( GND ) + ( 
// \CPU0|Processor|ALUunit|Add1~78  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datad(!\CPU0|Processor|Selector8~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add1~53_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add1~53 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add1~53 .lut_mask = 64'h0000FFFF0000FFFD;
defparam \CPU0|Processor|ALUunit|Add1~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add1~21 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add1~21_sumout  = SUM(( ((!\MEMCODE|wReadData[1]~36_combout ) # ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # (!\CPU0|Processor|Selector7~0_combout ))) # (\MEMCODE|wReadData[3]~37_combout ) ) + ( GND ) + ( 
// \CPU0|Processor|ALUunit|Add1~54  ))
// \CPU0|Processor|ALUunit|Add1~22  = CARRY(( ((!\MEMCODE|wReadData[1]~36_combout ) # ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # (!\CPU0|Processor|Selector7~0_combout ))) # (\MEMCODE|wReadData[3]~37_combout ) ) + ( GND ) + ( 
// \CPU0|Processor|ALUunit|Add1~54  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datad(!\CPU0|Processor|Selector7~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add1~21_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add1~21 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add1~21 .lut_mask = 64'h0000FFFF0000FFFD;
defparam \CPU0|Processor|ALUunit|Add1~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add1~25 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add1~25_sumout  = SUM(( ((!\MEMCODE|wReadData[1]~36_combout ) # ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # (!\CPU0|Processor|Selector6~0_combout ))) # (\MEMCODE|wReadData[3]~37_combout ) ) + ( GND ) + ( 
// \CPU0|Processor|ALUunit|Add1~22  ))
// \CPU0|Processor|ALUunit|Add1~26  = CARRY(( ((!\MEMCODE|wReadData[1]~36_combout ) # ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # (!\CPU0|Processor|Selector6~0_combout ))) # (\MEMCODE|wReadData[3]~37_combout ) ) + ( GND ) + ( 
// \CPU0|Processor|ALUunit|Add1~22  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datad(!\CPU0|Processor|Selector6~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add1~25_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add1~25 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add1~25 .lut_mask = 64'h0000FFFF0000FFFD;
defparam \CPU0|Processor|ALUunit|Add1~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add1~29 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add1~29_sumout  = SUM(( ((!\MEMCODE|wReadData[1]~36_combout ) # ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # (!\CPU0|Processor|Selector5~0_combout ))) # (\MEMCODE|wReadData[3]~37_combout ) ) + ( GND ) + ( 
// \CPU0|Processor|ALUunit|Add1~26  ))
// \CPU0|Processor|ALUunit|Add1~30  = CARRY(( ((!\MEMCODE|wReadData[1]~36_combout ) # ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # (!\CPU0|Processor|Selector5~0_combout ))) # (\MEMCODE|wReadData[3]~37_combout ) ) + ( GND ) + ( 
// \CPU0|Processor|ALUunit|Add1~26  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datad(!\CPU0|Processor|Selector5~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add1~29_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add1~29 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add1~29 .lut_mask = 64'h0000FFFF0000FFFD;
defparam \CPU0|Processor|ALUunit|Add1~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add1~33 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add1~33_sumout  = SUM(( ((!\MEMCODE|wReadData[1]~36_combout ) # ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # (!\CPU0|Processor|Selector4~0_combout ))) # (\MEMCODE|wReadData[3]~37_combout ) ) + ( GND ) + ( 
// \CPU0|Processor|ALUunit|Add1~30  ))
// \CPU0|Processor|ALUunit|Add1~34  = CARRY(( ((!\MEMCODE|wReadData[1]~36_combout ) # ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # (!\CPU0|Processor|Selector4~0_combout ))) # (\MEMCODE|wReadData[3]~37_combout ) ) + ( GND ) + ( 
// \CPU0|Processor|ALUunit|Add1~30  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datad(!\CPU0|Processor|Selector4~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add1~33_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add1~33 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add1~33 .lut_mask = 64'h0000FFFF0000FFFD;
defparam \CPU0|Processor|ALUunit|Add1~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add1~61 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add1~61_sumout  = SUM(( (!\MEMCODE|wReadData[3]~37_combout  & ((!\CPU0|Processor|CtrUNI|WideOr1~2_combout  & (!\CPU0|Processor|RegsUNI|Mux61~0_combout )) # (\CPU0|Processor|CtrUNI|WideOr1~2_combout  & 
// ((!\CPU0|Processor|ImmGen|oImm[28]~0_combout ))))) # (\MEMCODE|wReadData[3]~37_combout  & (((!\CPU0|Processor|RegsUNI|Mux61~0_combout )))) ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add1~34  ))
// \CPU0|Processor|ALUunit|Add1~62  = CARRY(( (!\MEMCODE|wReadData[3]~37_combout  & ((!\CPU0|Processor|CtrUNI|WideOr1~2_combout  & (!\CPU0|Processor|RegsUNI|Mux61~0_combout )) # (\CPU0|Processor|CtrUNI|WideOr1~2_combout  & 
// ((!\CPU0|Processor|ImmGen|oImm[28]~0_combout ))))) # (\MEMCODE|wReadData[3]~37_combout  & (((!\CPU0|Processor|RegsUNI|Mux61~0_combout )))) ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add1~34  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\CPU0|Processor|CtrUNI|WideOr1~2_combout ),
	.datac(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datad(!\CPU0|Processor|ImmGen|oImm[28]~0_combout ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add1~61_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add1~61 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add1~61 .lut_mask = 64'h0000FF000000F2D0;
defparam \CPU0|Processor|ALUunit|Add1~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add1~5 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add1~5_sumout  = SUM(( ((!\CPU0|Processor|CtrUNI|WideOr1~2_combout ) # (!\CPU0|Processor|Selector2~0_combout )) # (\MEMCODE|wReadData[3]~37_combout ) ) + ( GND ) + ( \CPU0|Processor|ALUunit|Add1~62  ))
// \CPU0|Processor|ALUunit|Add1~6  = CARRY(( ((!\CPU0|Processor|CtrUNI|WideOr1~2_combout ) # (!\CPU0|Processor|Selector2~0_combout )) # (\MEMCODE|wReadData[3]~37_combout ) ) + ( GND ) + ( \CPU0|Processor|ALUunit|Add1~62  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\CPU0|Processor|CtrUNI|WideOr1~2_combout ),
	.datac(gnd),
	.datad(!\CPU0|Processor|Selector2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add1~5_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add1~5 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add1~5 .lut_mask = 64'h0000FFFF0000FFDD;
defparam \CPU0|Processor|ALUunit|Add1~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add0~126 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add0~126_cout  = CARRY(( GND ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU0|Processor|ALUunit|Add0~126_cout ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add0~126 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add0~126 .lut_mask = 64'h0000FFFF00000000;
defparam \CPU0|Processor|ALUunit|Add0~126 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add0~122 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add0~122_cout  = CARRY(( (\MEMCODE|wReadData[1]~36_combout  & (!\MEMCODE|wReadData[3]~37_combout  & (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & \CPU0|Processor|ImmGen|Selector4~4_combout ))) ) + ( GND ) + ( 
// \CPU0|Processor|ALUunit|Add0~126_cout  ))

	.dataa(!\MEMCODE|wReadData[1]~36_combout ),
	.datab(!\MEMCODE|wReadData[3]~37_combout ),
	.datac(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datad(!\CPU0|Processor|ImmGen|Selector4~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add0~126_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU0|Processor|ALUunit|Add0~122_cout ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add0~122 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add0~122 .lut_mask = 64'h0000FFFF00000004;
defparam \CPU0|Processor|ALUunit|Add0~122 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add0~77 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add0~77_sumout  = SUM(( \CPU0|Processor|Selector29~3_combout  ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add0~122_cout  ))
// \CPU0|Processor|ALUunit|Add0~78  = CARRY(( \CPU0|Processor|Selector29~3_combout  ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add0~122_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|Selector29~3_combout ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add0~122_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add0~77_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add0~77 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add0~77 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Add0~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add0~101 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add0~101_sumout  = SUM(( \CPU0|Processor|Selector28~6_combout  ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add0~78  ))
// \CPU0|Processor|ALUunit|Add0~102  = CARRY(( \CPU0|Processor|Selector28~6_combout  ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|Selector28~6_combout ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add0~101_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add0~101 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add0~101 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Add0~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add0~109 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add0~109_sumout  = SUM(( \CPU0|Processor|Selector27~3_combout  ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add0~102  ))
// \CPU0|Processor|ALUunit|Add0~110  = CARRY(( \CPU0|Processor|Selector27~3_combout  ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|Selector27~3_combout ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add0~109_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add0~109 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add0~109 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Add0~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add0~117 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add0~117_sumout  = SUM(( (!\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (\CPU0|Processor|RegsUNI|Mux61~0_combout )) # (\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (((!\CPU0|Processor|ImmGen|WideOr0~3_combout  & 
// \MEMCODE|wReadData[25]~51_combout )))) ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add0~110  ))
// \CPU0|Processor|ALUunit|Add0~118  = CARRY(( (!\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (\CPU0|Processor|RegsUNI|Mux61~0_combout )) # (\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (((!\CPU0|Processor|ImmGen|WideOr0~3_combout  & 
// \MEMCODE|wReadData[25]~51_combout )))) ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add0~110  ))

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~1_combout ),
	.datab(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datac(!\CPU0|Processor|ImmGen|WideOr0~3_combout ),
	.datad(!\MEMCODE|wReadData[25]~51_combout ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add0~117_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add0~117 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add0~117 .lut_mask = 64'h0000FF0000002272;
defparam \CPU0|Processor|ALUunit|Add0~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add0~113 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add0~113_sumout  = SUM(( (!\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (\CPU0|Processor|RegsUNI|Mux61~0_combout )) # (\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (((!\CPU0|Processor|ImmGen|WideOr0~3_combout  & 
// \MEMCODE|wReadData[26]~50_combout )))) ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add0~118  ))
// \CPU0|Processor|ALUunit|Add0~114  = CARRY(( (!\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (\CPU0|Processor|RegsUNI|Mux61~0_combout )) # (\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (((!\CPU0|Processor|ImmGen|WideOr0~3_combout  & 
// \MEMCODE|wReadData[26]~50_combout )))) ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add0~118  ))

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~1_combout ),
	.datab(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datac(!\CPU0|Processor|ImmGen|WideOr0~3_combout ),
	.datad(!\MEMCODE|wReadData[26]~50_combout ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add0~113_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add0~113 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add0~113 .lut_mask = 64'h0000FF0000002272;
defparam \CPU0|Processor|ALUunit|Add0~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add0~89 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add0~89_sumout  = SUM(( (!\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (\CPU0|Processor|RegsUNI|Mux61~0_combout )) # (\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (((!\CPU0|Processor|ImmGen|WideOr0~3_combout  & 
// \MEMCODE|wReadData[27]~49_combout )))) ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add0~114  ))
// \CPU0|Processor|ALUunit|Add0~90  = CARRY(( (!\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (\CPU0|Processor|RegsUNI|Mux61~0_combout )) # (\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (((!\CPU0|Processor|ImmGen|WideOr0~3_combout  & 
// \MEMCODE|wReadData[27]~49_combout )))) ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add0~114  ))

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~1_combout ),
	.datab(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datac(!\CPU0|Processor|ImmGen|WideOr0~3_combout ),
	.datad(!\MEMCODE|wReadData[27]~49_combout ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add0~89_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add0~89 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add0~89 .lut_mask = 64'h0000FF0000002272;
defparam \CPU0|Processor|ALUunit|Add0~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add0~105 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add0~105_sumout  = SUM(( (!\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (\CPU0|Processor|RegsUNI|Mux61~0_combout )) # (\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (((!\CPU0|Processor|ImmGen|WideOr0~3_combout  & 
// \MEMCODE|wReadData[28]~47_combout )))) ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add0~90  ))
// \CPU0|Processor|ALUunit|Add0~106  = CARRY(( (!\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (\CPU0|Processor|RegsUNI|Mux61~0_combout )) # (\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (((!\CPU0|Processor|ImmGen|WideOr0~3_combout  & 
// \MEMCODE|wReadData[28]~47_combout )))) ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add0~90  ))

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~1_combout ),
	.datab(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datac(!\CPU0|Processor|ImmGen|WideOr0~3_combout ),
	.datad(!\MEMCODE|wReadData[28]~47_combout ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add0~105_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add0~105 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add0~105 .lut_mask = 64'h0000FF0000002272;
defparam \CPU0|Processor|ALUunit|Add0~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add0~93 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add0~93_sumout  = SUM(( (!\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (\CPU0|Processor|RegsUNI|Mux61~0_combout )) # (\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (((!\CPU0|Processor|ImmGen|WideOr0~3_combout  & 
// \MEMCODE|wReadData[29]~53_combout )))) ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add0~106  ))
// \CPU0|Processor|ALUunit|Add0~94  = CARRY(( (!\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (\CPU0|Processor|RegsUNI|Mux61~0_combout )) # (\CPU0|Processor|CtrUNI|WideOr1~1_combout  & (((!\CPU0|Processor|ImmGen|WideOr0~3_combout  & 
// \MEMCODE|wReadData[29]~53_combout )))) ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add0~106  ))

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~1_combout ),
	.datab(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datac(!\CPU0|Processor|ImmGen|WideOr0~3_combout ),
	.datad(!\MEMCODE|wReadData[29]~53_combout ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add0~93_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add0~93 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add0~93 .lut_mask = 64'h0000FF0000002272;
defparam \CPU0|Processor|ALUunit|Add0~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add0~97 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add0~97_sumout  = SUM(( (\CPU0|Processor|Selector21~1_combout  & (((!\CPU0|Processor|CtrUNI|WideOr1~2_combout ) # (!\CPU0|Processor|ImmGen|WideOr0~3_combout )) # (\MEMCODE|wReadData[3]~37_combout ))) ) + ( 
// \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add0~94  ))
// \CPU0|Processor|ALUunit|Add0~98  = CARRY(( (\CPU0|Processor|Selector21~1_combout  & (((!\CPU0|Processor|CtrUNI|WideOr1~2_combout ) # (!\CPU0|Processor|ImmGen|WideOr0~3_combout )) # (\MEMCODE|wReadData[3]~37_combout ))) ) + ( 
// \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add0~94  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\CPU0|Processor|CtrUNI|WideOr1~2_combout ),
	.datac(!\CPU0|Processor|ImmGen|WideOr0~3_combout ),
	.datad(!\CPU0|Processor|Selector21~1_combout ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add0~97_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add0~97 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add0~97 .lut_mask = 64'h0000FF00000000FD;
defparam \CPU0|Processor|ALUunit|Add0~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add0~81 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add0~81_sumout  = SUM(( (!\MEMCODE|wReadData[3]~37_combout  & ((!\CPU0|Processor|CtrUNI|WideOr1~2_combout  & (\CPU0|Processor|RegsUNI|Mux61~0_combout )) # (\CPU0|Processor|CtrUNI|WideOr1~2_combout  & 
// ((\CPU0|Processor|ImmGen|Selector0~4_combout ))))) # (\MEMCODE|wReadData[3]~37_combout  & (((\CPU0|Processor|RegsUNI|Mux61~0_combout )))) ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add0~98  ))
// \CPU0|Processor|ALUunit|Add0~82  = CARRY(( (!\MEMCODE|wReadData[3]~37_combout  & ((!\CPU0|Processor|CtrUNI|WideOr1~2_combout  & (\CPU0|Processor|RegsUNI|Mux61~0_combout )) # (\CPU0|Processor|CtrUNI|WideOr1~2_combout  & 
// ((\CPU0|Processor|ImmGen|Selector0~4_combout ))))) # (\MEMCODE|wReadData[3]~37_combout  & (((\CPU0|Processor|RegsUNI|Mux61~0_combout )))) ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add0~98  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\CPU0|Processor|CtrUNI|WideOr1~2_combout ),
	.datac(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datad(!\CPU0|Processor|ImmGen|Selector0~4_combout ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add0~81_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add0~81 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add0~81 .lut_mask = 64'h0000FF0000000D2F;
defparam \CPU0|Processor|ALUunit|Add0~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add0~85 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add0~85_sumout  = SUM(( (!\MEMCODE|wReadData[3]~37_combout  & ((!\CPU0|Processor|CtrUNI|WideOr1~2_combout  & (\CPU0|Processor|RegsUNI|Mux61~0_combout )) # (\CPU0|Processor|CtrUNI|WideOr1~2_combout  & 
// ((\CPU0|Processor|Selector19~2_combout ))))) # (\MEMCODE|wReadData[3]~37_combout  & (((\CPU0|Processor|RegsUNI|Mux61~0_combout )))) ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add0~82  ))
// \CPU0|Processor|ALUunit|Add0~86  = CARRY(( (!\MEMCODE|wReadData[3]~37_combout  & ((!\CPU0|Processor|CtrUNI|WideOr1~2_combout  & (\CPU0|Processor|RegsUNI|Mux61~0_combout )) # (\CPU0|Processor|CtrUNI|WideOr1~2_combout  & 
// ((\CPU0|Processor|Selector19~2_combout ))))) # (\MEMCODE|wReadData[3]~37_combout  & (((\CPU0|Processor|RegsUNI|Mux61~0_combout )))) ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add0~82  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\CPU0|Processor|CtrUNI|WideOr1~2_combout ),
	.datac(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datad(!\CPU0|Processor|Selector19~2_combout ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add0~85_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add0~85 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add0~85 .lut_mask = 64'h0000FF0000000D2F;
defparam \CPU0|Processor|ALUunit|Add0~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add0~61 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add0~61_sumout  = SUM(( (!\MEMCODE|wReadData[3]~37_combout  & (\CPU0|Processor|CtrUNI|WideOr1~2_combout  & \CPU0|Processor|Selector18~1_combout )) ) + ( GND ) + ( \CPU0|Processor|ALUunit|Add0~86  ))
// \CPU0|Processor|ALUunit|Add0~62  = CARRY(( (!\MEMCODE|wReadData[3]~37_combout  & (\CPU0|Processor|CtrUNI|WideOr1~2_combout  & \CPU0|Processor|Selector18~1_combout )) ) + ( GND ) + ( \CPU0|Processor|ALUunit|Add0~86  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\CPU0|Processor|CtrUNI|WideOr1~2_combout ),
	.datac(gnd),
	.datad(!\CPU0|Processor|Selector18~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add0~61_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add0~61 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add0~61 .lut_mask = 64'h0000FFFF00000022;
defparam \CPU0|Processor|ALUunit|Add0~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add0~65 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add0~65_sumout  = SUM(( (!\MEMCODE|wReadData[3]~37_combout  & (\MEMCODE|wReadData[1]~36_combout  & (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & \CPU0|Processor|Selector17~0_combout ))) ) + ( GND ) + ( 
// \CPU0|Processor|ALUunit|Add0~62  ))
// \CPU0|Processor|ALUunit|Add0~66  = CARRY(( (!\MEMCODE|wReadData[3]~37_combout  & (\MEMCODE|wReadData[1]~36_combout  & (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & \CPU0|Processor|Selector17~0_combout ))) ) + ( GND ) + ( \CPU0|Processor|ALUunit|Add0~62  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datad(!\CPU0|Processor|Selector17~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add0~65_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add0~65 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add0~65 .lut_mask = 64'h0000FFFF00000002;
defparam \CPU0|Processor|ALUunit|Add0~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add0~69 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add0~69_sumout  = SUM(( (!\MEMCODE|wReadData[3]~37_combout  & (\MEMCODE|wReadData[1]~36_combout  & (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & \CPU0|Processor|Selector16~0_combout ))) ) + ( GND ) + ( 
// \CPU0|Processor|ALUunit|Add0~66  ))
// \CPU0|Processor|ALUunit|Add0~70  = CARRY(( (!\MEMCODE|wReadData[3]~37_combout  & (\MEMCODE|wReadData[1]~36_combout  & (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & \CPU0|Processor|Selector16~0_combout ))) ) + ( GND ) + ( \CPU0|Processor|ALUunit|Add0~66  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datad(!\CPU0|Processor|Selector16~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add0~69_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add0~69 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add0~69 .lut_mask = 64'h0000FFFF00000002;
defparam \CPU0|Processor|ALUunit|Add0~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add0~13 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add0~13_sumout  = SUM(( (!\MEMCODE|wReadData[3]~37_combout  & ((!\CPU0|Processor|CtrUNI|WideOr1~2_combout  & (\CPU0|Processor|RegsUNI|Mux61~0_combout )) # (\CPU0|Processor|CtrUNI|WideOr1~2_combout  & 
// ((\CPU0|Processor|Selector15~3_combout ))))) # (\MEMCODE|wReadData[3]~37_combout  & (((\CPU0|Processor|RegsUNI|Mux61~0_combout )))) ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add0~70  ))
// \CPU0|Processor|ALUunit|Add0~14  = CARRY(( (!\MEMCODE|wReadData[3]~37_combout  & ((!\CPU0|Processor|CtrUNI|WideOr1~2_combout  & (\CPU0|Processor|RegsUNI|Mux61~0_combout )) # (\CPU0|Processor|CtrUNI|WideOr1~2_combout  & 
// ((\CPU0|Processor|Selector15~3_combout ))))) # (\MEMCODE|wReadData[3]~37_combout  & (((\CPU0|Processor|RegsUNI|Mux61~0_combout )))) ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add0~70  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\CPU0|Processor|CtrUNI|WideOr1~2_combout ),
	.datac(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datad(!\CPU0|Processor|Selector15~3_combout ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add0~13_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add0~13 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add0~13 .lut_mask = 64'h0000FF0000000D2F;
defparam \CPU0|Processor|ALUunit|Add0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add0~53 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add0~53_sumout  = SUM(( (!\MEMCODE|wReadData[3]~37_combout  & (\CPU0|Processor|CtrUNI|WideOr1~2_combout  & \CPU0|Processor|Selector14~2_combout )) ) + ( GND ) + ( \CPU0|Processor|ALUunit|Add0~14  ))
// \CPU0|Processor|ALUunit|Add0~54  = CARRY(( (!\MEMCODE|wReadData[3]~37_combout  & (\CPU0|Processor|CtrUNI|WideOr1~2_combout  & \CPU0|Processor|Selector14~2_combout )) ) + ( GND ) + ( \CPU0|Processor|ALUunit|Add0~14  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\CPU0|Processor|CtrUNI|WideOr1~2_combout ),
	.datac(gnd),
	.datad(!\CPU0|Processor|Selector14~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add0~53_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add0~53 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add0~53 .lut_mask = 64'h0000FFFF00000022;
defparam \CPU0|Processor|ALUunit|Add0~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add0~37 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add0~37_sumout  = SUM(( (!\MEMCODE|wReadData[3]~37_combout  & (\MEMCODE|wReadData[1]~36_combout  & (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & \CPU0|Processor|Selector13~2_combout ))) ) + ( GND ) + ( 
// \CPU0|Processor|ALUunit|Add0~54  ))
// \CPU0|Processor|ALUunit|Add0~38  = CARRY(( (!\MEMCODE|wReadData[3]~37_combout  & (\MEMCODE|wReadData[1]~36_combout  & (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & \CPU0|Processor|Selector13~2_combout ))) ) + ( GND ) + ( \CPU0|Processor|ALUunit|Add0~54  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datad(!\CPU0|Processor|Selector13~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add0~37_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add0~37 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add0~37 .lut_mask = 64'h0000FFFF00000002;
defparam \CPU0|Processor|ALUunit|Add0~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add0~41 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add0~41_sumout  = SUM(( (!\MEMCODE|wReadData[3]~37_combout  & (\MEMCODE|wReadData[1]~36_combout  & (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & \CPU0|Processor|Selector12~2_combout ))) ) + ( GND ) + ( 
// \CPU0|Processor|ALUunit|Add0~38  ))
// \CPU0|Processor|ALUunit|Add0~42  = CARRY(( (!\MEMCODE|wReadData[3]~37_combout  & (\MEMCODE|wReadData[1]~36_combout  & (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & \CPU0|Processor|Selector12~2_combout ))) ) + ( GND ) + ( \CPU0|Processor|ALUunit|Add0~38  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datad(!\CPU0|Processor|Selector12~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add0~41_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add0~41 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add0~41 .lut_mask = 64'h0000FFFF00000002;
defparam \CPU0|Processor|ALUunit|Add0~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add0~45 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add0~45_sumout  = SUM(( (!\MEMCODE|wReadData[3]~37_combout  & (\MEMCODE|wReadData[1]~36_combout  & (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & \CPU0|Processor|Selector11~0_combout ))) ) + ( GND ) + ( 
// \CPU0|Processor|ALUunit|Add0~42  ))
// \CPU0|Processor|ALUunit|Add0~46  = CARRY(( (!\MEMCODE|wReadData[3]~37_combout  & (\MEMCODE|wReadData[1]~36_combout  & (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & \CPU0|Processor|Selector11~0_combout ))) ) + ( GND ) + ( \CPU0|Processor|ALUunit|Add0~42  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datad(!\CPU0|Processor|Selector11~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add0~45_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add0~45 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add0~45 .lut_mask = 64'h0000FFFF00000002;
defparam \CPU0|Processor|ALUunit|Add0~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add0~33 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add0~33_sumout  = SUM(( (!\MEMCODE|wReadData[3]~37_combout  & (\MEMCODE|wReadData[1]~36_combout  & (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & \CPU0|Processor|Selector10~0_combout ))) ) + ( GND ) + ( 
// \CPU0|Processor|ALUunit|Add0~46  ))
// \CPU0|Processor|ALUunit|Add0~34  = CARRY(( (!\MEMCODE|wReadData[3]~37_combout  & (\MEMCODE|wReadData[1]~36_combout  & (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & \CPU0|Processor|Selector10~0_combout ))) ) + ( GND ) + ( \CPU0|Processor|ALUunit|Add0~46  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datad(!\CPU0|Processor|Selector10~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add0~33_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add0~33 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add0~33 .lut_mask = 64'h0000FFFF00000002;
defparam \CPU0|Processor|ALUunit|Add0~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add0~73 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add0~73_sumout  = SUM(( (!\MEMCODE|wReadData[3]~37_combout  & (\MEMCODE|wReadData[1]~36_combout  & (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & \CPU0|Processor|Selector9~0_combout ))) ) + ( GND ) + ( \CPU0|Processor|ALUunit|Add0~34 
//  ))
// \CPU0|Processor|ALUunit|Add0~74  = CARRY(( (!\MEMCODE|wReadData[3]~37_combout  & (\MEMCODE|wReadData[1]~36_combout  & (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & \CPU0|Processor|Selector9~0_combout ))) ) + ( GND ) + ( \CPU0|Processor|ALUunit|Add0~34  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datad(!\CPU0|Processor|Selector9~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add0~73_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add0~73 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add0~73 .lut_mask = 64'h0000FFFF00000002;
defparam \CPU0|Processor|ALUunit|Add0~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add0~49 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add0~49_sumout  = SUM(( (!\MEMCODE|wReadData[3]~37_combout  & (\MEMCODE|wReadData[1]~36_combout  & (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & \CPU0|Processor|Selector8~0_combout ))) ) + ( GND ) + ( \CPU0|Processor|ALUunit|Add0~74 
//  ))
// \CPU0|Processor|ALUunit|Add0~50  = CARRY(( (!\MEMCODE|wReadData[3]~37_combout  & (\MEMCODE|wReadData[1]~36_combout  & (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & \CPU0|Processor|Selector8~0_combout ))) ) + ( GND ) + ( \CPU0|Processor|ALUunit|Add0~74  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datad(!\CPU0|Processor|Selector8~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add0~49_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add0~49 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add0~49 .lut_mask = 64'h0000FFFF00000002;
defparam \CPU0|Processor|ALUunit|Add0~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add0~17 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add0~17_sumout  = SUM(( (!\MEMCODE|wReadData[3]~37_combout  & (\MEMCODE|wReadData[1]~36_combout  & (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & \CPU0|Processor|Selector7~0_combout ))) ) + ( GND ) + ( \CPU0|Processor|ALUunit|Add0~50 
//  ))
// \CPU0|Processor|ALUunit|Add0~18  = CARRY(( (!\MEMCODE|wReadData[3]~37_combout  & (\MEMCODE|wReadData[1]~36_combout  & (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & \CPU0|Processor|Selector7~0_combout ))) ) + ( GND ) + ( \CPU0|Processor|ALUunit|Add0~50  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datad(!\CPU0|Processor|Selector7~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add0~17_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add0~17 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add0~17 .lut_mask = 64'h0000FFFF00000002;
defparam \CPU0|Processor|ALUunit|Add0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add0~21 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add0~21_sumout  = SUM(( (!\MEMCODE|wReadData[3]~37_combout  & (\MEMCODE|wReadData[1]~36_combout  & (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & \CPU0|Processor|Selector6~0_combout ))) ) + ( GND ) + ( \CPU0|Processor|ALUunit|Add0~18 
//  ))
// \CPU0|Processor|ALUunit|Add0~22  = CARRY(( (!\MEMCODE|wReadData[3]~37_combout  & (\MEMCODE|wReadData[1]~36_combout  & (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & \CPU0|Processor|Selector6~0_combout ))) ) + ( GND ) + ( \CPU0|Processor|ALUunit|Add0~18  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datad(!\CPU0|Processor|Selector6~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add0~21_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add0~21 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add0~21 .lut_mask = 64'h0000FFFF00000002;
defparam \CPU0|Processor|ALUunit|Add0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add0~25 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add0~25_sumout  = SUM(( (!\MEMCODE|wReadData[3]~37_combout  & (\MEMCODE|wReadData[1]~36_combout  & (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & \CPU0|Processor|Selector5~0_combout ))) ) + ( GND ) + ( \CPU0|Processor|ALUunit|Add0~22 
//  ))
// \CPU0|Processor|ALUunit|Add0~26  = CARRY(( (!\MEMCODE|wReadData[3]~37_combout  & (\MEMCODE|wReadData[1]~36_combout  & (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & \CPU0|Processor|Selector5~0_combout ))) ) + ( GND ) + ( \CPU0|Processor|ALUunit|Add0~22  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datad(!\CPU0|Processor|Selector5~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add0~25_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add0~25 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add0~25 .lut_mask = 64'h0000FFFF00000002;
defparam \CPU0|Processor|ALUunit|Add0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add0~29 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add0~29_sumout  = SUM(( (!\MEMCODE|wReadData[3]~37_combout  & (\MEMCODE|wReadData[1]~36_combout  & (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & \CPU0|Processor|Selector4~0_combout ))) ) + ( GND ) + ( \CPU0|Processor|ALUunit|Add0~26 
//  ))
// \CPU0|Processor|ALUunit|Add0~30  = CARRY(( (!\MEMCODE|wReadData[3]~37_combout  & (\MEMCODE|wReadData[1]~36_combout  & (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & \CPU0|Processor|Selector4~0_combout ))) ) + ( GND ) + ( \CPU0|Processor|ALUunit|Add0~26  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datad(!\CPU0|Processor|Selector4~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add0~29_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add0~29 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add0~29 .lut_mask = 64'h0000FFFF00000002;
defparam \CPU0|Processor|ALUunit|Add0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add0~57 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add0~57_sumout  = SUM(( (!\MEMCODE|wReadData[3]~37_combout  & ((!\CPU0|Processor|CtrUNI|WideOr1~2_combout  & (\CPU0|Processor|RegsUNI|Mux61~0_combout )) # (\CPU0|Processor|CtrUNI|WideOr1~2_combout  & 
// ((\CPU0|Processor|ImmGen|oImm[28]~0_combout ))))) # (\MEMCODE|wReadData[3]~37_combout  & (((\CPU0|Processor|RegsUNI|Mux61~0_combout )))) ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add0~30  ))
// \CPU0|Processor|ALUunit|Add0~58  = CARRY(( (!\MEMCODE|wReadData[3]~37_combout  & ((!\CPU0|Processor|CtrUNI|WideOr1~2_combout  & (\CPU0|Processor|RegsUNI|Mux61~0_combout )) # (\CPU0|Processor|CtrUNI|WideOr1~2_combout  & 
// ((\CPU0|Processor|ImmGen|oImm[28]~0_combout ))))) # (\MEMCODE|wReadData[3]~37_combout  & (((\CPU0|Processor|RegsUNI|Mux61~0_combout )))) ) + ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) + ( \CPU0|Processor|ALUunit|Add0~30  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\CPU0|Processor|CtrUNI|WideOr1~2_combout ),
	.datac(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datad(!\CPU0|Processor|ImmGen|oImm[28]~0_combout ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add0~57_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add0~57 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add0~57 .lut_mask = 64'h0000FF0000000D2F;
defparam \CPU0|Processor|ALUunit|Add0~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add0~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add0~1_sumout  = SUM(( (!\MEMCODE|wReadData[3]~37_combout  & (\CPU0|Processor|CtrUNI|WideOr1~2_combout  & \CPU0|Processor|Selector2~0_combout )) ) + ( GND ) + ( \CPU0|Processor|ALUunit|Add0~58  ))
// \CPU0|Processor|ALUunit|Add0~2  = CARRY(( (!\MEMCODE|wReadData[3]~37_combout  & (\CPU0|Processor|CtrUNI|WideOr1~2_combout  & \CPU0|Processor|Selector2~0_combout )) ) + ( GND ) + ( \CPU0|Processor|ALUunit|Add0~58  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\CPU0|Processor|CtrUNI|WideOr1~2_combout ),
	.datac(gnd),
	.datad(!\CPU0|Processor|Selector2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add0~1_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add0~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add0~1 .lut_mask = 64'h0000FFFF00000022;
defparam \CPU0|Processor|ALUunit|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux0~2 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux0~2_combout  = (!\CPU0|Processor|ALUControlunit|Mux4~1_combout  & (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & \CPU0|Processor|ALUControlunit|Mux5~1_combout )) # (\CPU0|Processor|ALUControlunit|Mux4~1_combout  & 
// ((!\CPU0|Processor|ALUControlunit|Mux5~1_combout )))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux0~2 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux0~2 .lut_mask = 64'h3434343434343434;
defparam \CPU0|Processor|ALUunit|Mux0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux0~3 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux0~3_combout  = (!\CPU0|Processor|ALUControlunit|Mux4~1_combout  & (!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & \CPU0|Processor|ALUControlunit|Mux5~1_combout )) # (\CPU0|Processor|ALUControlunit|Mux4~1_combout  & 
// ((!\CPU0|Processor|ALUControlunit|Mux5~1_combout )))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux0~3 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux0~3 .lut_mask = 64'h3838383838383838;
defparam \CPU0|Processor|ALUunit|Mux0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_mac \CPU0|Processor|ALUunit|Mult0~874 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\CPU0|Processor|Selector0~0_combout ,\CPU0|Processor|Selector1~1_combout ,\CPU0|Processor|Selector2~1_combout ,\CPU0|Processor|Selector3~0_combout ,\CPU0|Processor|Selector4~1_combout ,\CPU0|Processor|Selector5~1_combout ,\CPU0|Processor|Selector6~1_combout ,
\CPU0|Processor|Selector7~1_combout ,\CPU0|Processor|Selector8~1_combout ,\CPU0|Processor|Selector9~1_combout ,\CPU0|Processor|Selector10~1_combout ,\CPU0|Processor|Selector11~1_combout ,\CPU0|Processor|Selector12~1_combout ,\CPU0|Processor|Selector13~1_combout }),
	.ay({gnd,gnd,gnd,\CPU0|Processor|RegsUNI|Mux29~1_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~874 .accumulate_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~874 .ax_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~874 .ax_width = 14;
defparam \CPU0|Processor|ALUunit|Mult0~874 .ay_scan_in_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~874 .ay_scan_in_width = 14;
defparam \CPU0|Processor|ALUunit|Mult0~874 .ay_use_scan_in = "false";
defparam \CPU0|Processor|ALUunit|Mult0~874 .az_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~874 .bx_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~874 .by_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~874 .by_use_scan_in = "false";
defparam \CPU0|Processor|ALUunit|Mult0~874 .bz_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~874 .coef_a_0 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~874 .coef_a_1 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~874 .coef_a_2 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~874 .coef_a_3 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~874 .coef_a_4 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~874 .coef_a_5 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~874 .coef_a_6 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~874 .coef_a_7 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~874 .coef_b_0 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~874 .coef_b_1 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~874 .coef_b_2 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~874 .coef_b_3 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~874 .coef_b_4 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~874 .coef_b_5 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~874 .coef_b_6 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~874 .coef_b_7 = 0;
defparam \CPU0|Processor|ALUunit|Mult0~874 .coef_sel_a_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~874 .coef_sel_b_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~874 .delay_scan_out_ay = "false";
defparam \CPU0|Processor|ALUunit|Mult0~874 .delay_scan_out_by = "false";
defparam \CPU0|Processor|ALUunit|Mult0~874 .enable_double_accum = "false";
defparam \CPU0|Processor|ALUunit|Mult0~874 .load_const_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~874 .load_const_value = 0;
defparam \CPU0|Processor|ALUunit|Mult0~874 .mode_sub_location = 0;
defparam \CPU0|Processor|ALUunit|Mult0~874 .negate_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~874 .operand_source_max = "input";
defparam \CPU0|Processor|ALUunit|Mult0~874 .operand_source_may = "input";
defparam \CPU0|Processor|ALUunit|Mult0~874 .operand_source_mbx = "input";
defparam \CPU0|Processor|ALUunit|Mult0~874 .operand_source_mby = "input";
defparam \CPU0|Processor|ALUunit|Mult0~874 .operation_mode = "m18x18_full";
defparam \CPU0|Processor|ALUunit|Mult0~874 .output_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~874 .preadder_subtract_a = "false";
defparam \CPU0|Processor|ALUunit|Mult0~874 .preadder_subtract_b = "false";
defparam \CPU0|Processor|ALUunit|Mult0~874 .result_a_width = 64;
defparam \CPU0|Processor|ALUunit|Mult0~874 .signed_max = "true";
defparam \CPU0|Processor|ALUunit|Mult0~874 .signed_may = "true";
defparam \CPU0|Processor|ALUunit|Mult0~874 .signed_mbx = "false";
defparam \CPU0|Processor|ALUunit|Mult0~874 .signed_mby = "false";
defparam \CPU0|Processor|ALUunit|Mult0~874 .sub_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult0~874 .use_chainadder = "false";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~478 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~478_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~549  ) + ( \CPU0|Processor|ALUunit|Mult0~46  ) + ( \CPU0|Processor|ALUunit|Mult0~511  ))
// \CPU0|Processor|ALUunit|Mult0~479  = CARRY(( \CPU0|Processor|ALUunit|Mult0~549  ) + ( \CPU0|Processor|ALUunit|Mult0~46  ) + ( \CPU0|Processor|ALUunit|Mult0~511  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~549 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~46 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~511 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~478_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~479 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~478 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~478 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~478 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~502 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~502_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~550  ) + ( \CPU0|Processor|ALUunit|Mult0~47  ) + ( \CPU0|Processor|ALUunit|Mult0~479  ))
// \CPU0|Processor|ALUunit|Mult0~503  = CARRY(( \CPU0|Processor|ALUunit|Mult0~550  ) + ( \CPU0|Processor|ALUunit|Mult0~47  ) + ( \CPU0|Processor|ALUunit|Mult0~479  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~550 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~47 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~479 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~502_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~503 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~502 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~502 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~502 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~514 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~514_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~551  ) + ( \CPU0|Processor|ALUunit|Mult0~874_resulta  ) + ( \CPU0|Processor|ALUunit|Mult0~503  ))
// \CPU0|Processor|ALUunit|Mult0~515  = CARRY(( \CPU0|Processor|ALUunit|Mult0~551  ) + ( \CPU0|Processor|ALUunit|Mult0~874_resulta  ) + ( \CPU0|Processor|ALUunit|Mult0~503  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~551 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~874_resulta ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~503 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~514_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~515 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~514 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~514 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~514 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~522 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~522_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~552  ) + ( \CPU0|Processor|ALUunit|Mult0~875  ) + ( \CPU0|Processor|ALUunit|Mult0~515  ))
// \CPU0|Processor|ALUunit|Mult0~523  = CARRY(( \CPU0|Processor|ALUunit|Mult0~552  ) + ( \CPU0|Processor|ALUunit|Mult0~875  ) + ( \CPU0|Processor|ALUunit|Mult0~515  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~552 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~875 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~515 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~522_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~523 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~522 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~522 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~522 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~518 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~518_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~553  ) + ( \CPU0|Processor|ALUunit|Mult0~876  ) + ( \CPU0|Processor|ALUunit|Mult0~523  ))
// \CPU0|Processor|ALUunit|Mult0~519  = CARRY(( \CPU0|Processor|ALUunit|Mult0~553  ) + ( \CPU0|Processor|ALUunit|Mult0~876  ) + ( \CPU0|Processor|ALUunit|Mult0~523  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~553 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~876 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~523 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~518_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~519 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~518 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~518 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~518 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~490 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~490_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~554  ) + ( \CPU0|Processor|ALUunit|Mult0~877  ) + ( \CPU0|Processor|ALUunit|Mult0~519  ))
// \CPU0|Processor|ALUunit|Mult0~491  = CARRY(( \CPU0|Processor|ALUunit|Mult0~554  ) + ( \CPU0|Processor|ALUunit|Mult0~877  ) + ( \CPU0|Processor|ALUunit|Mult0~519  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~554 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~877 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~519 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~490_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~491 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~490 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~490 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~490 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~506 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~506_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~555  ) + ( \CPU0|Processor|ALUunit|Mult0~878  ) + ( \CPU0|Processor|ALUunit|Mult0~491  ))
// \CPU0|Processor|ALUunit|Mult0~507  = CARRY(( \CPU0|Processor|ALUunit|Mult0~555  ) + ( \CPU0|Processor|ALUunit|Mult0~878  ) + ( \CPU0|Processor|ALUunit|Mult0~491  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~555 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~878 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~491 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~506_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~507 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~506 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~506 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~506 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~494 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~494_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~556  ) + ( \CPU0|Processor|ALUunit|Mult0~879  ) + ( \CPU0|Processor|ALUunit|Mult0~507  ))
// \CPU0|Processor|ALUunit|Mult0~495  = CARRY(( \CPU0|Processor|ALUunit|Mult0~556  ) + ( \CPU0|Processor|ALUunit|Mult0~879  ) + ( \CPU0|Processor|ALUunit|Mult0~507  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~556 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~879 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~507 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~494_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~495 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~494 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~494 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~494 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~498 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~498_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~557  ) + ( \CPU0|Processor|ALUunit|Mult0~880  ) + ( \CPU0|Processor|ALUunit|Mult0~495  ))
// \CPU0|Processor|ALUunit|Mult0~499  = CARRY(( \CPU0|Processor|ALUunit|Mult0~557  ) + ( \CPU0|Processor|ALUunit|Mult0~880  ) + ( \CPU0|Processor|ALUunit|Mult0~495  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~557 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~880 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~495 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~498_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~499 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~498 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~498 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~498 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~482 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~482_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~558  ) + ( \CPU0|Processor|ALUunit|Mult0~881  ) + ( \CPU0|Processor|ALUunit|Mult0~499  ))
// \CPU0|Processor|ALUunit|Mult0~483  = CARRY(( \CPU0|Processor|ALUunit|Mult0~558  ) + ( \CPU0|Processor|ALUunit|Mult0~881  ) + ( \CPU0|Processor|ALUunit|Mult0~499  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~558 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~881 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~499 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~482_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~483 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~482 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~482 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~482 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~486 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~486_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~559  ) + ( \CPU0|Processor|ALUunit|Mult0~882  ) + ( \CPU0|Processor|ALUunit|Mult0~483  ))
// \CPU0|Processor|ALUunit|Mult0~487  = CARRY(( \CPU0|Processor|ALUunit|Mult0~559  ) + ( \CPU0|Processor|ALUunit|Mult0~882  ) + ( \CPU0|Processor|ALUunit|Mult0~483  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~559 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~882 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~483 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~486_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~487 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~486 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~486 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~486 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~458 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~458_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~560  ) + ( \CPU0|Processor|ALUunit|Mult0~883  ) + ( \CPU0|Processor|ALUunit|Mult0~487  ))
// \CPU0|Processor|ALUunit|Mult0~459  = CARRY(( \CPU0|Processor|ALUunit|Mult0~560  ) + ( \CPU0|Processor|ALUunit|Mult0~883  ) + ( \CPU0|Processor|ALUunit|Mult0~487  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~560 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~883 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~487 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~458_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~459 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~458 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~458 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~458 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~462 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~462_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~561  ) + ( \CPU0|Processor|ALUunit|Mult0~884  ) + ( \CPU0|Processor|ALUunit|Mult0~459  ))
// \CPU0|Processor|ALUunit|Mult0~463  = CARRY(( \CPU0|Processor|ALUunit|Mult0~561  ) + ( \CPU0|Processor|ALUunit|Mult0~884  ) + ( \CPU0|Processor|ALUunit|Mult0~459  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~561 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~884 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~459 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~462_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~463 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~462 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~462 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~462 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~466 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~466_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~562  ) + ( \CPU0|Processor|ALUunit|Mult0~885  ) + ( \CPU0|Processor|ALUunit|Mult0~463  ))
// \CPU0|Processor|ALUunit|Mult0~467  = CARRY(( \CPU0|Processor|ALUunit|Mult0~562  ) + ( \CPU0|Processor|ALUunit|Mult0~885  ) + ( \CPU0|Processor|ALUunit|Mult0~463  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~562 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~885 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~463 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~466_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~467 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~466 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~466 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~466 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~370 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~370_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~563  ) + ( \CPU0|Processor|ALUunit|Mult0~886  ) + ( \CPU0|Processor|ALUunit|Mult0~467  ))
// \CPU0|Processor|ALUunit|Mult0~371  = CARRY(( \CPU0|Processor|ALUunit|Mult0~563  ) + ( \CPU0|Processor|ALUunit|Mult0~886  ) + ( \CPU0|Processor|ALUunit|Mult0~467  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~563 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~886 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~467 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~370_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~371 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~370 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~370 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~370 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~446 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~446_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~564  ) + ( \CPU0|Processor|ALUunit|Mult0~887  ) + ( \CPU0|Processor|ALUunit|Mult0~371  ))
// \CPU0|Processor|ALUunit|Mult0~447  = CARRY(( \CPU0|Processor|ALUunit|Mult0~564  ) + ( \CPU0|Processor|ALUunit|Mult0~887  ) + ( \CPU0|Processor|ALUunit|Mult0~371  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~564 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~887 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~371 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~446_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~447 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~446 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~446 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~446 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~414 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~414_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~565  ) + ( \CPU0|Processor|ALUunit|Mult0~888  ) + ( \CPU0|Processor|ALUunit|Mult0~447  ))
// \CPU0|Processor|ALUunit|Mult0~415  = CARRY(( \CPU0|Processor|ALUunit|Mult0~565  ) + ( \CPU0|Processor|ALUunit|Mult0~888  ) + ( \CPU0|Processor|ALUunit|Mult0~447  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~565 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~888 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~447 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~414_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~415 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~414 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~414 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~414 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~422 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~422_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~565  ) + ( \CPU0|Processor|ALUunit|Mult0~889  ) + ( \CPU0|Processor|ALUunit|Mult0~415  ))
// \CPU0|Processor|ALUunit|Mult0~423  = CARRY(( \CPU0|Processor|ALUunit|Mult0~565  ) + ( \CPU0|Processor|ALUunit|Mult0~889  ) + ( \CPU0|Processor|ALUunit|Mult0~415  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~565 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~889 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~415 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~422_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~423 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~422 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~422 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~422 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~430 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~430_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~565  ) + ( \CPU0|Processor|ALUunit|Mult0~890  ) + ( \CPU0|Processor|ALUunit|Mult0~423  ))
// \CPU0|Processor|ALUunit|Mult0~431  = CARRY(( \CPU0|Processor|ALUunit|Mult0~565  ) + ( \CPU0|Processor|ALUunit|Mult0~890  ) + ( \CPU0|Processor|ALUunit|Mult0~423  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~565 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~890 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~423 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~430_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~431 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~430 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~430 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~430 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~410 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~410_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~565  ) + ( \CPU0|Processor|ALUunit|Mult0~891  ) + ( \CPU0|Processor|ALUunit|Mult0~431  ))
// \CPU0|Processor|ALUunit|Mult0~411  = CARRY(( \CPU0|Processor|ALUunit|Mult0~565  ) + ( \CPU0|Processor|ALUunit|Mult0~891  ) + ( \CPU0|Processor|ALUunit|Mult0~431  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~565 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~891 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~431 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~410_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~411 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~410 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~410 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~410 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~470 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~470_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~565  ) + ( \CPU0|Processor|ALUunit|Mult0~892  ) + ( \CPU0|Processor|ALUunit|Mult0~411  ))
// \CPU0|Processor|ALUunit|Mult0~471  = CARRY(( \CPU0|Processor|ALUunit|Mult0~565  ) + ( \CPU0|Processor|ALUunit|Mult0~892  ) + ( \CPU0|Processor|ALUunit|Mult0~411  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~565 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~892 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~411 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~470_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~471 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~470 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~470 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~470 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~438 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~438_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~565  ) + ( \CPU0|Processor|ALUunit|Mult0~893  ) + ( \CPU0|Processor|ALUunit|Mult0~471  ))
// \CPU0|Processor|ALUunit|Mult0~439  = CARRY(( \CPU0|Processor|ALUunit|Mult0~565  ) + ( \CPU0|Processor|ALUunit|Mult0~893  ) + ( \CPU0|Processor|ALUunit|Mult0~471  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~565 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~893 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~471 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~438_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~439 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~438 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~438 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~438 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~374 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~374_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~565  ) + ( \CPU0|Processor|ALUunit|Mult0~894  ) + ( \CPU0|Processor|ALUunit|Mult0~439  ))
// \CPU0|Processor|ALUunit|Mult0~375  = CARRY(( \CPU0|Processor|ALUunit|Mult0~565  ) + ( \CPU0|Processor|ALUunit|Mult0~894  ) + ( \CPU0|Processor|ALUunit|Mult0~439  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~565 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~894 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~439 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~374_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~375 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~374 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~374 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~374 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~382 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~382_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~565  ) + ( \CPU0|Processor|ALUunit|Mult0~895  ) + ( \CPU0|Processor|ALUunit|Mult0~375  ))
// \CPU0|Processor|ALUunit|Mult0~383  = CARRY(( \CPU0|Processor|ALUunit|Mult0~565  ) + ( \CPU0|Processor|ALUunit|Mult0~895  ) + ( \CPU0|Processor|ALUunit|Mult0~375  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~565 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~895 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~375 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~382_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~383 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~382 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~382 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~382 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~390 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~390_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~565  ) + ( \CPU0|Processor|ALUunit|Mult0~896  ) + ( \CPU0|Processor|ALUunit|Mult0~383  ))
// \CPU0|Processor|ALUunit|Mult0~391  = CARRY(( \CPU0|Processor|ALUunit|Mult0~565  ) + ( \CPU0|Processor|ALUunit|Mult0~896  ) + ( \CPU0|Processor|ALUunit|Mult0~383  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~565 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~896 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~383 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~390_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~391 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~390 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~390 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~390 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~398 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~398_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~565  ) + ( \CPU0|Processor|ALUunit|Mult0~897  ) + ( \CPU0|Processor|ALUunit|Mult0~391  ))
// \CPU0|Processor|ALUunit|Mult0~399  = CARRY(( \CPU0|Processor|ALUunit|Mult0~565  ) + ( \CPU0|Processor|ALUunit|Mult0~897  ) + ( \CPU0|Processor|ALUunit|Mult0~391  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~565 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~897 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~391 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~398_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~399 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~398 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~398 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~398 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~450 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~450_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~565  ) + ( \CPU0|Processor|ALUunit|Mult0~898  ) + ( \CPU0|Processor|ALUunit|Mult0~399  ))
// \CPU0|Processor|ALUunit|Mult0~451  = CARRY(( \CPU0|Processor|ALUunit|Mult0~565  ) + ( \CPU0|Processor|ALUunit|Mult0~898  ) + ( \CPU0|Processor|ALUunit|Mult0~399  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~565 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~898 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~399 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~450_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~451 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~450 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~450 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~450 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~350 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~350_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~565  ) + ( \CPU0|Processor|ALUunit|Mult0~899  ) + ( \CPU0|Processor|ALUunit|Mult0~451  ))
// \CPU0|Processor|ALUunit|Mult0~351  = CARRY(( \CPU0|Processor|ALUunit|Mult0~565  ) + ( \CPU0|Processor|ALUunit|Mult0~899  ) + ( \CPU0|Processor|ALUunit|Mult0~451  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~565 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~899 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~451 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~350_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~351 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~350 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~350 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~350 .shared_arith = "off";
// synopsys translate_on

cyclonev_mac \CPU0|Processor|ALUunit|Mult1~822 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\CPU0|Processor|Selector0~0_combout ,\CPU0|Processor|Selector1~1_combout ,\CPU0|Processor|Selector2~1_combout ,\CPU0|Processor|Selector3~0_combout ,\CPU0|Processor|Selector4~1_combout ,\CPU0|Processor|Selector5~1_combout ,\CPU0|Processor|Selector6~1_combout ,
\CPU0|Processor|Selector7~1_combout ,\CPU0|Processor|Selector8~1_combout ,\CPU0|Processor|Selector9~1_combout ,\CPU0|Processor|Selector10~1_combout ,\CPU0|Processor|Selector11~1_combout ,\CPU0|Processor|Selector12~1_combout ,\CPU0|Processor|Selector13~1_combout }),
	.ay({gnd,gnd,gnd,\CPU0|Processor|RegsUNI|Mux29~1_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~822 .accumulate_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~822 .ax_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~822 .ax_width = 14;
defparam \CPU0|Processor|ALUunit|Mult1~822 .ay_scan_in_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~822 .ay_scan_in_width = 14;
defparam \CPU0|Processor|ALUunit|Mult1~822 .ay_use_scan_in = "false";
defparam \CPU0|Processor|ALUunit|Mult1~822 .az_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~822 .bx_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~822 .by_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~822 .by_use_scan_in = "false";
defparam \CPU0|Processor|ALUunit|Mult1~822 .bz_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~822 .coef_a_0 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~822 .coef_a_1 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~822 .coef_a_2 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~822 .coef_a_3 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~822 .coef_a_4 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~822 .coef_a_5 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~822 .coef_a_6 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~822 .coef_a_7 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~822 .coef_b_0 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~822 .coef_b_1 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~822 .coef_b_2 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~822 .coef_b_3 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~822 .coef_b_4 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~822 .coef_b_5 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~822 .coef_b_6 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~822 .coef_b_7 = 0;
defparam \CPU0|Processor|ALUunit|Mult1~822 .coef_sel_a_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~822 .coef_sel_b_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~822 .delay_scan_out_ay = "false";
defparam \CPU0|Processor|ALUunit|Mult1~822 .delay_scan_out_by = "false";
defparam \CPU0|Processor|ALUunit|Mult1~822 .enable_double_accum = "false";
defparam \CPU0|Processor|ALUunit|Mult1~822 .load_const_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~822 .load_const_value = 0;
defparam \CPU0|Processor|ALUunit|Mult1~822 .mode_sub_location = 0;
defparam \CPU0|Processor|ALUunit|Mult1~822 .negate_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~822 .operand_source_max = "input";
defparam \CPU0|Processor|ALUunit|Mult1~822 .operand_source_may = "input";
defparam \CPU0|Processor|ALUunit|Mult1~822 .operand_source_mbx = "input";
defparam \CPU0|Processor|ALUunit|Mult1~822 .operand_source_mby = "input";
defparam \CPU0|Processor|ALUunit|Mult1~822 .operation_mode = "m18x18_full";
defparam \CPU0|Processor|ALUunit|Mult1~822 .output_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~822 .preadder_subtract_a = "false";
defparam \CPU0|Processor|ALUunit|Mult1~822 .preadder_subtract_b = "false";
defparam \CPU0|Processor|ALUunit|Mult1~822 .result_a_width = 64;
defparam \CPU0|Processor|ALUunit|Mult1~822 .signed_max = "false";
defparam \CPU0|Processor|ALUunit|Mult1~822 .signed_may = "false";
defparam \CPU0|Processor|ALUunit|Mult1~822 .signed_mbx = "false";
defparam \CPU0|Processor|ALUunit|Mult1~822 .signed_mby = "false";
defparam \CPU0|Processor|ALUunit|Mult1~822 .sub_clock = "none";
defparam \CPU0|Processor|ALUunit|Mult1~822 .use_chainadder = "false";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~81 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~81_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult1~152  ) + ( \CPU0|Processor|ALUunit|Mult1~511  ) + ( \CPU0|Processor|ALUunit|Mult1~114  ))
// \CPU0|Processor|ALUunit|Mult1~82  = CARRY(( \CPU0|Processor|ALUunit|Mult1~152  ) + ( \CPU0|Processor|ALUunit|Mult1~511  ) + ( \CPU0|Processor|ALUunit|Mult1~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult1~152 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~511 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult1~81_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult1~82 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~81 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~81 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult1~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~105 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~105_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult1~153  ) + ( \CPU0|Processor|ALUunit|Mult1~512  ) + ( \CPU0|Processor|ALUunit|Mult1~82  ))
// \CPU0|Processor|ALUunit|Mult1~106  = CARRY(( \CPU0|Processor|ALUunit|Mult1~153  ) + ( \CPU0|Processor|ALUunit|Mult1~512  ) + ( \CPU0|Processor|ALUunit|Mult1~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult1~153 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~512 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult1~105_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult1~106 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~105 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~105 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult1~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~117 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~117_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult1~154  ) + ( \CPU0|Processor|ALUunit|Mult1~822_resulta  ) + ( \CPU0|Processor|ALUunit|Mult1~106  ))
// \CPU0|Processor|ALUunit|Mult1~118  = CARRY(( \CPU0|Processor|ALUunit|Mult1~154  ) + ( \CPU0|Processor|ALUunit|Mult1~822_resulta  ) + ( \CPU0|Processor|ALUunit|Mult1~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult1~154 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~822_resulta ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult1~117_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult1~118 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~117 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~117 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult1~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~125 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~125_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult1~155  ) + ( \CPU0|Processor|ALUunit|Mult1~823  ) + ( \CPU0|Processor|ALUunit|Mult1~118  ))
// \CPU0|Processor|ALUunit|Mult1~126  = CARRY(( \CPU0|Processor|ALUunit|Mult1~155  ) + ( \CPU0|Processor|ALUunit|Mult1~823  ) + ( \CPU0|Processor|ALUunit|Mult1~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult1~155 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~823 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult1~125_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult1~126 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~125 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~125 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult1~125 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~121 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~121_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult1~156  ) + ( \CPU0|Processor|ALUunit|Mult1~824  ) + ( \CPU0|Processor|ALUunit|Mult1~126  ))
// \CPU0|Processor|ALUunit|Mult1~122  = CARRY(( \CPU0|Processor|ALUunit|Mult1~156  ) + ( \CPU0|Processor|ALUunit|Mult1~824  ) + ( \CPU0|Processor|ALUunit|Mult1~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult1~156 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~824 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult1~121_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult1~122 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~121 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~121 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult1~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~93 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~93_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult1~157  ) + ( \CPU0|Processor|ALUunit|Mult1~825  ) + ( \CPU0|Processor|ALUunit|Mult1~122  ))
// \CPU0|Processor|ALUunit|Mult1~94  = CARRY(( \CPU0|Processor|ALUunit|Mult1~157  ) + ( \CPU0|Processor|ALUunit|Mult1~825  ) + ( \CPU0|Processor|ALUunit|Mult1~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult1~157 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~825 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult1~93_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult1~94 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~93 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~93 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult1~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~109 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~109_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult1~158  ) + ( \CPU0|Processor|ALUunit|Mult1~826  ) + ( \CPU0|Processor|ALUunit|Mult1~94  ))
// \CPU0|Processor|ALUunit|Mult1~110  = CARRY(( \CPU0|Processor|ALUunit|Mult1~158  ) + ( \CPU0|Processor|ALUunit|Mult1~826  ) + ( \CPU0|Processor|ALUunit|Mult1~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult1~158 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~826 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult1~109_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult1~110 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~109 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~109 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult1~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~97 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~97_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult1~159  ) + ( \CPU0|Processor|ALUunit|Mult1~827  ) + ( \CPU0|Processor|ALUunit|Mult1~110  ))
// \CPU0|Processor|ALUunit|Mult1~98  = CARRY(( \CPU0|Processor|ALUunit|Mult1~159  ) + ( \CPU0|Processor|ALUunit|Mult1~827  ) + ( \CPU0|Processor|ALUunit|Mult1~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult1~159 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~827 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult1~97_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult1~98 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~97 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~97 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult1~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~101 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~101_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult1~160  ) + ( \CPU0|Processor|ALUunit|Mult1~828  ) + ( \CPU0|Processor|ALUunit|Mult1~98  ))
// \CPU0|Processor|ALUunit|Mult1~102  = CARRY(( \CPU0|Processor|ALUunit|Mult1~160  ) + ( \CPU0|Processor|ALUunit|Mult1~828  ) + ( \CPU0|Processor|ALUunit|Mult1~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult1~160 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~828 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult1~101_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult1~102 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~101 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~101 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult1~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~85 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~85_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult1~161  ) + ( \CPU0|Processor|ALUunit|Mult1~829  ) + ( \CPU0|Processor|ALUunit|Mult1~102  ))
// \CPU0|Processor|ALUunit|Mult1~86  = CARRY(( \CPU0|Processor|ALUunit|Mult1~161  ) + ( \CPU0|Processor|ALUunit|Mult1~829  ) + ( \CPU0|Processor|ALUunit|Mult1~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult1~161 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~829 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult1~85_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult1~86 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~85 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~85 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult1~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~89 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~89_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult1~162  ) + ( \CPU0|Processor|ALUunit|Mult1~830  ) + ( \CPU0|Processor|ALUunit|Mult1~86  ))
// \CPU0|Processor|ALUunit|Mult1~90  = CARRY(( \CPU0|Processor|ALUunit|Mult1~162  ) + ( \CPU0|Processor|ALUunit|Mult1~830  ) + ( \CPU0|Processor|ALUunit|Mult1~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult1~162 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~830 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult1~89_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult1~90 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~89 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~89 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult1~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~65 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~65_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult1~163  ) + ( \CPU0|Processor|ALUunit|Mult1~831  ) + ( \CPU0|Processor|ALUunit|Mult1~90  ))
// \CPU0|Processor|ALUunit|Mult1~66  = CARRY(( \CPU0|Processor|ALUunit|Mult1~163  ) + ( \CPU0|Processor|ALUunit|Mult1~831  ) + ( \CPU0|Processor|ALUunit|Mult1~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult1~163 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~831 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult1~65_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult1~66 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~65 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~65 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult1~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~69 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~69_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult1~164  ) + ( \CPU0|Processor|ALUunit|Mult1~832  ) + ( \CPU0|Processor|ALUunit|Mult1~66  ))
// \CPU0|Processor|ALUunit|Mult1~70  = CARRY(( \CPU0|Processor|ALUunit|Mult1~164  ) + ( \CPU0|Processor|ALUunit|Mult1~832  ) + ( \CPU0|Processor|ALUunit|Mult1~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult1~164 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~832 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult1~69_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult1~70 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~69 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~69 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult1~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~73 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~73_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult1~165  ) + ( \CPU0|Processor|ALUunit|Mult1~833  ) + ( \CPU0|Processor|ALUunit|Mult1~70  ))
// \CPU0|Processor|ALUunit|Mult1~74  = CARRY(( \CPU0|Processor|ALUunit|Mult1~165  ) + ( \CPU0|Processor|ALUunit|Mult1~833  ) + ( \CPU0|Processor|ALUunit|Mult1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult1~165 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~833 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult1~73_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult1~74 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~73 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~73 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult1~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~17 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~17_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult1~166  ) + ( \CPU0|Processor|ALUunit|Mult1~834  ) + ( \CPU0|Processor|ALUunit|Mult1~74  ))
// \CPU0|Processor|ALUunit|Mult1~18  = CARRY(( \CPU0|Processor|ALUunit|Mult1~166  ) + ( \CPU0|Processor|ALUunit|Mult1~834  ) + ( \CPU0|Processor|ALUunit|Mult1~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult1~166 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~834 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult1~17_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult1~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~17 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~17 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult1~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~57 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~57_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult1~167  ) + ( \CPU0|Processor|ALUunit|Mult1~835  ) + ( \CPU0|Processor|ALUunit|Mult1~18  ))
// \CPU0|Processor|ALUunit|Mult1~58  = CARRY(( \CPU0|Processor|ALUunit|Mult1~167  ) + ( \CPU0|Processor|ALUunit|Mult1~835  ) + ( \CPU0|Processor|ALUunit|Mult1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult1~167 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~835 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult1~57_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult1~58 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~57 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~57 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult1~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~41 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~41_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult1~168  ) + ( \CPU0|Processor|ALUunit|Mult1~836  ) + ( \CPU0|Processor|ALUunit|Mult1~58  ))
// \CPU0|Processor|ALUunit|Mult1~42  = CARRY(( \CPU0|Processor|ALUunit|Mult1~168  ) + ( \CPU0|Processor|ALUunit|Mult1~836  ) + ( \CPU0|Processor|ALUunit|Mult1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult1~168 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~836 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult1~41_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult1~42 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~41 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~41 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult1~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~45 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~45_sumout  = SUM(( GND ) + ( \CPU0|Processor|ALUunit|Mult1~837  ) + ( \CPU0|Processor|ALUunit|Mult1~42  ))
// \CPU0|Processor|ALUunit|Mult1~46  = CARRY(( GND ) + ( \CPU0|Processor|ALUunit|Mult1~837  ) + ( \CPU0|Processor|ALUunit|Mult1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~837 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult1~45_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult1~46 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~45 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~45 .lut_mask = 64'h0000FF0000000000;
defparam \CPU0|Processor|ALUunit|Mult1~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~49 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~49_sumout  = SUM(( GND ) + ( \CPU0|Processor|ALUunit|Mult1~838  ) + ( \CPU0|Processor|ALUunit|Mult1~46  ))
// \CPU0|Processor|ALUunit|Mult1~50  = CARRY(( GND ) + ( \CPU0|Processor|ALUunit|Mult1~838  ) + ( \CPU0|Processor|ALUunit|Mult1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~838 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult1~49_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult1~50 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~49 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~49 .lut_mask = 64'h0000FF0000000000;
defparam \CPU0|Processor|ALUunit|Mult1~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~37 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~37_sumout  = SUM(( GND ) + ( \CPU0|Processor|ALUunit|Mult1~839  ) + ( \CPU0|Processor|ALUunit|Mult1~50  ))
// \CPU0|Processor|ALUunit|Mult1~38  = CARRY(( GND ) + ( \CPU0|Processor|ALUunit|Mult1~839  ) + ( \CPU0|Processor|ALUunit|Mult1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~839 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult1~37_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult1~38 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~37 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~37 .lut_mask = 64'h0000FF0000000000;
defparam \CPU0|Processor|ALUunit|Mult1~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~77 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~77_sumout  = SUM(( GND ) + ( \CPU0|Processor|ALUunit|Mult1~840  ) + ( \CPU0|Processor|ALUunit|Mult1~38  ))
// \CPU0|Processor|ALUunit|Mult1~78  = CARRY(( GND ) + ( \CPU0|Processor|ALUunit|Mult1~840  ) + ( \CPU0|Processor|ALUunit|Mult1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~840 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult1~77_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult1~78 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~77 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~77 .lut_mask = 64'h0000FF0000000000;
defparam \CPU0|Processor|ALUunit|Mult1~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~53 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~53_sumout  = SUM(( GND ) + ( \CPU0|Processor|ALUunit|Mult1~841  ) + ( \CPU0|Processor|ALUunit|Mult1~78  ))
// \CPU0|Processor|ALUunit|Mult1~54  = CARRY(( GND ) + ( \CPU0|Processor|ALUunit|Mult1~841  ) + ( \CPU0|Processor|ALUunit|Mult1~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~841 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult1~53_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult1~54 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~53 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~53 .lut_mask = 64'h0000FF0000000000;
defparam \CPU0|Processor|ALUunit|Mult1~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~21 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~21_sumout  = SUM(( GND ) + ( \CPU0|Processor|ALUunit|Mult1~842  ) + ( \CPU0|Processor|ALUunit|Mult1~54  ))
// \CPU0|Processor|ALUunit|Mult1~22  = CARRY(( GND ) + ( \CPU0|Processor|ALUunit|Mult1~842  ) + ( \CPU0|Processor|ALUunit|Mult1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~842 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult1~21_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult1~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~21 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~21 .lut_mask = 64'h0000FF0000000000;
defparam \CPU0|Processor|ALUunit|Mult1~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~25 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~25_sumout  = SUM(( GND ) + ( \CPU0|Processor|ALUunit|Mult1~843  ) + ( \CPU0|Processor|ALUunit|Mult1~22  ))
// \CPU0|Processor|ALUunit|Mult1~26  = CARRY(( GND ) + ( \CPU0|Processor|ALUunit|Mult1~843  ) + ( \CPU0|Processor|ALUunit|Mult1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~843 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult1~25_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult1~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~25 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~25 .lut_mask = 64'h0000FF0000000000;
defparam \CPU0|Processor|ALUunit|Mult1~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~29 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~29_sumout  = SUM(( GND ) + ( \CPU0|Processor|ALUunit|Mult1~844  ) + ( \CPU0|Processor|ALUunit|Mult1~26  ))
// \CPU0|Processor|ALUunit|Mult1~30  = CARRY(( GND ) + ( \CPU0|Processor|ALUunit|Mult1~844  ) + ( \CPU0|Processor|ALUunit|Mult1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~844 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult1~29_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult1~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~29 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~29 .lut_mask = 64'h0000FF0000000000;
defparam \CPU0|Processor|ALUunit|Mult1~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~33 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~33_sumout  = SUM(( GND ) + ( \CPU0|Processor|ALUunit|Mult1~845  ) + ( \CPU0|Processor|ALUunit|Mult1~30  ))
// \CPU0|Processor|ALUunit|Mult1~34  = CARRY(( GND ) + ( \CPU0|Processor|ALUunit|Mult1~845  ) + ( \CPU0|Processor|ALUunit|Mult1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~845 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult1~33_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult1~34 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~33 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~33 .lut_mask = 64'h0000FF0000000000;
defparam \CPU0|Processor|ALUunit|Mult1~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~61 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~61_sumout  = SUM(( GND ) + ( \CPU0|Processor|ALUunit|Mult1~846  ) + ( \CPU0|Processor|ALUunit|Mult1~34  ))
// \CPU0|Processor|ALUunit|Mult1~62  = CARRY(( GND ) + ( \CPU0|Processor|ALUunit|Mult1~846  ) + ( \CPU0|Processor|ALUunit|Mult1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~846 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult1~61_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult1~62 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~61 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~61 .lut_mask = 64'h0000FF0000000000;
defparam \CPU0|Processor|ALUunit|Mult1~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~5 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~5_sumout  = SUM(( GND ) + ( \CPU0|Processor|ALUunit|Mult1~847  ) + ( \CPU0|Processor|ALUunit|Mult1~62  ))
// \CPU0|Processor|ALUunit|Mult1~6  = CARRY(( GND ) + ( \CPU0|Processor|ALUunit|Mult1~847  ) + ( \CPU0|Processor|ALUunit|Mult1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~847 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult1~5_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult1~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~5 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~5 .lut_mask = 64'h0000FF0000000000;
defparam \CPU0|Processor|ALUunit|Mult1~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux2~2 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux2~2_combout  = ( \CPU0|Processor|ALUunit|Mult1~5_sumout  & ( (!\CPU0|Processor|ALUunit|Mux0~2_combout  & (((\CPU0|Processor|ALUunit|Mux0~3_combout  & \CPU0|Processor|ALUunit|Mult0~350_sumout )))) # 
// (\CPU0|Processor|ALUunit|Mux0~2_combout  & (((!\CPU0|Processor|ALUunit|Mux0~3_combout )) # (\CPU0|Processor|ALUunit|Add0~1_sumout ))) ) ) # ( !\CPU0|Processor|ALUunit|Mult1~5_sumout  & ( (\CPU0|Processor|ALUunit|Mux0~3_combout  & 
// ((!\CPU0|Processor|ALUunit|Mux0~2_combout  & ((\CPU0|Processor|ALUunit|Mult0~350_sumout ))) # (\CPU0|Processor|ALUunit|Mux0~2_combout  & (\CPU0|Processor|ALUunit|Add0~1_sumout )))) ) )

	.dataa(!\CPU0|Processor|ALUunit|Add0~1_sumout ),
	.datab(!\CPU0|Processor|ALUunit|Mux0~2_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux0~3_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mult0~350_sumout ),
	.datae(!\CPU0|Processor|ALUunit|Mult1~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux2~2 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux2~2 .lut_mask = 64'h010D313D010D313D;
defparam \CPU0|Processor|ALUunit|Mux2~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux0~4 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux0~4_combout  = (!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ((!\CPU0|Processor|ALUControlunit|Mux4~1_combout  & (!\CPU0|Processor|ALUControlunit|Mux6~2_combout )) # (\CPU0|Processor|ALUControlunit|Mux4~1_combout  & 
// ((\CPU0|Processor|ALUControlunit|Mux5~1_combout ))))) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & (!\CPU0|Processor|ALUControlunit|Mux6~2_combout ))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux0~4 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux0~4 .lut_mask = 64'hA2AEA2AEA2AEA2AE;
defparam \CPU0|Processor|ALUunit|Mux0~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux0~5 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux0~5_combout  = (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ((!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ((!\CPU0|Processor|ALUControlunit|Mux5~1_combout ) # (\CPU0|Processor|ALUControlunit|Mux4~1_combout ))) # 
// (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ((!\CPU0|Processor|ALUControlunit|Mux4~1_combout ) # (\CPU0|Processor|ALUControlunit|Mux5~1_combout )))))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux0~5 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux0~5 .lut_mask = 64'h5415541554155415;
defparam \CPU0|Processor|ALUunit|Mux0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux2~3 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux2~3_combout  = ( \CPU0|Processor|ALUunit|Mux0~4_combout  & ( \CPU0|Processor|ALUunit|Mux0~5_combout  & ( \CPU0|Processor|ALUunit|Add1~5_sumout  ) ) ) # ( !\CPU0|Processor|ALUunit|Mux0~4_combout  & ( 
// \CPU0|Processor|ALUunit|Mux0~5_combout  & ( \CPU0|Processor|ALUunit|Mux2~1_combout  ) ) ) # ( \CPU0|Processor|ALUunit|Mux0~4_combout  & ( !\CPU0|Processor|ALUunit|Mux0~5_combout  & ( \CPU0|Processor|ALUunit|Mux2~2_combout  ) ) ) # ( 
// !\CPU0|Processor|ALUunit|Mux0~4_combout  & ( !\CPU0|Processor|ALUunit|Mux0~5_combout  & ( \CPU0|Processor|Selector2~1_combout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux2~1_combout ),
	.datab(!\CPU0|Processor|ALUunit|Add1~5_sumout ),
	.datac(!\CPU0|Processor|Selector2~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux2~2_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux0~4_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux2~3 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux2~3 .lut_mask = 64'h0F0F00FF55553333;
defparam \CPU0|Processor|ALUunit|Mux2~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|ShiftRight0~2 (
// Equation(s):
// \CPU0|Processor|ALUunit|ShiftRight0~2_combout  = ( !\CPU0|Processor|ImmGen|Selector5~6_combout  & ( \CPU0|Processor|RegsUNI|Mux29~1_combout  & ( (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & 
// (!\MEMCODE|wReadData[3]~37_combout  & \CPU0|Processor|ImmGen|Selector4~4_combout ))) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\MEMCODE|wReadData[3]~37_combout ),
	.datad(!\CPU0|Processor|ImmGen|Selector4~4_combout ),
	.datae(!\CPU0|Processor|ImmGen|Selector5~6_combout ),
	.dataf(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|ShiftRight0~2 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|ShiftRight0~2 .lut_mask = 64'h0000000000100000;
defparam \CPU0|Processor|ALUunit|ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux1~0 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux1~0_combout  = ( \CPU0|Processor|ALUunit|ShiftRight0~2_combout  & ( (!\CPU0|Processor|ALUunit|Mux0~1_combout  & (!\CPU0|Processor|Selector29~3_combout  $ ((\CPU0|Processor|Selector28~6_combout )))) # 
// (\CPU0|Processor|ALUunit|Mux0~1_combout  & (((\CPU0|Processor|ALUunit|Mult0~354_sumout )))) ) ) # ( !\CPU0|Processor|ALUunit|ShiftRight0~2_combout  & ( (\CPU0|Processor|ALUunit|Mux0~1_combout  & \CPU0|Processor|ALUunit|Mult0~354_sumout ) ) )

	.dataa(!\CPU0|Processor|Selector29~3_combout ),
	.datab(!\CPU0|Processor|Selector28~6_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux0~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mult0~354_sumout ),
	.datae(!\CPU0|Processor|ALUunit|ShiftRight0~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux1~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux1~0 .lut_mask = 64'h000F909F000F909F;
defparam \CPU0|Processor|ALUunit|Mux1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux1~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux1~1_combout  = ( \CPU0|Processor|ALUunit|Mux1~0_combout  & ( (\CPU0|Processor|ALUunit|Mux0~0_combout  & (((!\CPU0|Processor|Selector27~3_combout ) # (\CPU0|Processor|ALUControlunit|Mux5~1_combout )) # 
// (\CPU0|Processor|ALUunit|ShiftRight0~1_combout ))) ) ) # ( !\CPU0|Processor|ALUunit|Mux1~0_combout  & ( (\CPU0|Processor|ALUunit|ShiftRight0~1_combout  & (\CPU0|Processor|Selector27~3_combout  & (!\CPU0|Processor|ALUControlunit|Mux5~1_combout  & 
// \CPU0|Processor|ALUunit|Mux0~0_combout ))) ) )

	.dataa(!\CPU0|Processor|ALUunit|ShiftRight0~1_combout ),
	.datab(!\CPU0|Processor|Selector27~3_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux0~0_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux1~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux1~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux1~1 .lut_mask = 64'h001000DF001000DF;
defparam \CPU0|Processor|ALUunit|Mux1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add1~9 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add1~9_sumout  = SUM(( ((!\CPU0|Processor|CtrUNI|WideOr1~2_combout ) # (!\CPU0|Processor|Selector1~0_combout )) # (\MEMCODE|wReadData[3]~37_combout ) ) + ( GND ) + ( \CPU0|Processor|ALUunit|Add1~6  ))
// \CPU0|Processor|ALUunit|Add1~10  = CARRY(( ((!\CPU0|Processor|CtrUNI|WideOr1~2_combout ) # (!\CPU0|Processor|Selector1~0_combout )) # (\MEMCODE|wReadData[3]~37_combout ) ) + ( GND ) + ( \CPU0|Processor|ALUunit|Add1~6  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(gnd),
	.datac(!\CPU0|Processor|CtrUNI|WideOr1~2_combout ),
	.datad(!\CPU0|Processor|Selector1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add1~9_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add1~9 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add1~9 .lut_mask = 64'h0000FFFF0000FFF5;
defparam \CPU0|Processor|ALUunit|Add1~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add0~5 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add0~5_sumout  = SUM(( (!\MEMCODE|wReadData[3]~37_combout  & (\CPU0|Processor|CtrUNI|WideOr1~2_combout  & \CPU0|Processor|Selector1~0_combout )) ) + ( GND ) + ( \CPU0|Processor|ALUunit|Add0~2  ))
// \CPU0|Processor|ALUunit|Add0~6  = CARRY(( (!\MEMCODE|wReadData[3]~37_combout  & (\CPU0|Processor|CtrUNI|WideOr1~2_combout  & \CPU0|Processor|Selector1~0_combout )) ) + ( GND ) + ( \CPU0|Processor|ALUunit|Add0~2  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(gnd),
	.datac(!\CPU0|Processor|CtrUNI|WideOr1~2_combout ),
	.datad(!\CPU0|Processor|Selector1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add0~5_sumout ),
	.cout(\CPU0|Processor|ALUunit|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add0~5 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add0~5 .lut_mask = 64'h0000FFFF0000000A;
defparam \CPU0|Processor|ALUunit|Add0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~358 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~358_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~565  ) + ( \CPU0|Processor|ALUunit|Mult0~900  ) + ( \CPU0|Processor|ALUunit|Mult0~351  ))
// \CPU0|Processor|ALUunit|Mult0~359  = CARRY(( \CPU0|Processor|ALUunit|Mult0~565  ) + ( \CPU0|Processor|ALUunit|Mult0~900  ) + ( \CPU0|Processor|ALUunit|Mult0~351  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~565 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~900 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~351 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~358_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult0~359 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~358 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~358 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~358 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~9 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~9_sumout  = SUM(( GND ) + ( \CPU0|Processor|ALUunit|Mult1~848  ) + ( \CPU0|Processor|ALUunit|Mult1~6  ))
// \CPU0|Processor|ALUunit|Mult1~10  = CARRY(( GND ) + ( \CPU0|Processor|ALUunit|Mult1~848  ) + ( \CPU0|Processor|ALUunit|Mult1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~848 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult1~9_sumout ),
	.cout(\CPU0|Processor|ALUunit|Mult1~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~9 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~9 .lut_mask = 64'h0000FF0000000000;
defparam \CPU0|Processor|ALUunit|Mult1~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux1~2 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux1~2_combout  = ( \CPU0|Processor|ALUunit|Mult1~9_sumout  & ( (!\CPU0|Processor|ALUunit|Mux0~2_combout  & (\CPU0|Processor|ALUunit|Mux0~3_combout  & ((\CPU0|Processor|ALUunit|Mult0~358_sumout )))) # 
// (\CPU0|Processor|ALUunit|Mux0~2_combout  & ((!\CPU0|Processor|ALUunit|Mux0~3_combout ) # ((\CPU0|Processor|ALUunit|Add0~5_sumout )))) ) ) # ( !\CPU0|Processor|ALUunit|Mult1~9_sumout  & ( (\CPU0|Processor|ALUunit|Mux0~3_combout  & 
// ((!\CPU0|Processor|ALUunit|Mux0~2_combout  & ((\CPU0|Processor|ALUunit|Mult0~358_sumout ))) # (\CPU0|Processor|ALUunit|Mux0~2_combout  & (\CPU0|Processor|ALUunit|Add0~5_sumout )))) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux0~2_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux0~3_combout ),
	.datac(!\CPU0|Processor|ALUunit|Add0~5_sumout ),
	.datad(!\CPU0|Processor|ALUunit|Mult0~358_sumout ),
	.datae(!\CPU0|Processor|ALUunit|Mult1~9_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux1~2 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux1~2 .lut_mask = 64'h0123456701234567;
defparam \CPU0|Processor|ALUunit|Mux1~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux1~3 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux1~3_combout  = ( \CPU0|Processor|ALUunit|Mux0~4_combout  & ( \CPU0|Processor|ALUunit|Mux0~5_combout  & ( \CPU0|Processor|ALUunit|Add1~9_sumout  ) ) ) # ( !\CPU0|Processor|ALUunit|Mux0~4_combout  & ( 
// \CPU0|Processor|ALUunit|Mux0~5_combout  & ( \CPU0|Processor|ALUunit|Mux1~1_combout  ) ) ) # ( \CPU0|Processor|ALUunit|Mux0~4_combout  & ( !\CPU0|Processor|ALUunit|Mux0~5_combout  & ( \CPU0|Processor|ALUunit|Mux1~2_combout  ) ) ) # ( 
// !\CPU0|Processor|ALUunit|Mux0~4_combout  & ( !\CPU0|Processor|ALUunit|Mux0~5_combout  & ( \CPU0|Processor|Selector1~1_combout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux1~1_combout ),
	.datab(!\CPU0|Processor|ALUunit|Add1~9_sumout ),
	.datac(!\CPU0|Processor|Selector1~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux1~2_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux0~4_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux1~3 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux1~3 .lut_mask = 64'h0F0F00FF55553333;
defparam \CPU0|Processor|ALUunit|Mux1~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|ShiftLeft0~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|ShiftLeft0~1_combout  = ( \CPU0|Processor|ALUunit|LessThan0~15_combout  & ( (\CPU0|Processor|RegsUNI|Mux29~1_combout  & ((!\CPU0|Processor|Selector29~3_combout  & (\CPU0|Processor|Selector28~6_combout )) # 
// (\CPU0|Processor|Selector29~3_combout  & ((!\CPU0|Processor|Selector28~6_combout ) # (!\CPU0|Processor|Selector30~0_combout ))))) ) ) # ( !\CPU0|Processor|ALUunit|LessThan0~15_combout  & ( (\CPU0|Processor|RegsUNI|Mux29~1_combout  & 
// ((!\CPU0|Processor|Selector29~3_combout ) # ((!\CPU0|Processor|Selector28~6_combout ) # (!\CPU0|Processor|Selector30~0_combout )))) ) )

	.dataa(!\CPU0|Processor|Selector29~3_combout ),
	.datab(!\CPU0|Processor|Selector28~6_combout ),
	.datac(!\CPU0|Processor|Selector30~0_combout ),
	.datad(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datae(!\CPU0|Processor|ALUunit|LessThan0~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|ShiftLeft0~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|ShiftLeft0~1 .lut_mask = 64'h00FE007600FE0076;
defparam \CPU0|Processor|ALUunit|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux0~6 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux0~6_combout  = (!\CPU0|Processor|ALUunit|Mux0~1_combout  & (\CPU0|Processor|ALUunit|Mux18~0_combout  & (!\CPU0|Processor|ALUunit|LessThan0~15_combout ))) # (\CPU0|Processor|ALUunit|Mux0~1_combout  & 
// (((\CPU0|Processor|ALUunit|Mult0~362_sumout ))))

	.dataa(!\CPU0|Processor|ALUunit|Mux18~0_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux0~1_combout ),
	.datac(!\CPU0|Processor|ALUunit|LessThan0~15_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mult0~362_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux0~6 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux0~6 .lut_mask = 64'h4073407340734073;
defparam \CPU0|Processor|ALUunit|Mux0~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux0~7 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux0~7_combout  = ( \CPU0|Processor|ALUunit|Mux0~6_combout  & ( (\CPU0|Processor|ALUunit|Mux0~0_combout  & ((!\CPU0|Processor|Selector27~3_combout ) # ((\CPU0|Processor|ALUunit|ShiftLeft0~1_combout ) # 
// (\CPU0|Processor|ALUControlunit|Mux5~1_combout )))) ) ) # ( !\CPU0|Processor|ALUunit|Mux0~6_combout  & ( (\CPU0|Processor|Selector27~3_combout  & (!\CPU0|Processor|ALUControlunit|Mux5~1_combout  & (\CPU0|Processor|ALUunit|Mux0~0_combout  & 
// \CPU0|Processor|ALUunit|ShiftLeft0~1_combout ))) ) )

	.dataa(!\CPU0|Processor|Selector27~3_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux0~0_combout ),
	.datad(!\CPU0|Processor|ALUunit|ShiftLeft0~1_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux0~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux0~7 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux0~7 .lut_mask = 64'h00040B0F00040B0F;
defparam \CPU0|Processor|ALUunit|Mux0~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add1~13 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add1~13_sumout  = SUM(( ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # ((!\MEMCODE|wReadData[1]~36_combout ) # (!\MEMCODE|wReadData[31]~48_combout ))) # (\MEMCODE|wReadData[3]~37_combout ) ) + ( GND ) + ( 
// \CPU0|Processor|ALUunit|Add1~10  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datac(!\MEMCODE|wReadData[1]~36_combout ),
	.datad(!\MEMCODE|wReadData[31]~48_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add1~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add1~13 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add1~13 .lut_mask = 64'h0000FFFF0000FFFD;
defparam \CPU0|Processor|ALUunit|Add1~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Add0~9 (
// Equation(s):
// \CPU0|Processor|ALUunit|Add0~9_sumout  = SUM(( (!\MEMCODE|wReadData[3]~37_combout  & (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & \MEMCODE|wReadData[31]~48_combout ))) ) + ( GND ) + ( \CPU0|Processor|ALUunit|Add0~6  ))

	.dataa(!\MEMCODE|wReadData[3]~37_combout ),
	.datab(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datac(!\MEMCODE|wReadData[1]~36_combout ),
	.datad(!\MEMCODE|wReadData[31]~48_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Add0~9 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Add0~9 .lut_mask = 64'h0000FFFF00000002;
defparam \CPU0|Processor|ALUunit|Add0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult0~366 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult0~366_sumout  = SUM(( \CPU0|Processor|ALUunit|Mult0~565  ) + ( \CPU0|Processor|ALUunit|Mult0~901  ) + ( \CPU0|Processor|ALUunit|Mult0~359  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU0|Processor|ALUunit|Mult0~565 ),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~901 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult0~359 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult0~366_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult0~366 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult0~366 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU0|Processor|ALUunit|Mult0~366 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mult1~13 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mult1~13_sumout  = SUM(( GND ) + ( \CPU0|Processor|ALUunit|Mult1~849  ) + ( \CPU0|Processor|ALUunit|Mult1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU0|Processor|ALUunit|Mult1~849 ),
	.datag(gnd),
	.cin(\CPU0|Processor|ALUunit|Mult1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU0|Processor|ALUunit|Mult1~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mult1~13 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mult1~13 .lut_mask = 64'h0000FF0000000000;
defparam \CPU0|Processor|ALUunit|Mult1~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux0~8 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux0~8_combout  = ( \CPU0|Processor|ALUunit|Mult1~13_sumout  & ( (!\CPU0|Processor|ALUunit|Mux0~2_combout  & (\CPU0|Processor|ALUunit|Mux0~3_combout  & ((\CPU0|Processor|ALUunit|Mult0~366_sumout )))) # 
// (\CPU0|Processor|ALUunit|Mux0~2_combout  & ((!\CPU0|Processor|ALUunit|Mux0~3_combout ) # ((\CPU0|Processor|ALUunit|Add0~9_sumout )))) ) ) # ( !\CPU0|Processor|ALUunit|Mult1~13_sumout  & ( (\CPU0|Processor|ALUunit|Mux0~3_combout  & 
// ((!\CPU0|Processor|ALUunit|Mux0~2_combout  & ((\CPU0|Processor|ALUunit|Mult0~366_sumout ))) # (\CPU0|Processor|ALUunit|Mux0~2_combout  & (\CPU0|Processor|ALUunit|Add0~9_sumout )))) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux0~2_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux0~3_combout ),
	.datac(!\CPU0|Processor|ALUunit|Add0~9_sumout ),
	.datad(!\CPU0|Processor|ALUunit|Mult0~366_sumout ),
	.datae(!\CPU0|Processor|ALUunit|Mult1~13_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux0~8 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux0~8 .lut_mask = 64'h0123456701234567;
defparam \CPU0|Processor|ALUunit|Mux0~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux0~9 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux0~9_combout  = ( \CPU0|Processor|ALUunit|Mux0~4_combout  & ( \CPU0|Processor|ALUunit|Mux0~5_combout  & ( \CPU0|Processor|ALUunit|Add1~13_sumout  ) ) ) # ( !\CPU0|Processor|ALUunit|Mux0~4_combout  & ( 
// \CPU0|Processor|ALUunit|Mux0~5_combout  & ( \CPU0|Processor|ALUunit|Mux0~7_combout  ) ) ) # ( \CPU0|Processor|ALUunit|Mux0~4_combout  & ( !\CPU0|Processor|ALUunit|Mux0~5_combout  & ( \CPU0|Processor|ALUunit|Mux0~8_combout  ) ) ) # ( 
// !\CPU0|Processor|ALUunit|Mux0~4_combout  & ( !\CPU0|Processor|ALUunit|Mux0~5_combout  & ( \CPU0|Processor|Selector0~0_combout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux0~7_combout ),
	.datab(!\CPU0|Processor|ALUunit|Add1~13_sumout ),
	.datac(!\CPU0|Processor|Selector0~0_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux0~8_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux0~4_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux0~9 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux0~9 .lut_mask = 64'h0F0F00FF55553333;
defparam \CPU0|Processor|ALUunit|Mux0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|ShiftLeft0~2 (
// Equation(s):
// \CPU0|Processor|ALUunit|ShiftLeft0~2_combout  = ( \CPU0|Processor|ALUunit|LessThan0~15_combout  & ( (\CPU0|Processor|RegsUNI|Mux29~1_combout  & (((!\CPU0|Processor|ALUunit|ShiftRight0~0_combout ) # (\CPU0|Processor|Selector28~6_combout )) # 
// (\CPU0|Processor|Selector29~3_combout ))) ) ) # ( !\CPU0|Processor|ALUunit|LessThan0~15_combout  & ( (\CPU0|Processor|RegsUNI|Mux29~1_combout  & ((!\CPU0|Processor|Selector29~3_combout  & ((!\CPU0|Processor|ALUunit|ShiftRight0~0_combout ) # 
// (\CPU0|Processor|Selector28~6_combout ))) # (\CPU0|Processor|Selector29~3_combout  & (!\CPU0|Processor|Selector28~6_combout )))) ) )

	.dataa(!\CPU0|Processor|Selector29~3_combout ),
	.datab(!\CPU0|Processor|Selector28~6_combout ),
	.datac(!\CPU0|Processor|ALUunit|ShiftRight0~0_combout ),
	.datad(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datae(!\CPU0|Processor|ALUunit|LessThan0~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|ShiftLeft0~2 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|ShiftLeft0~2 .lut_mask = 64'h00E600F700E600F7;
defparam \CPU0|Processor|ALUunit|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux15~0 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux15~0_combout  = ( \CPU0|Processor|ALUunit|ShiftLeft0~2_combout  & ( (!\CPU0|Processor|Selector27~3_combout  & ((!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (\CPU0|Processor|ALUunit|Mux31~0_combout )) # 
// (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ((\CPU0|Processor|ALUControlunit|Mux7~0_combout ))))) ) ) # ( !\CPU0|Processor|ALUunit|ShiftLeft0~2_combout  & ( (!\CPU0|Processor|Selector27~3_combout  & (\CPU0|Processor|ALUunit|Mux31~0_combout  & 
// !\CPU0|Processor|ALUControlunit|Mux6~2_combout )) ) )

	.dataa(!\CPU0|Processor|Selector27~3_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux31~0_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datae(!\CPU0|Processor|ALUunit|ShiftLeft0~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux15~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux15~0 .lut_mask = 64'h2020202A2020202A;
defparam \CPU0|Processor|ALUunit|Mux15~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux15~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux15~1_combout  = ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~28  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|Selector15~2_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult1~17_sumout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~370_sumout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mult0~370_sumout ),
	.datab(!\CPU0|Processor|ALUunit|Mult1~17_sumout ),
	.datac(!\CPU0|Processor|Selector15~2_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mult0~28 ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux15~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux15~1 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux15~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux15~2 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux15~2_combout  = ( \CPU0|Processor|ALUunit|Add0~13_sumout  & ( (!\CPU0|Processor|Selector15~2_combout  & ((!\CPU0|Processor|RegsUNI|Mux29~1_combout  & (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & 
// \CPU0|Processor|ALUControlunit|Mux7~0_combout )) # (\CPU0|Processor|RegsUNI|Mux29~1_combout  & ((!\CPU0|Processor|ALUControlunit|Mux6~2_combout ) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout ))))) # (\CPU0|Processor|Selector15~2_combout  & 
// ((!\CPU0|Processor|RegsUNI|Mux29~1_combout  $ (\CPU0|Processor|ALUControlunit|Mux6~2_combout )) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout ))) ) ) # ( !\CPU0|Processor|ALUunit|Add0~13_sumout  & ( (!\CPU0|Processor|Selector15~2_combout  & 
// (\CPU0|Processor|RegsUNI|Mux29~1_combout  & (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  $ (\CPU0|Processor|ALUControlunit|Mux7~0_combout )))) # (\CPU0|Processor|Selector15~2_combout  & (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  $ 
// (((\CPU0|Processor|ALUControlunit|Mux7~0_combout ) # (\CPU0|Processor|RegsUNI|Mux29~1_combout ))))) ) )

	.dataa(!\CPU0|Processor|Selector15~2_combout ),
	.datab(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datae(!\CPU0|Processor|ALUunit|Add0~13_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux15~2 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux15~2 .lut_mask = 64'h610761F7610761F7;
defparam \CPU0|Processor|ALUunit|Mux15~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux15~3 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux15~3_combout  = (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & \CPU0|Processor|ALUunit|Add1~17_sumout ))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Add1~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux15~3 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux15~3 .lut_mask = 64'h0404040404040404;
defparam \CPU0|Processor|ALUunit|Mux15~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux15~4 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux15~4_combout  = ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux15~3_combout  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux15~2_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux15~1_combout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux15~0_combout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux15~0_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux15~1_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux15~2_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux15~3_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux15~4 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux15~4 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux15~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux26~0 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux26~0_combout  = (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & \CPU0|Processor|ALUControlunit|Mux7~0_combout )

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux26~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux26~0 .lut_mask = 64'h1111111111111111;
defparam \CPU0|Processor|ALUunit|Mux26~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|ShiftRight0~3 (
// Equation(s):
// \CPU0|Processor|ALUunit|ShiftRight0~3_combout  = ( \CPU0|Processor|ImmGen|Selector5~6_combout  & ( \CPU0|Processor|RegsUNI|Mux29~1_combout  & ( (!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # ((!\MEMCODE|wReadData[1]~36_combout ) # 
// (\MEMCODE|wReadData[3]~37_combout )) ) ) ) # ( !\CPU0|Processor|ImmGen|Selector5~6_combout  & ( \CPU0|Processor|RegsUNI|Mux29~1_combout  & ( (!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # ((!\MEMCODE|wReadData[1]~36_combout ) # 
// ((!\CPU0|Processor|ImmGen|Selector4~4_combout ) # (\MEMCODE|wReadData[3]~37_combout ))) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\MEMCODE|wReadData[3]~37_combout ),
	.datad(!\CPU0|Processor|ImmGen|Selector4~4_combout ),
	.datae(!\CPU0|Processor|ImmGen|Selector5~6_combout ),
	.dataf(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|ShiftRight0~3 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|ShiftRight0~3 .lut_mask = 64'h00000000FFEFEFEF;
defparam \CPU0|Processor|ALUunit|ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux7~0 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux7~0_combout  = (\CPU0|Processor|Selector29~3_combout  & (!\CPU0|Processor|Selector28~6_combout  & (\CPU0|Processor|ALUunit|ShiftRight0~3_combout  & \CPU0|Processor|ALUunit|Mux5~1_combout )))

	.dataa(!\CPU0|Processor|Selector29~3_combout ),
	.datab(!\CPU0|Processor|Selector28~6_combout ),
	.datac(!\CPU0|Processor|ALUunit|ShiftRight0~3_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux5~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux7~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux7~0 .lut_mask = 64'h0004000400040004;
defparam \CPU0|Processor|ALUunit|Mux7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|ShiftLeft0~3 (
// Equation(s):
// \CPU0|Processor|ALUunit|ShiftLeft0~3_combout  = (!\CPU0|Processor|Selector28~4_combout  & (\CPU0|Processor|RegsUNI|Mux29~1_combout  & ((!\CPU0|Processor|Selector28~5_combout ) # (\CPU0|Processor|Selector28~1_combout ))))

	.dataa(!\CPU0|Processor|Selector28~1_combout ),
	.datab(!\CPU0|Processor|Selector28~4_combout ),
	.datac(!\CPU0|Processor|Selector28~5_combout ),
	.datad(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|ShiftLeft0~3 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|ShiftLeft0~3 .lut_mask = 64'h00C400C400C400C4;
defparam \CPU0|Processor|ALUunit|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|ShiftLeft0~4 (
// Equation(s):
// \CPU0|Processor|ALUunit|ShiftLeft0~4_combout  = (\CPU0|Processor|ALUunit|ShiftLeft0~3_combout  & ((!\CPU0|Processor|Selector29~3_combout ) # (\CPU0|Processor|ALUunit|LessThan0~15_combout )))

	.dataa(!\CPU0|Processor|Selector29~3_combout ),
	.datab(!\CPU0|Processor|ALUunit|ShiftLeft0~3_combout ),
	.datac(!\CPU0|Processor|ALUunit|LessThan0~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|ShiftLeft0~4 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|ShiftLeft0~4 .lut_mask = 64'h2323232323232323;
defparam \CPU0|Processor|ALUunit|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux7~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux7~1_combout  = ( !\CPU0|Processor|Selector27~3_combout  & ( (\CPU0|Processor|Selector28~6_combout  & (\CPU0|Processor|RegsUNI|Mux29~1_combout  & ((!\CPU0|Processor|ALUunit|ShiftRight0~0_combout ) # 
// (\CPU0|Processor|Selector29~3_combout )))) ) )

	.dataa(!\CPU0|Processor|Selector29~3_combout ),
	.datab(!\CPU0|Processor|Selector28~6_combout ),
	.datac(!\CPU0|Processor|ALUunit|ShiftRight0~0_combout ),
	.datad(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datae(!\CPU0|Processor|Selector27~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux7~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux7~1 .lut_mask = 64'h0031000000310000;
defparam \CPU0|Processor|ALUunit|Mux7~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux7~2 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux7~2_combout  = ( \CPU0|Processor|ALUunit|Mux7~1_combout  & ( (!\CPU0|Processor|ALUunit|Mux26~0_combout  & !\CPU0|Processor|ALUunit|Mux7~0_combout ) ) ) # ( !\CPU0|Processor|ALUunit|Mux7~1_combout  & ( 
// (!\CPU0|Processor|ALUunit|Mux7~0_combout  & ((!\CPU0|Processor|Selector27~3_combout ) # ((!\CPU0|Processor|ALUunit|Mux26~0_combout ) # (!\CPU0|Processor|ALUunit|ShiftLeft0~4_combout )))) ) )

	.dataa(!\CPU0|Processor|Selector27~3_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux26~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux7~0_combout ),
	.datad(!\CPU0|Processor|ALUunit|ShiftLeft0~4_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux7~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux7~2 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux7~2 .lut_mask = 64'hF0E0C0C0F0E0C0C0;
defparam \CPU0|Processor|ALUunit|Mux7~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux7~3 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux7~3_combout  = ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~378_sumout  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|Selector7~1_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult1~21_sumout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~374_sumout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mult0~374_sumout ),
	.datab(!\CPU0|Processor|ALUunit|Mult1~21_sumout ),
	.datac(!\CPU0|Processor|Selector7~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mult0~378_sumout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux7~3 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux7~3 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux7~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux7~4 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux7~4_combout  = (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ((!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & (\CPU0|Processor|Selector7~1_combout )) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & 
// ((\CPU0|Processor|ALUunit|Add0~17_sumout ))))) # (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & (\CPU0|Processor|Selector7~1_combout )))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|Selector7~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|Add0~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux7~4 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux7~4 .lut_mask = 64'h092B092B092B092B;
defparam \CPU0|Processor|ALUunit|Mux7~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux7~5 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux7~5_combout  = (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & \CPU0|Processor|ALUunit|Add1~21_sumout ))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Add1~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux7~5 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux7~5 .lut_mask = 64'h0404040404040404;
defparam \CPU0|Processor|ALUunit|Mux7~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux7~6 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux7~6_combout  = ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux7~5_combout  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux7~4_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux7~3_combout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( !\CPU0|Processor|ALUunit|Mux7~2_combout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux7~2_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux7~3_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux7~4_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux7~5_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux7~6 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux7~6 .lut_mask = 64'hAAAA33330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux7~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|ShiftLeft0~5 (
// Equation(s):
// \CPU0|Processor|ALUunit|ShiftLeft0~5_combout  = ( \CPU0|Processor|ALUunit|ShiftLeft0~0_combout  & ( ((!\CPU0|Processor|Selector29~1_combout  & ((!\CPU0|Processor|Selector29~2_combout ) # (\CPU0|Processor|Selector28~1_combout )))) # 
// (\CPU0|Processor|ALUunit|ShiftRight0~0_combout ) ) ) # ( !\CPU0|Processor|ALUunit|ShiftLeft0~0_combout  & ( (\CPU0|Processor|ALUunit|ShiftRight0~0_combout  & (((!\CPU0|Processor|Selector28~1_combout  & \CPU0|Processor|Selector29~2_combout )) # 
// (\CPU0|Processor|Selector29~1_combout ))) ) )

	.dataa(!\CPU0|Processor|Selector28~1_combout ),
	.datab(!\CPU0|Processor|Selector29~1_combout ),
	.datac(!\CPU0|Processor|Selector29~2_combout ),
	.datad(!\CPU0|Processor|ALUunit|ShiftRight0~0_combout ),
	.datae(!\CPU0|Processor|ALUunit|ShiftLeft0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|ShiftLeft0~5 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|ShiftLeft0~5 .lut_mask = 64'h003BC4FF003BC4FF;
defparam \CPU0|Processor|ALUunit|ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux6~0 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux6~0_combout  = (\CPU0|Processor|RegsUNI|Mux29~1_combout  & ((!\CPU0|Processor|Selector28~6_combout  & (\CPU0|Processor|Selector27~3_combout )) # (\CPU0|Processor|Selector28~6_combout  & (!\CPU0|Processor|Selector27~3_combout  & 
// \CPU0|Processor|ALUunit|ShiftLeft0~5_combout ))))

	.dataa(!\CPU0|Processor|Selector28~6_combout ),
	.datab(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datac(!\CPU0|Processor|Selector27~3_combout ),
	.datad(!\CPU0|Processor|ALUunit|ShiftLeft0~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux6~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux6~0 .lut_mask = 64'h0212021202120212;
defparam \CPU0|Processor|ALUunit|Mux6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux6~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux6~1_combout  = ( \CPU0|Processor|ALUunit|Mux6~0_combout  & ( ((\CPU0|Processor|ALUunit|Mux5~0_combout  & (\CPU0|Processor|ALUunit|Mux5~1_combout  & \CPU0|Processor|ALUunit|ShiftRight0~4_combout ))) # 
// (\CPU0|Processor|ALUunit|Mux26~0_combout ) ) ) # ( !\CPU0|Processor|ALUunit|Mux6~0_combout  & ( (\CPU0|Processor|ALUunit|Mux5~0_combout  & (\CPU0|Processor|ALUunit|Mux5~1_combout  & \CPU0|Processor|ALUunit|ShiftRight0~4_combout )) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux5~0_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux26~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux5~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|ShiftRight0~4_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux6~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux6~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux6~1 .lut_mask = 64'h0005333700053337;
defparam \CPU0|Processor|ALUunit|Mux6~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux6~2 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux6~2_combout  = ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~386_sumout  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|Selector6~1_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult1~25_sumout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~382_sumout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mult0~382_sumout ),
	.datab(!\CPU0|Processor|ALUunit|Mult1~25_sumout ),
	.datac(!\CPU0|Processor|Selector6~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mult0~386_sumout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux6~2 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux6~2 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux6~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux6~3 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux6~3_combout  = (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ((!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & (\CPU0|Processor|Selector6~1_combout )) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & 
// ((\CPU0|Processor|ALUunit|Add0~21_sumout ))))) # (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & (\CPU0|Processor|Selector6~1_combout )))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|Selector6~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|Add0~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux6~3 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux6~3 .lut_mask = 64'h092B092B092B092B;
defparam \CPU0|Processor|ALUunit|Mux6~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux6~4 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux6~4_combout  = (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & \CPU0|Processor|ALUunit|Add1~25_sumout ))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Add1~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux6~4 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux6~4 .lut_mask = 64'h0404040404040404;
defparam \CPU0|Processor|ALUunit|Mux6~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux6~5 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux6~5_combout  = ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux6~4_combout  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux6~3_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux6~2_combout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux6~1_combout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux6~1_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux6~2_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux6~3_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux6~4_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux6~5 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux6~5 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux6~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux5~2 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux5~2_combout  = (\CPU0|Processor|ALUunit|Mux5~0_combout  & (\CPU0|Processor|ALUunit|ShiftRight0~2_combout  & \CPU0|Processor|ALUunit|Mux5~1_combout ))

	.dataa(!\CPU0|Processor|ALUunit|Mux5~0_combout ),
	.datab(!\CPU0|Processor|ALUunit|ShiftRight0~2_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux5~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux5~2 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux5~2 .lut_mask = 64'h0101010101010101;
defparam \CPU0|Processor|ALUunit|Mux5~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux5~3 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux5~3_combout  = ( !\CPU0|Processor|Selector27~3_combout  & ( \CPU0|Processor|Selector31~0_combout  & ( (\CPU0|Processor|Selector29~3_combout  & (\CPU0|Processor|Selector28~6_combout  & (\CPU0|Processor|Selector30~0_combout  & 
// \CPU0|Processor|RegsUNI|Mux29~1_combout ))) ) ) ) # ( !\CPU0|Processor|Selector27~3_combout  & ( !\CPU0|Processor|Selector31~0_combout  & ( (\CPU0|Processor|Selector28~6_combout  & (\CPU0|Processor|Selector30~0_combout  & 
// \CPU0|Processor|RegsUNI|Mux29~1_combout )) ) ) )

	.dataa(!\CPU0|Processor|Selector29~3_combout ),
	.datab(!\CPU0|Processor|Selector28~6_combout ),
	.datac(!\CPU0|Processor|Selector30~0_combout ),
	.datad(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datae(!\CPU0|Processor|Selector27~3_combout ),
	.dataf(!\CPU0|Processor|Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux5~3 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux5~3 .lut_mask = 64'h0003000000010000;
defparam \CPU0|Processor|ALUunit|Mux5~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux5~4 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux5~4_combout  = (\CPU0|Processor|RegsUNI|Mux29~1_combout  & ((!\CPU0|Processor|Selector28~6_combout ) # ((!\CPU0|Processor|Selector29~3_combout  & !\CPU0|Processor|ALUunit|ShiftRight0~0_combout ))))

	.dataa(!\CPU0|Processor|Selector29~3_combout ),
	.datab(!\CPU0|Processor|Selector28~6_combout ),
	.datac(!\CPU0|Processor|ALUunit|ShiftRight0~0_combout ),
	.datad(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux5~4 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux5~4 .lut_mask = 64'h00EC00EC00EC00EC;
defparam \CPU0|Processor|ALUunit|Mux5~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux5~5 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux5~5_combout  = ( \CPU0|Processor|ALUunit|Mux5~4_combout  & ( (!\CPU0|Processor|ALUunit|Mux5~2_combout  & ((!\CPU0|Processor|ALUunit|Mux26~0_combout ) # ((!\CPU0|Processor|Selector27~3_combout  & 
// !\CPU0|Processor|ALUunit|Mux5~3_combout )))) ) ) # ( !\CPU0|Processor|ALUunit|Mux5~4_combout  & ( (!\CPU0|Processor|ALUunit|Mux5~2_combout  & ((!\CPU0|Processor|ALUunit|Mux26~0_combout ) # (!\CPU0|Processor|ALUunit|Mux5~3_combout ))) ) )

	.dataa(!\CPU0|Processor|Selector27~3_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux26~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux5~2_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux5~3_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux5~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux5~5 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux5~5 .lut_mask = 64'hF0C0E0C0F0C0E0C0;
defparam \CPU0|Processor|ALUunit|Mux5~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux5~6 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux5~6_combout  = ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~394_sumout  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|Selector5~1_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult1~29_sumout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~390_sumout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mult0~390_sumout ),
	.datab(!\CPU0|Processor|ALUunit|Mult1~29_sumout ),
	.datac(!\CPU0|Processor|Selector5~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mult0~394_sumout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux5~6 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux5~6 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux5~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux5~7 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux5~7_combout  = (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ((!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & (\CPU0|Processor|Selector5~1_combout )) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & 
// ((\CPU0|Processor|ALUunit|Add0~25_sumout ))))) # (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & (\CPU0|Processor|Selector5~1_combout )))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|Selector5~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|Add0~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux5~7 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux5~7 .lut_mask = 64'h092B092B092B092B;
defparam \CPU0|Processor|ALUunit|Mux5~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux5~8 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux5~8_combout  = (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & \CPU0|Processor|ALUunit|Add1~29_sumout ))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Add1~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux5~8 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux5~8 .lut_mask = 64'h0404040404040404;
defparam \CPU0|Processor|ALUunit|Mux5~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux5~9 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux5~9_combout  = ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux5~8_combout  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux5~7_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux5~6_combout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( !\CPU0|Processor|ALUunit|Mux5~5_combout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux5~5_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux5~6_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux5~7_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux5~8_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux5~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux5~9 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux5~9 .lut_mask = 64'hAAAA33330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux5~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux12~0 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux12~0_combout  = ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|ShiftLeft0~0_combout  & ( (\CPU0|Processor|RegsUNI|Mux29~1_combout  & (!\CPU0|Processor|Selector27~1_combout  & 
// ((!\CPU0|Processor|Selector27~2_combout ) # (\CPU0|Processor|Selector28~1_combout )))) ) ) )

	.dataa(!\CPU0|Processor|Selector28~1_combout ),
	.datab(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datac(!\CPU0|Processor|Selector27~1_combout ),
	.datad(!\CPU0|Processor|Selector27~2_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.dataf(!\CPU0|Processor|ALUunit|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux12~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux12~0 .lut_mask = 64'h0000000030100000;
defparam \CPU0|Processor|ALUunit|Mux12~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux4~0 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux4~0_combout  = ( \CPU0|Processor|Selector27~2_combout  & ( \CPU0|Processor|ALUunit|ShiftRight0~4_combout  & ( (\CPU0|Processor|Selector28~1_combout  & (\CPU0|Processor|Selector28~4_combout  & 
// !\CPU0|Processor|Selector27~1_combout )) ) ) ) # ( !\CPU0|Processor|Selector27~2_combout  & ( \CPU0|Processor|ALUunit|ShiftRight0~4_combout  & ( (!\CPU0|Processor|Selector27~1_combout  & (((!\CPU0|Processor|Selector28~1_combout  & 
// \CPU0|Processor|Selector28~5_combout )) # (\CPU0|Processor|Selector28~4_combout ))) ) ) )

	.dataa(!\CPU0|Processor|Selector28~1_combout ),
	.datab(!\CPU0|Processor|Selector28~4_combout ),
	.datac(!\CPU0|Processor|Selector28~5_combout ),
	.datad(!\CPU0|Processor|Selector27~1_combout ),
	.datae(!\CPU0|Processor|Selector27~2_combout ),
	.dataf(!\CPU0|Processor|ALUunit|ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux4~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux4~0 .lut_mask = 64'h000000003B001100;
defparam \CPU0|Processor|ALUunit|Mux4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux4~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux4~1_combout  = ( \CPU0|Processor|Selector28~5_combout  & ( \CPU0|Processor|Selector30~0_combout  & ( (\CPU0|Processor|Selector28~1_combout  & !\CPU0|Processor|Selector28~4_combout ) ) ) ) # ( 
// !\CPU0|Processor|Selector28~5_combout  & ( \CPU0|Processor|Selector30~0_combout  & ( !\CPU0|Processor|Selector28~4_combout  ) ) ) # ( \CPU0|Processor|Selector28~5_combout  & ( !\CPU0|Processor|Selector30~0_combout  & ( 
// (!\CPU0|Processor|Selector28~1_combout  & (!\CPU0|Processor|Selector29~1_combout  & (!\CPU0|Processor|Selector29~2_combout ))) # (\CPU0|Processor|Selector28~1_combout  & ((!\CPU0|Processor|Selector29~1_combout ) # ((!\CPU0|Processor|Selector28~4_combout 
// )))) ) ) ) # ( !\CPU0|Processor|Selector28~5_combout  & ( !\CPU0|Processor|Selector30~0_combout  & ( (!\CPU0|Processor|Selector28~4_combout ) # ((!\CPU0|Processor|Selector29~1_combout  & ((!\CPU0|Processor|Selector29~2_combout ) # 
// (\CPU0|Processor|Selector28~1_combout )))) ) ) )

	.dataa(!\CPU0|Processor|Selector28~1_combout ),
	.datab(!\CPU0|Processor|Selector29~1_combout ),
	.datac(!\CPU0|Processor|Selector29~2_combout ),
	.datad(!\CPU0|Processor|Selector28~4_combout ),
	.datae(!\CPU0|Processor|Selector28~5_combout ),
	.dataf(!\CPU0|Processor|Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux4~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux4~1 .lut_mask = 64'hFFC4D5C4FF005500;
defparam \CPU0|Processor|ALUunit|Mux4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux4~2 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux4~2_combout  = (\CPU0|Processor|RegsUNI|Mux29~1_combout  & (((!\CPU0|Processor|Selector28~1_combout  & \CPU0|Processor|Selector27~2_combout )) # (\CPU0|Processor|Selector27~1_combout )))

	.dataa(!\CPU0|Processor|Selector28~1_combout ),
	.datab(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datac(!\CPU0|Processor|Selector27~1_combout ),
	.datad(!\CPU0|Processor|Selector27~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux4~2 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux4~2 .lut_mask = 64'h0323032303230323;
defparam \CPU0|Processor|ALUunit|Mux4~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux4~3 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux4~3_combout  = ( \CPU0|Processor|ALUunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux4~2_combout  & ( ((\CPU0|Processor|ALUunit|Mux5~0_combout  & \CPU0|Processor|ALUunit|Mux12~0_combout )) # 
// (\CPU0|Processor|ALUunit|Mux26~0_combout ) ) ) ) # ( !\CPU0|Processor|ALUunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux4~2_combout  & ( (!\CPU0|Processor|ALUunit|Mux5~0_combout  & (\CPU0|Processor|ALUunit|Mux26~0_combout  & 
// ((\CPU0|Processor|ALUunit|Mux4~0_combout )))) # (\CPU0|Processor|ALUunit|Mux5~0_combout  & (((\CPU0|Processor|ALUunit|Mux26~0_combout  & \CPU0|Processor|ALUunit|Mux4~0_combout )) # (\CPU0|Processor|ALUunit|Mux12~0_combout ))) ) ) ) # ( 
// \CPU0|Processor|ALUunit|Mux4~1_combout  & ( !\CPU0|Processor|ALUunit|Mux4~2_combout  & ( (!\CPU0|Processor|ALUunit|Mux5~0_combout  & (\CPU0|Processor|ALUunit|Mux26~0_combout  & ((\CPU0|Processor|ALUunit|Mux4~0_combout )))) # 
// (\CPU0|Processor|ALUunit|Mux5~0_combout  & (((\CPU0|Processor|ALUunit|Mux26~0_combout  & \CPU0|Processor|ALUunit|Mux4~0_combout )) # (\CPU0|Processor|ALUunit|Mux12~0_combout ))) ) ) ) # ( !\CPU0|Processor|ALUunit|Mux4~1_combout  & ( 
// !\CPU0|Processor|ALUunit|Mux4~2_combout  & ( (!\CPU0|Processor|ALUunit|Mux5~0_combout  & (\CPU0|Processor|ALUunit|Mux26~0_combout  & ((\CPU0|Processor|ALUunit|Mux4~0_combout )))) # (\CPU0|Processor|ALUunit|Mux5~0_combout  & 
// (((\CPU0|Processor|ALUunit|Mux26~0_combout  & \CPU0|Processor|ALUunit|Mux4~0_combout )) # (\CPU0|Processor|ALUunit|Mux12~0_combout ))) ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux5~0_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux26~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux12~0_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux4~0_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux4~1_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux4~3 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux4~3 .lut_mask = 64'h0537053705373737;
defparam \CPU0|Processor|ALUunit|Mux4~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux4~4 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux4~4_combout  = ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~402_sumout  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|Selector4~1_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult1~33_sumout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~398_sumout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mult0~398_sumout ),
	.datab(!\CPU0|Processor|ALUunit|Mult1~33_sumout ),
	.datac(!\CPU0|Processor|Selector4~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mult0~402_sumout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux4~4 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux4~4 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux4~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux4~5 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux4~5_combout  = (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ((!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & (\CPU0|Processor|Selector4~1_combout )) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & 
// ((\CPU0|Processor|ALUunit|Add0~29_sumout ))))) # (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & (\CPU0|Processor|Selector4~1_combout )))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|Selector4~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|Add0~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux4~5 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux4~5 .lut_mask = 64'h092B092B092B092B;
defparam \CPU0|Processor|ALUunit|Mux4~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux4~6 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux4~6_combout  = (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & \CPU0|Processor|ALUunit|Add1~33_sumout ))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Add1~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux4~6 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux4~6 .lut_mask = 64'h0404040404040404;
defparam \CPU0|Processor|ALUunit|Mux4~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux4~7 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux4~7_combout  = ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux4~6_combout  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux4~5_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux4~4_combout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux4~3_combout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux4~3_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux4~4_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux4~5_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux4~6_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux4~7 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux4~7 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux4~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux18~2 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux18~2_combout  = (!\CPU0|Processor|ALUControlunit|Mux4~1_combout  & (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & \CPU0|Processor|ALUControlunit|Mux5~1_combout ))) # 
// (\CPU0|Processor|ALUControlunit|Mux4~1_combout  & (!\CPU0|Processor|ALUControlunit|Mux5~1_combout  & (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  $ (\CPU0|Processor|ALUControlunit|Mux7~0_combout ))))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux18~2 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux18~2 .lut_mask = 64'h0940094009400940;
defparam \CPU0|Processor|ALUunit|Mux18~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux9~0 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux9~0_combout  = (\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ((!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ((!\CPU0|Processor|ALUControlunit|Mux5~1_combout ))) # (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & 
// (!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & \CPU0|Processor|ALUControlunit|Mux5~1_combout ))))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux9~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux9~0 .lut_mask = 64'h0A040A040A040A04;
defparam \CPU0|Processor|ALUunit|Mux9~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux10~0 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux10~0_combout  = ( \CPU0|Processor|Selector27~3_combout  & ( \CPU0|Processor|ALUunit|ShiftLeft0~0_combout  & ( (\CPU0|Processor|RegsUNI|Mux29~1_combout  & ((\CPU0|Processor|ALUunit|ShiftRight0~0_combout ) # 
// (\CPU0|Processor|Selector29~3_combout ))) ) ) ) # ( !\CPU0|Processor|Selector27~3_combout  & ( \CPU0|Processor|ALUunit|ShiftLeft0~0_combout  & ( (\CPU0|Processor|RegsUNI|Mux29~1_combout  & (((\CPU0|Processor|Selector28~6_combout  & 
// \CPU0|Processor|ALUunit|ShiftRight0~0_combout )) # (\CPU0|Processor|Selector29~3_combout ))) ) ) ) # ( \CPU0|Processor|Selector27~3_combout  & ( !\CPU0|Processor|ALUunit|ShiftLeft0~0_combout  & ( (\CPU0|Processor|RegsUNI|Mux29~1_combout  & 
// ((!\CPU0|Processor|Selector29~3_combout  & ((\CPU0|Processor|ALUunit|ShiftRight0~0_combout ))) # (\CPU0|Processor|Selector29~3_combout  & (\CPU0|Processor|Selector28~6_combout )))) ) ) ) # ( !\CPU0|Processor|Selector27~3_combout  & ( 
// !\CPU0|Processor|ALUunit|ShiftLeft0~0_combout  & ( (\CPU0|Processor|Selector28~6_combout  & (\CPU0|Processor|RegsUNI|Mux29~1_combout  & ((\CPU0|Processor|ALUunit|ShiftRight0~0_combout ) # (\CPU0|Processor|Selector29~3_combout )))) ) ) )

	.dataa(!\CPU0|Processor|Selector29~3_combout ),
	.datab(!\CPU0|Processor|Selector28~6_combout ),
	.datac(!\CPU0|Processor|ALUunit|ShiftRight0~0_combout ),
	.datad(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datae(!\CPU0|Processor|Selector27~3_combout ),
	.dataf(!\CPU0|Processor|ALUunit|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux10~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux10~0 .lut_mask = 64'h0013001B0057005F;
defparam \CPU0|Processor|ALUunit|Mux10~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux9~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux9~1_combout  = ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUControlunit|Mux6~2_combout  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUControlunit|Mux6~2_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( 
// !\CPU0|Processor|ALUControlunit|Mux6~2_combout  $ (((!\CPU0|Processor|Selector27~1_combout  & ((!\CPU0|Processor|Selector27~2_combout ) # (\CPU0|Processor|Selector28~1_combout ))))) ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( 
// !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( (((!\CPU0|Processor|Selector28~1_combout  & \CPU0|Processor|Selector27~2_combout )) # (\CPU0|Processor|ALUControlunit|Mux6~2_combout )) # (\CPU0|Processor|Selector27~1_combout ) ) ) )

	.dataa(!\CPU0|Processor|Selector28~1_combout ),
	.datab(!\CPU0|Processor|Selector27~1_combout ),
	.datac(!\CPU0|Processor|Selector27~2_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux9~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux9~1 .lut_mask = 64'h3BFF3BC400FF00FF;
defparam \CPU0|Processor|ALUunit|Mux9~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux9~2 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux9~2_combout  = ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUControlunit|Mux6~2_combout  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUControlunit|Mux6~2_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( ((!\CPU0|Processor|Selector28~1_combout  & 
// \CPU0|Processor|Selector27~2_combout )) # (\CPU0|Processor|Selector27~1_combout ) ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( (((!\CPU0|Processor|Selector28~1_combout  & 
// \CPU0|Processor|Selector27~2_combout )) # (\CPU0|Processor|ALUControlunit|Mux6~2_combout )) # (\CPU0|Processor|Selector27~1_combout ) ) ) )

	.dataa(!\CPU0|Processor|Selector28~1_combout ),
	.datab(!\CPU0|Processor|Selector27~1_combout ),
	.datac(!\CPU0|Processor|Selector27~2_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux9~2 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux9~2 .lut_mask = 64'h3BFF3B3B00FF00FF;
defparam \CPU0|Processor|ALUunit|Mux9~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux10~5 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux10~5_combout  = ( !\CPU0|Processor|ALUunit|Mux9~1_combout  & ( (\CPU0|Processor|RegsUNI|Mux29~1_combout  & (!\CPU0|Processor|Selector28~6_combout  & ((!\CPU0|Processor|Selector29~3_combout  & 
// ((\CPU0|Processor|ALUunit|Mux9~2_combout ))) # (\CPU0|Processor|Selector29~3_combout  & (!\CPU0|Processor|ALUunit|LessThan0~15_combout  & !\CPU0|Processor|ALUunit|Mux9~2_combout ))))) ) ) # ( \CPU0|Processor|ALUunit|Mux9~1_combout  & ( 
// (((\CPU0|Processor|ALUunit|Mux10~0_combout  & ((!\CPU0|Processor|ALUunit|Mux9~2_combout ))))) ) )

	.dataa(!\CPU0|Processor|ALUunit|LessThan0~15_combout ),
	.datab(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux10~0_combout ),
	.datad(!\CPU0|Processor|Selector29~3_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux9~1_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux9~2_combout ),
	.datag(!\CPU0|Processor|Selector28~6_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux10~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux10~5 .extended_lut = "on";
defparam \CPU0|Processor|ALUunit|Mux10~5 .lut_mask = 64'h00200F0F30000000;
defparam \CPU0|Processor|ALUunit|Mux10~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux10~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux10~1_combout  = ( \CPU0|Processor|ALUunit|Mult0~406_sumout  & ( \CPU0|Processor|ALUunit|Mult0~410_sumout  & ( (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (!\CPU0|Processor|ALUControlunit|Mux4~1_combout  & 
// ((!\CPU0|Processor|ALUControlunit|Mux7~0_combout ) # (\CPU0|Processor|ALUunit|Mult1~37_sumout )))) # (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ((!\CPU0|Processor|ALUControlunit|Mux7~0_combout ) # ((!\CPU0|Processor|ALUControlunit|Mux4~1_combout 
// )))) ) ) ) # ( !\CPU0|Processor|ALUunit|Mult0~406_sumout  & ( \CPU0|Processor|ALUunit|Mult0~410_sumout  & ( (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (!\CPU0|Processor|ALUControlunit|Mux4~1_combout  & 
// ((!\CPU0|Processor|ALUControlunit|Mux7~0_combout ) # (\CPU0|Processor|ALUunit|Mult1~37_sumout )))) ) ) ) # ( \CPU0|Processor|ALUunit|Mult0~406_sumout  & ( !\CPU0|Processor|ALUunit|Mult0~410_sumout  & ( (!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & 
// (\CPU0|Processor|ALUControlunit|Mux6~2_combout )) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & (!\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ((\CPU0|Processor|ALUunit|Mult1~37_sumout ) # (\CPU0|Processor|ALUControlunit|Mux6~2_combout )))) ) ) 
// ) # ( !\CPU0|Processor|ALUunit|Mult0~406_sumout  & ( !\CPU0|Processor|ALUunit|Mult0~410_sumout  & ( (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & (!\CPU0|Processor|ALUControlunit|Mux4~1_combout  & 
// \CPU0|Processor|ALUunit|Mult1~37_sumout ))) ) ) )

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mult1~37_sumout ),
	.datae(!\CPU0|Processor|ALUunit|Mult0~406_sumout ),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~410_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux10~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux10~1 .lut_mask = 64'h0020547480A0D4F4;
defparam \CPU0|Processor|ALUunit|Mux10~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux10~2 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux10~2_combout  = ( \CPU0|Processor|ALUunit|Mux10~5_combout  & ( \CPU0|Processor|ALUunit|Mux10~1_combout  & ( (!\CPU0|Processor|ALUunit|Mux9~0_combout ) # ((!\CPU0|Processor|ALUControlunit|Mux5~1_combout  & 
// ((\CPU0|Processor|ALUunit|Add0~33_sumout ))) # (\CPU0|Processor|ALUControlunit|Mux5~1_combout  & (\CPU0|Processor|ALUunit|Add1~37_sumout ))) ) ) ) # ( !\CPU0|Processor|ALUunit|Mux10~5_combout  & ( \CPU0|Processor|ALUunit|Mux10~1_combout  & ( 
// (!\CPU0|Processor|ALUControlunit|Mux5~1_combout  & (((\CPU0|Processor|ALUunit|Mux9~0_combout  & \CPU0|Processor|ALUunit|Add0~33_sumout )))) # (\CPU0|Processor|ALUControlunit|Mux5~1_combout  & (((!\CPU0|Processor|ALUunit|Mux9~0_combout )) # 
// (\CPU0|Processor|ALUunit|Add1~37_sumout ))) ) ) ) # ( \CPU0|Processor|ALUunit|Mux10~5_combout  & ( !\CPU0|Processor|ALUunit|Mux10~1_combout  & ( (!\CPU0|Processor|ALUControlunit|Mux5~1_combout  & (((!\CPU0|Processor|ALUunit|Mux9~0_combout ) # 
// (\CPU0|Processor|ALUunit|Add0~33_sumout )))) # (\CPU0|Processor|ALUControlunit|Mux5~1_combout  & (\CPU0|Processor|ALUunit|Add1~37_sumout  & (\CPU0|Processor|ALUunit|Mux9~0_combout ))) ) ) ) # ( !\CPU0|Processor|ALUunit|Mux10~5_combout  & ( 
// !\CPU0|Processor|ALUunit|Mux10~1_combout  & ( (\CPU0|Processor|ALUunit|Mux9~0_combout  & ((!\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ((\CPU0|Processor|ALUunit|Add0~33_sumout ))) # (\CPU0|Processor|ALUControlunit|Mux5~1_combout  & 
// (\CPU0|Processor|ALUunit|Add1~37_sumout )))) ) ) )

	.dataa(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.datab(!\CPU0|Processor|ALUunit|Add1~37_sumout ),
	.datac(!\CPU0|Processor|ALUunit|Mux9~0_combout ),
	.datad(!\CPU0|Processor|ALUunit|Add0~33_sumout ),
	.datae(!\CPU0|Processor|ALUunit|Mux10~5_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux10~2 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux10~2 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \CPU0|Processor|ALUunit|Mux10~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux10~3 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux10~3_combout  = (!\CPU0|Processor|ALUunit|Mux18~2_combout  & (\CPU0|Processor|ALUunit|Mux10~2_combout )) # (\CPU0|Processor|ALUunit|Mux18~2_combout  & ((\CPU0|Processor|Selector10~1_combout )))

	.dataa(!\CPU0|Processor|ALUunit|Mux18~2_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux10~2_combout ),
	.datac(!\CPU0|Processor|Selector10~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux10~3 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux10~3 .lut_mask = 64'h2727272727272727;
defparam \CPU0|Processor|ALUunit|Mux10~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|is_usermem~0 (
// Equation(s):
// \MEMDATA|is_usermem~0_combout  = ( !\CPU0|Processor|ALUunit|Mux4~7_combout  & ( !\CPU0|Processor|ALUunit|Mux10~3_combout  & ( (\CPU0|Processor|ALUunit|Mux15~4_combout  & (!\CPU0|Processor|ALUunit|Mux7~6_combout  & (!\CPU0|Processor|ALUunit|Mux6~5_combout  
// & !\CPU0|Processor|ALUunit|Mux5~9_combout ))) ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux15~4_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux7~6_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux6~5_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux5~9_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux4~7_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux10~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|is_usermem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|is_usermem~0 .extended_lut = "off";
defparam \MEMDATA|is_usermem~0 .lut_mask = 64'h4000000000000000;
defparam \MEMDATA|is_usermem~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux13~0 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux13~0_combout  = (!\CPU0|Processor|Selector29~3_combout  & (\CPU0|Processor|Selector28~6_combout  & \CPU0|Processor|ALUunit|Mux5~1_combout ))

	.dataa(!\CPU0|Processor|Selector29~3_combout ),
	.datab(!\CPU0|Processor|Selector28~6_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux5~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux13~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux13~0 .lut_mask = 64'h0202020202020202;
defparam \CPU0|Processor|ALUunit|Mux13~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux13~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux13~1_combout  = ( \CPU0|Processor|Selector31~0_combout  & ( (\CPU0|Processor|RegsUNI|Mux29~1_combout  & (((\CPU0|Processor|Selector29~3_combout  & \CPU0|Processor|Selector30~0_combout )) # (\CPU0|Processor|Selector28~6_combout 
// ))) ) ) # ( !\CPU0|Processor|Selector31~0_combout  & ( (\CPU0|Processor|RegsUNI|Mux29~1_combout  & ((\CPU0|Processor|Selector30~0_combout ) # (\CPU0|Processor|Selector28~6_combout ))) ) )

	.dataa(!\CPU0|Processor|Selector29~3_combout ),
	.datab(!\CPU0|Processor|Selector28~6_combout ),
	.datac(!\CPU0|Processor|Selector30~0_combout ),
	.datad(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datae(!\CPU0|Processor|Selector31~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux13~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux13~1 .lut_mask = 64'h003F0037003F0037;
defparam \CPU0|Processor|ALUunit|Mux13~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux13~6 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux13~6_combout  = ( !\CPU0|Processor|Selector27~3_combout  & ( ((!\CPU0|Processor|ALUunit|Mux13~0_combout  & (\CPU0|Processor|ALUunit|Mux13~1_combout  & ((\CPU0|Processor|ALUunit|Mux26~0_combout )))) # 
// (\CPU0|Processor|ALUunit|Mux13~0_combout  & (((\CPU0|Processor|ALUunit|Mux13~1_combout  & \CPU0|Processor|ALUunit|Mux26~0_combout )) # (\CPU0|Processor|ALUunit|ShiftRight0~2_combout )))) ) ) # ( \CPU0|Processor|Selector27~3_combout  & ( 
// (!\CPU0|Processor|ALUunit|Mux13~0_combout  & (\CPU0|Processor|ALUunit|Mux5~0_combout  & (\CPU0|Processor|ALUunit|ShiftRight0~3_combout  & ((\CPU0|Processor|ALUunit|Mux26~0_combout ))))) # (\CPU0|Processor|ALUunit|Mux13~0_combout  & 
// (((\CPU0|Processor|ALUunit|Mux5~0_combout  & (\CPU0|Processor|ALUunit|ShiftRight0~3_combout  & \CPU0|Processor|ALUunit|Mux26~0_combout ))) # (\CPU0|Processor|ALUunit|ShiftRight0~2_combout ))) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux5~0_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux13~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|ShiftRight0~3_combout ),
	.datad(!\CPU0|Processor|ALUunit|ShiftRight0~2_combout ),
	.datae(!\CPU0|Processor|Selector27~3_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux26~0_combout ),
	.datag(!\CPU0|Processor|ALUunit|Mux13~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux13~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux13~6 .extended_lut = "on";
defparam \CPU0|Processor|ALUunit|Mux13~6 .lut_mask = 64'h003300330F3F0537;
defparam \CPU0|Processor|ALUunit|Mux13~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux13~2 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux13~2_combout  = ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~418_sumout  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|Selector13~1_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult1~41_sumout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~414_sumout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mult0~414_sumout ),
	.datab(!\CPU0|Processor|ALUunit|Mult1~41_sumout ),
	.datac(!\CPU0|Processor|Selector13~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mult0~418_sumout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux13~2 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux13~2 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux13~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux13~3 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux13~3_combout  = (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ((!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & (\CPU0|Processor|Selector13~1_combout )) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & 
// ((\CPU0|Processor|ALUunit|Add0~37_sumout ))))) # (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & (\CPU0|Processor|Selector13~1_combout )))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|Selector13~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux13~3 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux13~3 .lut_mask = 64'h092B092B092B092B;
defparam \CPU0|Processor|ALUunit|Mux13~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux13~4 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux13~4_combout  = (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & \CPU0|Processor|ALUunit|Add1~41_sumout ))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Add1~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux13~4 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux13~4 .lut_mask = 64'h0404040404040404;
defparam \CPU0|Processor|ALUunit|Mux13~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux13~5 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux13~5_combout  = ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux13~4_combout  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux13~3_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux13~2_combout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux13~6_combout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux13~6_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux13~2_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux13~3_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux13~4_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux13~5 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux13~5 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux13~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux12~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux12~1_combout  = ( \CPU0|Processor|Selector27~3_combout  & ( \CPU0|Processor|ALUunit|LessThan0~15_combout  & ( (!\CPU0|Processor|Selector29~3_combout  & (!\CPU0|Processor|Selector28~6_combout  & 
// (!\CPU0|Processor|Selector30~0_combout  & \CPU0|Processor|RegsUNI|Mux29~1_combout ))) ) ) ) # ( !\CPU0|Processor|Selector27~3_combout  & ( \CPU0|Processor|ALUunit|LessThan0~15_combout  & ( (\CPU0|Processor|Selector28~6_combout  & 
// \CPU0|Processor|RegsUNI|Mux29~1_combout ) ) ) ) # ( \CPU0|Processor|Selector27~3_combout  & ( !\CPU0|Processor|ALUunit|LessThan0~15_combout  & ( (!\CPU0|Processor|Selector29~3_combout  & (!\CPU0|Processor|Selector28~6_combout  & 
// (!\CPU0|Processor|Selector30~0_combout  & \CPU0|Processor|RegsUNI|Mux29~1_combout ))) ) ) ) # ( !\CPU0|Processor|Selector27~3_combout  & ( !\CPU0|Processor|ALUunit|LessThan0~15_combout  & ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) ) )

	.dataa(!\CPU0|Processor|Selector29~3_combout ),
	.datab(!\CPU0|Processor|Selector28~6_combout ),
	.datac(!\CPU0|Processor|Selector30~0_combout ),
	.datad(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datae(!\CPU0|Processor|Selector27~3_combout ),
	.dataf(!\CPU0|Processor|ALUunit|LessThan0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux12~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux12~1 .lut_mask = 64'h00FF008000330080;
defparam \CPU0|Processor|ALUunit|Mux12~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux12~2 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux12~2_combout  = ( \CPU0|Processor|ALUunit|Mux12~1_combout  & ( ((!\CPU0|Processor|Selector29~3_combout  & (\CPU0|Processor|Selector28~6_combout  & \CPU0|Processor|ALUunit|Mux12~0_combout ))) # 
// (\CPU0|Processor|ALUunit|Mux26~0_combout ) ) ) # ( !\CPU0|Processor|ALUunit|Mux12~1_combout  & ( (!\CPU0|Processor|Selector29~3_combout  & (\CPU0|Processor|Selector28~6_combout  & \CPU0|Processor|ALUunit|Mux12~0_combout )) ) )

	.dataa(!\CPU0|Processor|Selector29~3_combout ),
	.datab(!\CPU0|Processor|Selector28~6_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux26~0_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux12~0_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux12~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux12~2 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux12~2 .lut_mask = 64'h00220F2F00220F2F;
defparam \CPU0|Processor|ALUunit|Mux12~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux12~3 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux12~3_combout  = ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~426_sumout  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|Selector12~1_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult1~45_sumout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~422_sumout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mult0~422_sumout ),
	.datab(!\CPU0|Processor|ALUunit|Mult1~45_sumout ),
	.datac(!\CPU0|Processor|Selector12~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mult0~426_sumout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux12~3 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux12~3 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux12~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux12~4 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux12~4_combout  = (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ((!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & (\CPU0|Processor|Selector12~1_combout )) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & 
// ((\CPU0|Processor|ALUunit|Add0~41_sumout ))))) # (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & (\CPU0|Processor|Selector12~1_combout )))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|Selector12~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|Add0~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux12~4 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux12~4 .lut_mask = 64'h092B092B092B092B;
defparam \CPU0|Processor|ALUunit|Mux12~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux12~5 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux12~5_combout  = (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & \CPU0|Processor|ALUunit|Add1~45_sumout ))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Add1~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux12~5 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux12~5 .lut_mask = 64'h0404040404040404;
defparam \CPU0|Processor|ALUunit|Mux12~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux12~6 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux12~6_combout  = ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux12~5_combout  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux12~4_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux12~3_combout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux12~2_combout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux12~2_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux12~3_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux12~4_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux12~5_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux12~6 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux12~6 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux12~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux11~0 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux11~0_combout  = ( \CPU0|Processor|Selector27~3_combout  & ( \CPU0|Processor|ALUunit|LessThan0~15_combout  & ( (!\CPU0|Processor|Selector29~3_combout  & (!\CPU0|Processor|Selector28~6_combout  & 
// \CPU0|Processor|RegsUNI|Mux29~1_combout )) ) ) ) # ( !\CPU0|Processor|Selector27~3_combout  & ( \CPU0|Processor|ALUunit|LessThan0~15_combout  & ( (\CPU0|Processor|RegsUNI|Mux29~1_combout  & (((\CPU0|Processor|Selector29~3_combout  & 
// !\CPU0|Processor|ALUunit|ShiftRight0~0_combout )) # (\CPU0|Processor|Selector28~6_combout ))) ) ) ) # ( !\CPU0|Processor|Selector27~3_combout  & ( !\CPU0|Processor|ALUunit|LessThan0~15_combout  & ( (\CPU0|Processor|RegsUNI|Mux29~1_combout  & 
// (((\CPU0|Processor|Selector29~3_combout  & !\CPU0|Processor|ALUunit|ShiftRight0~0_combout )) # (\CPU0|Processor|Selector28~6_combout ))) ) ) )

	.dataa(!\CPU0|Processor|Selector29~3_combout ),
	.datab(!\CPU0|Processor|Selector28~6_combout ),
	.datac(!\CPU0|Processor|ALUunit|ShiftRight0~0_combout ),
	.datad(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datae(!\CPU0|Processor|Selector27~3_combout ),
	.dataf(!\CPU0|Processor|ALUunit|LessThan0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux11~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux11~0 .lut_mask = 64'h0073000000730088;
defparam \CPU0|Processor|ALUunit|Mux11~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux11~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux11~1_combout  = (!\CPU0|Processor|ALUunit|Mux26~0_combout  & (\CPU0|Processor|ALUunit|ShiftRight0~3_combout  & (\CPU0|Processor|ALUunit|Mux13~0_combout ))) # (\CPU0|Processor|ALUunit|Mux26~0_combout  & 
// (((\CPU0|Processor|ALUunit|ShiftRight0~3_combout  & \CPU0|Processor|ALUunit|Mux13~0_combout )) # (\CPU0|Processor|ALUunit|Mux11~0_combout )))

	.dataa(!\CPU0|Processor|ALUunit|Mux26~0_combout ),
	.datab(!\CPU0|Processor|ALUunit|ShiftRight0~3_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux13~0_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux11~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux11~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux11~1 .lut_mask = 64'h0357035703570357;
defparam \CPU0|Processor|ALUunit|Mux11~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux11~2 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux11~2_combout  = ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~434_sumout  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|Selector11~1_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult1~49_sumout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~430_sumout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mult0~430_sumout ),
	.datab(!\CPU0|Processor|ALUunit|Mult1~49_sumout ),
	.datac(!\CPU0|Processor|Selector11~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mult0~434_sumout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux11~2 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux11~2 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux11~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux11~3 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux11~3_combout  = (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ((!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & (\CPU0|Processor|Selector11~1_combout )) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & 
// ((\CPU0|Processor|ALUunit|Add0~45_sumout ))))) # (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & (\CPU0|Processor|Selector11~1_combout )))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|Selector11~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|Add0~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux11~3 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux11~3 .lut_mask = 64'h092B092B092B092B;
defparam \CPU0|Processor|ALUunit|Mux11~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux11~4 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux11~4_combout  = (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & \CPU0|Processor|ALUunit|Add1~49_sumout ))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Add1~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux11~4 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux11~4 .lut_mask = 64'h0404040404040404;
defparam \CPU0|Processor|ALUunit|Mux11~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux11~5 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux11~5_combout  = ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux11~4_combout  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux11~3_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux11~2_combout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux11~1_combout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux11~1_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux11~2_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux11~3_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux11~4_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux11~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux11~5 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux11~5 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux11~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|ShiftLeft0~6 (
// Equation(s):
// \CPU0|Processor|ALUunit|ShiftLeft0~6_combout  = ( \CPU0|Processor|Selector27~3_combout  & ( \CPU0|Processor|ALUunit|LessThan0~15_combout  & ( (!\CPU0|Processor|Selector28~6_combout  & (\CPU0|Processor|RegsUNI|Mux29~1_combout  & 
// ((!\CPU0|Processor|Selector29~3_combout ) # (!\CPU0|Processor|Selector30~0_combout )))) ) ) ) # ( !\CPU0|Processor|Selector27~3_combout  & ( \CPU0|Processor|ALUunit|LessThan0~15_combout  & ( (\CPU0|Processor|Selector29~3_combout  & 
// (\CPU0|Processor|Selector28~6_combout  & \CPU0|Processor|RegsUNI|Mux29~1_combout )) ) ) ) # ( \CPU0|Processor|Selector27~3_combout  & ( !\CPU0|Processor|ALUunit|LessThan0~15_combout  & ( (!\CPU0|Processor|Selector28~6_combout  & 
// (\CPU0|Processor|RegsUNI|Mux29~1_combout  & ((!\CPU0|Processor|Selector29~3_combout ) # (!\CPU0|Processor|Selector30~0_combout )))) ) ) ) # ( !\CPU0|Processor|Selector27~3_combout  & ( !\CPU0|Processor|ALUunit|LessThan0~15_combout  & ( 
// (\CPU0|Processor|RegsUNI|Mux29~1_combout  & ((\CPU0|Processor|Selector28~6_combout ) # (\CPU0|Processor|Selector29~3_combout ))) ) ) )

	.dataa(!\CPU0|Processor|Selector29~3_combout ),
	.datab(!\CPU0|Processor|Selector28~6_combout ),
	.datac(!\CPU0|Processor|Selector30~0_combout ),
	.datad(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datae(!\CPU0|Processor|Selector27~3_combout ),
	.dataf(!\CPU0|Processor|ALUunit|LessThan0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|ShiftLeft0~6 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|ShiftLeft0~6 .lut_mask = 64'h007700C8001100C8;
defparam \CPU0|Processor|ALUunit|ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux8~0 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux8~0_combout  = ( \CPU0|Processor|ALUunit|ShiftLeft0~6_combout  & ( ((\CPU0|Processor|Selector29~3_combout  & (!\CPU0|Processor|Selector28~6_combout  & \CPU0|Processor|ALUunit|Mux12~0_combout ))) # 
// (\CPU0|Processor|ALUunit|Mux26~0_combout ) ) ) # ( !\CPU0|Processor|ALUunit|ShiftLeft0~6_combout  & ( (\CPU0|Processor|Selector29~3_combout  & (!\CPU0|Processor|Selector28~6_combout  & \CPU0|Processor|ALUunit|Mux12~0_combout )) ) )

	.dataa(!\CPU0|Processor|Selector29~3_combout ),
	.datab(!\CPU0|Processor|Selector28~6_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux26~0_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux12~0_combout ),
	.datae(!\CPU0|Processor|ALUunit|ShiftLeft0~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux8~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux8~0 .lut_mask = 64'h00440F4F00440F4F;
defparam \CPU0|Processor|ALUunit|Mux8~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux8~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux8~1_combout  = ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~442_sumout  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|Selector8~1_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult1~53_sumout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~438_sumout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mult0~438_sumout ),
	.datab(!\CPU0|Processor|ALUunit|Mult1~53_sumout ),
	.datac(!\CPU0|Processor|Selector8~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mult0~442_sumout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux8~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux8~1 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux8~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux8~2 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux8~2_combout  = (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ((!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & (\CPU0|Processor|Selector8~1_combout )) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & 
// ((\CPU0|Processor|ALUunit|Add0~49_sumout ))))) # (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & (\CPU0|Processor|Selector8~1_combout )))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|Selector8~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|Add0~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux8~2 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux8~2 .lut_mask = 64'h092B092B092B092B;
defparam \CPU0|Processor|ALUunit|Mux8~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux8~3 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux8~3_combout  = (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & \CPU0|Processor|ALUunit|Add1~53_sumout ))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Add1~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux8~3 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux8~3 .lut_mask = 64'h0404040404040404;
defparam \CPU0|Processor|ALUunit|Mux8~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux8~4 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux8~4_combout  = ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux8~3_combout  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux8~2_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux8~1_combout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux8~0_combout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux8~0_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux8~1_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux8~2_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux8~3_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux8~4 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux8~4 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux8~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux14~0 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux14~0_combout  = (\CPU0|Processor|RegsUNI|Mux29~1_combout  & (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & \CPU0|Processor|ALUControlunit|Mux7~0_combout ))

	.dataa(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux14~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux14~0 .lut_mask = 64'h0101010101010101;
defparam \CPU0|Processor|ALUunit|Mux14~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux14~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux14~1_combout  = ( \CPU0|Processor|ALUunit|Mux30~0_combout  & ( \CPU0|Processor|ALUunit|Mux14~0_combout  & ( (!\CPU0|Processor|Selector27~3_combout  & (((\CPU0|Processor|ALUunit|ShiftLeft0~5_combout ) # 
// (\CPU0|Processor|ALUunit|ShiftRight0~4_combout )) # (\CPU0|Processor|Selector28~6_combout ))) ) ) ) # ( !\CPU0|Processor|ALUunit|Mux30~0_combout  & ( \CPU0|Processor|ALUunit|Mux14~0_combout  & ( (!\CPU0|Processor|Selector27~3_combout  & 
// ((\CPU0|Processor|ALUunit|ShiftLeft0~5_combout ) # (\CPU0|Processor|Selector28~6_combout ))) ) ) ) # ( \CPU0|Processor|ALUunit|Mux30~0_combout  & ( !\CPU0|Processor|ALUunit|Mux14~0_combout  & ( (!\CPU0|Processor|Selector27~3_combout  & 
// \CPU0|Processor|ALUunit|ShiftRight0~4_combout ) ) ) )

	.dataa(!\CPU0|Processor|Selector28~6_combout ),
	.datab(!\CPU0|Processor|Selector27~3_combout ),
	.datac(!\CPU0|Processor|ALUunit|ShiftRight0~4_combout ),
	.datad(!\CPU0|Processor|ALUunit|ShiftLeft0~5_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux30~0_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux14~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux14~1 .lut_mask = 64'h00000C0C44CC4CCC;
defparam \CPU0|Processor|ALUunit|Mux14~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux14~2 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux14~2_combout  = ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~29  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|Selector14~1_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult1~57_sumout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~446_sumout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mult0~446_sumout ),
	.datab(!\CPU0|Processor|ALUunit|Mult1~57_sumout ),
	.datac(!\CPU0|Processor|Selector14~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mult0~29 ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux14~2 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux14~2 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux14~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux14~3 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux14~3_combout  = (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ((!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & (\CPU0|Processor|Selector14~1_combout )) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & 
// ((\CPU0|Processor|ALUunit|Add0~53_sumout ))))) # (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & (\CPU0|Processor|Selector14~1_combout )))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|Selector14~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|Add0~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux14~3 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux14~3 .lut_mask = 64'h092B092B092B092B;
defparam \CPU0|Processor|ALUunit|Mux14~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux14~4 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux14~4_combout  = (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & \CPU0|Processor|ALUunit|Add1~57_sumout ))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Add1~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux14~4 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux14~4 .lut_mask = 64'h0404040404040404;
defparam \CPU0|Processor|ALUunit|Mux14~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux14~5 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux14~5_combout  = ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux14~4_combout  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux14~3_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux14~2_combout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux14~1_combout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux14~1_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux14~2_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux14~3_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux14~4_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux14~5 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux14~5 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux14~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux3~0 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux3~0_combout  = ( \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( (!\CPU0|Processor|RegsUNI|Mux29~1_combout  & (\CPU0|Processor|Selector3~0_combout  & 
// (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  $ (\CPU0|Processor|ALUControlunit|Mux7~0_combout )))) # (\CPU0|Processor|RegsUNI|Mux29~1_combout  & (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  $ (((\CPU0|Processor|Selector3~0_combout ) # 
// (\CPU0|Processor|ALUControlunit|Mux7~0_combout ))))) ) ) )

	.dataa(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datad(!\CPU0|Processor|Selector3~0_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux3~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux3~0 .lut_mask = 64'h0000419300000000;
defparam \CPU0|Processor|ALUunit|Mux3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux29~0 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux29~0_combout  = (\CPU0|Processor|ALUunit|Mux5~0_combout  & (\CPU0|Processor|ALUunit|ShiftRight0~3_combout  & \CPU0|Processor|ALUunit|Mux5~1_combout ))

	.dataa(!\CPU0|Processor|ALUunit|Mux5~0_combout ),
	.datab(!\CPU0|Processor|ALUunit|ShiftRight0~3_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux5~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux29~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux29~0 .lut_mask = 64'h0101010101010101;
defparam \CPU0|Processor|ALUunit|Mux29~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|ShiftRight0~5 (
// Equation(s):
// \CPU0|Processor|ALUunit|ShiftRight0~5_combout  = ( \CPU0|Processor|ALUunit|LessThan0~15_combout  & ( \CPU0|Processor|RegsUNI|Mux29~1_combout  ) ) # ( !\CPU0|Processor|ALUunit|LessThan0~15_combout  & ( (!\CPU0|Processor|Selector28~4_combout  & 
// (\CPU0|Processor|RegsUNI|Mux29~1_combout  & ((!\CPU0|Processor|Selector28~5_combout ) # (\CPU0|Processor|Selector28~1_combout )))) ) )

	.dataa(!\CPU0|Processor|Selector28~1_combout ),
	.datab(!\CPU0|Processor|Selector28~4_combout ),
	.datac(!\CPU0|Processor|Selector28~5_combout ),
	.datad(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datae(!\CPU0|Processor|ALUunit|LessThan0~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|ShiftRight0~5 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|ShiftRight0~5 .lut_mask = 64'h00C400FF00C400FF;
defparam \CPU0|Processor|ALUunit|ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux29~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux29~1_combout  = (!\CPU0|Processor|Selector29~3_combout  & ((\CPU0|Processor|ALUunit|ShiftRight0~5_combout ))) # (\CPU0|Processor|Selector29~3_combout  & (\CPU0|Processor|ALUunit|ShiftLeft0~3_combout ))

	.dataa(!\CPU0|Processor|Selector29~3_combout ),
	.datab(!\CPU0|Processor|ALUunit|ShiftLeft0~3_combout ),
	.datac(!\CPU0|Processor|ALUunit|ShiftRight0~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux29~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux29~1 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \CPU0|Processor|ALUunit|Mux29~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux29~2 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux29~2_combout  = ( \CPU0|Processor|ALUunit|ShiftRight0~3_combout  & ( \CPU0|Processor|ALUunit|Mux29~1_combout  & ( (!\CPU0|Processor|Selector27~3_combout  & ((!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & 
// ((\CPU0|Processor|ALUunit|Mux5~0_combout ))) # (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (\CPU0|Processor|ALUunit|Mux31~0_combout )))) # (\CPU0|Processor|Selector27~3_combout  & (((\CPU0|Processor|ALUControlunit|Mux6~2_combout )))) ) ) ) # ( 
// !\CPU0|Processor|ALUunit|ShiftRight0~3_combout  & ( \CPU0|Processor|ALUunit|Mux29~1_combout  & ( (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ((\CPU0|Processor|ALUunit|Mux31~0_combout ) # (\CPU0|Processor|Selector27~3_combout ))) ) ) ) # ( 
// \CPU0|Processor|ALUunit|ShiftRight0~3_combout  & ( !\CPU0|Processor|ALUunit|Mux29~1_combout  & ( (!\CPU0|Processor|Selector27~3_combout  & ((!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ((\CPU0|Processor|ALUunit|Mux5~0_combout ))) # 
// (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (\CPU0|Processor|ALUunit|Mux31~0_combout )))) ) ) ) # ( !\CPU0|Processor|ALUunit|ShiftRight0~3_combout  & ( !\CPU0|Processor|ALUunit|Mux29~1_combout  & ( (!\CPU0|Processor|Selector27~3_combout  & 
// (\CPU0|Processor|ALUunit|Mux31~0_combout  & \CPU0|Processor|ALUControlunit|Mux6~2_combout )) ) ) )

	.dataa(!\CPU0|Processor|Selector27~3_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux31~0_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux5~0_combout ),
	.datae(!\CPU0|Processor|ALUunit|ShiftRight0~3_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux29~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux29~2 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux29~2 .lut_mask = 64'h020202A2070707A7;
defparam \CPU0|Processor|ALUunit|Mux29~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux3~6 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux3~6_combout  = ( \CPU0|Processor|CtrUNI|WideOr7~1_combout  & ( \CPU0|Processor|ALUControlunit|Mux6~0_combout  & ( (!\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ((!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & 
// (!\CPU0|Processor|ALUunit|Mux29~0_combout )) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ((!\CPU0|Processor|ALUunit|Mux29~2_combout ))))) ) ) ) # ( !\CPU0|Processor|CtrUNI|WideOr7~1_combout  & ( \CPU0|Processor|ALUControlunit|Mux6~0_combout  & ( 
// (!\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ((!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & (!\CPU0|Processor|ALUunit|Mux29~0_combout )) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ((!\CPU0|Processor|ALUunit|Mux29~2_combout ))))) ) ) ) 
// # ( \CPU0|Processor|CtrUNI|WideOr7~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~0_combout  & ( (!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & (!\CPU0|Processor|ALUunit|Mux29~0_combout  & ((!\CPU0|Processor|ALUControlunit|Mux5~1_combout )))) # 
// (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & (((!\CPU0|Processor|ALUunit|Mux29~2_combout ) # (\CPU0|Processor|ALUControlunit|Mux5~1_combout )))) ) ) ) # ( !\CPU0|Processor|CtrUNI|WideOr7~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~0_combout  
// & ( (!\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ((!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & (!\CPU0|Processor|ALUunit|Mux29~0_combout )) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ((!\CPU0|Processor|ALUunit|Mux29~2_combout ))))) ) 
// ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux29~0_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux29~2_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.datae(!\CPU0|Processor|CtrUNI|WideOr7~1_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux3~6 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux3~6 .lut_mask = 64'hAC00AC0FAC00AC00;
defparam \CPU0|Processor|ALUunit|Mux3~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux3~7 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux3~7_combout  = (!\CPU0|Processor|ALUControlunit|Mux6~1_combout  & ((!\CPU0|Processor|CtrUNI|WideOr7~0_combout ) # (!\CPU0|Processor|ALUunit|Mux3~6_combout )))

	.dataa(!\CPU0|Processor|CtrUNI|WideOr7~0_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux6~1_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux3~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux3~7 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux3~7 .lut_mask = 64'hC8C8C8C8C8C8C8C8;
defparam \CPU0|Processor|ALUunit|Mux3~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux3~8 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux3~8_combout  = ( \CPU0|Processor|Selector3~0_combout  & ( \CPU0|Processor|ALUunit|Mux3~6_combout  & ( (!\CPU0|Processor|ALUControlunit|Mux4~1_combout  & \CPU0|Processor|ALUControlunit|Mux5~1_combout ) ) ) ) # ( 
// !\CPU0|Processor|Selector3~0_combout  & ( \CPU0|Processor|ALUunit|Mux3~6_combout  & ( (!\CPU0|Processor|ALUControlunit|Mux4~1_combout  & (\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ((!\CPU0|Processor|ALUControlunit|Mux6~2_combout ) # 
// (\CPU0|Processor|ALUControlunit|Mux7~0_combout )))) ) ) ) # ( \CPU0|Processor|Selector3~0_combout  & ( !\CPU0|Processor|ALUunit|Mux3~6_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  ) ) ) # ( !\CPU0|Processor|Selector3~0_combout  & ( 
// !\CPU0|Processor|ALUunit|Mux3~6_combout  & ( (!\CPU0|Processor|ALUControlunit|Mux4~1_combout  & (((!\CPU0|Processor|ALUControlunit|Mux5~1_combout ) # (!\CPU0|Processor|ALUControlunit|Mux6~2_combout )) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout ))) ) 
// ) )

	.dataa(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datae(!\CPU0|Processor|Selector3~0_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux3~8 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux3~8 .lut_mask = 64'hAAA2AAAA0A020A0A;
defparam \CPU0|Processor|ALUunit|Mux3~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux3~9 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux3~9_combout  = ( \CPU0|Processor|ALUunit|Mux3~8_combout  & ( (!\CPU0|Processor|ALUControlunit|Mux7~0_combout ) # ((!\CPU0|Processor|ALUControlunit|Mux5~1_combout ) # ((\CPU0|Processor|ALUunit|Mux3~7_combout ) # 
// (\CPU0|Processor|ALUunit|Mult0~454_sumout ))) ) )

	.dataa(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mult0~454_sumout ),
	.datad(!\CPU0|Processor|ALUunit|Mux3~7_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux3~8_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux3~9 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux3~9 .lut_mask = 64'h0000EFFF0000EFFF;
defparam \CPU0|Processor|ALUunit|Mux3~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux3~10 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux3~10_combout  = (\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ((!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & (!\CPU0|Processor|ALUControlunit|Mux6~2_combout )) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & 
// ((\CPU0|Processor|ALUunit|Mux3~7_combout )))))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux3~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux3~10 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux3~10 .lut_mask = 64'h2031203120312031;
defparam \CPU0|Processor|ALUunit|Mux3~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux3~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux3~1_combout  = ( \CPU0|Processor|ALUunit|Mux3~9_combout  & ( \CPU0|Processor|ALUunit|Mux3~10_combout  & ( (!\CPU0|Processor|ALUunit|Mux3~0_combout  & ((!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & 
// (!\CPU0|Processor|ALUunit|Mult0~450_sumout )) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ((!\CPU0|Processor|ALUunit|Mult1~61_sumout ))))) ) ) ) # ( !\CPU0|Processor|ALUunit|Mux3~9_combout  & ( \CPU0|Processor|ALUunit|Mux3~10_combout  & ( 
// !\CPU0|Processor|ALUunit|Mux3~0_combout  ) ) ) # ( !\CPU0|Processor|ALUunit|Mux3~9_combout  & ( !\CPU0|Processor|ALUunit|Mux3~10_combout  & ( !\CPU0|Processor|ALUunit|Mux3~0_combout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux3~0_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mult0~450_sumout ),
	.datad(!\CPU0|Processor|ALUunit|Mult1~61_sumout ),
	.datae(!\CPU0|Processor|ALUunit|Mux3~9_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux3~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux3~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux3~1 .lut_mask = 64'hAAAA0000AAAAA280;
defparam \CPU0|Processor|ALUunit|Mux3~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux3~2 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux3~2_combout  = (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & (\CPU0|Processor|ALUControlunit|Mux4~1_combout  & \CPU0|Processor|ALUControlunit|Mux5~1_combout )))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux3~2 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux3~2 .lut_mask = 64'h0004000400040004;
defparam \CPU0|Processor|ALUunit|Mux3~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux3~3 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux3~3_combout  = (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & (\CPU0|Processor|ALUControlunit|Mux4~1_combout  & !\CPU0|Processor|ALUControlunit|Mux5~1_combout )))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux3~3 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux3~3 .lut_mask = 64'h0200020002000200;
defparam \CPU0|Processor|ALUunit|Mux3~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|is_usermem~1 (
// Equation(s):
// \MEMDATA|is_usermem~1_combout  = ( \CPU0|Processor|ALUunit|Mux3~2_combout  & ( \CPU0|Processor|ALUunit|Mux3~3_combout  & ( (!\CPU0|Processor|ALUunit|Mux14~5_combout  & (((!\CPU0|Processor|ALUunit|Mux3~1_combout ) # (\CPU0|Processor|ALUunit|Add0~57_sumout 
// )) # (\CPU0|Processor|ALUunit|Add1~61_sumout ))) ) ) ) # ( !\CPU0|Processor|ALUunit|Mux3~2_combout  & ( \CPU0|Processor|ALUunit|Mux3~3_combout  & ( (!\CPU0|Processor|ALUunit|Mux14~5_combout  & ((!\CPU0|Processor|ALUunit|Mux3~1_combout ) # 
// (\CPU0|Processor|ALUunit|Add0~57_sumout ))) ) ) ) # ( \CPU0|Processor|ALUunit|Mux3~2_combout  & ( !\CPU0|Processor|ALUunit|Mux3~3_combout  & ( (!\CPU0|Processor|ALUunit|Mux14~5_combout  & ((!\CPU0|Processor|ALUunit|Mux3~1_combout ) # 
// (\CPU0|Processor|ALUunit|Add1~61_sumout ))) ) ) ) # ( !\CPU0|Processor|ALUunit|Mux3~2_combout  & ( !\CPU0|Processor|ALUunit|Mux3~3_combout  & ( (!\CPU0|Processor|ALUunit|Mux14~5_combout  & !\CPU0|Processor|ALUunit|Mux3~1_combout ) ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux14~5_combout ),
	.datab(!\CPU0|Processor|ALUunit|Add1~61_sumout ),
	.datac(!\CPU0|Processor|ALUunit|Add0~57_sumout ),
	.datad(!\CPU0|Processor|ALUunit|Mux3~1_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux3~2_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|is_usermem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|is_usermem~1 .extended_lut = "off";
defparam \MEMDATA|is_usermem~1 .lut_mask = 64'hAA00AA22AA0AAA2A;
defparam \MEMDATA|is_usermem~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux18~3 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux18~3_combout  = ( \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUControlunit|Mux6~2_combout  ) ) # ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( (((!\CPU0|Processor|Selector28~1_combout  & 
// \CPU0|Processor|Selector27~2_combout )) # (\CPU0|Processor|ALUControlunit|Mux6~2_combout )) # (\CPU0|Processor|Selector27~1_combout ) ) )

	.dataa(!\CPU0|Processor|Selector28~1_combout ),
	.datab(!\CPU0|Processor|Selector27~1_combout ),
	.datac(!\CPU0|Processor|Selector27~2_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux18~3 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux18~3 .lut_mask = 64'h3BFF00FF3BFF00FF;
defparam \CPU0|Processor|ALUunit|Mux18~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux18~4 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux18~4_combout  = ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUControlunit|Mux6~2_combout  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUControlunit|Mux6~2_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( 
// ((!\CPU0|Processor|ALUControlunit|Mux6~2_combout ) # ((!\CPU0|Processor|Selector28~1_combout  & \CPU0|Processor|Selector27~2_combout ))) # (\CPU0|Processor|Selector27~1_combout ) ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( 
// !\CPU0|Processor|ALUControlunit|Mux4~1_combout  ) )

	.dataa(!\CPU0|Processor|Selector28~1_combout ),
	.datab(!\CPU0|Processor|Selector27~1_combout ),
	.datac(!\CPU0|Processor|Selector27~2_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux18~4 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux18~4 .lut_mask = 64'hFFFFFF3B00FF00FF;
defparam \CPU0|Processor|ALUunit|Mux18~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux18~5 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux18~5_combout  = ( !\CPU0|Processor|ALUunit|Mux18~3_combout  & ( \CPU0|Processor|ALUunit|Mux18~4_combout  & ( (\CPU0|Processor|ALUunit|Mux18~0_combout  & !\CPU0|Processor|ALUunit|LessThan0~15_combout ) ) ) ) # ( 
// \CPU0|Processor|ALUunit|Mux18~3_combout  & ( !\CPU0|Processor|ALUunit|Mux18~4_combout  & ( \CPU0|Processor|ALUunit|Mux18~1_combout  ) ) ) # ( !\CPU0|Processor|ALUunit|Mux18~3_combout  & ( !\CPU0|Processor|ALUunit|Mux18~4_combout  & ( 
// \CPU0|Processor|ALUunit|Add0~61_sumout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux18~0_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux18~1_combout ),
	.datac(!\CPU0|Processor|ALUunit|LessThan0~15_combout ),
	.datad(!\CPU0|Processor|ALUunit|Add0~61_sumout ),
	.datae(!\CPU0|Processor|ALUunit|Mux18~3_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux18~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux18~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux18~5 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux18~5 .lut_mask = 64'h00FF333350500000;
defparam \CPU0|Processor|ALUunit|Mux18~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux18~6 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux18~6_combout  = ( \CPU0|Processor|ALUunit|Mult1~65_sumout  & ( \CPU0|Processor|ALUunit|Mult0~458_sumout  & ( (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (((!\CPU0|Processor|ALUControlunit|Mux4~1_combout )))) # 
// (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (\CPU0|Processor|ALUunit|Mult0~25  & ((!\CPU0|Processor|ALUControlunit|Mux7~0_combout ) # (!\CPU0|Processor|ALUControlunit|Mux4~1_combout )))) ) ) ) # ( !\CPU0|Processor|ALUunit|Mult1~65_sumout  & ( 
// \CPU0|Processor|ALUunit|Mult0~458_sumout  & ( (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ((!\CPU0|Processor|ALUControlunit|Mux4~1_combout )))) # (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & 
// (\CPU0|Processor|ALUunit|Mult0~25  & ((!\CPU0|Processor|ALUControlunit|Mux7~0_combout ) # (!\CPU0|Processor|ALUControlunit|Mux4~1_combout )))) ) ) ) # ( \CPU0|Processor|ALUunit|Mult1~65_sumout  & ( !\CPU0|Processor|ALUunit|Mult0~458_sumout  & ( 
// (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ((!\CPU0|Processor|ALUControlunit|Mux4~1_combout )))) # (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (\CPU0|Processor|ALUunit|Mult0~25  & 
// ((!\CPU0|Processor|ALUControlunit|Mux7~0_combout ) # (!\CPU0|Processor|ALUControlunit|Mux4~1_combout )))) ) ) ) # ( !\CPU0|Processor|ALUunit|Mult1~65_sumout  & ( !\CPU0|Processor|ALUunit|Mult0~458_sumout  & ( (\CPU0|Processor|ALUControlunit|Mux6~2_combout 
//  & (\CPU0|Processor|ALUunit|Mult0~25  & ((!\CPU0|Processor|ALUControlunit|Mux7~0_combout ) # (!\CPU0|Processor|ALUControlunit|Mux4~1_combout )))) ) ) )

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mult0~25 ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mult1~65_sumout ),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~458_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux18~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux18~6 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux18~6 .lut_mask = 64'h050427048D04AF04;
defparam \CPU0|Processor|ALUunit|Mux18~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux18~7 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux18~7_combout  = (!\CPU0|Processor|ALUControlunit|Mux4~1_combout  & (((!\CPU0|Processor|ALUControlunit|Mux5~1_combout )))) # (\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ((!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & 
// (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & !\CPU0|Processor|ALUControlunit|Mux5~1_combout )) # (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (!\CPU0|Processor|ALUControlunit|Mux7~0_combout ))))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux18~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux18~7 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux18~7 .lut_mask = 64'hF604F604F604F604;
defparam \CPU0|Processor|ALUunit|Mux18~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux18~8 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux18~8_combout  = (\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ((!\CPU0|Processor|ALUControlunit|Mux6~2_combout ) # ((\CPU0|Processor|ALUControlunit|Mux4~1_combout ) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout ))))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux18~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux18~8 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux18~8 .lut_mask = 64'h00BF00BF00BF00BF;
defparam \CPU0|Processor|ALUunit|Mux18~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux18~9 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux18~9_combout  = ( \CPU0|Processor|ALUunit|Mux18~7_combout  & ( \CPU0|Processor|ALUunit|Mux18~8_combout  & ( \CPU0|Processor|ALUunit|Add1~65_sumout  ) ) ) # ( !\CPU0|Processor|ALUunit|Mux18~7_combout  & ( 
// \CPU0|Processor|ALUunit|Mux18~8_combout  & ( \CPU0|Processor|ALUunit|Mux18~6_combout  ) ) ) # ( \CPU0|Processor|ALUunit|Mux18~7_combout  & ( !\CPU0|Processor|ALUunit|Mux18~8_combout  & ( \CPU0|Processor|ALUunit|Mux18~5_combout  ) ) ) # ( 
// !\CPU0|Processor|ALUunit|Mux18~7_combout  & ( !\CPU0|Processor|ALUunit|Mux18~8_combout  & ( \CPU0|Processor|Selector18~0_combout  ) ) )

	.dataa(!\CPU0|Processor|Selector18~0_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux18~5_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux18~6_combout ),
	.datad(!\CPU0|Processor|ALUunit|Add1~65_sumout ),
	.datae(!\CPU0|Processor|ALUunit|Mux18~7_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux18~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux18~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux18~9 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux18~9 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux18~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux17~2 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux17~2_combout  = ( !\CPU0|Processor|ALUunit|Mux18~4_combout  & ( (((!\CPU0|Processor|ALUunit|Mux18~3_combout  & (\CPU0|Processor|ALUunit|Add0~65_sumout )) # (\CPU0|Processor|ALUunit|Mux18~3_combout  & 
// ((\CPU0|Processor|ALUunit|ShiftRight0~1_combout ))))) ) ) # ( \CPU0|Processor|ALUunit|Mux18~4_combout  & ( (\CPU0|Processor|ALUunit|ShiftRight0~2_combout  & (!\CPU0|Processor|ALUunit|Mux18~3_combout  & (!\CPU0|Processor|Selector28~6_combout  $ 
// ((\CPU0|Processor|Selector29~3_combout ))))) ) )

	.dataa(!\CPU0|Processor|ALUunit|ShiftRight0~2_combout ),
	.datab(!\CPU0|Processor|Selector28~6_combout ),
	.datac(!\CPU0|Processor|Selector29~3_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux18~3_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux18~4_combout ),
	.dataf(!\CPU0|Processor|ALUunit|ShiftRight0~1_combout ),
	.datag(!\CPU0|Processor|ALUunit|Add0~65_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux17~2 .extended_lut = "on";
defparam \CPU0|Processor|ALUunit|Mux17~2 .lut_mask = 64'h0F0041000FFF4100;
defparam \CPU0|Processor|ALUunit|Mux17~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux17~0 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux17~0_combout  = ( \CPU0|Processor|ALUunit|Mult1~69_sumout  & ( \CPU0|Processor|ALUunit|Mult0~462_sumout  & ( (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (((!\CPU0|Processor|ALUControlunit|Mux4~1_combout )))) # 
// (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (\CPU0|Processor|ALUunit|Mult0~26  & ((!\CPU0|Processor|ALUControlunit|Mux7~0_combout ) # (!\CPU0|Processor|ALUControlunit|Mux4~1_combout )))) ) ) ) # ( !\CPU0|Processor|ALUunit|Mult1~69_sumout  & ( 
// \CPU0|Processor|ALUunit|Mult0~462_sumout  & ( (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ((!\CPU0|Processor|ALUControlunit|Mux4~1_combout )))) # (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & 
// (\CPU0|Processor|ALUunit|Mult0~26  & ((!\CPU0|Processor|ALUControlunit|Mux7~0_combout ) # (!\CPU0|Processor|ALUControlunit|Mux4~1_combout )))) ) ) ) # ( \CPU0|Processor|ALUunit|Mult1~69_sumout  & ( !\CPU0|Processor|ALUunit|Mult0~462_sumout  & ( 
// (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ((!\CPU0|Processor|ALUControlunit|Mux4~1_combout )))) # (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (\CPU0|Processor|ALUunit|Mult0~26  & 
// ((!\CPU0|Processor|ALUControlunit|Mux7~0_combout ) # (!\CPU0|Processor|ALUControlunit|Mux4~1_combout )))) ) ) ) # ( !\CPU0|Processor|ALUunit|Mult1~69_sumout  & ( !\CPU0|Processor|ALUunit|Mult0~462_sumout  & ( (\CPU0|Processor|ALUControlunit|Mux6~2_combout 
//  & (\CPU0|Processor|ALUunit|Mult0~26  & ((!\CPU0|Processor|ALUControlunit|Mux7~0_combout ) # (!\CPU0|Processor|ALUControlunit|Mux4~1_combout )))) ) ) )

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mult0~26 ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mult1~69_sumout ),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~462_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux17~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux17~0 .lut_mask = 64'h050427048D04AF04;
defparam \CPU0|Processor|ALUunit|Mux17~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux17~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux17~1_combout  = ( \CPU0|Processor|ALUunit|Mux18~7_combout  & ( \CPU0|Processor|ALUunit|Mux18~8_combout  & ( \CPU0|Processor|ALUunit|Add1~69_sumout  ) ) ) # ( !\CPU0|Processor|ALUunit|Mux18~7_combout  & ( 
// \CPU0|Processor|ALUunit|Mux18~8_combout  & ( \CPU0|Processor|ALUunit|Mux17~0_combout  ) ) ) # ( \CPU0|Processor|ALUunit|Mux18~7_combout  & ( !\CPU0|Processor|ALUunit|Mux18~8_combout  & ( \CPU0|Processor|ALUunit|Mux17~2_combout  ) ) ) # ( 
// !\CPU0|Processor|ALUunit|Mux18~7_combout  & ( !\CPU0|Processor|ALUunit|Mux18~8_combout  & ( \CPU0|Processor|Selector17~1_combout  ) ) )

	.dataa(!\CPU0|Processor|Selector17~1_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux17~2_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux17~0_combout ),
	.datad(!\CPU0|Processor|ALUunit|Add1~69_sumout ),
	.datae(!\CPU0|Processor|ALUunit|Mux18~7_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux18~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux17~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux17~1 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux17~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux16~0 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux16~0_combout  = ( \CPU0|Processor|ALUunit|Mux18~4_combout  & ( \CPU0|Processor|ALUunit|Add0~69_sumout  & ( (\CPU0|Processor|ALUunit|Mux18~0_combout  & (\CPU0|Processor|ALUunit|ShiftLeft0~0_combout  & 
// !\CPU0|Processor|ALUunit|Mux18~3_combout )) ) ) ) # ( !\CPU0|Processor|ALUunit|Mux18~4_combout  & ( \CPU0|Processor|ALUunit|Add0~69_sumout  & ( (!\CPU0|Processor|ALUunit|Mux18~3_combout ) # (\CPU0|Processor|ALUunit|ShiftLeft0~1_combout ) ) ) ) # ( 
// \CPU0|Processor|ALUunit|Mux18~4_combout  & ( !\CPU0|Processor|ALUunit|Add0~69_sumout  & ( (\CPU0|Processor|ALUunit|Mux18~0_combout  & (\CPU0|Processor|ALUunit|ShiftLeft0~0_combout  & !\CPU0|Processor|ALUunit|Mux18~3_combout )) ) ) ) # ( 
// !\CPU0|Processor|ALUunit|Mux18~4_combout  & ( !\CPU0|Processor|ALUunit|Add0~69_sumout  & ( (\CPU0|Processor|ALUunit|ShiftLeft0~1_combout  & \CPU0|Processor|ALUunit|Mux18~3_combout ) ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux18~0_combout ),
	.datab(!\CPU0|Processor|ALUunit|ShiftLeft0~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|ShiftLeft0~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux18~3_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux18~4_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux16~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux16~0 .lut_mask = 64'h000F1100FF0F1100;
defparam \CPU0|Processor|ALUunit|Mux16~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux16~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux16~1_combout  = ( \CPU0|Processor|ALUunit|Mult1~73_sumout  & ( \CPU0|Processor|ALUunit|Mult0~466_sumout  & ( (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (((!\CPU0|Processor|ALUControlunit|Mux4~1_combout )))) # 
// (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (\CPU0|Processor|ALUunit|Mult0~27  & ((!\CPU0|Processor|ALUControlunit|Mux7~0_combout ) # (!\CPU0|Processor|ALUControlunit|Mux4~1_combout )))) ) ) ) # ( !\CPU0|Processor|ALUunit|Mult1~73_sumout  & ( 
// \CPU0|Processor|ALUunit|Mult0~466_sumout  & ( (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ((!\CPU0|Processor|ALUControlunit|Mux4~1_combout )))) # (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & 
// (\CPU0|Processor|ALUunit|Mult0~27  & ((!\CPU0|Processor|ALUControlunit|Mux7~0_combout ) # (!\CPU0|Processor|ALUControlunit|Mux4~1_combout )))) ) ) ) # ( \CPU0|Processor|ALUunit|Mult1~73_sumout  & ( !\CPU0|Processor|ALUunit|Mult0~466_sumout  & ( 
// (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ((!\CPU0|Processor|ALUControlunit|Mux4~1_combout )))) # (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (\CPU0|Processor|ALUunit|Mult0~27  & 
// ((!\CPU0|Processor|ALUControlunit|Mux7~0_combout ) # (!\CPU0|Processor|ALUControlunit|Mux4~1_combout )))) ) ) ) # ( !\CPU0|Processor|ALUunit|Mult1~73_sumout  & ( !\CPU0|Processor|ALUunit|Mult0~466_sumout  & ( (\CPU0|Processor|ALUControlunit|Mux6~2_combout 
//  & (\CPU0|Processor|ALUunit|Mult0~27  & ((!\CPU0|Processor|ALUControlunit|Mux7~0_combout ) # (!\CPU0|Processor|ALUControlunit|Mux4~1_combout )))) ) ) )

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mult0~27 ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mult1~73_sumout ),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~466_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux16~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux16~1 .lut_mask = 64'h050427048D04AF04;
defparam \CPU0|Processor|ALUunit|Mux16~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux16~2 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux16~2_combout  = ( \CPU0|Processor|ALUunit|Mux18~7_combout  & ( \CPU0|Processor|ALUunit|Mux18~8_combout  & ( \CPU0|Processor|ALUunit|Add1~73_sumout  ) ) ) # ( !\CPU0|Processor|ALUunit|Mux18~7_combout  & ( 
// \CPU0|Processor|ALUunit|Mux18~8_combout  & ( \CPU0|Processor|ALUunit|Mux16~1_combout  ) ) ) # ( \CPU0|Processor|ALUunit|Mux18~7_combout  & ( !\CPU0|Processor|ALUunit|Mux18~8_combout  & ( \CPU0|Processor|ALUunit|Mux16~0_combout  ) ) ) # ( 
// !\CPU0|Processor|ALUunit|Mux18~7_combout  & ( !\CPU0|Processor|ALUunit|Mux18~8_combout  & ( \CPU0|Processor|Selector16~1_combout  ) ) )

	.dataa(!\CPU0|Processor|Selector16~1_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux16~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux16~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|Add1~73_sumout ),
	.datae(!\CPU0|Processor|ALUunit|Mux18~7_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux18~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux16~2 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux16~2 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux16~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux10~4 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux10~4_combout  = ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( (!\CPU0|Processor|Selector27~1_combout  & (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & 
// ((!\CPU0|Processor|Selector27~2_combout ) # (\CPU0|Processor|Selector28~1_combout )))) ) ) )

	.dataa(!\CPU0|Processor|Selector28~1_combout ),
	.datab(!\CPU0|Processor|Selector27~1_combout ),
	.datac(!\CPU0|Processor|Selector27~2_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux10~4 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux10~4 .lut_mask = 64'h000000C400000000;
defparam \CPU0|Processor|ALUunit|Mux10~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux9~3 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux9~3_combout  = ( \CPU0|Processor|Selector27~3_combout  & ( \CPU0|Processor|Selector31~0_combout  & ( (\CPU0|Processor|RegsUNI|Mux29~1_combout  & ((!\CPU0|Processor|Selector29~3_combout  & ((\CPU0|Processor|Selector30~0_combout 
// ))) # (\CPU0|Processor|Selector29~3_combout  & (\CPU0|Processor|Selector28~6_combout )))) ) ) ) # ( !\CPU0|Processor|Selector27~3_combout  & ( \CPU0|Processor|Selector31~0_combout  & ( (\CPU0|Processor|Selector28~6_combout  & 
// (\CPU0|Processor|RegsUNI|Mux29~1_combout  & ((\CPU0|Processor|Selector30~0_combout ) # (\CPU0|Processor|Selector29~3_combout )))) ) ) ) # ( \CPU0|Processor|Selector27~3_combout  & ( !\CPU0|Processor|Selector31~0_combout  & ( 
// (\CPU0|Processor|RegsUNI|Mux29~1_combout  & (((\CPU0|Processor|Selector29~3_combout  & \CPU0|Processor|Selector28~6_combout )) # (\CPU0|Processor|Selector30~0_combout ))) ) ) ) # ( !\CPU0|Processor|Selector27~3_combout  & ( 
// !\CPU0|Processor|Selector31~0_combout  & ( (\CPU0|Processor|RegsUNI|Mux29~1_combout  & ((!\CPU0|Processor|Selector29~3_combout  & (\CPU0|Processor|Selector28~6_combout  & \CPU0|Processor|Selector30~0_combout )) # (\CPU0|Processor|Selector29~3_combout  & 
// ((\CPU0|Processor|Selector30~0_combout ) # (\CPU0|Processor|Selector28~6_combout ))))) ) ) )

	.dataa(!\CPU0|Processor|Selector29~3_combout ),
	.datab(!\CPU0|Processor|Selector28~6_combout ),
	.datac(!\CPU0|Processor|Selector30~0_combout ),
	.datad(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datae(!\CPU0|Processor|Selector27~3_combout ),
	.dataf(!\CPU0|Processor|Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux9~3 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux9~3 .lut_mask = 64'h0017001F0013001B;
defparam \CPU0|Processor|ALUunit|Mux9~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|ShiftLeft0~7 (
// Equation(s):
// \CPU0|Processor|ALUunit|ShiftLeft0~7_combout  = ( \CPU0|Processor|RegsUNI|Mux29~1_combout  & ( (!\CPU0|Processor|ALUunit|ShiftRight0~0_combout ) # ((!\CPU0|Processor|Selector29~1_combout  & ((!\CPU0|Processor|Selector29~2_combout ) # 
// (\CPU0|Processor|Selector28~1_combout )))) ) )

	.dataa(!\CPU0|Processor|Selector28~1_combout ),
	.datab(!\CPU0|Processor|Selector29~1_combout ),
	.datac(!\CPU0|Processor|Selector29~2_combout ),
	.datad(!\CPU0|Processor|ALUunit|ShiftRight0~0_combout ),
	.datae(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|ShiftLeft0~7 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|ShiftLeft0~7 .lut_mask = 64'h0000FFC40000FFC4;
defparam \CPU0|Processor|ALUunit|ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux9~4 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux9~4_combout  = ( \CPU0|Processor|ALUunit|Mux9~2_combout  & ( \CPU0|Processor|ALUunit|ShiftLeft0~7_combout  & ( (!\CPU0|Processor|Selector28~6_combout  & !\CPU0|Processor|ALUunit|Mux9~1_combout ) ) ) ) # ( 
// !\CPU0|Processor|ALUunit|Mux9~2_combout  & ( \CPU0|Processor|ALUunit|ShiftLeft0~7_combout  & ( (\CPU0|Processor|Selector29~3_combout  & (!\CPU0|Processor|Selector28~6_combout  & (\CPU0|Processor|ALUunit|ShiftRight0~2_combout  & 
// !\CPU0|Processor|ALUunit|Mux9~1_combout ))) ) ) ) # ( !\CPU0|Processor|ALUunit|Mux9~2_combout  & ( !\CPU0|Processor|ALUunit|ShiftLeft0~7_combout  & ( (\CPU0|Processor|Selector29~3_combout  & (!\CPU0|Processor|Selector28~6_combout  & 
// (\CPU0|Processor|ALUunit|ShiftRight0~2_combout  & !\CPU0|Processor|ALUunit|Mux9~1_combout ))) ) ) )

	.dataa(!\CPU0|Processor|Selector29~3_combout ),
	.datab(!\CPU0|Processor|Selector28~6_combout ),
	.datac(!\CPU0|Processor|ALUunit|ShiftRight0~2_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux9~1_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux9~2_combout ),
	.dataf(!\CPU0|Processor|ALUunit|ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux9~4 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux9~4 .lut_mask = 64'h040000000400CC00;
defparam \CPU0|Processor|ALUunit|Mux9~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux9~5 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux9~5_combout  = ( \CPU0|Processor|ALUunit|Mult1~77_sumout  & ( \CPU0|Processor|ALUunit|Mult0~474_sumout  & ( (!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & (((!\CPU0|Processor|ALUControlunit|Mux4~1_combout  & 
// \CPU0|Processor|ALUunit|Mult0~470_sumout )) # (\CPU0|Processor|ALUControlunit|Mux6~2_combout ))) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & (((!\CPU0|Processor|ALUControlunit|Mux4~1_combout )))) ) ) ) # ( !\CPU0|Processor|ALUunit|Mult1~77_sumout  
// & ( \CPU0|Processor|ALUunit|Mult0~474_sumout  & ( (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & (!\CPU0|Processor|ALUControlunit|Mux4~1_combout  & \CPU0|Processor|ALUunit|Mult0~470_sumout ))) # 
// (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ((!\CPU0|Processor|ALUControlunit|Mux7~0_combout ) # ((!\CPU0|Processor|ALUControlunit|Mux4~1_combout )))) ) ) ) # ( \CPU0|Processor|ALUunit|Mult1~77_sumout  & ( !\CPU0|Processor|ALUunit|Mult0~474_sumout  
// & ( (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (!\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ((\CPU0|Processor|ALUunit|Mult0~470_sumout ) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout )))) ) ) ) # ( !\CPU0|Processor|ALUunit|Mult1~77_sumout 
//  & ( !\CPU0|Processor|ALUunit|Mult0~474_sumout  & ( (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & (!\CPU0|Processor|ALUControlunit|Mux4~1_combout  & \CPU0|Processor|ALUunit|Mult0~470_sumout ))) ) ) )

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mult0~470_sumout ),
	.datae(!\CPU0|Processor|ALUunit|Mult1~77_sumout ),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~474_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux9~5 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux9~5 .lut_mask = 64'h008020A054D474F4;
defparam \CPU0|Processor|ALUunit|Mux9~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux9~6 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux9~6_combout  = ( \CPU0|Processor|ALUunit|Mux9~4_combout  & ( \CPU0|Processor|ALUunit|Mux9~5_combout  & ( !\CPU0|Processor|ALUunit|Mux9~0_combout  ) ) ) # ( !\CPU0|Processor|ALUunit|Mux9~4_combout  & ( 
// \CPU0|Processor|ALUunit|Mux9~5_combout  & ( (!\CPU0|Processor|ALUunit|Mux9~0_combout  & (((\CPU0|Processor|ALUunit|Mux10~4_combout  & \CPU0|Processor|ALUunit|Mux9~3_combout )) # (\CPU0|Processor|ALUControlunit|Mux5~1_combout ))) ) ) ) # ( 
// \CPU0|Processor|ALUunit|Mux9~4_combout  & ( !\CPU0|Processor|ALUunit|Mux9~5_combout  & ( (!\CPU0|Processor|ALUControlunit|Mux5~1_combout  & !\CPU0|Processor|ALUunit|Mux9~0_combout ) ) ) ) # ( !\CPU0|Processor|ALUunit|Mux9~4_combout  & ( 
// !\CPU0|Processor|ALUunit|Mux9~5_combout  & ( (!\CPU0|Processor|ALUControlunit|Mux5~1_combout  & (!\CPU0|Processor|ALUunit|Mux9~0_combout  & (\CPU0|Processor|ALUunit|Mux10~4_combout  & \CPU0|Processor|ALUunit|Mux9~3_combout ))) ) ) )

	.dataa(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux9~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux10~4_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux9~3_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux9~4_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux9~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux9~6 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux9~6 .lut_mask = 64'h00088888444CCCCC;
defparam \CPU0|Processor|ALUunit|Mux9~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux9~7 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux9~7_combout  = ( \CPU0|Processor|ALUunit|Add0~73_sumout  & ( \CPU0|Processor|ALUunit|Mux9~6_combout  & ( !\CPU0|Processor|ALUunit|Mux18~2_combout  ) ) ) # ( !\CPU0|Processor|ALUunit|Add0~73_sumout  & ( 
// \CPU0|Processor|ALUunit|Mux9~6_combout  & ( !\CPU0|Processor|ALUunit|Mux18~2_combout  ) ) ) # ( \CPU0|Processor|ALUunit|Add0~73_sumout  & ( !\CPU0|Processor|ALUunit|Mux9~6_combout  & ( (\CPU0|Processor|ALUunit|Mux9~0_combout  & 
// (!\CPU0|Processor|ALUunit|Mux18~2_combout  & ((!\CPU0|Processor|ALUControlunit|Mux5~1_combout ) # (\CPU0|Processor|ALUunit|Add1~77_sumout )))) ) ) ) # ( !\CPU0|Processor|ALUunit|Add0~73_sumout  & ( !\CPU0|Processor|ALUunit|Mux9~6_combout  & ( 
// (\CPU0|Processor|ALUControlunit|Mux5~1_combout  & (\CPU0|Processor|ALUunit|Mux9~0_combout  & (!\CPU0|Processor|ALUunit|Mux18~2_combout  & \CPU0|Processor|ALUunit|Add1~77_sumout ))) ) ) )

	.dataa(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux9~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux18~2_combout ),
	.datad(!\CPU0|Processor|ALUunit|Add1~77_sumout ),
	.datae(!\CPU0|Processor|ALUunit|Add0~73_sumout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux9~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux9~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux9~7 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux9~7 .lut_mask = 64'h00102030F0F0F0F0;
defparam \CPU0|Processor|ALUunit|Mux9~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux9~8 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux9~8_combout  = (\CPU0|Processor|ALUunit|Mux18~2_combout  & \CPU0|Processor|Selector9~1_combout )

	.dataa(!\CPU0|Processor|ALUunit|Mux18~2_combout ),
	.datab(!\CPU0|Processor|Selector9~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux9~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux9~8 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux9~8 .lut_mask = 64'h1111111111111111;
defparam \CPU0|Processor|ALUunit|Mux9~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|is_usermem~2 (
// Equation(s):
// \MEMDATA|is_usermem~2_combout  = ( !\CPU0|Processor|ALUunit|Mux9~8_combout  & ( (!\CPU0|Processor|ALUunit|Mux18~9_combout  & (!\CPU0|Processor|ALUunit|Mux17~1_combout  & (!\CPU0|Processor|ALUunit|Mux16~2_combout  & !\CPU0|Processor|ALUunit|Mux9~7_combout 
// ))) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux18~9_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux17~1_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux16~2_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux9~7_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux9~8_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|is_usermem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|is_usermem~2 .extended_lut = "off";
defparam \MEMDATA|is_usermem~2 .lut_mask = 64'h8000000080000000;
defparam \MEMDATA|is_usermem~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|is_usermem~3 (
// Equation(s):
// \MEMDATA|is_usermem~3_combout  = ( \MEMDATA|is_usermem~1_combout  & ( \MEMDATA|is_usermem~2_combout  & ( (!\CPU0|Processor|ALUunit|Mux13~5_combout  & (!\CPU0|Processor|ALUunit|Mux12~6_combout  & (!\CPU0|Processor|ALUunit|Mux11~5_combout  & 
// !\CPU0|Processor|ALUunit|Mux8~4_combout ))) ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux13~5_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux12~6_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux11~5_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux8~4_combout ),
	.datae(!\MEMDATA|is_usermem~1_combout ),
	.dataf(!\MEMDATA|is_usermem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|is_usermem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|is_usermem~3 .extended_lut = "off";
defparam \MEMDATA|is_usermem~3 .lut_mask = 64'h0000000000008000;
defparam \MEMDATA|is_usermem~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wMemWriteMB0~0 (
// Equation(s):
// \MEMDATA|wMemWriteMB0~0_combout  = ( !\CLOCK_50~input_o  & ( (\MEMCODE|wReadData[4]~33_combout  & (\MEMCODE|wReadData[2]~34_combout  & (!\MEMCODE|wReadData[5]~35_combout  & \CPU0|Processor|CtrUNI|Decoder0~0_combout ))) ) )

	.dataa(!\MEMCODE|wReadData[4]~33_combout ),
	.datab(!\MEMCODE|wReadData[2]~34_combout ),
	.datac(!\MEMCODE|wReadData[5]~35_combout ),
	.datad(!\CPU0|Processor|CtrUNI|Decoder0~0_combout ),
	.datae(!\CLOCK_50~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wMemWriteMB0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wMemWriteMB0~0 .extended_lut = "off";
defparam \MEMDATA|wMemWriteMB0~0 .lut_mask = 64'h0010000000100000;
defparam \MEMDATA|wMemWriteMB0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wMemWriteMB0 (
// Equation(s):
// \MEMDATA|wMemWriteMB0~combout  = ( \MEMDATA|is_usermem~3_combout  & ( \MEMDATA|wMemWriteMB0~0_combout  & ( (!\CPU0|Processor|ALUunit|Mux2~3_combout  & (!\CPU0|Processor|ALUunit|Mux1~3_combout  & (!\CPU0|Processor|ALUunit|Mux0~9_combout  & 
// \MEMDATA|is_usermem~0_combout ))) ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux2~3_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux1~3_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux0~9_combout ),
	.datad(!\MEMDATA|is_usermem~0_combout ),
	.datae(!\MEMDATA|is_usermem~3_combout ),
	.dataf(!\MEMDATA|wMemWriteMB0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wMemWriteMB0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wMemWriteMB0 .extended_lut = "off";
defparam \MEMDATA|wMemWriteMB0 .lut_mask = 64'h0000000000000080;
defparam \MEMDATA|wMemWriteMB0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 64'h0010001000100010;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux29~3 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux29~3_combout  = (!\CPU0|Processor|Selector27~3_combout  & (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (\CPU0|Processor|ALUunit|Mux5~0_combout  & \CPU0|Processor|ALUunit|ShiftRight0~3_combout )))

	.dataa(!\CPU0|Processor|Selector27~3_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux5~0_combout ),
	.datad(!\CPU0|Processor|ALUunit|ShiftRight0~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux29~3 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux29~3 .lut_mask = 64'h0002000200020002;
defparam \CPU0|Processor|ALUunit|Mux29~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux29~4 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux29~4_combout  = (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ((\CPU0|Processor|ALUunit|Mult1~81_sumout ))) # (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (\CPU0|Processor|ALUunit|Mult0~14 ))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mult0~14 ),
	.datac(!\CPU0|Processor|ALUunit|Mult1~81_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux29~4 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux29~4 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \CPU0|Processor|ALUunit|Mux29~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux29~5 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux29~5_combout  = (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ((\CPU0|Processor|ALUunit|Mult0~478_sumout ))) # (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (\CPU0|Processor|Selector29~3_combout ))

	.dataa(!\CPU0|Processor|Selector29~3_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mult0~478_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux29~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux29~5 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux29~5 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \CPU0|Processor|ALUunit|Mux29~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux29~6 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux29~6_combout  = ( \CPU0|Processor|ALUunit|LessThan0~15_combout  & ( \CPU0|Processor|ALUunit|Mux5~1_combout  & ( (!\CPU0|Processor|Selector29~3_combout  & (((\CPU0|Processor|RegsUNI|Mux29~1_combout )))) # 
// (\CPU0|Processor|Selector29~3_combout  & ((!\CPU0|Processor|Selector28~6_combout  & (\CPU0|Processor|RegsUNI|Mux29~1_combout )) # (\CPU0|Processor|Selector28~6_combout  & ((\CPU0|Processor|ALUunit|ShiftRight0~2_combout ))))) ) ) ) # ( 
// !\CPU0|Processor|ALUunit|LessThan0~15_combout  & ( \CPU0|Processor|ALUunit|Mux5~1_combout  & ( (!\CPU0|Processor|Selector28~6_combout  & (((\CPU0|Processor|RegsUNI|Mux29~1_combout )))) # (\CPU0|Processor|Selector28~6_combout  & 
// (\CPU0|Processor|Selector29~3_combout  & ((\CPU0|Processor|ALUunit|ShiftRight0~2_combout )))) ) ) )

	.dataa(!\CPU0|Processor|Selector29~3_combout ),
	.datab(!\CPU0|Processor|Selector28~6_combout ),
	.datac(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|ShiftRight0~2_combout ),
	.datae(!\CPU0|Processor|ALUunit|LessThan0~15_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux29~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux29~6 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux29~6 .lut_mask = 64'h000000000C1D0E1F;
defparam \CPU0|Processor|ALUunit|Mux29~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux29~7 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux29~7_combout  = (!\CPU0|Processor|ALUunit|Mux29~6_combout  & ((!\CPU0|Processor|ALUunit|ShiftRight0~2_combout ) # (!\CPU0|Processor|ALUunit|Mux30~1_combout )))

	.dataa(!\CPU0|Processor|ALUunit|ShiftRight0~2_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux30~1_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux29~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux29~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux29~7 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux29~7 .lut_mask = 64'hE0E0E0E0E0E0E0E0;
defparam \CPU0|Processor|ALUunit|Mux29~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux29~8 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux29~8_combout  = ( \CPU0|Processor|ALUunit|Mux29~5_combout  & ( \CPU0|Processor|ALUunit|Mux29~7_combout  & ( (!\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ((!\CPU0|Processor|ALUunit|Mux29~3_combout ) # 
// ((!\CPU0|Processor|ALUControlunit|Mux7~0_combout )))) # (\CPU0|Processor|ALUControlunit|Mux5~1_combout  & (((\CPU0|Processor|ALUControlunit|Mux7~0_combout  & !\CPU0|Processor|ALUunit|Mux29~4_combout )))) ) ) ) # ( !\CPU0|Processor|ALUunit|Mux29~5_combout  
// & ( \CPU0|Processor|ALUunit|Mux29~7_combout  & ( (!\CPU0|Processor|ALUControlunit|Mux7~0_combout ) # ((!\CPU0|Processor|ALUControlunit|Mux5~1_combout  & (!\CPU0|Processor|ALUunit|Mux29~3_combout )) # (\CPU0|Processor|ALUControlunit|Mux5~1_combout  & 
// ((!\CPU0|Processor|ALUunit|Mux29~4_combout )))) ) ) ) # ( \CPU0|Processor|ALUunit|Mux29~5_combout  & ( !\CPU0|Processor|ALUunit|Mux29~7_combout  & ( (\CPU0|Processor|ALUControlunit|Mux5~1_combout  & (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & 
// !\CPU0|Processor|ALUunit|Mux29~4_combout )) ) ) ) # ( !\CPU0|Processor|ALUunit|Mux29~5_combout  & ( !\CPU0|Processor|ALUunit|Mux29~7_combout  & ( (\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ((!\CPU0|Processor|ALUControlunit|Mux7~0_combout ) # 
// (!\CPU0|Processor|ALUunit|Mux29~4_combout ))) ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux29~3_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux29~4_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux29~5_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux29~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux29~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux29~8 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux29~8 .lut_mask = 64'h33300300FBF8CBC8;
defparam \CPU0|Processor|ALUunit|Mux29~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux29~9 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux29~9_combout  = (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & (\CPU0|Processor|ALUControlunit|Mux5~1_combout  & \CPU0|Processor|ALUunit|Add1~81_sumout )))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|Add1~81_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux29~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux29~9 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux29~9 .lut_mask = 64'h0004000400040004;
defparam \CPU0|Processor|ALUunit|Mux29~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux29~10 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux29~10_combout  = ( \CPU0|Processor|ALUunit|Add0~77_sumout  & ( (!\CPU0|Processor|Selector29~3_combout  & ((!\CPU0|Processor|RegsUNI|Mux29~1_combout  & (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & 
// \CPU0|Processor|ALUControlunit|Mux7~0_combout )) # (\CPU0|Processor|RegsUNI|Mux29~1_combout  & ((!\CPU0|Processor|ALUControlunit|Mux6~2_combout ) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout ))))) # (\CPU0|Processor|Selector29~3_combout  & 
// ((!\CPU0|Processor|RegsUNI|Mux29~1_combout  $ (\CPU0|Processor|ALUControlunit|Mux6~2_combout )) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout ))) ) ) # ( !\CPU0|Processor|ALUunit|Add0~77_sumout  & ( (!\CPU0|Processor|Selector29~3_combout  & 
// (\CPU0|Processor|RegsUNI|Mux29~1_combout  & (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  $ (\CPU0|Processor|ALUControlunit|Mux7~0_combout )))) # (\CPU0|Processor|Selector29~3_combout  & (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  $ 
// (((\CPU0|Processor|ALUControlunit|Mux7~0_combout ) # (\CPU0|Processor|RegsUNI|Mux29~1_combout ))))) ) )

	.dataa(!\CPU0|Processor|Selector29~3_combout ),
	.datab(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datae(!\CPU0|Processor|ALUunit|Add0~77_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux29~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux29~10 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux29~10 .lut_mask = 64'h610761F7610761F7;
defparam \CPU0|Processor|ALUunit|Mux29~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux29~11 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux29~11_combout  = ( \CPU0|Processor|ALUunit|Mux29~10_combout  & ( (!\CPU0|Processor|ALUControlunit|Mux4~1_combout  & (((!\CPU0|Processor|ALUunit|Mux29~8_combout )))) # (\CPU0|Processor|ALUControlunit|Mux4~1_combout  & 
// ((!\CPU0|Processor|ALUControlunit|Mux5~1_combout ) # ((\CPU0|Processor|ALUunit|Mux29~9_combout )))) ) ) # ( !\CPU0|Processor|ALUunit|Mux29~10_combout  & ( (!\CPU0|Processor|ALUControlunit|Mux4~1_combout  & (!\CPU0|Processor|ALUunit|Mux29~8_combout )) # 
// (\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ((\CPU0|Processor|ALUunit|Mux29~9_combout ))) ) )

	.dataa(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux29~8_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux29~9_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux29~10_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux29~11 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux29~11 .lut_mask = 64'hA0F5E4F5A0F5E4F5;
defparam \CPU0|Processor|ALUunit|Mux29~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux12~7 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux12~7_combout  = ( \CPU0|Processor|RegsUNI|Mux29~1_combout  & ( (!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # ((!\MEMCODE|wReadData[1]~36_combout ) # ((!\CPU0|Processor|ImmGen|Selector4~4_combout ) # 
// (\MEMCODE|wReadData[3]~37_combout ))) ) )

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\MEMCODE|wReadData[3]~37_combout ),
	.datad(!\CPU0|Processor|ImmGen|Selector4~4_combout ),
	.datae(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux12~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux12~7 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux12~7 .lut_mask = 64'h0000FFEF0000FFEF;
defparam \CPU0|Processor|ALUunit|Mux12~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux28~0 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux28~0_combout  = ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( (!\CPU0|Processor|Selector29~3_combout  & (!\CPU0|Processor|Selector28~6_combout  $ ((!\CPU0|Processor|ALUControlunit|Mux6~2_combout )))) # 
// (\CPU0|Processor|Selector29~3_combout  & (\CPU0|Processor|Selector28~6_combout  & (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & \CPU0|Processor|Selector31~0_combout ))) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( 
// (\CPU0|Processor|Selector28~6_combout  & (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ((!\CPU0|Processor|Selector29~3_combout ) # (\CPU0|Processor|Selector31~0_combout )))) ) )

	.dataa(!\CPU0|Processor|Selector29~3_combout ),
	.datab(!\CPU0|Processor|Selector28~6_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datad(!\CPU0|Processor|Selector31~0_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux28~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux28~0 .lut_mask = 64'h2030283820302838;
defparam \CPU0|Processor|ALUunit|Mux28~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux28~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux28~1_combout  = ( \CPU0|Processor|ALUunit|ShiftLeft0~0_combout  & ( (\CPU0|Processor|RegsUNI|Mux29~1_combout  & ((!\CPU0|Processor|Selector28~6_combout  & ((!\CPU0|Processor|Selector27~3_combout ))) # 
// (\CPU0|Processor|Selector28~6_combout  & (!\CPU0|Processor|Selector29~3_combout  & \CPU0|Processor|Selector27~3_combout )))) ) ) # ( !\CPU0|Processor|ALUunit|ShiftLeft0~0_combout  & ( (!\CPU0|Processor|Selector28~6_combout  & 
// (\CPU0|Processor|RegsUNI|Mux29~1_combout  & !\CPU0|Processor|Selector27~3_combout )) ) )

	.dataa(!\CPU0|Processor|Selector29~3_combout ),
	.datab(!\CPU0|Processor|Selector28~6_combout ),
	.datac(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datad(!\CPU0|Processor|Selector27~3_combout ),
	.datae(!\CPU0|Processor|ALUunit|ShiftLeft0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux28~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux28~1 .lut_mask = 64'h0C000C020C000C02;
defparam \CPU0|Processor|ALUunit|Mux28~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux28~2 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux28~2_combout  = ( \CPU0|Processor|ALUunit|Mux28~1_combout  & ( (!\CPU0|Processor|ALUControlunit|Mux6~2_combout ) # ((!\CPU0|Processor|Selector27~3_combout  & (\CPU0|Processor|ALUunit|Mux12~7_combout  & 
// \CPU0|Processor|ALUunit|Mux28~0_combout ))) ) ) # ( !\CPU0|Processor|ALUunit|Mux28~1_combout  & ( (!\CPU0|Processor|Selector27~3_combout  & (\CPU0|Processor|ALUunit|Mux12~7_combout  & \CPU0|Processor|ALUunit|Mux28~0_combout )) ) )

	.dataa(!\CPU0|Processor|Selector27~3_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux12~7_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux28~0_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux28~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux28~2 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux28~2 .lut_mask = 64'h000ACCCE000ACCCE;
defparam \CPU0|Processor|ALUunit|Mux28~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux28~3 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux28~3_combout  = ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~15  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|Selector28~6_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult1~105_sumout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~502_sumout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mult0~502_sumout ),
	.datab(!\CPU0|Processor|ALUunit|Mult1~105_sumout ),
	.datac(!\CPU0|Processor|Selector28~6_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mult0~15 ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux28~3 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux28~3 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux28~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux28~4 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux28~4_combout  = ( \CPU0|Processor|ALUunit|Add0~101_sumout  & ( (!\CPU0|Processor|Selector28~6_combout  & ((!\CPU0|Processor|RegsUNI|Mux29~1_combout  & (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & 
// \CPU0|Processor|ALUControlunit|Mux7~0_combout )) # (\CPU0|Processor|RegsUNI|Mux29~1_combout  & ((!\CPU0|Processor|ALUControlunit|Mux6~2_combout ) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout ))))) # (\CPU0|Processor|Selector28~6_combout  & 
// ((!\CPU0|Processor|RegsUNI|Mux29~1_combout  $ (\CPU0|Processor|ALUControlunit|Mux6~2_combout )) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout ))) ) ) # ( !\CPU0|Processor|ALUunit|Add0~101_sumout  & ( (!\CPU0|Processor|Selector28~6_combout  & 
// (\CPU0|Processor|RegsUNI|Mux29~1_combout  & (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  $ (\CPU0|Processor|ALUControlunit|Mux7~0_combout )))) # (\CPU0|Processor|Selector28~6_combout  & (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  $ 
// (((\CPU0|Processor|ALUControlunit|Mux7~0_combout ) # (\CPU0|Processor|RegsUNI|Mux29~1_combout ))))) ) )

	.dataa(!\CPU0|Processor|Selector28~6_combout ),
	.datab(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datae(!\CPU0|Processor|ALUunit|Add0~101_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux28~4 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux28~4 .lut_mask = 64'h610761F7610761F7;
defparam \CPU0|Processor|ALUunit|Mux28~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux28~5 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux28~5_combout  = (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & \CPU0|Processor|ALUunit|Add1~105_sumout ))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Add1~105_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux28~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux28~5 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux28~5 .lut_mask = 64'h0404040404040404;
defparam \CPU0|Processor|ALUunit|Mux28~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux28~6 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux28~6_combout  = ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux28~5_combout  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux28~4_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux28~3_combout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux28~2_combout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux28~2_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux28~3_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux28~4_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux28~5_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux28~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux28~6 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux28~6 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux28~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux27~0 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux27~0_combout  = (\CPU0|Processor|RegsUNI|Mux29~1_combout  & (\CPU0|Processor|ALUunit|Mux5~1_combout  & ((!\CPU0|Processor|Selector28~6_combout ) # (!\CPU0|Processor|ALUunit|ShiftRight0~0_combout ))))

	.dataa(!\CPU0|Processor|Selector28~6_combout ),
	.datab(!\CPU0|Processor|ALUunit|ShiftRight0~0_combout ),
	.datac(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux5~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux27~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux27~0 .lut_mask = 64'h000E000E000E000E;
defparam \CPU0|Processor|ALUunit|Mux27~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux27~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux27~1_combout  = (\CPU0|Processor|Selector28~6_combout  & (\CPU0|Processor|Selector27~3_combout  & (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & \CPU0|Processor|ALUunit|ShiftRight0~3_combout )))

	.dataa(!\CPU0|Processor|Selector28~6_combout ),
	.datab(!\CPU0|Processor|Selector27~3_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datad(!\CPU0|Processor|ALUunit|ShiftRight0~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux27~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux27~1 .lut_mask = 64'h0010001000100010;
defparam \CPU0|Processor|ALUunit|Mux27~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux27~2 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux27~2_combout  = ( \CPU0|Processor|ALUunit|LessThan0~15_combout  & ( (!\CPU0|Processor|Selector28~6_combout  & (\CPU0|Processor|RegsUNI|Mux29~1_combout  & (!\CPU0|Processor|Selector27~3_combout  & 
// \CPU0|Processor|ALUunit|Mux26~0_combout ))) ) )

	.dataa(!\CPU0|Processor|Selector28~6_combout ),
	.datab(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datac(!\CPU0|Processor|Selector27~3_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux26~0_combout ),
	.datae(!\CPU0|Processor|ALUunit|LessThan0~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux27~2 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux27~2 .lut_mask = 64'h0000002000000020;
defparam \CPU0|Processor|ALUunit|Mux27~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux27~3 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux27~3_combout  = (!\CPU0|Processor|ALUunit|Mux27~0_combout  & (((!\CPU0|Processor|ALUunit|Mux27~1_combout  & !\CPU0|Processor|ALUunit|Mux27~2_combout )) # (\CPU0|Processor|Selector29~3_combout )))

	.dataa(!\CPU0|Processor|Selector29~3_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux27~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux27~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux27~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux27~3 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux27~3 .lut_mask = 64'hC444C444C444C444;
defparam \CPU0|Processor|ALUunit|Mux27~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux27~4 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux27~4_combout  = ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~16  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|Selector27~3_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult1~117_sumout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~514_sumout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mult0~514_sumout ),
	.datab(!\CPU0|Processor|ALUunit|Mult1~117_sumout ),
	.datac(!\CPU0|Processor|Selector27~3_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mult0~16 ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux27~4 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux27~4 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux27~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux27~5 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux27~5_combout  = ( \CPU0|Processor|ALUunit|Add0~109_sumout  & ( (!\CPU0|Processor|Selector27~3_combout  & ((!\CPU0|Processor|RegsUNI|Mux29~1_combout  & (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & 
// \CPU0|Processor|ALUControlunit|Mux7~0_combout )) # (\CPU0|Processor|RegsUNI|Mux29~1_combout  & ((!\CPU0|Processor|ALUControlunit|Mux6~2_combout ) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout ))))) # (\CPU0|Processor|Selector27~3_combout  & 
// ((!\CPU0|Processor|RegsUNI|Mux29~1_combout  $ (\CPU0|Processor|ALUControlunit|Mux6~2_combout )) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout ))) ) ) # ( !\CPU0|Processor|ALUunit|Add0~109_sumout  & ( (!\CPU0|Processor|Selector27~3_combout  & 
// (\CPU0|Processor|RegsUNI|Mux29~1_combout  & (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  $ (\CPU0|Processor|ALUControlunit|Mux7~0_combout )))) # (\CPU0|Processor|Selector27~3_combout  & (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  $ 
// (((\CPU0|Processor|ALUControlunit|Mux7~0_combout ) # (\CPU0|Processor|RegsUNI|Mux29~1_combout ))))) ) )

	.dataa(!\CPU0|Processor|Selector27~3_combout ),
	.datab(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datae(!\CPU0|Processor|ALUunit|Add0~109_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux27~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux27~5 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux27~5 .lut_mask = 64'h610761F7610761F7;
defparam \CPU0|Processor|ALUunit|Mux27~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux27~6 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux27~6_combout  = (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & \CPU0|Processor|ALUunit|Add1~117_sumout ))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Add1~117_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux27~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux27~6 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux27~6 .lut_mask = 64'h0404040404040404;
defparam \CPU0|Processor|ALUunit|Mux27~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux27~7 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux27~7_combout  = ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux27~6_combout  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux27~5_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux27~4_combout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( !\CPU0|Processor|ALUunit|Mux27~3_combout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux27~3_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux27~4_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux27~5_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux27~6_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux27~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux27~7 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux27~7 .lut_mask = 64'hAAAA33330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux27~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector26~1 (
// Equation(s):
// \CPU0|Processor|Selector26~1_combout  = (\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & (!\MEMCODE|wReadData[3]~37_combout  & \CPU0|Processor|ImmGen|WideOr0~3_combout )))

	.dataa(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\MEMCODE|wReadData[3]~37_combout ),
	.datad(!\CPU0|Processor|ImmGen|WideOr0~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector26~1 .extended_lut = "off";
defparam \CPU0|Processor|Selector26~1 .lut_mask = 64'h0010001000100010;
defparam \CPU0|Processor|Selector26~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector26~2 (
// Equation(s):
// \CPU0|Processor|Selector26~2_combout  = ( \MEMCODE|wReadData[25]~51_combout  & ( ((\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & !\MEMCODE|wReadData[3]~37_combout ))) # (\CPU0|Processor|RegsUNI|Mux61~0_combout ) ) ) # ( 
// !\MEMCODE|wReadData[25]~51_combout  & ( (\CPU0|Processor|RegsUNI|Mux61~0_combout  & ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # ((!\MEMCODE|wReadData[1]~36_combout ) # (\MEMCODE|wReadData[3]~37_combout )))) ) )

	.dataa(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datab(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datac(!\MEMCODE|wReadData[1]~36_combout ),
	.datad(!\MEMCODE|wReadData[3]~37_combout ),
	.datae(!\MEMCODE|wReadData[25]~51_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector26~2 .extended_lut = "off";
defparam \CPU0|Processor|Selector26~2 .lut_mask = 64'h5455575554555755;
defparam \CPU0|Processor|Selector26~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux26~4 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux26~4_combout  = ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( \CPU0|Processor|ALUunit|Add0~117_sumout  & ( ((!\CPU0|Processor|ALUControlunit|Mux6~2_combout ) # ((!\CPU0|Processor|Selector26~1_combout  & 
// \CPU0|Processor|Selector26~2_combout ))) # (\CPU0|Processor|RegsUNI|Mux29~1_combout ) ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( \CPU0|Processor|ALUunit|Add0~117_sumout  & ( (!\CPU0|Processor|RegsUNI|Mux29~1_combout  & 
// (!\CPU0|Processor|Selector26~1_combout  & (\CPU0|Processor|Selector26~2_combout  & !\CPU0|Processor|ALUControlunit|Mux6~2_combout ))) # (\CPU0|Processor|RegsUNI|Mux29~1_combout  & (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  $ 
// (((!\CPU0|Processor|Selector26~1_combout  & \CPU0|Processor|Selector26~2_combout ))))) ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUunit|Add0~117_sumout  & ( (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & 
// (((!\CPU0|Processor|Selector26~1_combout  & \CPU0|Processor|Selector26~2_combout )) # (\CPU0|Processor|RegsUNI|Mux29~1_combout ))) ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUunit|Add0~117_sumout  & ( 
// (!\CPU0|Processor|RegsUNI|Mux29~1_combout  & (!\CPU0|Processor|Selector26~1_combout  & (\CPU0|Processor|Selector26~2_combout  & !\CPU0|Processor|ALUControlunit|Mux6~2_combout ))) # (\CPU0|Processor|RegsUNI|Mux29~1_combout  & 
// (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  $ (((!\CPU0|Processor|Selector26~1_combout  & \CPU0|Processor|Selector26~2_combout ))))) ) ) )

	.dataa(!\CPU0|Processor|Selector26~1_combout ),
	.datab(!\CPU0|Processor|Selector26~2_combout ),
	.datac(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux26~4 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux26~4 .lut_mask = 64'h2D02002F2D02FF2F;
defparam \CPU0|Processor|ALUunit|Mux26~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux26~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux26~1_combout  = ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( (!\CPU0|Processor|Selector27~1_combout  & (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ((!\CPU0|Processor|Selector27~2_combout ) # 
// (\CPU0|Processor|Selector28~1_combout )))) ) )

	.dataa(!\CPU0|Processor|Selector28~1_combout ),
	.datab(!\CPU0|Processor|Selector27~1_combout ),
	.datac(!\CPU0|Processor|Selector27~2_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux26~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux26~1 .lut_mask = 64'h000000C4000000C4;
defparam \CPU0|Processor|ALUunit|Mux26~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux26~2 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux26~2_combout  = ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (((!\CPU0|Processor|Selector28~1_combout  & \CPU0|Processor|Selector27~2_combout )) # 
// (\CPU0|Processor|Selector27~1_combout ))) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( \CPU0|Processor|ALUControlunit|Mux6~2_combout  ) )

	.dataa(!\CPU0|Processor|Selector28~1_combout ),
	.datab(!\CPU0|Processor|Selector27~1_combout ),
	.datac(!\CPU0|Processor|Selector27~2_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux26~2 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux26~2 .lut_mask = 64'h00FF003B00FF003B;
defparam \CPU0|Processor|ALUunit|Mux26~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux26~5 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux26~5_combout  = ( \CPU0|Processor|ALUunit|LessThan0~15_combout  & ( !\CPU0|Processor|ALUunit|Mux26~2_combout  & ( (!\CPU0|Processor|Selector28~6_combout  & (\CPU0|Processor|RegsUNI|Mux29~1_combout  & 
// !\CPU0|Processor|Selector27~3_combout )) ) ) ) # ( !\CPU0|Processor|ALUunit|LessThan0~15_combout  & ( !\CPU0|Processor|ALUunit|Mux26~2_combout  & ( (\CPU0|Processor|RegsUNI|Mux29~1_combout  & ((!\CPU0|Processor|Selector29~3_combout  & 
// ((!\CPU0|Processor|Selector27~3_combout ))) # (\CPU0|Processor|Selector29~3_combout  & (!\CPU0|Processor|Selector28~6_combout )))) ) ) )

	.dataa(!\CPU0|Processor|Selector29~3_combout ),
	.datab(!\CPU0|Processor|Selector28~6_combout ),
	.datac(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datad(!\CPU0|Processor|Selector27~3_combout ),
	.datae(!\CPU0|Processor|ALUunit|LessThan0~15_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux26~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux26~5 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux26~5 .lut_mask = 64'h0E040C0000000000;
defparam \CPU0|Processor|ALUunit|Mux26~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux26~6 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux26~6_combout  = (!\CPU0|Processor|ALUunit|Mux26~1_combout  & (((\CPU0|Processor|ALUunit|Mux26~5_combout )))) # (\CPU0|Processor|ALUunit|Mux26~1_combout  & (\CPU0|Processor|RegsUNI|Mux29~1_combout  & 
// (\CPU0|Processor|ALUunit|Mux5~0_combout )))

	.dataa(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux5~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux26~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux26~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux26~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux26~6 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux26~6 .lut_mask = 64'h01F101F101F101F1;
defparam \CPU0|Processor|ALUunit|Mux26~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux26~3 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux26~3_combout  = (\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ((!\CPU0|Processor|ALUControlunit|Mux6~2_combout ) # ((!\CPU0|Processor|ALUControlunit|Mux4~1_combout ) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout ))))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux26~3 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux26~3 .lut_mask = 64'h00FB00FB00FB00FB;
defparam \CPU0|Processor|ALUunit|Mux26~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux26~9 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux26~9_combout  = ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( (\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ((!\CPU0|Processor|ALUControlunit|Mux6~2_combout ) # ((!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & 
// (\CPU0|Processor|Selector26~0_combout )) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ((\CPU0|Processor|ALUunit|Mult0~17 )))))) ) ) # ( \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( (\CPU0|Processor|ALUControlunit|Mux5~1_combout  & 
// (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (\CPU0|Processor|ALUunit|Add1~125_sumout  & (!\CPU0|Processor|ALUControlunit|Mux7~0_combout )))) ) )

	.dataa(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datac(!\CPU0|Processor|ALUunit|Add1~125_sumout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mult0~17 ),
	.datag(!\CPU0|Processor|Selector26~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux26~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux26~9 .extended_lut = "on";
defparam \CPU0|Processor|ALUunit|Mux26~9 .lut_mask = 64'h4544010045550100;
defparam \CPU0|Processor|ALUunit|Mux26~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux26~7 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux26~7_combout  = ( \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mux26~9_combout  ) ) # ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mux26~9_combout  & ( 
// (!\CPU0|Processor|ALUunit|Mux26~3_combout ) # ((!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & (\CPU0|Processor|ALUunit|Mult0~522_sumout )) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ((\CPU0|Processor|ALUunit|Mult1~125_sumout )))) ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux26~3_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mult0~522_sumout ),
	.datac(!\CPU0|Processor|ALUunit|Mult1~125_sumout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux26~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux26~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux26~7 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux26~7 .lut_mask = 64'h00000000BBAFFFFF;
defparam \CPU0|Processor|ALUunit|Mux26~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux26~8 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux26~8_combout  = ( \CPU0|Processor|ALUunit|Mux26~7_combout  ) # ( !\CPU0|Processor|ALUunit|Mux26~7_combout  & ( (!\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ((!\CPU0|Processor|ALUControlunit|Mux4~1_combout  & 
// ((\CPU0|Processor|ALUunit|Mux26~6_combout ))) # (\CPU0|Processor|ALUControlunit|Mux4~1_combout  & (\CPU0|Processor|ALUunit|Mux26~4_combout )))) ) )

	.dataa(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux26~4_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux26~6_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux26~7_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux26~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux26~8 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux26~8 .lut_mask = 64'h1B00FFFF1B00FFFF;
defparam \CPU0|Processor|ALUunit|Mux26~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux25~0 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux25~0_combout  = ( \CPU0|Processor|ALUunit|ShiftRight0~2_combout  & ( (\CPU0|Processor|Selector29~3_combout  & (!\CPU0|Processor|Selector28~6_combout  & (\CPU0|Processor|Selector27~3_combout  & 
// !\CPU0|Processor|ALUControlunit|Mux6~2_combout ))) ) )

	.dataa(!\CPU0|Processor|Selector29~3_combout ),
	.datab(!\CPU0|Processor|Selector28~6_combout ),
	.datac(!\CPU0|Processor|Selector27~3_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datae(!\CPU0|Processor|ALUunit|ShiftRight0~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux25~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux25~0 .lut_mask = 64'h0000040000000400;
defparam \CPU0|Processor|ALUunit|Mux25~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux25~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux25~1_combout  = ( \CPU0|Processor|ALUunit|LessThan0~15_combout  & ( (!\CPU0|Processor|Selector28~6_combout  & (((\CPU0|Processor|RegsUNI|Mux29~1_combout )))) # (\CPU0|Processor|Selector28~6_combout  & 
// (!\CPU0|Processor|Selector29~3_combout  & ((\CPU0|Processor|ALUunit|ShiftRight0~2_combout )))) ) ) # ( !\CPU0|Processor|ALUunit|LessThan0~15_combout  & ( (!\CPU0|Processor|Selector29~3_combout  & ((!\CPU0|Processor|Selector28~6_combout  & 
// (\CPU0|Processor|RegsUNI|Mux29~1_combout )) # (\CPU0|Processor|Selector28~6_combout  & ((\CPU0|Processor|ALUunit|ShiftRight0~2_combout ))))) ) )

	.dataa(!\CPU0|Processor|Selector29~3_combout ),
	.datab(!\CPU0|Processor|Selector28~6_combout ),
	.datac(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|ShiftRight0~2_combout ),
	.datae(!\CPU0|Processor|ALUunit|LessThan0~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux25~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux25~1 .lut_mask = 64'h082A0C2E082A0C2E;
defparam \CPU0|Processor|ALUunit|Mux25~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux25~2 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux25~2_combout  = ( !\CPU0|Processor|ALUunit|Mux25~0_combout  & ( \CPU0|Processor|ALUunit|Mux25~1_combout  & ( (!\CPU0|Processor|ALUunit|Mux5~1_combout  & (((!\CPU0|Processor|ALUunit|ShiftLeft0~7_combout ) # 
// (!\CPU0|Processor|ALUunit|Mux26~1_combout )) # (\CPU0|Processor|Selector28~6_combout ))) ) ) ) # ( !\CPU0|Processor|ALUunit|Mux25~0_combout  & ( !\CPU0|Processor|ALUunit|Mux25~1_combout  & ( ((!\CPU0|Processor|ALUunit|ShiftLeft0~7_combout ) # 
// (!\CPU0|Processor|ALUunit|Mux26~1_combout )) # (\CPU0|Processor|Selector28~6_combout ) ) ) )

	.dataa(!\CPU0|Processor|Selector28~6_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux5~1_combout ),
	.datac(!\CPU0|Processor|ALUunit|ShiftLeft0~7_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux26~1_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux25~0_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux25~2 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux25~2 .lut_mask = 64'hFFF50000CCC40000;
defparam \CPU0|Processor|ALUunit|Mux25~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux25~3 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux25~3_combout  = ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~18  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|Selector25~0_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult1~121_sumout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~518_sumout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mult0~518_sumout ),
	.datab(!\CPU0|Processor|ALUunit|Mult1~121_sumout ),
	.datac(!\CPU0|Processor|Selector25~0_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mult0~18 ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux25~3 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux25~3 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux25~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector25~1 (
// Equation(s):
// \CPU0|Processor|Selector25~1_combout  = ( \MEMCODE|wReadData[26]~50_combout  & ( ((\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & !\MEMCODE|wReadData[3]~37_combout ))) # (\CPU0|Processor|RegsUNI|Mux61~0_combout ) ) ) # ( 
// !\MEMCODE|wReadData[26]~50_combout  & ( (\CPU0|Processor|RegsUNI|Mux61~0_combout  & ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # ((!\MEMCODE|wReadData[1]~36_combout ) # (\MEMCODE|wReadData[3]~37_combout )))) ) )

	.dataa(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datab(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datac(!\MEMCODE|wReadData[1]~36_combout ),
	.datad(!\MEMCODE|wReadData[3]~37_combout ),
	.datae(!\MEMCODE|wReadData[26]~50_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector25~1 .extended_lut = "off";
defparam \CPU0|Processor|Selector25~1 .lut_mask = 64'h5455575554555755;
defparam \CPU0|Processor|Selector25~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux25~4 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux25~4_combout  = ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( \CPU0|Processor|ALUunit|Add0~113_sumout  & ( ((!\CPU0|Processor|ALUControlunit|Mux6~2_combout ) # ((!\CPU0|Processor|Selector26~1_combout  & 
// \CPU0|Processor|Selector25~1_combout ))) # (\CPU0|Processor|RegsUNI|Mux29~1_combout ) ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( \CPU0|Processor|ALUunit|Add0~113_sumout  & ( (!\CPU0|Processor|RegsUNI|Mux29~1_combout  & 
// (!\CPU0|Processor|Selector26~1_combout  & (\CPU0|Processor|Selector25~1_combout  & !\CPU0|Processor|ALUControlunit|Mux6~2_combout ))) # (\CPU0|Processor|RegsUNI|Mux29~1_combout  & (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  $ 
// (((!\CPU0|Processor|Selector26~1_combout  & \CPU0|Processor|Selector25~1_combout ))))) ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUunit|Add0~113_sumout  & ( (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & 
// (((!\CPU0|Processor|Selector26~1_combout  & \CPU0|Processor|Selector25~1_combout )) # (\CPU0|Processor|RegsUNI|Mux29~1_combout ))) ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUunit|Add0~113_sumout  & ( 
// (!\CPU0|Processor|RegsUNI|Mux29~1_combout  & (!\CPU0|Processor|Selector26~1_combout  & (\CPU0|Processor|Selector25~1_combout  & !\CPU0|Processor|ALUControlunit|Mux6~2_combout ))) # (\CPU0|Processor|RegsUNI|Mux29~1_combout  & 
// (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  $ (((!\CPU0|Processor|Selector26~1_combout  & \CPU0|Processor|Selector25~1_combout ))))) ) ) )

	.dataa(!\CPU0|Processor|Selector26~1_combout ),
	.datab(!\CPU0|Processor|Selector25~1_combout ),
	.datac(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux25~4 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux25~4 .lut_mask = 64'h2D02002F2D02FF2F;
defparam \CPU0|Processor|ALUunit|Mux25~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux25~5 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux25~5_combout  = (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & \CPU0|Processor|ALUunit|Add1~121_sumout ))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Add1~121_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux25~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux25~5 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux25~5 .lut_mask = 64'h0404040404040404;
defparam \CPU0|Processor|ALUunit|Mux25~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux25~6 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux25~6_combout  = ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux25~5_combout  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux25~4_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux25~3_combout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( !\CPU0|Processor|ALUunit|Mux25~2_combout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux25~2_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux25~3_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux25~4_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux25~5_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux25~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux25~6 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux25~6 .lut_mask = 64'hAAAA33330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux25~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux24~0 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux24~0_combout  = ( \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( (\CPU0|Processor|Selector30~0_combout  & (((!\CPU0|Processor|Selector28~1_combout  & 
// \CPU0|Processor|Selector29~2_combout )) # (\CPU0|Processor|Selector29~1_combout ))) ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( (\CPU0|Processor|Selector30~0_combout  & 
// (((!\CPU0|Processor|Selector28~1_combout  & \CPU0|Processor|Selector29~2_combout )) # (\CPU0|Processor|Selector29~1_combout ))) ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( (\CPU0|Processor|Selector30~0_combout  & (((!\CPU0|Processor|Selector28~1_combout  & \CPU0|Processor|Selector29~2_combout )) # 
// (\CPU0|Processor|Selector29~1_combout ))) ) ) )

	.dataa(!\CPU0|Processor|Selector28~1_combout ),
	.datab(!\CPU0|Processor|Selector29~1_combout ),
	.datac(!\CPU0|Processor|Selector29~2_combout ),
	.datad(!\CPU0|Processor|Selector30~0_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux24~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux24~0 .lut_mask = 64'h003BFFFF003B003B;
defparam \CPU0|Processor|ALUunit|Mux24~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux24~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux24~1_combout  = (\CPU0|Processor|RegsUNI|Mux29~1_combout  & (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & \CPU0|Processor|ALUunit|ShiftLeft0~0_combout ))

	.dataa(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datac(!\CPU0|Processor|ALUunit|ShiftLeft0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux24~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux24~1 .lut_mask = 64'h0404040404040404;
defparam \CPU0|Processor|ALUunit|Mux24~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux24~2 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux24~2_combout  = ( \CPU0|Processor|ALUunit|Mux24~0_combout  & ( \CPU0|Processor|ALUunit|Mux24~1_combout  & ( (!\CPU0|Processor|Selector29~3_combout  & (\CPU0|Processor|Selector28~6_combout  & !\CPU0|Processor|Selector27~3_combout 
// )) # (\CPU0|Processor|Selector29~3_combout  & (!\CPU0|Processor|Selector28~6_combout  & \CPU0|Processor|Selector27~3_combout )) ) ) ) # ( !\CPU0|Processor|ALUunit|Mux24~0_combout  & ( \CPU0|Processor|ALUunit|Mux24~1_combout  & ( 
// (!\CPU0|Processor|Selector28~6_combout  & ((!\CPU0|Processor|Selector27~3_combout  & ((\CPU0|Processor|RegsUNI|Mux29~1_combout ))) # (\CPU0|Processor|Selector27~3_combout  & (\CPU0|Processor|Selector29~3_combout )))) # 
// (\CPU0|Processor|Selector28~6_combout  & (!\CPU0|Processor|Selector29~3_combout  & ((!\CPU0|Processor|Selector27~3_combout )))) ) ) ) # ( !\CPU0|Processor|ALUunit|Mux24~0_combout  & ( !\CPU0|Processor|ALUunit|Mux24~1_combout  & ( 
// (!\CPU0|Processor|Selector28~6_combout  & (\CPU0|Processor|RegsUNI|Mux29~1_combout  & !\CPU0|Processor|Selector27~3_combout )) ) ) )

	.dataa(!\CPU0|Processor|Selector29~3_combout ),
	.datab(!\CPU0|Processor|Selector28~6_combout ),
	.datac(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datad(!\CPU0|Processor|Selector27~3_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux24~0_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux24~2 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux24~2 .lut_mask = 64'h0C0000002E442244;
defparam \CPU0|Processor|ALUunit|Mux24~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux24~3 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux24~3_combout  = ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~19  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|Selector24~0_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult1~93_sumout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~490_sumout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mult0~490_sumout ),
	.datab(!\CPU0|Processor|ALUunit|Mult1~93_sumout ),
	.datac(!\CPU0|Processor|Selector24~0_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mult0~19 ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux24~3 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux24~3 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux24~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector24~1 (
// Equation(s):
// \CPU0|Processor|Selector24~1_combout  = ( \MEMCODE|wReadData[27]~49_combout  & ( ((\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & !\MEMCODE|wReadData[3]~37_combout ))) # (\CPU0|Processor|RegsUNI|Mux61~0_combout ) ) ) # ( 
// !\MEMCODE|wReadData[27]~49_combout  & ( (\CPU0|Processor|RegsUNI|Mux61~0_combout  & ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # ((!\MEMCODE|wReadData[1]~36_combout ) # (\MEMCODE|wReadData[3]~37_combout )))) ) )

	.dataa(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datab(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datac(!\MEMCODE|wReadData[1]~36_combout ),
	.datad(!\MEMCODE|wReadData[3]~37_combout ),
	.datae(!\MEMCODE|wReadData[27]~49_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector24~1 .extended_lut = "off";
defparam \CPU0|Processor|Selector24~1 .lut_mask = 64'h5455575554555755;
defparam \CPU0|Processor|Selector24~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux24~4 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux24~4_combout  = ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( \CPU0|Processor|ALUunit|Add0~89_sumout  & ( ((!\CPU0|Processor|ALUControlunit|Mux6~2_combout ) # ((!\CPU0|Processor|Selector26~1_combout  & 
// \CPU0|Processor|Selector24~1_combout ))) # (\CPU0|Processor|RegsUNI|Mux29~1_combout ) ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( \CPU0|Processor|ALUunit|Add0~89_sumout  & ( (!\CPU0|Processor|RegsUNI|Mux29~1_combout  & 
// (!\CPU0|Processor|Selector26~1_combout  & (\CPU0|Processor|Selector24~1_combout  & !\CPU0|Processor|ALUControlunit|Mux6~2_combout ))) # (\CPU0|Processor|RegsUNI|Mux29~1_combout  & (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  $ 
// (((!\CPU0|Processor|Selector26~1_combout  & \CPU0|Processor|Selector24~1_combout ))))) ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUunit|Add0~89_sumout  & ( (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & 
// (((!\CPU0|Processor|Selector26~1_combout  & \CPU0|Processor|Selector24~1_combout )) # (\CPU0|Processor|RegsUNI|Mux29~1_combout ))) ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUunit|Add0~89_sumout  & ( 
// (!\CPU0|Processor|RegsUNI|Mux29~1_combout  & (!\CPU0|Processor|Selector26~1_combout  & (\CPU0|Processor|Selector24~1_combout  & !\CPU0|Processor|ALUControlunit|Mux6~2_combout ))) # (\CPU0|Processor|RegsUNI|Mux29~1_combout  & 
// (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  $ (((!\CPU0|Processor|Selector26~1_combout  & \CPU0|Processor|Selector24~1_combout ))))) ) ) )

	.dataa(!\CPU0|Processor|Selector26~1_combout ),
	.datab(!\CPU0|Processor|Selector24~1_combout ),
	.datac(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux24~4 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux24~4 .lut_mask = 64'h2D02002F2D02FF2F;
defparam \CPU0|Processor|ALUunit|Mux24~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux24~5 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux24~5_combout  = (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & \CPU0|Processor|ALUunit|Add1~93_sumout ))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Add1~93_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux24~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux24~5 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux24~5 .lut_mask = 64'h0404040404040404;
defparam \CPU0|Processor|ALUunit|Mux24~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux24~6 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux24~6_combout  = ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux24~5_combout  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux24~4_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux24~3_combout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux24~2_combout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux24~2_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux24~3_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux24~4_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux24~5_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux24~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux24~6 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux24~6 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux24~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector23~1 (
// Equation(s):
// \CPU0|Processor|Selector23~1_combout  = ( \MEMCODE|wReadData[28]~47_combout  & ( ((\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & !\MEMCODE|wReadData[3]~37_combout ))) # (\CPU0|Processor|RegsUNI|Mux61~0_combout ) ) ) # ( 
// !\MEMCODE|wReadData[28]~47_combout  & ( (\CPU0|Processor|RegsUNI|Mux61~0_combout  & ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # ((!\MEMCODE|wReadData[1]~36_combout ) # (\MEMCODE|wReadData[3]~37_combout )))) ) )

	.dataa(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datab(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datac(!\MEMCODE|wReadData[1]~36_combout ),
	.datad(!\MEMCODE|wReadData[3]~37_combout ),
	.datae(!\MEMCODE|wReadData[28]~47_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector23~1 .extended_lut = "off";
defparam \CPU0|Processor|Selector23~1 .lut_mask = 64'h5455575554555755;
defparam \CPU0|Processor|Selector23~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux23~0 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux23~0_combout  = ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( \CPU0|Processor|ALUunit|Add0~105_sumout  & ( ((!\CPU0|Processor|ALUControlunit|Mux6~2_combout ) # ((!\CPU0|Processor|Selector26~1_combout  & 
// \CPU0|Processor|Selector23~1_combout ))) # (\CPU0|Processor|RegsUNI|Mux29~1_combout ) ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( \CPU0|Processor|ALUunit|Add0~105_sumout  & ( (!\CPU0|Processor|RegsUNI|Mux29~1_combout  & 
// (!\CPU0|Processor|Selector26~1_combout  & (\CPU0|Processor|Selector23~1_combout  & !\CPU0|Processor|ALUControlunit|Mux6~2_combout ))) # (\CPU0|Processor|RegsUNI|Mux29~1_combout  & (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  $ 
// (((!\CPU0|Processor|Selector26~1_combout  & \CPU0|Processor|Selector23~1_combout ))))) ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUunit|Add0~105_sumout  & ( (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & 
// (((!\CPU0|Processor|Selector26~1_combout  & \CPU0|Processor|Selector23~1_combout )) # (\CPU0|Processor|RegsUNI|Mux29~1_combout ))) ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUunit|Add0~105_sumout  & ( 
// (!\CPU0|Processor|RegsUNI|Mux29~1_combout  & (!\CPU0|Processor|Selector26~1_combout  & (\CPU0|Processor|Selector23~1_combout  & !\CPU0|Processor|ALUControlunit|Mux6~2_combout ))) # (\CPU0|Processor|RegsUNI|Mux29~1_combout  & 
// (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  $ (((!\CPU0|Processor|Selector26~1_combout  & \CPU0|Processor|Selector23~1_combout ))))) ) ) )

	.dataa(!\CPU0|Processor|Selector26~1_combout ),
	.datab(!\CPU0|Processor|Selector23~1_combout ),
	.datac(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux23~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux23~0 .lut_mask = 64'h2D02002F2D02FF2F;
defparam \CPU0|Processor|ALUunit|Mux23~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux23~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux23~1_combout  = ( \CPU0|Processor|Selector27~3_combout  & ( !\CPU0|Processor|ALUunit|Mux26~2_combout  & ( (\CPU0|Processor|Selector29~3_combout  & (!\CPU0|Processor|Selector28~6_combout  & 
// (!\CPU0|Processor|ALUunit|ShiftRight0~0_combout  & \CPU0|Processor|RegsUNI|Mux29~1_combout ))) ) ) ) # ( !\CPU0|Processor|Selector27~3_combout  & ( !\CPU0|Processor|ALUunit|Mux26~2_combout  & ( (\CPU0|Processor|RegsUNI|Mux29~1_combout  & 
// ((!\CPU0|Processor|Selector29~3_combout  & ((!\CPU0|Processor|Selector28~6_combout ) # (!\CPU0|Processor|ALUunit|ShiftRight0~0_combout ))) # (\CPU0|Processor|Selector29~3_combout  & (!\CPU0|Processor|Selector28~6_combout  & 
// !\CPU0|Processor|ALUunit|ShiftRight0~0_combout )))) ) ) )

	.dataa(!\CPU0|Processor|Selector29~3_combout ),
	.datab(!\CPU0|Processor|Selector28~6_combout ),
	.datac(!\CPU0|Processor|ALUunit|ShiftRight0~0_combout ),
	.datad(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datae(!\CPU0|Processor|Selector27~3_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux23~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux23~1 .lut_mask = 64'h00E8004000000000;
defparam \CPU0|Processor|ALUunit|Mux23~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux23~2 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux23~2_combout  = (!\CPU0|Processor|ALUunit|Mux26~1_combout  & ((\CPU0|Processor|ALUunit|Mux23~1_combout ))) # (\CPU0|Processor|ALUunit|Mux26~1_combout  & (\CPU0|Processor|ALUunit|ShiftLeft0~4_combout ))

	.dataa(!\CPU0|Processor|ALUunit|ShiftLeft0~4_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux26~1_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux23~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux23~2 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux23~2 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \CPU0|Processor|ALUunit|Mux23~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux23~3 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux23~3_combout  = ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~20  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|Selector23~0_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult1~109_sumout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~506_sumout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mult0~506_sumout ),
	.datab(!\CPU0|Processor|ALUunit|Mult1~109_sumout ),
	.datac(!\CPU0|Processor|Selector23~0_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mult0~20 ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux23~3 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux23~3 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux23~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux23~4 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux23~4_combout  = ( \CPU0|Processor|ALUunit|Mux23~3_combout  & ( (!\CPU0|Processor|ALUControlunit|Mux4~1_combout  & (((\CPU0|Processor|ALUunit|Mux26~3_combout )))) # (\CPU0|Processor|ALUControlunit|Mux4~1_combout  & 
// ((!\CPU0|Processor|ALUControlunit|Mux5~1_combout  & (\CPU0|Processor|ALUunit|Mux26~3_combout )) # (\CPU0|Processor|ALUControlunit|Mux5~1_combout  & (!\CPU0|Processor|ALUunit|Mux26~3_combout  & \CPU0|Processor|ALUunit|Add1~109_sumout )))) ) ) # ( 
// !\CPU0|Processor|ALUunit|Mux23~3_combout  & ( (\CPU0|Processor|ALUControlunit|Mux4~1_combout  & (\CPU0|Processor|ALUControlunit|Mux5~1_combout  & (!\CPU0|Processor|ALUunit|Mux26~3_combout  & \CPU0|Processor|ALUunit|Add1~109_sumout ))) ) )

	.dataa(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux26~3_combout ),
	.datad(!\CPU0|Processor|ALUunit|Add1~109_sumout ),
	.datae(!\CPU0|Processor|ALUunit|Mux23~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux23~4 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux23~4 .lut_mask = 64'h00100E1E00100E1E;
defparam \CPU0|Processor|ALUunit|Mux23~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux23~5 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux23~5_combout  = ( \CPU0|Processor|ALUunit|Mux23~4_combout  ) # ( !\CPU0|Processor|ALUunit|Mux23~4_combout  & ( (!\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ((!\CPU0|Processor|ALUControlunit|Mux4~1_combout  & 
// ((\CPU0|Processor|ALUunit|Mux23~2_combout ))) # (\CPU0|Processor|ALUControlunit|Mux4~1_combout  & (\CPU0|Processor|ALUunit|Mux23~0_combout )))) ) )

	.dataa(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux23~0_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux23~2_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux23~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux23~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux23~5 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux23~5 .lut_mask = 64'h048CFFFF048CFFFF;
defparam \CPU0|Processor|ALUunit|Mux23~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux22~0 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux22~0_combout  = ( \CPU0|Processor|ALUunit|ShiftLeft0~3_combout  & ( \CPU0|Processor|ALUunit|LessThan0~15_combout  & ( (!\CPU0|Processor|Selector27~3_combout  & ((!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & 
// (!\CPU0|Processor|Selector29~3_combout )) # (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ((\CPU0|Processor|ALUControlunit|Mux7~0_combout ))))) ) ) ) # ( \CPU0|Processor|ALUunit|ShiftLeft0~3_combout  & ( !\CPU0|Processor|ALUunit|LessThan0~15_combout  
// & ( (!\CPU0|Processor|Selector27~3_combout  & (((!\CPU0|Processor|ALUControlunit|Mux6~2_combout ) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout )))) # (\CPU0|Processor|Selector27~3_combout  & (!\CPU0|Processor|Selector29~3_combout  & 
// (!\CPU0|Processor|ALUControlunit|Mux6~2_combout ))) ) ) )

	.dataa(!\CPU0|Processor|Selector29~3_combout ),
	.datab(!\CPU0|Processor|Selector27~3_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datae(!\CPU0|Processor|ALUunit|ShiftLeft0~3_combout ),
	.dataf(!\CPU0|Processor|ALUunit|LessThan0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux22~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux22~0 .lut_mask = 64'h0000E0EC0000808C;
defparam \CPU0|Processor|ALUunit|Mux22~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux22~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux22~1_combout  = ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~21  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|Selector22~0_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult1~97_sumout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~494_sumout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mult0~494_sumout ),
	.datab(!\CPU0|Processor|ALUunit|Mult1~97_sumout ),
	.datac(!\CPU0|Processor|Selector22~0_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mult0~21 ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux22~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux22~1 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux22~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Selector22~1 (
// Equation(s):
// \CPU0|Processor|Selector22~1_combout  = ( \MEMCODE|wReadData[29]~53_combout  & ( ((\CPU0|Processor|CtrUNI|WideOr1~0_combout  & (\MEMCODE|wReadData[1]~36_combout  & !\MEMCODE|wReadData[3]~37_combout ))) # (\CPU0|Processor|RegsUNI|Mux61~0_combout ) ) ) # ( 
// !\MEMCODE|wReadData[29]~53_combout  & ( (\CPU0|Processor|RegsUNI|Mux61~0_combout  & ((!\CPU0|Processor|CtrUNI|WideOr1~0_combout ) # ((!\MEMCODE|wReadData[1]~36_combout ) # (\MEMCODE|wReadData[3]~37_combout )))) ) )

	.dataa(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datab(!\CPU0|Processor|CtrUNI|WideOr1~0_combout ),
	.datac(!\MEMCODE|wReadData[1]~36_combout ),
	.datad(!\MEMCODE|wReadData[3]~37_combout ),
	.datae(!\MEMCODE|wReadData[29]~53_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Selector22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Selector22~1 .extended_lut = "off";
defparam \CPU0|Processor|Selector22~1 .lut_mask = 64'h5455575554555755;
defparam \CPU0|Processor|Selector22~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux22~2 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux22~2_combout  = ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( \CPU0|Processor|ALUunit|Add0~93_sumout  & ( ((!\CPU0|Processor|ALUControlunit|Mux6~2_combout ) # ((!\CPU0|Processor|Selector26~1_combout  & 
// \CPU0|Processor|Selector22~1_combout ))) # (\CPU0|Processor|RegsUNI|Mux29~1_combout ) ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( \CPU0|Processor|ALUunit|Add0~93_sumout  & ( (!\CPU0|Processor|RegsUNI|Mux29~1_combout  & 
// (!\CPU0|Processor|Selector26~1_combout  & (\CPU0|Processor|Selector22~1_combout  & !\CPU0|Processor|ALUControlunit|Mux6~2_combout ))) # (\CPU0|Processor|RegsUNI|Mux29~1_combout  & (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  $ 
// (((!\CPU0|Processor|Selector26~1_combout  & \CPU0|Processor|Selector22~1_combout ))))) ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUunit|Add0~93_sumout  & ( (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & 
// (((!\CPU0|Processor|Selector26~1_combout  & \CPU0|Processor|Selector22~1_combout )) # (\CPU0|Processor|RegsUNI|Mux29~1_combout ))) ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUunit|Add0~93_sumout  & ( 
// (!\CPU0|Processor|RegsUNI|Mux29~1_combout  & (!\CPU0|Processor|Selector26~1_combout  & (\CPU0|Processor|Selector22~1_combout  & !\CPU0|Processor|ALUControlunit|Mux6~2_combout ))) # (\CPU0|Processor|RegsUNI|Mux29~1_combout  & 
// (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  $ (((!\CPU0|Processor|Selector26~1_combout  & \CPU0|Processor|Selector22~1_combout ))))) ) ) )

	.dataa(!\CPU0|Processor|Selector26~1_combout ),
	.datab(!\CPU0|Processor|Selector22~1_combout ),
	.datac(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux22~2 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux22~2 .lut_mask = 64'h2D02002F2D02FF2F;
defparam \CPU0|Processor|ALUunit|Mux22~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux22~3 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux22~3_combout  = (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & \CPU0|Processor|ALUunit|Add1~97_sumout ))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Add1~97_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux22~3 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux22~3 .lut_mask = 64'h0404040404040404;
defparam \CPU0|Processor|ALUunit|Mux22~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux22~4 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux22~4_combout  = ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux22~3_combout  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux22~2_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux22~1_combout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux22~0_combout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux22~0_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux22~1_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux22~2_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux22~3_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux22~4 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux22~4 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux22~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux21~0 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux21~0_combout  = ( \CPU0|Processor|ALUunit|LessThan0~15_combout  & ( (!\CPU0|Processor|Selector29~3_combout  & ((!\CPU0|Processor|Selector27~3_combout  & (\CPU0|Processor|RegsUNI|Mux29~1_combout )) # 
// (\CPU0|Processor|Selector27~3_combout  & ((\CPU0|Processor|ALUunit|ShiftRight0~2_combout ))))) # (\CPU0|Processor|Selector29~3_combout  & (((!\CPU0|Processor|Selector27~3_combout  & \CPU0|Processor|ALUunit|ShiftRight0~2_combout )))) ) ) # ( 
// !\CPU0|Processor|ALUunit|LessThan0~15_combout  & ( (\CPU0|Processor|ALUunit|ShiftRight0~2_combout  & (!\CPU0|Processor|Selector29~3_combout  $ (!\CPU0|Processor|Selector27~3_combout ))) ) )

	.dataa(!\CPU0|Processor|Selector29~3_combout ),
	.datab(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datac(!\CPU0|Processor|Selector27~3_combout ),
	.datad(!\CPU0|Processor|ALUunit|ShiftRight0~2_combout ),
	.datae(!\CPU0|Processor|ALUunit|LessThan0~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux21~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux21~0 .lut_mask = 64'h005A207A005A207A;
defparam \CPU0|Processor|ALUunit|Mux21~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux21~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux21~1_combout  = ( \CPU0|Processor|ALUunit|Mux21~0_combout  & ( (!\CPU0|Processor|Selector28~6_combout  & ((!\CPU0|Processor|ALUControlunit|Mux6~2_combout ) # ((\CPU0|Processor|ALUunit|Mux5~4_combout  & 
// \CPU0|Processor|ALUunit|Mux26~1_combout )))) # (\CPU0|Processor|Selector28~6_combout  & (((\CPU0|Processor|ALUunit|Mux5~4_combout  & \CPU0|Processor|ALUunit|Mux26~1_combout )))) ) ) # ( !\CPU0|Processor|ALUunit|Mux21~0_combout  & ( 
// (\CPU0|Processor|ALUunit|Mux5~4_combout  & \CPU0|Processor|ALUunit|Mux26~1_combout ) ) )

	.dataa(!\CPU0|Processor|Selector28~6_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux5~4_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux26~1_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux21~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux21~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux21~1 .lut_mask = 64'h000F888F000F888F;
defparam \CPU0|Processor|ALUunit|Mux21~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux21~2 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux21~2_combout  = ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~22  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|Selector21~0_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult1~101_sumout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~498_sumout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mult0~498_sumout ),
	.datab(!\CPU0|Processor|ALUunit|Mult1~101_sumout ),
	.datac(!\CPU0|Processor|Selector21~0_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mult0~22 ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux21~2 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux21~2 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux21~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux21~3 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux21~3_combout  = ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( \CPU0|Processor|ALUunit|Add0~97_sumout  & ( ((!\CPU0|Processor|ALUControlunit|Mux6~2_combout ) # ((!\CPU0|Processor|Selector26~1_combout  & 
// \CPU0|Processor|Selector21~1_combout ))) # (\CPU0|Processor|RegsUNI|Mux29~1_combout ) ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( \CPU0|Processor|ALUunit|Add0~97_sumout  & ( (!\CPU0|Processor|RegsUNI|Mux29~1_combout  & 
// (!\CPU0|Processor|Selector26~1_combout  & (\CPU0|Processor|Selector21~1_combout  & !\CPU0|Processor|ALUControlunit|Mux6~2_combout ))) # (\CPU0|Processor|RegsUNI|Mux29~1_combout  & (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  $ 
// (((!\CPU0|Processor|Selector26~1_combout  & \CPU0|Processor|Selector21~1_combout ))))) ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUunit|Add0~97_sumout  & ( (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & 
// (((!\CPU0|Processor|Selector26~1_combout  & \CPU0|Processor|Selector21~1_combout )) # (\CPU0|Processor|RegsUNI|Mux29~1_combout ))) ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUunit|Add0~97_sumout  & ( 
// (!\CPU0|Processor|RegsUNI|Mux29~1_combout  & (!\CPU0|Processor|Selector26~1_combout  & (\CPU0|Processor|Selector21~1_combout  & !\CPU0|Processor|ALUControlunit|Mux6~2_combout ))) # (\CPU0|Processor|RegsUNI|Mux29~1_combout  & 
// (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  $ (((!\CPU0|Processor|Selector26~1_combout  & \CPU0|Processor|Selector21~1_combout ))))) ) ) )

	.dataa(!\CPU0|Processor|Selector26~1_combout ),
	.datab(!\CPU0|Processor|Selector21~1_combout ),
	.datac(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux21~3 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux21~3 .lut_mask = 64'h2D02002F2D02FF2F;
defparam \CPU0|Processor|ALUunit|Mux21~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux21~4 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux21~4_combout  = (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & \CPU0|Processor|ALUunit|Add1~101_sumout ))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Add1~101_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux21~4 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux21~4 .lut_mask = 64'h0404040404040404;
defparam \CPU0|Processor|ALUunit|Mux21~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux21~5 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux21~5_combout  = ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux21~4_combout  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux21~3_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux21~2_combout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux21~1_combout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux21~1_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux21~2_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux21~3_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux21~4_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux21~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux21~5 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux21~5 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux21~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux20~0 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux20~0_combout  = ( \CPU0|Processor|Selector27~2_combout  & ( \CPU0|Processor|Selector31~0_combout  & ( (!\CPU0|Processor|Selector28~1_combout  & (!\CPU0|Processor|Selector29~1_combout  & (!\CPU0|Processor|Selector29~2_combout ))) 
// # (\CPU0|Processor|Selector28~1_combout  & ((!\CPU0|Processor|Selector29~1_combout ) # ((!\CPU0|Processor|Selector27~1_combout )))) ) ) ) # ( !\CPU0|Processor|Selector27~2_combout  & ( \CPU0|Processor|Selector31~0_combout  & ( 
// (!\CPU0|Processor|Selector27~1_combout ) # ((!\CPU0|Processor|Selector29~1_combout  & ((!\CPU0|Processor|Selector29~2_combout ) # (\CPU0|Processor|Selector28~1_combout )))) ) ) ) # ( \CPU0|Processor|Selector27~2_combout  & ( 
// !\CPU0|Processor|Selector31~0_combout  & ( (\CPU0|Processor|Selector28~1_combout  & (!\CPU0|Processor|Selector29~1_combout  & !\CPU0|Processor|Selector27~1_combout )) ) ) ) # ( !\CPU0|Processor|Selector27~2_combout  & ( 
// !\CPU0|Processor|Selector31~0_combout  & ( (!\CPU0|Processor|Selector29~1_combout  & (!\CPU0|Processor|Selector27~1_combout  & ((!\CPU0|Processor|Selector29~2_combout ) # (\CPU0|Processor|Selector28~1_combout )))) ) ) )

	.dataa(!\CPU0|Processor|Selector28~1_combout ),
	.datab(!\CPU0|Processor|Selector29~1_combout ),
	.datac(!\CPU0|Processor|Selector29~2_combout ),
	.datad(!\CPU0|Processor|Selector27~1_combout ),
	.datae(!\CPU0|Processor|Selector27~2_combout ),
	.dataf(!\CPU0|Processor|Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux20~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux20~0 .lut_mask = 64'hC4004400FFC4D5C4;
defparam \CPU0|Processor|ALUunit|Mux20~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux20~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux20~1_combout  = ( \CPU0|Processor|Selector28~5_combout  & ( \CPU0|Processor|ALUunit|Mux12~7_combout  & ( (!\CPU0|Processor|Selector29~1_combout  & ((!\CPU0|Processor|Selector28~1_combout  & (!\CPU0|Processor|Selector29~2_combout 
// )) # (\CPU0|Processor|Selector28~1_combout  & ((\CPU0|Processor|Selector28~4_combout ))))) ) ) ) # ( !\CPU0|Processor|Selector28~5_combout  & ( \CPU0|Processor|ALUunit|Mux12~7_combout  & ( (!\CPU0|Processor|Selector29~1_combout  & 
// (\CPU0|Processor|Selector28~4_combout  & ((!\CPU0|Processor|Selector29~2_combout ) # (\CPU0|Processor|Selector28~1_combout )))) ) ) )

	.dataa(!\CPU0|Processor|Selector28~1_combout ),
	.datab(!\CPU0|Processor|Selector29~1_combout ),
	.datac(!\CPU0|Processor|Selector29~2_combout ),
	.datad(!\CPU0|Processor|Selector28~4_combout ),
	.datae(!\CPU0|Processor|Selector28~5_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux12~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux20~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux20~1 .lut_mask = 64'h0000000000C480C4;
defparam \CPU0|Processor|ALUunit|Mux20~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux20~2 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux20~2_combout  = ( \CPU0|Processor|ALUunit|Mux20~0_combout  & ( \CPU0|Processor|ALUunit|Mux20~1_combout  & ( ((!\CPU0|Processor|Selector30~0_combout  & (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & 
// \CPU0|Processor|ALUunit|ShiftLeft0~3_combout ))) # (\CPU0|Processor|ALUunit|Mux26~1_combout ) ) ) ) # ( !\CPU0|Processor|ALUunit|Mux20~0_combout  & ( \CPU0|Processor|ALUunit|Mux20~1_combout  & ( \CPU0|Processor|ALUunit|Mux26~1_combout  ) ) ) # ( 
// \CPU0|Processor|ALUunit|Mux20~0_combout  & ( !\CPU0|Processor|ALUunit|Mux20~1_combout  & ( (\CPU0|Processor|ALUunit|ShiftLeft0~3_combout  & (((!\CPU0|Processor|Selector30~0_combout  & !\CPU0|Processor|ALUControlunit|Mux6~2_combout )) # 
// (\CPU0|Processor|ALUunit|Mux26~1_combout ))) ) ) ) # ( !\CPU0|Processor|ALUunit|Mux20~0_combout  & ( !\CPU0|Processor|ALUunit|Mux20~1_combout  & ( (\CPU0|Processor|ALUunit|ShiftLeft0~3_combout  & \CPU0|Processor|ALUunit|Mux26~1_combout ) ) ) )

	.dataa(!\CPU0|Processor|Selector30~0_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datac(!\CPU0|Processor|ALUunit|ShiftLeft0~3_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux26~1_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux20~0_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux20~2 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux20~2 .lut_mask = 64'h000F080F00FF08FF;
defparam \CPU0|Processor|ALUunit|Mux20~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux20~3 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux20~3_combout  = ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~23  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|Selector20~0_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult1~85_sumout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~482_sumout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mult0~482_sumout ),
	.datab(!\CPU0|Processor|ALUunit|Mult1~85_sumout ),
	.datac(!\CPU0|Processor|Selector20~0_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mult0~23 ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux20~3 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux20~3 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux20~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux20~4 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux20~4_combout  = ( \CPU0|Processor|ALUunit|Add0~81_sumout  & ( (!\CPU0|Processor|Selector20~0_combout  & ((!\CPU0|Processor|RegsUNI|Mux29~1_combout  & (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & 
// \CPU0|Processor|ALUControlunit|Mux7~0_combout )) # (\CPU0|Processor|RegsUNI|Mux29~1_combout  & ((!\CPU0|Processor|ALUControlunit|Mux6~2_combout ) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout ))))) # (\CPU0|Processor|Selector20~0_combout  & 
// ((!\CPU0|Processor|RegsUNI|Mux29~1_combout  $ (\CPU0|Processor|ALUControlunit|Mux6~2_combout )) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout ))) ) ) # ( !\CPU0|Processor|ALUunit|Add0~81_sumout  & ( (!\CPU0|Processor|Selector20~0_combout  & 
// (\CPU0|Processor|RegsUNI|Mux29~1_combout  & (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  $ (\CPU0|Processor|ALUControlunit|Mux7~0_combout )))) # (\CPU0|Processor|Selector20~0_combout  & (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  $ 
// (((\CPU0|Processor|ALUControlunit|Mux7~0_combout ) # (\CPU0|Processor|RegsUNI|Mux29~1_combout ))))) ) )

	.dataa(!\CPU0|Processor|Selector20~0_combout ),
	.datab(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datae(!\CPU0|Processor|ALUunit|Add0~81_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux20~4 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux20~4 .lut_mask = 64'h610761F7610761F7;
defparam \CPU0|Processor|ALUunit|Mux20~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux20~5 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux20~5_combout  = (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & \CPU0|Processor|ALUunit|Add1~85_sumout ))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Add1~85_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux20~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux20~5 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux20~5 .lut_mask = 64'h0404040404040404;
defparam \CPU0|Processor|ALUunit|Mux20~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux20~6 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux20~6_combout  = ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux20~5_combout  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux20~4_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux20~3_combout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux20~2_combout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux20~2_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux20~3_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux20~4_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux20~5_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux20~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux20~6 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux20~6 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux20~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux19~0 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux19~0_combout  = ( \CPU0|Processor|Selector27~1_combout  & ( \CPU0|Processor|Selector27~2_combout  & ( (!\CPU0|Processor|Selector29~1_combout  & (!\CPU0|Processor|ALUunit|ShiftRight0~0_combout  & 
// ((!\CPU0|Processor|Selector29~2_combout ) # (\CPU0|Processor|Selector28~1_combout )))) ) ) ) # ( !\CPU0|Processor|Selector27~1_combout  & ( \CPU0|Processor|Selector27~2_combout  & ( (!\CPU0|Processor|ALUunit|ShiftRight0~0_combout  & 
// (((!\CPU0|Processor|Selector29~1_combout  & !\CPU0|Processor|Selector29~2_combout )) # (\CPU0|Processor|Selector28~1_combout ))) ) ) ) # ( \CPU0|Processor|Selector27~1_combout  & ( !\CPU0|Processor|Selector27~2_combout  & ( 
// (!\CPU0|Processor|Selector29~1_combout  & (!\CPU0|Processor|ALUunit|ShiftRight0~0_combout  & ((!\CPU0|Processor|Selector29~2_combout ) # (\CPU0|Processor|Selector28~1_combout )))) ) ) ) # ( !\CPU0|Processor|Selector27~1_combout  & ( 
// !\CPU0|Processor|Selector27~2_combout  & ( !\CPU0|Processor|ALUunit|ShiftRight0~0_combout  ) ) )

	.dataa(!\CPU0|Processor|Selector28~1_combout ),
	.datab(!\CPU0|Processor|Selector29~1_combout ),
	.datac(!\CPU0|Processor|Selector29~2_combout ),
	.datad(!\CPU0|Processor|ALUunit|ShiftRight0~0_combout ),
	.datae(!\CPU0|Processor|Selector27~1_combout ),
	.dataf(!\CPU0|Processor|Selector27~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux19~0 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux19~0 .lut_mask = 64'hFF00C400D500C400;
defparam \CPU0|Processor|ALUunit|Mux19~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux19~1 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux19~1_combout  = ( \CPU0|Processor|ALUunit|Mux26~1_combout  & ( \CPU0|Processor|ALUunit|Mux19~0_combout  & ( (!\CPU0|Processor|Selector29~3_combout  & (((!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & 
// \CPU0|Processor|ALUunit|ShiftLeft0~3_combout )) # (\CPU0|Processor|ALUunit|ShiftRight0~5_combout ))) # (\CPU0|Processor|Selector29~3_combout  & (((\CPU0|Processor|ALUunit|ShiftLeft0~3_combout )))) ) ) ) # ( !\CPU0|Processor|ALUunit|Mux26~1_combout  & ( 
// \CPU0|Processor|ALUunit|Mux19~0_combout  & ( (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & \CPU0|Processor|ALUunit|ShiftLeft0~3_combout ) ) ) ) # ( \CPU0|Processor|ALUunit|Mux26~1_combout  & ( !\CPU0|Processor|ALUunit|Mux19~0_combout  & ( 
// (!\CPU0|Processor|Selector29~3_combout  & ((\CPU0|Processor|ALUunit|ShiftRight0~5_combout ))) # (\CPU0|Processor|Selector29~3_combout  & (\CPU0|Processor|ALUunit|ShiftLeft0~3_combout )) ) ) )

	.dataa(!\CPU0|Processor|Selector29~3_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datac(!\CPU0|Processor|ALUunit|ShiftLeft0~3_combout ),
	.datad(!\CPU0|Processor|ALUunit|ShiftRight0~5_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux26~1_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux19~1 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux19~1 .lut_mask = 64'h000005AF0C0C0DAF;
defparam \CPU0|Processor|ALUunit|Mux19~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux19~2 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux19~2_combout  = ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~24  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|Selector19~1_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult1~89_sumout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux7~0_combout  & ( !\CPU0|Processor|ALUControlunit|Mux6~2_combout  & ( \CPU0|Processor|ALUunit|Mult0~486_sumout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mult0~486_sumout ),
	.datab(!\CPU0|Processor|ALUunit|Mult1~89_sumout ),
	.datac(!\CPU0|Processor|Selector19~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mult0~24 ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux19~2 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux19~2 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux19~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux19~3 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux19~3_combout  = ( \CPU0|Processor|ALUunit|Add0~85_sumout  & ( (!\CPU0|Processor|Selector19~1_combout  & ((!\CPU0|Processor|RegsUNI|Mux29~1_combout  & (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  & 
// \CPU0|Processor|ALUControlunit|Mux7~0_combout )) # (\CPU0|Processor|RegsUNI|Mux29~1_combout  & ((!\CPU0|Processor|ALUControlunit|Mux6~2_combout ) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout ))))) # (\CPU0|Processor|Selector19~1_combout  & 
// ((!\CPU0|Processor|RegsUNI|Mux29~1_combout  $ (\CPU0|Processor|ALUControlunit|Mux6~2_combout )) # (\CPU0|Processor|ALUControlunit|Mux7~0_combout ))) ) ) # ( !\CPU0|Processor|ALUunit|Add0~85_sumout  & ( (!\CPU0|Processor|Selector19~1_combout  & 
// (\CPU0|Processor|RegsUNI|Mux29~1_combout  & (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  $ (\CPU0|Processor|ALUControlunit|Mux7~0_combout )))) # (\CPU0|Processor|Selector19~1_combout  & (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  $ 
// (((\CPU0|Processor|ALUControlunit|Mux7~0_combout ) # (\CPU0|Processor|RegsUNI|Mux29~1_combout ))))) ) )

	.dataa(!\CPU0|Processor|Selector19~1_combout ),
	.datab(!\CPU0|Processor|RegsUNI|Mux29~1_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datae(!\CPU0|Processor|ALUunit|Add0~85_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux19~3 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux19~3 .lut_mask = 64'h610761F7610761F7;
defparam \CPU0|Processor|ALUunit|Mux19~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux19~4 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux19~4_combout  = (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & (!\CPU0|Processor|ALUControlunit|Mux7~0_combout  & \CPU0|Processor|ALUunit|Add1~89_sumout ))

	.dataa(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Add1~89_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux19~4 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux19~4 .lut_mask = 64'h0404040404040404;
defparam \CPU0|Processor|ALUunit|Mux19~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux19~5 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux19~5_combout  = ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux19~4_combout  ) ) ) # ( !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( 
// \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux19~3_combout  ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux19~2_combout  ) ) ) # ( 
// !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUunit|Mux19~1_combout  ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux19~1_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux19~2_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux19~3_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux19~4_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux19~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux19~5 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux19~5 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU0|Processor|ALUunit|Mux19~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\MEMDATA|wMemWriteMB0~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\CPU0|Processor|ALUunit|Mux19~5_combout ,\CPU0|Processor|ALUunit|Mux20~6_combout ,\CPU0|Processor|ALUunit|Mux21~5_combout ,\CPU0|Processor|ALUunit|Mux22~4_combout ,\CPU0|Processor|ALUunit|Mux23~5_combout ,\CPU0|Processor|ALUunit|Mux24~6_combout ,
\CPU0|Processor|ALUunit|Mux25~6_combout ,\CPU0|Processor|ALUunit|Mux26~8_combout ,\CPU0|Processor|ALUunit|Mux27~7_combout ,\CPU0|Processor|ALUunit|Mux28~6_combout ,\CPU0|Processor|ALUunit|Mux29~11_combout }),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[0]~0_combout }),
	.portbdatain({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "de1_data.mif";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_mask_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_size = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M20K";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(\MEMDATA|wMemWriteMB0~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\CPU0|Processor|ALUunit|Mux19~5_combout ,\CPU0|Processor|ALUunit|Mux20~6_combout ,\CPU0|Processor|ALUunit|Mux21~5_combout ,\CPU0|Processor|ALUunit|Mux22~4_combout ,\CPU0|Processor|ALUunit|Mux23~5_combout ,\CPU0|Processor|ALUunit|Mux24~6_combout ,
\CPU0|Processor|ALUunit|Mux25~6_combout ,\CPU0|Processor|ALUunit|Mux26~8_combout ,\CPU0|Processor|ALUunit|Mux27~7_combout ,\CPU0|Processor|ALUunit|Mux28~6_combout ,\CPU0|Processor|ALUunit|Mux29~11_combout }),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[0]~0_combout }),
	.portbdatain({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "de1_data.mif";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_mask_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_size = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M20K";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(\MEMDATA|wMemWriteMB0~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU0|Processor|RegsUNI|Mux61~0_combout }),
	.portaaddr({\CPU0|Processor|ALUunit|Mux19~5_combout ,\CPU0|Processor|ALUunit|Mux20~6_combout ,\CPU0|Processor|ALUunit|Mux21~5_combout ,\CPU0|Processor|ALUunit|Mux22~4_combout ,\CPU0|Processor|ALUunit|Mux23~5_combout ,\CPU0|Processor|ALUunit|Mux24~6_combout ,
\CPU0|Processor|ALUunit|Mux25~6_combout ,\CPU0|Processor|ALUunit|Mux26~8_combout ,\CPU0|Processor|ALUunit|Mux27~7_combout ,\CPU0|Processor|ALUunit|Mux28~6_combout ,\CPU0|Processor|ALUunit|Mux29~11_combout }),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[0]~0_combout }),
	.portbdatain({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "de1_data.mif";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_mask_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_size = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M20K";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(\MEMDATA|wMemWriteMB0~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU0|Processor|RegsUNI|Mux61~0_combout }),
	.portaaddr({\CPU0|Processor|ALUunit|Mux19~5_combout ,\CPU0|Processor|ALUunit|Mux20~6_combout ,\CPU0|Processor|ALUunit|Mux21~5_combout ,\CPU0|Processor|ALUunit|Mux22~4_combout ,\CPU0|Processor|ALUunit|Mux23~5_combout ,\CPU0|Processor|ALUunit|Mux24~6_combout ,
\CPU0|Processor|ALUunit|Mux25~6_combout ,\CPU0|Processor|ALUunit|Mux26~8_combout ,\CPU0|Processor|ALUunit|Mux27~7_combout ,\CPU0|Processor|ALUunit|Mux28~6_combout ,\CPU0|Processor|ALUunit|Mux29~11_combout }),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[0]~0_combout }),
	.portbdatain({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file = "de1_data.mif";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file_layout = "port_a";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_mask_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_size = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M20K";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(\MEMDATA|wMemWriteMB0~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU0|Processor|RegsUNI|Mux61~0_combout }),
	.portaaddr({\CPU0|Processor|ALUunit|Mux19~5_combout ,\CPU0|Processor|ALUunit|Mux20~6_combout ,\CPU0|Processor|ALUunit|Mux21~5_combout ,\CPU0|Processor|ALUunit|Mux22~4_combout ,\CPU0|Processor|ALUunit|Mux23~5_combout ,\CPU0|Processor|ALUunit|Mux24~6_combout ,
\CPU0|Processor|ALUunit|Mux25~6_combout ,\CPU0|Processor|ALUunit|Mux26~8_combout ,\CPU0|Processor|ALUunit|Mux27~7_combout ,\CPU0|Processor|ALUunit|Mux28~6_combout ,\CPU0|Processor|ALUunit|Mux29~11_combout }),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[0]~0_combout }),
	.portbdatain({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "de1_data.mif";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_mask_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_size = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M20K";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(\MEMDATA|wMemWriteMB0~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU0|Processor|RegsUNI|Mux61~0_combout }),
	.portaaddr({\CPU0|Processor|ALUunit|Mux19~5_combout ,\CPU0|Processor|ALUunit|Mux20~6_combout ,\CPU0|Processor|ALUunit|Mux21~5_combout ,\CPU0|Processor|ALUunit|Mux22~4_combout ,\CPU0|Processor|ALUunit|Mux23~5_combout ,\CPU0|Processor|ALUunit|Mux24~6_combout ,
\CPU0|Processor|ALUunit|Mux25~6_combout ,\CPU0|Processor|ALUunit|Mux26~8_combout ,\CPU0|Processor|ALUunit|Mux27~7_combout ,\CPU0|Processor|ALUunit|Mux28~6_combout ,\CPU0|Processor|ALUunit|Mux29~11_combout }),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[0]~0_combout }),
	.portbdatain({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "de1_data.mif";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_mask_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_size = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M20K";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(\MEMDATA|wMemWriteMB0~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU0|Processor|RegsUNI|Mux61~0_combout }),
	.portaaddr({\CPU0|Processor|ALUunit|Mux19~5_combout ,\CPU0|Processor|ALUunit|Mux20~6_combout ,\CPU0|Processor|ALUunit|Mux21~5_combout ,\CPU0|Processor|ALUunit|Mux22~4_combout ,\CPU0|Processor|ALUunit|Mux23~5_combout ,\CPU0|Processor|ALUunit|Mux24~6_combout ,
\CPU0|Processor|ALUunit|Mux25~6_combout ,\CPU0|Processor|ALUunit|Mux26~8_combout ,\CPU0|Processor|ALUunit|Mux27~7_combout ,\CPU0|Processor|ALUunit|Mux28~6_combout ,\CPU0|Processor|ALUunit|Mux29~11_combout }),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[0]~0_combout }),
	.portbdatain({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "de1_data.mif";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_mask_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_size = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M20K";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(\MEMDATA|wMemWriteMB0~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU0|Processor|RegsUNI|Mux61~0_combout }),
	.portaaddr({\CPU0|Processor|ALUunit|Mux19~5_combout ,\CPU0|Processor|ALUunit|Mux20~6_combout ,\CPU0|Processor|ALUunit|Mux21~5_combout ,\CPU0|Processor|ALUunit|Mux22~4_combout ,\CPU0|Processor|ALUunit|Mux23~5_combout ,\CPU0|Processor|ALUunit|Mux24~6_combout ,
\CPU0|Processor|ALUunit|Mux25~6_combout ,\CPU0|Processor|ALUunit|Mux26~8_combout ,\CPU0|Processor|ALUunit|Mux27~7_combout ,\CPU0|Processor|ALUunit|Mux28~6_combout ,\CPU0|Processor|ALUunit|Mux29~11_combout }),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[0]~0_combout }),
	.portbdatain({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file = "de1_data.mif";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file_layout = "port_a";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_mask_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_size = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M20K";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux40~0 (
// Equation(s):
// \CPU0|Processor|Mux40~0_combout  = ( \MEMCODE|wReadData[13]~46_combout  & ( (\CPU0|Processor|RegsUNI|Mux61~0_combout  & ((!\CPU0|Processor|CtrUNI|Decoder0~5_combout ) # ((!\MEMCODE|wReadData[14]~43_combout ) # (!\MEMCODE|wReadData[12]~45_combout )))) ) ) 
// # ( !\MEMCODE|wReadData[13]~46_combout  & ( \CPU0|Processor|RegsUNI|Mux61~0_combout  ) )

	.dataa(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datab(!\CPU0|Processor|CtrUNI|Decoder0~5_combout ),
	.datac(!\MEMCODE|wReadData[14]~43_combout ),
	.datad(!\MEMCODE|wReadData[12]~45_combout ),
	.datae(!\MEMCODE|wReadData[13]~46_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux40~0 .extended_lut = "off";
defparam \CPU0|Processor|Mux40~0 .lut_mask = 64'h5555555455555554;
defparam \CPU0|Processor|Mux40~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(\MEMDATA|wMemWriteMB0~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU0|Processor|Mux40~0_combout }),
	.portaaddr({\CPU0|Processor|ALUunit|Mux19~5_combout ,\CPU0|Processor|ALUunit|Mux20~6_combout ,\CPU0|Processor|ALUunit|Mux21~5_combout ,\CPU0|Processor|ALUunit|Mux22~4_combout ,\CPU0|Processor|ALUunit|Mux23~5_combout ,\CPU0|Processor|ALUunit|Mux24~6_combout ,
\CPU0|Processor|ALUunit|Mux25~6_combout ,\CPU0|Processor|ALUunit|Mux26~8_combout ,\CPU0|Processor|ALUunit|Mux27~7_combout ,\CPU0|Processor|ALUunit|Mux28~6_combout ,\CPU0|Processor|ALUunit|Mux29~11_combout }),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[1]~1_combout }),
	.portbdatain({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "de1_data.mif";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_mask_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_size = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M20K";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_ram_block \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(\MEMDATA|wMemWriteMB0~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU0|Processor|Mux40~0_combout }),
	.portaaddr({\CPU0|Processor|ALUunit|Mux19~5_combout ,\CPU0|Processor|ALUunit|Mux20~6_combout ,\CPU0|Processor|ALUunit|Mux21~5_combout ,\CPU0|Processor|ALUunit|Mux22~4_combout ,\CPU0|Processor|ALUunit|Mux23~5_combout ,\CPU0|Processor|ALUunit|Mux24~6_combout ,
\CPU0|Processor|ALUunit|Mux25~6_combout ,\CPU0|Processor|ALUunit|Mux26~8_combout ,\CPU0|Processor|ALUunit|Mux27~7_combout ,\CPU0|Processor|ALUunit|Mux28~6_combout ,\CPU0|Processor|ALUunit|Mux29~11_combout }),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[1]~1_combout }),
	.portbdatain({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "de1_data.mif";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_mask_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_size = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 9;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 9;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M20K";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_ram_block \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(\MEMDATA|wMemWriteMB0~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU0|Processor|RegsUNI|Mux61~0_combout }),
	.portaaddr({\CPU0|Processor|ALUunit|Mux19~5_combout ,\CPU0|Processor|ALUunit|Mux20~6_combout ,\CPU0|Processor|ALUunit|Mux21~5_combout ,\CPU0|Processor|ALUunit|Mux22~4_combout ,\CPU0|Processor|ALUunit|Mux23~5_combout ,\CPU0|Processor|ALUunit|Mux24~6_combout ,
\CPU0|Processor|ALUunit|Mux25~6_combout ,\CPU0|Processor|ALUunit|Mux26~8_combout ,\CPU0|Processor|ALUunit|Mux27~7_combout ,\CPU0|Processor|ALUunit|Mux28~6_combout ,\CPU0|Processor|ALUunit|Mux29~11_combout }),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[1]~1_combout }),
	.portbdatain({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "de1_data.mif";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_mask_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_size = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M20K";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_ram_block \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(\MEMDATA|wMemWriteMB0~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU0|Processor|RegsUNI|Mux61~0_combout }),
	.portaaddr({\CPU0|Processor|ALUunit|Mux19~5_combout ,\CPU0|Processor|ALUunit|Mux20~6_combout ,\CPU0|Processor|ALUunit|Mux21~5_combout ,\CPU0|Processor|ALUunit|Mux22~4_combout ,\CPU0|Processor|ALUunit|Mux23~5_combout ,\CPU0|Processor|ALUunit|Mux24~6_combout ,
\CPU0|Processor|ALUunit|Mux25~6_combout ,\CPU0|Processor|ALUunit|Mux26~8_combout ,\CPU0|Processor|ALUunit|Mux27~7_combout ,\CPU0|Processor|ALUunit|Mux28~6_combout ,\CPU0|Processor|ALUunit|Mux29~11_combout }),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[1]~1_combout }),
	.portbdatain({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file = "de1_data.mif";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file_layout = "port_a";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_mask_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_size = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M20K";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_ram_block \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(\MEMDATA|wMemWriteMB0~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU0|Processor|RegsUNI|Mux61~0_combout }),
	.portaaddr({\CPU0|Processor|ALUunit|Mux19~5_combout ,\CPU0|Processor|ALUunit|Mux20~6_combout ,\CPU0|Processor|ALUunit|Mux21~5_combout ,\CPU0|Processor|ALUunit|Mux22~4_combout ,\CPU0|Processor|ALUunit|Mux23~5_combout ,\CPU0|Processor|ALUunit|Mux24~6_combout ,
\CPU0|Processor|ALUunit|Mux25~6_combout ,\CPU0|Processor|ALUunit|Mux26~8_combout ,\CPU0|Processor|ALUunit|Mux27~7_combout ,\CPU0|Processor|ALUunit|Mux28~6_combout ,\CPU0|Processor|ALUunit|Mux29~11_combout }),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[1]~1_combout }),
	.portbdatain({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "de1_data.mif";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_mask_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_size = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M20K";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux61~0 (
// Equation(s):
// \CPU0|Processor|Mux61~0_combout  = ( \MEMCODE|wReadData[13]~46_combout  & ( (\CPU0|Processor|RegsUNI|Mux61~0_combout  & (\CPU0|Processor|CtrUNI|Decoder0~5_combout  & (\MEMCODE|wReadData[14]~43_combout  & \MEMCODE|wReadData[12]~45_combout ))) ) )

	.dataa(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datab(!\CPU0|Processor|CtrUNI|Decoder0~5_combout ),
	.datac(!\MEMCODE|wReadData[14]~43_combout ),
	.datad(!\MEMCODE|wReadData[12]~45_combout ),
	.datae(!\MEMCODE|wReadData[13]~46_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux61~0 .extended_lut = "off";
defparam \CPU0|Processor|Mux61~0 .lut_mask = 64'h0000000100000001;
defparam \CPU0|Processor|Mux61~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(\MEMDATA|wMemWriteMB0~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU0|Processor|Mux61~0_combout }),
	.portaaddr({\CPU0|Processor|ALUunit|Mux19~5_combout ,\CPU0|Processor|ALUunit|Mux20~6_combout ,\CPU0|Processor|ALUunit|Mux21~5_combout ,\CPU0|Processor|ALUunit|Mux22~4_combout ,\CPU0|Processor|ALUunit|Mux23~5_combout ,\CPU0|Processor|ALUunit|Mux24~6_combout ,
\CPU0|Processor|ALUunit|Mux25~6_combout ,\CPU0|Processor|ALUunit|Mux26~8_combout ,\CPU0|Processor|ALUunit|Mux27~7_combout ,\CPU0|Processor|ALUunit|Mux28~6_combout ,\CPU0|Processor|ALUunit|Mux29~11_combout }),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[1]~1_combout }),
	.portbdatain({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file = "de1_data.mif";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file_layout = "port_a";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_mask_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_size = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 13;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 13;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M20K";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_ram_block \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(\MEMDATA|wMemWriteMB0~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU0|Processor|Mux61~0_combout }),
	.portaaddr({\CPU0|Processor|ALUunit|Mux19~5_combout ,\CPU0|Processor|ALUunit|Mux20~6_combout ,\CPU0|Processor|ALUunit|Mux21~5_combout ,\CPU0|Processor|ALUunit|Mux22~4_combout ,\CPU0|Processor|ALUunit|Mux23~5_combout ,\CPU0|Processor|ALUunit|Mux24~6_combout ,
\CPU0|Processor|ALUunit|Mux25~6_combout ,\CPU0|Processor|ALUunit|Mux26~8_combout ,\CPU0|Processor|ALUunit|Mux27~7_combout ,\CPU0|Processor|ALUunit|Mux28~6_combout ,\CPU0|Processor|ALUunit|Mux29~11_combout }),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[1]~1_combout }),
	.portbdatain({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "de1_data.mif";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_mask_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_size = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M20K";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_ram_block \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(\MEMDATA|wMemWriteMB0~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU0|Processor|Mux61~0_combout }),
	.portaaddr({\CPU0|Processor|ALUunit|Mux19~5_combout ,\CPU0|Processor|ALUunit|Mux20~6_combout ,\CPU0|Processor|ALUunit|Mux21~5_combout ,\CPU0|Processor|ALUunit|Mux22~4_combout ,\CPU0|Processor|ALUunit|Mux23~5_combout ,\CPU0|Processor|ALUunit|Mux24~6_combout ,
\CPU0|Processor|ALUunit|Mux25~6_combout ,\CPU0|Processor|ALUunit|Mux26~8_combout ,\CPU0|Processor|ALUunit|Mux27~7_combout ,\CPU0|Processor|ALUunit|Mux28~6_combout ,\CPU0|Processor|ALUunit|Mux29~11_combout }),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[1]~1_combout }),
	.portbdatain({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file = "de1_data.mif";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file_layout = "port_a";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_mask_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_size = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 15;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 15;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M20K";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux48~0 (
// Equation(s):
// \CPU0|Processor|Mux48~0_combout  = (\CPU0|Processor|RegsUNI|Mux61~0_combout  & ((!\CPU0|Processor|CtrUNI|Decoder0~5_combout ) # ((!\MEMCODE|wReadData[14]~43_combout ) # (!\MEMCODE|wReadData[13]~46_combout ))))

	.dataa(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datab(!\CPU0|Processor|CtrUNI|Decoder0~5_combout ),
	.datac(!\MEMCODE|wReadData[14]~43_combout ),
	.datad(!\MEMCODE|wReadData[13]~46_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux48~0 .extended_lut = "off";
defparam \CPU0|Processor|Mux48~0 .lut_mask = 64'h5554555455545554;
defparam \CPU0|Processor|Mux48~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(\MEMDATA|wMemWriteMB0~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU0|Processor|Mux48~0_combout }),
	.portaaddr({\CPU0|Processor|ALUunit|Mux19~5_combout ,\CPU0|Processor|ALUunit|Mux20~6_combout ,\CPU0|Processor|ALUunit|Mux21~5_combout ,\CPU0|Processor|ALUunit|Mux22~4_combout ,\CPU0|Processor|ALUunit|Mux23~5_combout ,\CPU0|Processor|ALUunit|Mux24~6_combout ,
\CPU0|Processor|ALUunit|Mux25~6_combout ,\CPU0|Processor|ALUunit|Mux26~8_combout ,\CPU0|Processor|ALUunit|Mux27~7_combout ,\CPU0|Processor|ALUunit|Mux28~6_combout ,\CPU0|Processor|ALUunit|Mux29~11_combout }),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[2]~2_combout }),
	.portbdatain({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file = "de1_data.mif";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file_layout = "port_a";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_mask_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_size = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 16;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 16;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M20K";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(\MEMDATA|wMemWriteMB0~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\CPU0|Processor|ALUunit|Mux19~5_combout ,\CPU0|Processor|ALUunit|Mux20~6_combout ,\CPU0|Processor|ALUunit|Mux21~5_combout ,\CPU0|Processor|ALUunit|Mux22~4_combout ,\CPU0|Processor|ALUunit|Mux23~5_combout ,\CPU0|Processor|ALUunit|Mux24~6_combout ,
\CPU0|Processor|ALUunit|Mux25~6_combout ,\CPU0|Processor|ALUunit|Mux26~8_combout ,\CPU0|Processor|ALUunit|Mux27~7_combout ,\CPU0|Processor|ALUunit|Mux28~6_combout ,\CPU0|Processor|ALUunit|Mux29~11_combout }),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[2]~2_combout }),
	.portbdatain({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file = "de1_data.mif";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file_layout = "port_a";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_mask_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_size = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 17;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 17;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_write_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M20K";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux50~0 (
// Equation(s):
// \CPU0|Processor|Mux50~0_combout  = (\CPU0|Processor|RegsUNI|Mux61~0_combout  & (\CPU0|Processor|CtrUNI|Decoder0~5_combout  & (\MEMCODE|wReadData[14]~43_combout  & \MEMCODE|wReadData[13]~46_combout )))

	.dataa(!\CPU0|Processor|RegsUNI|Mux61~0_combout ),
	.datab(!\CPU0|Processor|CtrUNI|Decoder0~5_combout ),
	.datac(!\MEMCODE|wReadData[14]~43_combout ),
	.datad(!\MEMCODE|wReadData[13]~46_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux50~0 .extended_lut = "off";
defparam \CPU0|Processor|Mux50~0 .lut_mask = 64'h0001000100010001;
defparam \CPU0|Processor|Mux50~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(\MEMDATA|wMemWriteMB0~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU0|Processor|Mux50~0_combout }),
	.portaaddr({\CPU0|Processor|ALUunit|Mux19~5_combout ,\CPU0|Processor|ALUunit|Mux20~6_combout ,\CPU0|Processor|ALUunit|Mux21~5_combout ,\CPU0|Processor|ALUunit|Mux22~4_combout ,\CPU0|Processor|ALUunit|Mux23~5_combout ,\CPU0|Processor|ALUunit|Mux24~6_combout ,
\CPU0|Processor|ALUunit|Mux25~6_combout ,\CPU0|Processor|ALUunit|Mux26~8_combout ,\CPU0|Processor|ALUunit|Mux27~7_combout ,\CPU0|Processor|ALUunit|Mux28~6_combout ,\CPU0|Processor|ALUunit|Mux29~11_combout }),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[2]~2_combout }),
	.portbdatain({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file = "de1_data.mif";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file_layout = "port_a";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_mask_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_size = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 18;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 18;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M20K";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(\MEMDATA|wMemWriteMB0~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU0|Processor|Mux50~0_combout }),
	.portaaddr({\CPU0|Processor|ALUunit|Mux19~5_combout ,\CPU0|Processor|ALUunit|Mux20~6_combout ,\CPU0|Processor|ALUunit|Mux21~5_combout ,\CPU0|Processor|ALUunit|Mux22~4_combout ,\CPU0|Processor|ALUunit|Mux23~5_combout ,\CPU0|Processor|ALUunit|Mux24~6_combout ,
\CPU0|Processor|ALUunit|Mux25~6_combout ,\CPU0|Processor|ALUunit|Mux26~8_combout ,\CPU0|Processor|ALUunit|Mux27~7_combout ,\CPU0|Processor|ALUunit|Mux28~6_combout ,\CPU0|Processor|ALUunit|Mux29~11_combout }),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[2]~2_combout }),
	.portbdatain({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file = "de1_data.mif";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file_layout = "port_a";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_mask_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_size = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 19;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 19;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_write_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M20K";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(\MEMDATA|wMemWriteMB0~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU0|Processor|Mux50~0_combout }),
	.portaaddr({\CPU0|Processor|ALUunit|Mux19~5_combout ,\CPU0|Processor|ALUunit|Mux20~6_combout ,\CPU0|Processor|ALUunit|Mux21~5_combout ,\CPU0|Processor|ALUunit|Mux22~4_combout ,\CPU0|Processor|ALUunit|Mux23~5_combout ,\CPU0|Processor|ALUunit|Mux24~6_combout ,
\CPU0|Processor|ALUunit|Mux25~6_combout ,\CPU0|Processor|ALUunit|Mux26~8_combout ,\CPU0|Processor|ALUunit|Mux27~7_combout ,\CPU0|Processor|ALUunit|Mux28~6_combout ,\CPU0|Processor|ALUunit|Mux29~11_combout }),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[2]~2_combout }),
	.portbdatain({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file = "de1_data.mif";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file_layout = "port_a";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_mask_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_size = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 20;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 20;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M20K";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(\MEMDATA|wMemWriteMB0~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU0|Processor|Mux50~0_combout }),
	.portaaddr({\CPU0|Processor|ALUunit|Mux19~5_combout ,\CPU0|Processor|ALUunit|Mux20~6_combout ,\CPU0|Processor|ALUunit|Mux21~5_combout ,\CPU0|Processor|ALUunit|Mux22~4_combout ,\CPU0|Processor|ALUunit|Mux23~5_combout ,\CPU0|Processor|ALUunit|Mux24~6_combout ,
\CPU0|Processor|ALUunit|Mux25~6_combout ,\CPU0|Processor|ALUunit|Mux26~8_combout ,\CPU0|Processor|ALUunit|Mux27~7_combout ,\CPU0|Processor|ALUunit|Mux28~6_combout ,\CPU0|Processor|ALUunit|Mux29~11_combout }),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[2]~2_combout }),
	.portbdatain({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file = "de1_data.mif";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file_layout = "port_a";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_mask_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_size = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 21;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 21;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_write_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M20K";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(\MEMDATA|wMemWriteMB0~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU0|Processor|Mux50~0_combout }),
	.portaaddr({\CPU0|Processor|ALUunit|Mux19~5_combout ,\CPU0|Processor|ALUunit|Mux20~6_combout ,\CPU0|Processor|ALUunit|Mux21~5_combout ,\CPU0|Processor|ALUunit|Mux22~4_combout ,\CPU0|Processor|ALUunit|Mux23~5_combout ,\CPU0|Processor|ALUunit|Mux24~6_combout ,
\CPU0|Processor|ALUunit|Mux25~6_combout ,\CPU0|Processor|ALUunit|Mux26~8_combout ,\CPU0|Processor|ALUunit|Mux27~7_combout ,\CPU0|Processor|ALUunit|Mux28~6_combout ,\CPU0|Processor|ALUunit|Mux29~11_combout }),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[2]~2_combout }),
	.portbdatain({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file = "de1_data.mif";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file_layout = "port_a";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_mask_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_size = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 22;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 22;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M20K";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(\MEMDATA|wMemWriteMB0~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU0|Processor|Mux50~0_combout }),
	.portaaddr({\CPU0|Processor|ALUunit|Mux19~5_combout ,\CPU0|Processor|ALUunit|Mux20~6_combout ,\CPU0|Processor|ALUunit|Mux21~5_combout ,\CPU0|Processor|ALUunit|Mux22~4_combout ,\CPU0|Processor|ALUunit|Mux23~5_combout ,\CPU0|Processor|ALUunit|Mux24~6_combout ,
\CPU0|Processor|ALUunit|Mux25~6_combout ,\CPU0|Processor|ALUunit|Mux26~8_combout ,\CPU0|Processor|ALUunit|Mux27~7_combout ,\CPU0|Processor|ALUunit|Mux28~6_combout ,\CPU0|Processor|ALUunit|Mux29~11_combout }),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[2]~2_combout }),
	.portbdatain({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file = "de1_data.mif";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file_layout = "port_a";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_mask_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_size = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 23;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 23;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_write_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M20K";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux56~0 (
// Equation(s):
// \CPU0|Processor|Mux56~0_combout  = (!\MEMCODE|wReadData[12]~45_combout  & \CPU0|Processor|Mux50~0_combout )

	.dataa(!\MEMCODE|wReadData[12]~45_combout ),
	.datab(!\CPU0|Processor|Mux50~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux56~0 .extended_lut = "off";
defparam \CPU0|Processor|Mux56~0 .lut_mask = 64'h2222222222222222;
defparam \CPU0|Processor|Mux56~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(\MEMDATA|wMemWriteMB0~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU0|Processor|Mux56~0_combout }),
	.portaaddr({\CPU0|Processor|ALUunit|Mux19~5_combout ,\CPU0|Processor|ALUunit|Mux20~6_combout ,\CPU0|Processor|ALUunit|Mux21~5_combout ,\CPU0|Processor|ALUunit|Mux22~4_combout ,\CPU0|Processor|ALUunit|Mux23~5_combout ,\CPU0|Processor|ALUunit|Mux24~6_combout ,
\CPU0|Processor|ALUunit|Mux25~6_combout ,\CPU0|Processor|ALUunit|Mux26~8_combout ,\CPU0|Processor|ALUunit|Mux27~7_combout ,\CPU0|Processor|ALUunit|Mux28~6_combout ,\CPU0|Processor|ALUunit|Mux29~11_combout }),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[3]~3_combout }),
	.portbdatain({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file = "de1_data.mif";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file_layout = "port_a";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_mask_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_size = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 24;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 24;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_write_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M20K";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_ram_block \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(\MEMDATA|wMemWriteMB0~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU0|Processor|Mux56~0_combout }),
	.portaaddr({\CPU0|Processor|ALUunit|Mux19~5_combout ,\CPU0|Processor|ALUunit|Mux20~6_combout ,\CPU0|Processor|ALUunit|Mux21~5_combout ,\CPU0|Processor|ALUunit|Mux22~4_combout ,\CPU0|Processor|ALUunit|Mux23~5_combout ,\CPU0|Processor|ALUunit|Mux24~6_combout ,
\CPU0|Processor|ALUunit|Mux25~6_combout ,\CPU0|Processor|ALUunit|Mux26~8_combout ,\CPU0|Processor|ALUunit|Mux27~7_combout ,\CPU0|Processor|ALUunit|Mux28~6_combout ,\CPU0|Processor|ALUunit|Mux29~11_combout }),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[3]~3_combout }),
	.portbdatain({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file = "de1_data.mif";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file_layout = "port_a";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_mask_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_size = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 25;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 25;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_write_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M20K";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_ram_block \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(\MEMDATA|wMemWriteMB0~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU0|Processor|Mux50~0_combout }),
	.portaaddr({\CPU0|Processor|ALUunit|Mux19~5_combout ,\CPU0|Processor|ALUunit|Mux20~6_combout ,\CPU0|Processor|ALUunit|Mux21~5_combout ,\CPU0|Processor|ALUunit|Mux22~4_combout ,\CPU0|Processor|ALUunit|Mux23~5_combout ,\CPU0|Processor|ALUunit|Mux24~6_combout ,
\CPU0|Processor|ALUunit|Mux25~6_combout ,\CPU0|Processor|ALUunit|Mux26~8_combout ,\CPU0|Processor|ALUunit|Mux27~7_combout ,\CPU0|Processor|ALUunit|Mux28~6_combout ,\CPU0|Processor|ALUunit|Mux29~11_combout }),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[3]~3_combout }),
	.portbdatain({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file = "de1_data.mif";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file_layout = "port_a";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_mask_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_size = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 26;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 26;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_write_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M20K";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_ram_block \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(\MEMDATA|wMemWriteMB0~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU0|Processor|Mux50~0_combout }),
	.portaaddr({\CPU0|Processor|ALUunit|Mux19~5_combout ,\CPU0|Processor|ALUunit|Mux20~6_combout ,\CPU0|Processor|ALUunit|Mux21~5_combout ,\CPU0|Processor|ALUunit|Mux22~4_combout ,\CPU0|Processor|ALUunit|Mux23~5_combout ,\CPU0|Processor|ALUunit|Mux24~6_combout ,
\CPU0|Processor|ALUunit|Mux25~6_combout ,\CPU0|Processor|ALUunit|Mux26~8_combout ,\CPU0|Processor|ALUunit|Mux27~7_combout ,\CPU0|Processor|ALUunit|Mux28~6_combout ,\CPU0|Processor|ALUunit|Mux29~11_combout }),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[3]~3_combout }),
	.portbdatain({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file = "de1_data.mif";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file_layout = "port_a";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_mask_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_size = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 27;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 27;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_write_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M20K";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_ram_block \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(\MEMDATA|wMemWriteMB0~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU0|Processor|RegsUNI|Mux61~0_combout }),
	.portaaddr({\CPU0|Processor|ALUunit|Mux19~5_combout ,\CPU0|Processor|ALUunit|Mux20~6_combout ,\CPU0|Processor|ALUunit|Mux21~5_combout ,\CPU0|Processor|ALUunit|Mux22~4_combout ,\CPU0|Processor|ALUunit|Mux23~5_combout ,\CPU0|Processor|ALUunit|Mux24~6_combout ,
\CPU0|Processor|ALUunit|Mux25~6_combout ,\CPU0|Processor|ALUunit|Mux26~8_combout ,\CPU0|Processor|ALUunit|Mux27~7_combout ,\CPU0|Processor|ALUunit|Mux28~6_combout ,\CPU0|Processor|ALUunit|Mux29~11_combout }),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[3]~3_combout }),
	.portbdatain({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file = "de1_data.mif";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file_layout = "port_a";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_mask_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_size = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 28;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 28;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_write_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M20K";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_ram_block \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 (
	.portawe(\MEMDATA|wMemWriteMB0~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU0|Processor|Mux61~0_combout }),
	.portaaddr({\CPU0|Processor|ALUunit|Mux19~5_combout ,\CPU0|Processor|ALUunit|Mux20~6_combout ,\CPU0|Processor|ALUunit|Mux21~5_combout ,\CPU0|Processor|ALUunit|Mux22~4_combout ,\CPU0|Processor|ALUunit|Mux23~5_combout ,\CPU0|Processor|ALUunit|Mux24~6_combout ,
\CPU0|Processor|ALUunit|Mux25~6_combout ,\CPU0|Processor|ALUunit|Mux26~8_combout ,\CPU0|Processor|ALUunit|Mux27~7_combout ,\CPU0|Processor|ALUunit|Mux28~6_combout ,\CPU0|Processor|ALUunit|Mux29~11_combout }),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[3]~3_combout }),
	.portbdatain({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ),
	.portbdataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_offset_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_width_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file = "de1_data.mif";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file_layout = "port_a";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .logical_ram_name = "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .operation_mode = "bidir_dual_port";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_mask_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_size = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_bit_number = 29;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_bit_number = 29;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_write_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .ram_block_type = "M20K";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_ram_block \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(\MEMDATA|wMemWriteMB0~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU0|Processor|Mux61~0_combout }),
	.portaaddr({\CPU0|Processor|ALUunit|Mux19~5_combout ,\CPU0|Processor|ALUunit|Mux20~6_combout ,\CPU0|Processor|ALUunit|Mux21~5_combout ,\CPU0|Processor|ALUunit|Mux22~4_combout ,\CPU0|Processor|ALUunit|Mux23~5_combout ,\CPU0|Processor|ALUunit|Mux24~6_combout ,
\CPU0|Processor|ALUunit|Mux25~6_combout ,\CPU0|Processor|ALUunit|Mux26~8_combout ,\CPU0|Processor|ALUunit|Mux27~7_combout ,\CPU0|Processor|ALUunit|Mux28~6_combout ,\CPU0|Processor|ALUunit|Mux29~11_combout }),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[3]~3_combout }),
	.portbdatain({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file = "de1_data.mif";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file_layout = "port_a";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_mask_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_size = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 30;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 30;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_write_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M20K";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_ram_block \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 (
	.portawe(\MEMDATA|wMemWriteMB0~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU0|Processor|Mux61~0_combout }),
	.portaaddr({\CPU0|Processor|ALUunit|Mux19~5_combout ,\CPU0|Processor|ALUunit|Mux20~6_combout ,\CPU0|Processor|ALUunit|Mux21~5_combout ,\CPU0|Processor|ALUunit|Mux22~4_combout ,\CPU0|Processor|ALUunit|Mux23~5_combout ,\CPU0|Processor|ALUunit|Mux24~6_combout ,
\CPU0|Processor|ALUunit|Mux25~6_combout ,\CPU0|Processor|ALUunit|Mux26~8_combout ,\CPU0|Processor|ALUunit|Mux27~7_combout ,\CPU0|Processor|ALUunit|Mux28~6_combout ,\CPU0|Processor|ALUunit|Mux29~11_combout }),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[3]~3_combout }),
	.portbdatain({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ),
	.portbdataout(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_offset_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_width_in_bits = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file = "de1_data.mif";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file_layout = "port_a";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .logical_ram_name = "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .operation_mode = "bidir_dual_port";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_mask_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_size = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_bit_number = 31;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_width = 11;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clear = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clock = "none";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_width = 1;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_address = 0;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_bit_number = 31;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_last_address = 2047;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_depth = 2048;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_width = 32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_write_enable_clock = "clock1";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .ram_block_type = "M20K";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 64'hC8C8C8C8C8C8C8C8;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1 .lut_mask = 64'h37FF37FF37FF37FF;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [31]),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [30]),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [29]),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [28]),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [27]),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [26]),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [25]),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [24]),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [23]),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [22]),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [21]),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [20]),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [19]),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [18]),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [17]),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [16]),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.asdata(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 (
	.dataa(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .lut_mask = 64'h5556555655560000;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1 .lut_mask = 64'h0505270505052705;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 (
	.dataa(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .lut_mask = 64'h0001000100010001;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datae(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .lut_mask = 64'h0E00E0000E00E000;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 (
	.dataa(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datae(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .lut_mask = 64'h0004000000040000;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .lut_mask = 64'hE000E000E000E000;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datae(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .lut_mask = 64'h0EE000000EE00000;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datae(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .lut_mask = 64'h000EEEE000000000;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 64'h8080808080808080;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datae(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 64'h8071077380710773;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .extended_lut = "on";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 64'h01010F0F01000F00;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2 .lut_mask = 64'h0527272705272727;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datae(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 64'h00E00EEE00E00EEE;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datae(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 64'h0000E0000E0EEE0E;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datae(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 64'h0082098800820988;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 64'h0032FA320032FA32;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .extended_lut = "off";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 64'h4747474747474747;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datac(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .extended_lut = "on";
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 64'h13130F0FB3130F0F;
defparam \MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 64'h1100050011000500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .lut_mask = 64'h55AA55AA00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .lut_mask = 64'h0055307500553075;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .lut_mask = 64'h0001F7FE00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .lut_mask = 64'h0F1E071E00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .lut_mask = 64'hAAAAA2AA00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .lut_mask = 64'h3366336600000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 64'h61A561A561A561A5;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 64'hD1001100D1001100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 .lut_mask = 64'h00553F7F00553F7F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 64'h0000C8003232FA32;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .lut_mask = 64'h0000C8003232FA32;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .lut_mask = 64'h1101911111019111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .lut_mask = 64'h048C048C048C048C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 64'h0000000080000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\CPU0|Processor|PC [13],\CPU0|Processor|PC [12],\CPU0|Processor|PC [11],\CPU0|Processor|PC [10],\CPU0|Processor|PC [9],\CPU0|Processor|PC [8],\CPU0|Processor|PC [7],\CPU0|Processor|PC [6],\CPU0|Processor|PC [5],\CPU0|Processor|PC [4],\CPU0|Processor|PC [3],\CPU0|Processor|PC [2]}),
	.portabyteenamasks({\CPU0|Processor|DwByteEnable[0]~0_combout }),
	.portbdatain({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "de1_text.mif";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_mask_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_size = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 12;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 4095;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 4096;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 32;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M20K";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFF";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.asdata(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .lut_mask = 64'h3C2800003C280000;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1 .lut_mask = 64'h0505270505052705;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .lut_mask = 64'h0F3C0A2800000000;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 (
	.dataa(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .lut_mask = 64'h5556555655560000;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 (
	.dataa(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .lut_mask = 64'h0001000100010001;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .lut_mask = 64'h3200C8003200C800;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 (
	.dataa(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .lut_mask = 64'h0000020000000200;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .lut_mask = 64'hC800C800C800C800;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 64'h0111959501119595;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 64'h8031CCEC8031CCEC;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~1 (
	.dataa(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~1 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~1 .lut_mask = 64'h0202020202020202;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\altera_internal_jtag~TDIUTAP ),
	.dataf(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 64'h000000FA320032FA;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2 .lut_mask = 64'h0527272705272727;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 64'h00E00EEE00E00EEE;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 64'h8000800080008000;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 64'h000EE0EE000EE0EE;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 64'h320032FA320032FA;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 64'h4747474747474747;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .shared_arith = "off";
// synopsys translate_on

dffeas \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datac(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.dataf(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .extended_lut = "on";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 64'h13130F0FB3130F0F;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.dataf(!\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 64'h00080008222A777F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 64'h4444444444444444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 64'h2222222222222222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .lut_mask = 64'hF1F1F1F1F1F1F1F1;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~0 .lut_mask = 64'h0537053705370537;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~1 .lut_mask = 64'h99999999FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .lut_mask = 64'h87878787FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0 .lut_mask = 64'h8080808080808080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .lut_mask = 64'h5FAF5FAF5FAF5FAF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .lut_mask = 64'h3F9F3F9F3F9F3F9F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 64'h0000000100000001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .lut_mask = 64'hB77C4000B77C4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 64'h4E5CB0004E5CB000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 64'hCC487000CC487000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 64'hC4BD8000C4BD8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 64'h0000000000040000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altera_internal_jtag~TDIUTAP ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .lut_mask = 64'h1000100010001000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 64'h0000002000000020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 64'h4474477744744777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 .lut_mask = 64'h0707070707070707;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 64'h04AE15BF04AE15BF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 64'h04AE15BF04AE15BF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .lut_mask = 64'h04AE15BF04AE15BF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 64'h2727272727272727;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 64'h4444444444444444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 64'h2AAA000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 64'hA2A2A2A2A0A0A280;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 64'hFFFF1555FFFF1555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .extended_lut = "off";
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 64'h0010001000100010;
defparam \MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|CtrUNI|Decoder0~4 (
// Equation(s):
// \CPU0|Processor|CtrUNI|Decoder0~4_combout  = (\MEMCODE|wReadData[4]~33_combout  & (\MEMCODE|wReadData[2]~34_combout  & (\MEMCODE|wReadData[5]~35_combout  & \CPU0|Processor|CtrUNI|Decoder0~0_combout )))

	.dataa(!\MEMCODE|wReadData[4]~33_combout ),
	.datab(!\MEMCODE|wReadData[2]~34_combout ),
	.datac(!\MEMCODE|wReadData[5]~35_combout ),
	.datad(!\CPU0|Processor|CtrUNI|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|CtrUNI|Decoder0~4 .extended_lut = "off";
defparam \CPU0|Processor|CtrUNI|Decoder0~4 .lut_mask = 64'h0001000100010001;
defparam \CPU0|Processor|CtrUNI|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[31]~0 (
// Equation(s):
// \MEMDATA|wReadData[31]~0_combout  = ( \MEMDATA|is_usermem~3_combout  & ( \CPU0|Processor|CtrUNI|Decoder0~4_combout  & ( (!\CPU0|Processor|ALUunit|Mux2~3_combout  & (!\CPU0|Processor|ALUunit|Mux1~3_combout  & (!\CPU0|Processor|ALUunit|Mux0~9_combout  & 
// \MEMDATA|is_usermem~0_combout ))) ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux2~3_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux1~3_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux0~9_combout ),
	.datad(!\MEMDATA|is_usermem~0_combout ),
	.datae(!\MEMDATA|is_usermem~3_combout ),
	.dataf(!\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[31]~0 .extended_lut = "off";
defparam \MEMDATA|wReadData[31]~0 .lut_mask = 64'h0000000000000080;
defparam \MEMDATA|wReadData[31]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Equal0~0 (
// Equation(s):
// \stopwatch0|Equal0~0_combout  = ( !\CPU0|Processor|ALUunit|Mux20~6_combout  & ( !\CPU0|Processor|ALUunit|Mux19~5_combout  & ( (!\CPU0|Processor|ALUunit|Mux31~5_combout  & ((!\CPU0|Processor|ALUunit|Mux18~2_combout  & 
// (\CPU0|Processor|ALUunit|Mux10~2_combout )) # (\CPU0|Processor|ALUunit|Mux18~2_combout  & ((\CPU0|Processor|Selector10~1_combout ))))) ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux31~5_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux18~2_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux10~2_combout ),
	.datad(!\CPU0|Processor|Selector10~1_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux20~6_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux19~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stopwatch0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Equal0~0 .extended_lut = "off";
defparam \stopwatch0|Equal0~0 .lut_mask = 64'h082A000000000000;
defparam \stopwatch0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Equal0~1 (
// Equation(s):
// \stopwatch0|Equal0~1_combout  = ( \CPU0|Processor|ALUunit|Mux23~2_combout  & ( \CPU0|Processor|ALUunit|Mux23~4_combout  & ( !\CPU0|Processor|ALUunit|Mux28~6_combout  ) ) ) # ( !\CPU0|Processor|ALUunit|Mux23~2_combout  & ( 
// \CPU0|Processor|ALUunit|Mux23~4_combout  & ( !\CPU0|Processor|ALUunit|Mux28~6_combout  ) ) ) # ( \CPU0|Processor|ALUunit|Mux23~2_combout  & ( !\CPU0|Processor|ALUunit|Mux23~4_combout  & ( (!\CPU0|Processor|ALUunit|Mux28~6_combout  & 
// (!\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ((!\CPU0|Processor|ALUControlunit|Mux4~1_combout ) # (\CPU0|Processor|ALUunit|Mux23~0_combout )))) ) ) ) # ( !\CPU0|Processor|ALUunit|Mux23~2_combout  & ( !\CPU0|Processor|ALUunit|Mux23~4_combout  & ( 
// (\CPU0|Processor|ALUControlunit|Mux4~1_combout  & (!\CPU0|Processor|ALUunit|Mux28~6_combout  & (!\CPU0|Processor|ALUControlunit|Mux5~1_combout  & \CPU0|Processor|ALUunit|Mux23~0_combout ))) ) ) )

	.dataa(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux28~6_combout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux23~0_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux23~2_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux23~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stopwatch0|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Equal0~1 .extended_lut = "off";
defparam \stopwatch0|Equal0~1 .lut_mask = 64'h004080C0CCCCCCCC;
defparam \stopwatch0|Equal0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Equal0~2 (
// Equation(s):
// \stopwatch0|Equal0~2_combout  = (!\CPU0|Processor|ALUunit|Mux30~7_combout  & (\CPU0|Processor|ALUunit|Mux27~7_combout  & (!\CPU0|Processor|ALUunit|Mux25~6_combout  & !\CPU0|Processor|ALUunit|Mux26~8_combout )))

	.dataa(!\CPU0|Processor|ALUunit|Mux30~7_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux27~7_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux25~6_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux26~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stopwatch0|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Equal0~2 .extended_lut = "off";
defparam \stopwatch0|Equal0~2 .lut_mask = 64'h2000200020002000;
defparam \stopwatch0|Equal0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Equal0~3 (
// Equation(s):
// \stopwatch0|Equal0~3_combout  = ( \stopwatch0|Equal0~1_combout  & ( \stopwatch0|Equal0~2_combout  & ( (!\CPU0|Processor|ALUunit|Mux15~4_combout  & (!\CPU0|Processor|ALUunit|Mux24~6_combout  & (!\CPU0|Processor|ALUunit|Mux22~4_combout  & 
// \CPU0|Processor|ALUunit|Mux21~5_combout ))) ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux15~4_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux24~6_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux22~4_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux21~5_combout ),
	.datae(!\stopwatch0|Equal0~1_combout ),
	.dataf(!\stopwatch0|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stopwatch0|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Equal0~3 .extended_lut = "off";
defparam \stopwatch0|Equal0~3 .lut_mask = 64'h0000000000000080;
defparam \stopwatch0|Equal0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Equal0~4 (
// Equation(s):
// \stopwatch0|Equal0~4_combout  = ( \stopwatch0|Equal0~0_combout  & ( \stopwatch0|Equal0~3_combout  & ( (\CPU0|Processor|ALUunit|Mux7~6_combout  & (\CPU0|Processor|ALUunit|Mux6~5_combout  & (\CPU0|Processor|ALUunit|Mux5~9_combout  & 
// \CPU0|Processor|ALUunit|Mux4~7_combout ))) ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux7~6_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux6~5_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux5~9_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux4~7_combout ),
	.datae(!\stopwatch0|Equal0~0_combout ),
	.dataf(!\stopwatch0|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stopwatch0|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Equal0~4 .extended_lut = "off";
defparam \stopwatch0|Equal0~4 .lut_mask = 64'h0000000000000001;
defparam \stopwatch0|Equal0~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux3~4 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux3~4_combout  = ( \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( \CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( (\CPU0|Processor|ALUunit|Add1~61_sumout  & (\CPU0|Processor|ALUControlunit|Mux6~2_combout  & 
// !\CPU0|Processor|ALUControlunit|Mux7~0_combout )) ) ) ) # ( \CPU0|Processor|ALUControlunit|Mux4~1_combout  & ( !\CPU0|Processor|ALUControlunit|Mux5~1_combout  & ( (\CPU0|Processor|ALUunit|Add0~57_sumout  & (!\CPU0|Processor|ALUControlunit|Mux6~2_combout  
// & \CPU0|Processor|ALUControlunit|Mux7~0_combout )) ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Add1~61_sumout ),
	.datab(!\CPU0|Processor|ALUunit|Add0~57_sumout ),
	.datac(!\CPU0|Processor|ALUControlunit|Mux6~2_combout ),
	.datad(!\CPU0|Processor|ALUControlunit|Mux7~0_combout ),
	.datae(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.dataf(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux3~4 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux3~4 .lut_mask = 64'h0000003000000500;
defparam \CPU0|Processor|ALUunit|Mux3~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|is_usermem~4 (
// Equation(s):
// \MEMDATA|is_usermem~4_combout  = ( \CPU0|Processor|ALUunit|Mux3~4_combout  & ( (!\CPU0|Processor|ALUunit|Mux14~5_combout  & (!\CPU0|Processor|ALUunit|Mux13~5_combout  & !\CPU0|Processor|ALUunit|Mux12~6_combout )) ) ) # ( 
// !\CPU0|Processor|ALUunit|Mux3~4_combout  & ( (!\CPU0|Processor|ALUunit|Mux14~5_combout  & (!\CPU0|Processor|ALUunit|Mux13~5_combout  & (!\CPU0|Processor|ALUunit|Mux12~6_combout  & !\CPU0|Processor|ALUunit|Mux3~1_combout ))) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux14~5_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux13~5_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux12~6_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux3~1_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux3~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|is_usermem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|is_usermem~4 .extended_lut = "off";
defparam \MEMDATA|is_usermem~4 .lut_mask = 64'h8000808080008080;
defparam \MEMDATA|is_usermem~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Equal0~6 (
// Equation(s):
// \stopwatch0|Equal0~6_combout  = ( \MEMDATA|is_usermem~2_combout  & ( (\CPU0|Processor|ALUunit|Mux2~3_combout  & (!\CPU0|Processor|ALUunit|Mux11~5_combout  & (!\CPU0|Processor|ALUunit|Mux8~4_combout  & \MEMDATA|is_usermem~4_combout ))) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux2~3_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux11~5_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux8~4_combout ),
	.datad(!\MEMDATA|is_usermem~4_combout ),
	.datae(!\MEMDATA|is_usermem~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stopwatch0|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Equal0~6 .extended_lut = "off";
defparam \stopwatch0|Equal0~6 .lut_mask = 64'h0000004000000040;
defparam \stopwatch0|Equal0~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|wReadData[31]~0 (
// Equation(s):
// \stopwatch0|wReadData[31]~0_combout  = ( \stopwatch0|Equal0~4_combout  & ( \stopwatch0|Equal0~6_combout  & ( (\CPU0|Processor|ALUunit|Mux1~3_combout  & (\CPU0|Processor|ALUunit|Mux0~9_combout  & (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & 
// !\CPU0|Processor|ALUunit|Mux29~11_combout ))) ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux1~3_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux0~9_combout ),
	.datac(!\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.datae(!\stopwatch0|Equal0~4_combout ),
	.dataf(!\stopwatch0|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stopwatch0|wReadData[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|wReadData[31]~0 .extended_lut = "off";
defparam \stopwatch0|wReadData[31]~0 .lut_mask = 64'h0000000000000100;
defparam \stopwatch0|wReadData[31]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \lfsr0|wReadData[31]~0 (
// Equation(s):
// \lfsr0|wReadData[31]~0_combout  = ( \CPU0|Processor|ALUunit|Mux29~9_combout  & ( \CPU0|Processor|ALUunit|Mux29~10_combout  & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & ((!\CPU0|Processor|ALUunit|Mux29~8_combout ) # 
// (\CPU0|Processor|ALUControlunit|Mux4~1_combout ))) ) ) ) # ( !\CPU0|Processor|ALUunit|Mux29~9_combout  & ( \CPU0|Processor|ALUunit|Mux29~10_combout  & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & ((!\CPU0|Processor|ALUControlunit|Mux4~1_combout  & 
// ((!\CPU0|Processor|ALUunit|Mux29~8_combout ))) # (\CPU0|Processor|ALUControlunit|Mux4~1_combout  & (!\CPU0|Processor|ALUControlunit|Mux5~1_combout )))) ) ) ) # ( \CPU0|Processor|ALUunit|Mux29~9_combout  & ( !\CPU0|Processor|ALUunit|Mux29~10_combout  & ( 
// (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & ((!\CPU0|Processor|ALUunit|Mux29~8_combout ) # (\CPU0|Processor|ALUControlunit|Mux4~1_combout ))) ) ) ) # ( !\CPU0|Processor|ALUunit|Mux29~9_combout  & ( !\CPU0|Processor|ALUunit|Mux29~10_combout  & ( 
// (!\CPU0|Processor|ALUControlunit|Mux4~1_combout  & (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & !\CPU0|Processor|ALUunit|Mux29~8_combout )) ) ) )

	.dataa(!\CPU0|Processor|ALUControlunit|Mux4~1_combout ),
	.datab(!\CPU0|Processor|ALUControlunit|Mux5~1_combout ),
	.datac(!\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux29~8_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux29~9_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux29~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsr0|wReadData[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsr0|wReadData[31]~0 .extended_lut = "off";
defparam \lfsr0|wReadData[31]~0 .lut_mask = 64'h0A000F050E040F05;
defparam \lfsr0|wReadData[31]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \lfsr0|wReadData[31]~1 (
// Equation(s):
// \lfsr0|wReadData[31]~1_combout  = ( \stopwatch0|Equal0~4_combout  & ( \lfsr0|wReadData[31]~0_combout  & ( (\CPU0|Processor|ALUunit|Mux2~3_combout  & (\CPU0|Processor|ALUunit|Mux1~3_combout  & (\CPU0|Processor|ALUunit|Mux0~9_combout  & 
// \MEMDATA|is_usermem~3_combout ))) ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux2~3_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux1~3_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux0~9_combout ),
	.datad(!\MEMDATA|is_usermem~3_combout ),
	.datae(!\stopwatch0|Equal0~4_combout ),
	.dataf(!\lfsr0|wReadData[31]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsr0|wReadData[31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsr0|wReadData[31]~1 .extended_lut = "off";
defparam \lfsr0|wReadData[31]~1 .lut_mask = 64'h0000000000000001;
defparam \lfsr0|wReadData[31]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \lfsr0|lfsr|lf3 (
// Equation(s):
// \lfsr0|lfsr|lf3~combout  = !\lfsr0|lfsr|out [0] $ (!\lfsr0|lfsr|out [1] $ (!\lfsr0|lfsr|out [21] $ (\lfsr0|lfsr|out [31])))

	.dataa(!\lfsr0|lfsr|out [0]),
	.datab(!\lfsr0|lfsr|out [1]),
	.datac(!\lfsr0|lfsr|out [21]),
	.datad(!\lfsr0|lfsr|out [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsr0|lfsr|lf3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsr0|lfsr|lf3 .extended_lut = "off";
defparam \lfsr0|lfsr|lf3 .lut_mask = 64'h9669966996699669;
defparam \lfsr0|lfsr|lf3 .shared_arith = "off";
// synopsys translate_on

dffeas \lfsr0|lfsr|out[31] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|lf3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[31] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[31] .power_up = "low";
// synopsys translate_on

dffeas \lfsr0|lfsr|out[30] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[30] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[30] .power_up = "low";
// synopsys translate_on

dffeas \lfsr0|lfsr|out[29] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[29] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[29] .power_up = "low";
// synopsys translate_on

dffeas \lfsr0|lfsr|out[28] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[28] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[28] .power_up = "low";
// synopsys translate_on

dffeas \lfsr0|lfsr|out[27] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[27] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[27] .power_up = "low";
// synopsys translate_on

dffeas \lfsr0|lfsr|out[26] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[26] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[26] .power_up = "low";
// synopsys translate_on

dffeas \lfsr0|lfsr|out[25] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[25] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[25] .power_up = "low";
// synopsys translate_on

dffeas \lfsr0|lfsr|out[24] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[24] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[24] .power_up = "low";
// synopsys translate_on

dffeas \lfsr0|lfsr|out[23] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[23] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[23] .power_up = "low";
// synopsys translate_on

dffeas \lfsr0|lfsr|out[22] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[22] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[22] .power_up = "low";
// synopsys translate_on

dffeas \lfsr0|lfsr|out[21] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[21] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[21] .power_up = "low";
// synopsys translate_on

dffeas \lfsr0|lfsr|out[20] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[20] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[20] .power_up = "low";
// synopsys translate_on

dffeas \lfsr0|lfsr|out[19] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[19] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[19] .power_up = "low";
// synopsys translate_on

dffeas \lfsr0|lfsr|out[18] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[18] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[18] .power_up = "low";
// synopsys translate_on

dffeas \lfsr0|lfsr|out[17] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[17] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[17] .power_up = "low";
// synopsys translate_on

dffeas \lfsr0|lfsr|out[16] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[16] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[16] .power_up = "low";
// synopsys translate_on

dffeas \lfsr0|lfsr|out[15] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[15] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[15] .power_up = "low";
// synopsys translate_on

dffeas \lfsr0|lfsr|out[14] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[14] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[14] .power_up = "low";
// synopsys translate_on

dffeas \lfsr0|lfsr|out[13] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[13] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[13] .power_up = "low";
// synopsys translate_on

dffeas \lfsr0|lfsr|out[12] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[12] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[12] .power_up = "low";
// synopsys translate_on

dffeas \lfsr0|lfsr|out[11] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[11] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[11] .power_up = "low";
// synopsys translate_on

dffeas \lfsr0|lfsr|out[10] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[10] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[10] .power_up = "low";
// synopsys translate_on

dffeas \lfsr0|lfsr|out[9] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[9] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[9] .power_up = "low";
// synopsys translate_on

dffeas \lfsr0|lfsr|out[8] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[8] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[8] .power_up = "low";
// synopsys translate_on

dffeas \lfsr0|lfsr|out[7] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[7] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[7] .power_up = "low";
// synopsys translate_on

dffeas \lfsr0|lfsr|out[6] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[6] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[6] .power_up = "low";
// synopsys translate_on

dffeas \lfsr0|lfsr|out[5] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[5] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[5] .power_up = "low";
// synopsys translate_on

dffeas \lfsr0|lfsr|out[4] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[4] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[4] .power_up = "low";
// synopsys translate_on

dffeas \lfsr0|lfsr|out[3] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[3] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[3] .power_up = "low";
// synopsys translate_on

dffeas \lfsr0|lfsr|out[2] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[2] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[2] .power_up = "low";
// synopsys translate_on

dffeas \lfsr0|lfsr|out[1] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[1] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[1] .power_up = "low";
// synopsys translate_on

dffeas \lfsr0|lfsr|out[0] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\lfsr0|lfsr|out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr0|lfsr|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr0|lfsr|out[0] .is_wysiwyg = "true";
defparam \lfsr0|lfsr|out[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|divider|Add0~25 (
// Equation(s):
// \stopwatch0|divider|Add0~25_sumout  = SUM(( \stopwatch0|divider|count [0] ) + ( VCC ) + ( !VCC ))
// \stopwatch0|divider|Add0~26  = CARRY(( \stopwatch0|divider|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|divider|count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|divider|Add0~25_sumout ),
	.cout(\stopwatch0|divider|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|divider|Add0~25 .extended_lut = "off";
defparam \stopwatch0|divider|Add0~25 .lut_mask = 64'h00000000000000FF;
defparam \stopwatch0|divider|Add0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|divider|Add0~1 (
// Equation(s):
// \stopwatch0|divider|Add0~1_sumout  = SUM(( \stopwatch0|divider|count [3] ) + ( GND ) + ( \stopwatch0|divider|Add0~54  ))
// \stopwatch0|divider|Add0~2  = CARRY(( \stopwatch0|divider|count [3] ) + ( GND ) + ( \stopwatch0|divider|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|divider|count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|divider|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|divider|Add0~1_sumout ),
	.cout(\stopwatch0|divider|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|divider|Add0~1 .extended_lut = "off";
defparam \stopwatch0|divider|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|divider|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|divider|Add0~17 (
// Equation(s):
// \stopwatch0|divider|Add0~17_sumout  = SUM(( \stopwatch0|divider|count [4] ) + ( GND ) + ( \stopwatch0|divider|Add0~2  ))
// \stopwatch0|divider|Add0~18  = CARRY(( \stopwatch0|divider|count [4] ) + ( GND ) + ( \stopwatch0|divider|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|divider|count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|divider|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|divider|Add0~17_sumout ),
	.cout(\stopwatch0|divider|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|divider|Add0~17 .extended_lut = "off";
defparam \stopwatch0|divider|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|divider|Add0~17 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|divider|count[4] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\stopwatch0|divider|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\stopwatch0|divider|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|divider|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|divider|count[4] .is_wysiwyg = "true";
defparam \stopwatch0|divider|count[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|divider|Add0~41 (
// Equation(s):
// \stopwatch0|divider|Add0~41_sumout  = SUM(( \stopwatch0|divider|count [5] ) + ( GND ) + ( \stopwatch0|divider|Add0~18  ))
// \stopwatch0|divider|Add0~42  = CARRY(( \stopwatch0|divider|count [5] ) + ( GND ) + ( \stopwatch0|divider|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|divider|count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|divider|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|divider|Add0~41_sumout ),
	.cout(\stopwatch0|divider|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|divider|Add0~41 .extended_lut = "off";
defparam \stopwatch0|divider|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|divider|Add0~41 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|divider|count[5] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\stopwatch0|divider|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\stopwatch0|divider|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|divider|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|divider|count[5] .is_wysiwyg = "true";
defparam \stopwatch0|divider|count[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|divider|Add0~37 (
// Equation(s):
// \stopwatch0|divider|Add0~37_sumout  = SUM(( \stopwatch0|divider|count [6] ) + ( GND ) + ( \stopwatch0|divider|Add0~42  ))
// \stopwatch0|divider|Add0~38  = CARRY(( \stopwatch0|divider|count [6] ) + ( GND ) + ( \stopwatch0|divider|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|divider|count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|divider|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|divider|Add0~37_sumout ),
	.cout(\stopwatch0|divider|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|divider|Add0~37 .extended_lut = "off";
defparam \stopwatch0|divider|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|divider|Add0~37 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|divider|count[6] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\stopwatch0|divider|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\stopwatch0|divider|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|divider|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|divider|count[6] .is_wysiwyg = "true";
defparam \stopwatch0|divider|count[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|divider|Add0~33 (
// Equation(s):
// \stopwatch0|divider|Add0~33_sumout  = SUM(( \stopwatch0|divider|count [7] ) + ( GND ) + ( \stopwatch0|divider|Add0~38  ))
// \stopwatch0|divider|Add0~34  = CARRY(( \stopwatch0|divider|count [7] ) + ( GND ) + ( \stopwatch0|divider|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|divider|count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|divider|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|divider|Add0~33_sumout ),
	.cout(\stopwatch0|divider|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|divider|Add0~33 .extended_lut = "off";
defparam \stopwatch0|divider|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|divider|Add0~33 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|divider|count[7] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\stopwatch0|divider|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\stopwatch0|divider|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|divider|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|divider|count[7] .is_wysiwyg = "true";
defparam \stopwatch0|divider|count[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|divider|Add0~21 (
// Equation(s):
// \stopwatch0|divider|Add0~21_sumout  = SUM(( \stopwatch0|divider|count [8] ) + ( GND ) + ( \stopwatch0|divider|Add0~34  ))
// \stopwatch0|divider|Add0~22  = CARRY(( \stopwatch0|divider|count [8] ) + ( GND ) + ( \stopwatch0|divider|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|divider|count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|divider|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|divider|Add0~21_sumout ),
	.cout(\stopwatch0|divider|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|divider|Add0~21 .extended_lut = "off";
defparam \stopwatch0|divider|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|divider|Add0~21 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|divider|count[8] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\stopwatch0|divider|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\stopwatch0|divider|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|divider|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|divider|count[8] .is_wysiwyg = "true";
defparam \stopwatch0|divider|count[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|divider|Add0~9 (
// Equation(s):
// \stopwatch0|divider|Add0~9_sumout  = SUM(( \stopwatch0|divider|count [9] ) + ( GND ) + ( \stopwatch0|divider|Add0~22  ))
// \stopwatch0|divider|Add0~10  = CARRY(( \stopwatch0|divider|count [9] ) + ( GND ) + ( \stopwatch0|divider|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|divider|count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|divider|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|divider|Add0~9_sumout ),
	.cout(\stopwatch0|divider|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|divider|Add0~9 .extended_lut = "off";
defparam \stopwatch0|divider|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|divider|Add0~9 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|divider|count[9] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\stopwatch0|divider|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\stopwatch0|divider|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|divider|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|divider|count[9] .is_wysiwyg = "true";
defparam \stopwatch0|divider|count[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|divider|Add0~5 (
// Equation(s):
// \stopwatch0|divider|Add0~5_sumout  = SUM(( \stopwatch0|divider|count [10] ) + ( GND ) + ( \stopwatch0|divider|Add0~10  ))
// \stopwatch0|divider|Add0~6  = CARRY(( \stopwatch0|divider|count [10] ) + ( GND ) + ( \stopwatch0|divider|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|divider|count [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|divider|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|divider|Add0~5_sumout ),
	.cout(\stopwatch0|divider|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|divider|Add0~5 .extended_lut = "off";
defparam \stopwatch0|divider|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|divider|Add0~5 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|divider|count[10] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\stopwatch0|divider|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\stopwatch0|divider|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|divider|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|divider|count[10] .is_wysiwyg = "true";
defparam \stopwatch0|divider|count[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|divider|Add0~61 (
// Equation(s):
// \stopwatch0|divider|Add0~61_sumout  = SUM(( \stopwatch0|divider|count [11] ) + ( GND ) + ( \stopwatch0|divider|Add0~6  ))
// \stopwatch0|divider|Add0~62  = CARRY(( \stopwatch0|divider|count [11] ) + ( GND ) + ( \stopwatch0|divider|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|divider|count [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|divider|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|divider|Add0~61_sumout ),
	.cout(\stopwatch0|divider|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|divider|Add0~61 .extended_lut = "off";
defparam \stopwatch0|divider|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|divider|Add0~61 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|divider|count[11] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\stopwatch0|divider|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\stopwatch0|divider|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|divider|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|divider|count[11] .is_wysiwyg = "true";
defparam \stopwatch0|divider|count[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|divider|Add0~57 (
// Equation(s):
// \stopwatch0|divider|Add0~57_sumout  = SUM(( \stopwatch0|divider|count [12] ) + ( GND ) + ( \stopwatch0|divider|Add0~62  ))
// \stopwatch0|divider|Add0~58  = CARRY(( \stopwatch0|divider|count [12] ) + ( GND ) + ( \stopwatch0|divider|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|divider|count [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|divider|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|divider|Add0~57_sumout ),
	.cout(\stopwatch0|divider|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|divider|Add0~57 .extended_lut = "off";
defparam \stopwatch0|divider|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|divider|Add0~57 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|divider|count[12] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\stopwatch0|divider|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\stopwatch0|divider|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|divider|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|divider|count[12] .is_wysiwyg = "true";
defparam \stopwatch0|divider|count[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|divider|Add0~49 (
// Equation(s):
// \stopwatch0|divider|Add0~49_sumout  = SUM(( \stopwatch0|divider|count [13] ) + ( GND ) + ( \stopwatch0|divider|Add0~58  ))
// \stopwatch0|divider|Add0~50  = CARRY(( \stopwatch0|divider|count [13] ) + ( GND ) + ( \stopwatch0|divider|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|divider|count [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|divider|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|divider|Add0~49_sumout ),
	.cout(\stopwatch0|divider|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|divider|Add0~49 .extended_lut = "off";
defparam \stopwatch0|divider|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|divider|Add0~49 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|divider|count[13] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\stopwatch0|divider|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\stopwatch0|divider|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|divider|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|divider|count[13] .is_wysiwyg = "true";
defparam \stopwatch0|divider|count[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|divider|Add0~45 (
// Equation(s):
// \stopwatch0|divider|Add0~45_sumout  = SUM(( \stopwatch0|divider|count [14] ) + ( GND ) + ( \stopwatch0|divider|Add0~50  ))
// \stopwatch0|divider|Add0~46  = CARRY(( \stopwatch0|divider|count [14] ) + ( GND ) + ( \stopwatch0|divider|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|divider|count [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|divider|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|divider|Add0~45_sumout ),
	.cout(\stopwatch0|divider|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|divider|Add0~45 .extended_lut = "off";
defparam \stopwatch0|divider|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|divider|Add0~45 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|divider|count[14] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\stopwatch0|divider|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\stopwatch0|divider|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|divider|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|divider|count[14] .is_wysiwyg = "true";
defparam \stopwatch0|divider|count[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|divider|Add0~13 (
// Equation(s):
// \stopwatch0|divider|Add0~13_sumout  = SUM(( \stopwatch0|divider|count [15] ) + ( GND ) + ( \stopwatch0|divider|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|divider|count [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|divider|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|divider|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|divider|Add0~13 .extended_lut = "off";
defparam \stopwatch0|divider|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|divider|Add0~13 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|divider|count[15] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\stopwatch0|divider|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\stopwatch0|divider|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|divider|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|divider|count[15] .is_wysiwyg = "true";
defparam \stopwatch0|divider|count[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|divider|Equal0~0 (
// Equation(s):
// \stopwatch0|divider|Equal0~0_combout  = (!\stopwatch0|divider|count [9] & (!\stopwatch0|divider|count [15] & (!\stopwatch0|divider|count [4] & \stopwatch0|divider|count [8])))

	.dataa(!\stopwatch0|divider|count [9]),
	.datab(!\stopwatch0|divider|count [15]),
	.datac(!\stopwatch0|divider|count [4]),
	.datad(!\stopwatch0|divider|count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stopwatch0|divider|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|divider|Equal0~0 .extended_lut = "off";
defparam \stopwatch0|divider|Equal0~0 .lut_mask = 64'h0080008000800080;
defparam \stopwatch0|divider|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|divider|Equal0~1 (
// Equation(s):
// \stopwatch0|divider|Equal0~1_combout  = ( \stopwatch0|divider|count [5] & ( (!\stopwatch0|divider|count [0] & (!\stopwatch0|divider|count [1] & (\stopwatch0|divider|count [7] & !\stopwatch0|divider|count [6]))) ) )

	.dataa(!\stopwatch0|divider|count [0]),
	.datab(!\stopwatch0|divider|count [1]),
	.datac(!\stopwatch0|divider|count [7]),
	.datad(!\stopwatch0|divider|count [6]),
	.datae(!\stopwatch0|divider|count [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stopwatch0|divider|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|divider|Equal0~1 .extended_lut = "off";
defparam \stopwatch0|divider|Equal0~1 .lut_mask = 64'h0000080000000800;
defparam \stopwatch0|divider|Equal0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|divider|Equal0~2 (
// Equation(s):
// \stopwatch0|divider|Equal0~2_combout  = ( !\stopwatch0|divider|count [11] & ( (\stopwatch0|divider|count [14] & (\stopwatch0|divider|count [13] & (!\stopwatch0|divider|count [2] & !\stopwatch0|divider|count [12]))) ) )

	.dataa(!\stopwatch0|divider|count [14]),
	.datab(!\stopwatch0|divider|count [13]),
	.datac(!\stopwatch0|divider|count [2]),
	.datad(!\stopwatch0|divider|count [12]),
	.datae(!\stopwatch0|divider|count [11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stopwatch0|divider|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|divider|Equal0~2 .extended_lut = "off";
defparam \stopwatch0|divider|Equal0~2 .lut_mask = 64'h1000000010000000;
defparam \stopwatch0|divider|Equal0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|divider|Equal0~3 (
// Equation(s):
// \stopwatch0|divider|Equal0~3_combout  = ( \stopwatch0|divider|Equal0~2_combout  & ( (\stopwatch0|divider|count [3] & (!\stopwatch0|divider|count [10] & (\stopwatch0|divider|Equal0~0_combout  & \stopwatch0|divider|Equal0~1_combout ))) ) )

	.dataa(!\stopwatch0|divider|count [3]),
	.datab(!\stopwatch0|divider|count [10]),
	.datac(!\stopwatch0|divider|Equal0~0_combout ),
	.datad(!\stopwatch0|divider|Equal0~1_combout ),
	.datae(!\stopwatch0|divider|Equal0~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stopwatch0|divider|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|divider|Equal0~3 .extended_lut = "off";
defparam \stopwatch0|divider|Equal0~3 .lut_mask = 64'h0000000400000004;
defparam \stopwatch0|divider|Equal0~3 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|divider|count[0] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\stopwatch0|divider|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\stopwatch0|divider|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|divider|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|divider|count[0] .is_wysiwyg = "true";
defparam \stopwatch0|divider|count[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|divider|Add0~29 (
// Equation(s):
// \stopwatch0|divider|Add0~29_sumout  = SUM(( \stopwatch0|divider|count [1] ) + ( GND ) + ( \stopwatch0|divider|Add0~26  ))
// \stopwatch0|divider|Add0~30  = CARRY(( \stopwatch0|divider|count [1] ) + ( GND ) + ( \stopwatch0|divider|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|divider|count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|divider|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|divider|Add0~29_sumout ),
	.cout(\stopwatch0|divider|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|divider|Add0~29 .extended_lut = "off";
defparam \stopwatch0|divider|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|divider|Add0~29 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|divider|count[1] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\stopwatch0|divider|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\stopwatch0|divider|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|divider|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|divider|count[1] .is_wysiwyg = "true";
defparam \stopwatch0|divider|count[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|divider|Add0~53 (
// Equation(s):
// \stopwatch0|divider|Add0~53_sumout  = SUM(( \stopwatch0|divider|count [2] ) + ( GND ) + ( \stopwatch0|divider|Add0~30  ))
// \stopwatch0|divider|Add0~54  = CARRY(( \stopwatch0|divider|count [2] ) + ( GND ) + ( \stopwatch0|divider|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|divider|count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|divider|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|divider|Add0~53_sumout ),
	.cout(\stopwatch0|divider|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|divider|Add0~53 .extended_lut = "off";
defparam \stopwatch0|divider|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|divider|Add0~53 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|divider|count[2] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\stopwatch0|divider|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\stopwatch0|divider|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|divider|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|divider|count[2] .is_wysiwyg = "true";
defparam \stopwatch0|divider|count[2] .power_up = "low";
// synopsys translate_on

dffeas \stopwatch0|divider|count[3] (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\stopwatch0|divider|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\stopwatch0|divider|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|divider|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|divider|count[3] .is_wysiwyg = "true";
defparam \stopwatch0|divider|count[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|divider|new_freq~0 (
// Equation(s):
// \stopwatch0|divider|new_freq~0_combout  = ( \stopwatch0|divider|Equal0~1_combout  & ( \stopwatch0|divider|Equal0~2_combout  & ( !\stopwatch0|divider|new_freq~q  $ (((!\stopwatch0|divider|count [3]) # ((!\stopwatch0|divider|Equal0~0_combout ) # 
// (\stopwatch0|divider|count [10])))) ) ) ) # ( !\stopwatch0|divider|Equal0~1_combout  & ( \stopwatch0|divider|Equal0~2_combout  & ( \stopwatch0|divider|new_freq~q  ) ) ) # ( \stopwatch0|divider|Equal0~1_combout  & ( !\stopwatch0|divider|Equal0~2_combout  & 
// ( \stopwatch0|divider|new_freq~q  ) ) ) # ( !\stopwatch0|divider|Equal0~1_combout  & ( !\stopwatch0|divider|Equal0~2_combout  & ( \stopwatch0|divider|new_freq~q  ) ) )

	.dataa(!\stopwatch0|divider|new_freq~q ),
	.datab(!\stopwatch0|divider|count [3]),
	.datac(!\stopwatch0|divider|count [10]),
	.datad(!\stopwatch0|divider|Equal0~0_combout ),
	.datae(!\stopwatch0|divider|Equal0~1_combout ),
	.dataf(!\stopwatch0|divider|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stopwatch0|divider|new_freq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|divider|new_freq~0 .extended_lut = "off";
defparam \stopwatch0|divider|new_freq~0 .lut_mask = 64'h5555555555555565;
defparam \stopwatch0|divider|new_freq~0 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|divider|new_freq (
	.clk(\CLOCK0|oCLK_50~combout ),
	.d(\stopwatch0|divider|new_freq~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|divider|new_freq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|divider|new_freq .is_wysiwyg = "true";
defparam \stopwatch0|divider|new_freq .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|time_count[0]~0 (
// Equation(s):
// \stopwatch0|time_count[0]~0_combout  = !\stopwatch0|time_count [0]

	.dataa(!\stopwatch0|time_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stopwatch0|time_count[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|time_count[0]~0 .extended_lut = "off";
defparam \stopwatch0|time_count[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \stopwatch0|time_count[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|reset_flag~0 (
// Equation(s):
// \stopwatch0|reset_flag~0_combout  = ( \stopwatch0|Equal0~4_combout  & ( \stopwatch0|Equal0~6_combout  & ( (\CPU0|Processor|CtrUNI|Decoder0~5_combout  & (\CPU0|Processor|ALUunit|Mux1~3_combout  & (\CPU0|Processor|ALUunit|Mux0~9_combout  & 
// !\CPU0|Processor|ALUunit|Mux29~11_combout ))) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~5_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux1~3_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux0~9_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.datae(!\stopwatch0|Equal0~4_combout ),
	.dataf(!\stopwatch0|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stopwatch0|reset_flag~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|reset_flag~0 .extended_lut = "off";
defparam \stopwatch0|reset_flag~0 .lut_mask = 64'h0000000000000100;
defparam \stopwatch0|reset_flag~0 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|reset_flag (
	.clk(\CLOCK0|CLK~combout ),
	.d(\stopwatch0|reset_flag~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|reset_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|reset_flag .is_wysiwyg = "true";
defparam \stopwatch0|reset_flag .power_up = "low";
// synopsys translate_on

dffeas \stopwatch0|time_count[0] (
	.clk(\stopwatch0|divider|new_freq~q ),
	.d(\stopwatch0|time_count[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\stopwatch0|reset_flag~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|time_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|time_count[0] .is_wysiwyg = "true";
defparam \stopwatch0|time_count[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[0]~66 (
// Equation(s):
// \MEMDATA|wReadData[0]~66_combout  = ( \stopwatch0|time_count [0] & ( \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ( (!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [0]) ) ) ) # ( !\stopwatch0|time_count [0] & ( 
// \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ( (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [0]))) ) ) ) # ( \stopwatch0|time_count [0] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ( (!\MEMDATA|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [0]))) ) ) ) # ( !\stopwatch0|time_count [0] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ( (!\MEMDATA|wReadData[31]~0_combout  & (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [0])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\stopwatch0|wReadData[31]~0_combout ),
	.datac(!\lfsr0|wReadData[31]~1_combout ),
	.datad(!\lfsr0|lfsr|out [0]),
	.datae(!\stopwatch0|time_count [0]),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[0]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[0]~66 .extended_lut = "off";
defparam \MEMDATA|wReadData[0]~66 .lut_mask = 64'h8088A0AAC0CCF0FF;
defparam \MEMDATA|wReadData[0]~66 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|is_usermem~5 (
// Equation(s):
// \MEMDATA|is_usermem~5_combout  = ( !\CPU0|Processor|ALUunit|Mux9~7_combout  & ( !\CPU0|Processor|ALUunit|Mux9~8_combout  & ( (!\CPU0|Processor|ALUunit|Mux18~9_combout  & (!\CPU0|Processor|ALUunit|Mux17~1_combout  & 
// (!\CPU0|Processor|ALUunit|Mux16~2_combout  & !\CPU0|Processor|ALUunit|Mux11~5_combout ))) ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux18~9_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux17~1_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux16~2_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux11~5_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux9~7_combout ),
	.dataf(!\CPU0|Processor|ALUunit|Mux9~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|is_usermem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|is_usermem~5 .extended_lut = "off";
defparam \MEMDATA|is_usermem~5 .lut_mask = 64'h8000000000000000;
defparam \MEMDATA|is_usermem~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|is_usermem~6 (
// Equation(s):
// \MEMDATA|is_usermem~6_combout  = ( \MEMDATA|is_usermem~4_combout  & ( \MEMDATA|is_usermem~5_combout  & ( (!\CPU0|Processor|ALUunit|Mux2~3_combout  & (!\CPU0|Processor|ALUunit|Mux1~3_combout  & (!\CPU0|Processor|ALUunit|Mux0~9_combout  & 
// !\CPU0|Processor|ALUunit|Mux8~4_combout ))) ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux2~3_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux1~3_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux0~9_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux8~4_combout ),
	.datae(!\MEMDATA|is_usermem~4_combout ),
	.dataf(!\MEMDATA|is_usermem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|is_usermem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|is_usermem~6 .extended_lut = "off";
defparam \MEMDATA|is_usermem~6 .lut_mask = 64'h0000000000008000;
defparam \MEMDATA|is_usermem~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Equal0~5 (
// Equation(s):
// \stopwatch0|Equal0~5_combout  = ( \MEMDATA|is_usermem~4_combout  & ( \MEMDATA|is_usermem~5_combout  & ( (\CPU0|Processor|ALUunit|Mux2~3_combout  & (\CPU0|Processor|ALUunit|Mux1~3_combout  & (\CPU0|Processor|ALUunit|Mux0~9_combout  & 
// !\CPU0|Processor|ALUunit|Mux8~4_combout ))) ) ) )

	.dataa(!\CPU0|Processor|ALUunit|Mux2~3_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux1~3_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux0~9_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux8~4_combout ),
	.datae(!\MEMDATA|is_usermem~4_combout ),
	.dataf(!\MEMDATA|is_usermem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stopwatch0|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Equal0~5 .extended_lut = "off";
defparam \stopwatch0|Equal0~5 .lut_mask = 64'h0000000000000100;
defparam \stopwatch0|Equal0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[0]~1 (
// Equation(s):
// \MEMDATA|wReadData[0]~1_combout  = ( \stopwatch0|Equal0~4_combout  & ( \stopwatch0|Equal0~5_combout  & ( \CPU0|Processor|CtrUNI|Decoder0~4_combout  ) ) ) # ( !\stopwatch0|Equal0~4_combout  & ( \stopwatch0|Equal0~5_combout  & ( 
// (\MEMDATA|is_usermem~0_combout  & (\MEMDATA|is_usermem~6_combout  & \CPU0|Processor|CtrUNI|Decoder0~4_combout )) ) ) ) # ( \stopwatch0|Equal0~4_combout  & ( !\stopwatch0|Equal0~5_combout  & ( (\MEMDATA|is_usermem~0_combout  & 
// (\MEMDATA|is_usermem~6_combout  & \CPU0|Processor|CtrUNI|Decoder0~4_combout )) ) ) ) # ( !\stopwatch0|Equal0~4_combout  & ( !\stopwatch0|Equal0~5_combout  & ( (\MEMDATA|is_usermem~0_combout  & (\MEMDATA|is_usermem~6_combout  & 
// \CPU0|Processor|CtrUNI|Decoder0~4_combout )) ) ) )

	.dataa(!\MEMDATA|is_usermem~0_combout ),
	.datab(!\MEMDATA|is_usermem~6_combout ),
	.datac(!\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.datad(gnd),
	.datae(!\stopwatch0|Equal0~4_combout ),
	.dataf(!\stopwatch0|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[0]~1 .extended_lut = "off";
defparam \MEMDATA|wReadData[0]~1 .lut_mask = 64'h0101010101010F0F;
defparam \MEMDATA|wReadData[0]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Add0~1 (
// Equation(s):
// \stopwatch0|Add0~1_sumout  = SUM(( \stopwatch0|time_count [0] ) + ( \stopwatch0|time_count [1] ) + ( !VCC ))
// \stopwatch0|Add0~2  = CARRY(( \stopwatch0|time_count [0] ) + ( \stopwatch0|time_count [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|time_count [0]),
	.datae(gnd),
	.dataf(!\stopwatch0|time_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|Add0~1_sumout ),
	.cout(\stopwatch0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Add0~1 .extended_lut = "off";
defparam \stopwatch0|Add0~1 .lut_mask = 64'h0000FF00000000FF;
defparam \stopwatch0|Add0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|time_count[1] (
	.clk(\stopwatch0|divider|new_freq~q ),
	.d(\stopwatch0|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\stopwatch0|reset_flag~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|time_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|time_count[1] .is_wysiwyg = "true";
defparam \stopwatch0|time_count[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[1]~67 (
// Equation(s):
// \MEMDATA|wReadData[1]~67_combout  = ( \stopwatch0|time_count [1] & ( \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ( (!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [1]) ) ) ) # ( !\stopwatch0|time_count [1] & ( 
// \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ( (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [1]))) ) ) ) # ( \stopwatch0|time_count [1] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ( (!\MEMDATA|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [1]))) ) ) ) # ( !\stopwatch0|time_count [1] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ( (!\MEMDATA|wReadData[31]~0_combout  & (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [1])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\stopwatch0|wReadData[31]~0_combout ),
	.datac(!\lfsr0|wReadData[31]~1_combout ),
	.datad(!\lfsr0|lfsr|out [1]),
	.datae(!\stopwatch0|time_count [1]),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[1]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[1]~67 .extended_lut = "off";
defparam \MEMDATA|wReadData[1]~67 .lut_mask = 64'h8088A0AAC0CCF0FF;
defparam \MEMDATA|wReadData[1]~67 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Add0~5 (
// Equation(s):
// \stopwatch0|Add0~5_sumout  = SUM(( \stopwatch0|time_count [2] ) + ( GND ) + ( \stopwatch0|Add0~2  ))
// \stopwatch0|Add0~6  = CARRY(( \stopwatch0|time_count [2] ) + ( GND ) + ( \stopwatch0|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|time_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|Add0~5_sumout ),
	.cout(\stopwatch0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Add0~5 .extended_lut = "off";
defparam \stopwatch0|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|Add0~5 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|time_count[2] (
	.clk(\stopwatch0|divider|new_freq~q ),
	.d(\stopwatch0|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\stopwatch0|reset_flag~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|time_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|time_count[2] .is_wysiwyg = "true";
defparam \stopwatch0|time_count[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[2]~68 (
// Equation(s):
// \MEMDATA|wReadData[2]~68_combout  = ( \stopwatch0|time_count [2] & ( \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ( (!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [2]) ) ) ) # ( !\stopwatch0|time_count [2] & ( 
// \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ( (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [2]))) ) ) ) # ( \stopwatch0|time_count [2] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ( (!\MEMDATA|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [2]))) ) ) ) # ( !\stopwatch0|time_count [2] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ( (!\MEMDATA|wReadData[31]~0_combout  & (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [2])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\stopwatch0|wReadData[31]~0_combout ),
	.datac(!\lfsr0|wReadData[31]~1_combout ),
	.datad(!\lfsr0|lfsr|out [2]),
	.datae(!\stopwatch0|time_count [2]),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[2]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[2]~68 .extended_lut = "off";
defparam \MEMDATA|wReadData[2]~68 .lut_mask = 64'h8088A0AAC0CCF0FF;
defparam \MEMDATA|wReadData[2]~68 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Add0~9 (
// Equation(s):
// \stopwatch0|Add0~9_sumout  = SUM(( \stopwatch0|time_count [3] ) + ( GND ) + ( \stopwatch0|Add0~6  ))
// \stopwatch0|Add0~10  = CARRY(( \stopwatch0|time_count [3] ) + ( GND ) + ( \stopwatch0|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|time_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|Add0~9_sumout ),
	.cout(\stopwatch0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Add0~9 .extended_lut = "off";
defparam \stopwatch0|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|Add0~9 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|time_count[3] (
	.clk(\stopwatch0|divider|new_freq~q ),
	.d(\stopwatch0|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\stopwatch0|reset_flag~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|time_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|time_count[3] .is_wysiwyg = "true";
defparam \stopwatch0|time_count[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[3]~69 (
// Equation(s):
// \MEMDATA|wReadData[3]~69_combout  = ( \stopwatch0|time_count [3] & ( \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ( (!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [3]) ) ) ) # ( !\stopwatch0|time_count [3] & ( 
// \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ( (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [3]))) ) ) ) # ( \stopwatch0|time_count [3] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ( (!\MEMDATA|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [3]))) ) ) ) # ( !\stopwatch0|time_count [3] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ( (!\MEMDATA|wReadData[31]~0_combout  & (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [3])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\stopwatch0|wReadData[31]~0_combout ),
	.datac(!\lfsr0|wReadData[31]~1_combout ),
	.datad(!\lfsr0|lfsr|out [3]),
	.datae(!\stopwatch0|time_count [3]),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[3]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[3]~69 .extended_lut = "off";
defparam \MEMDATA|wReadData[3]~69 .lut_mask = 64'h8088A0AAC0CCF0FF;
defparam \MEMDATA|wReadData[3]~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Add0~13 (
// Equation(s):
// \stopwatch0|Add0~13_sumout  = SUM(( \stopwatch0|time_count [4] ) + ( GND ) + ( \stopwatch0|Add0~10  ))
// \stopwatch0|Add0~14  = CARRY(( \stopwatch0|time_count [4] ) + ( GND ) + ( \stopwatch0|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|time_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|Add0~13_sumout ),
	.cout(\stopwatch0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Add0~13 .extended_lut = "off";
defparam \stopwatch0|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|Add0~13 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|time_count[4] (
	.clk(\stopwatch0|divider|new_freq~q ),
	.d(\stopwatch0|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\stopwatch0|reset_flag~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|time_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|time_count[4] .is_wysiwyg = "true";
defparam \stopwatch0|time_count[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[4]~70 (
// Equation(s):
// \MEMDATA|wReadData[4]~70_combout  = ( \stopwatch0|time_count [4] & ( \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4] & ( (!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [4]) ) ) ) # ( !\stopwatch0|time_count [4] & ( 
// \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4] & ( (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [4]))) ) ) ) # ( \stopwatch0|time_count [4] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4] & ( (!\MEMDATA|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [4]))) ) ) ) # ( !\stopwatch0|time_count [4] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4] & ( (!\MEMDATA|wReadData[31]~0_combout  & (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [4])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\stopwatch0|wReadData[31]~0_combout ),
	.datac(!\lfsr0|wReadData[31]~1_combout ),
	.datad(!\lfsr0|lfsr|out [4]),
	.datae(!\stopwatch0|time_count [4]),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[4]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[4]~70 .extended_lut = "off";
defparam \MEMDATA|wReadData[4]~70 .lut_mask = 64'h8088A0AAC0CCF0FF;
defparam \MEMDATA|wReadData[4]~70 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Add0~17 (
// Equation(s):
// \stopwatch0|Add0~17_sumout  = SUM(( \stopwatch0|time_count [5] ) + ( GND ) + ( \stopwatch0|Add0~14  ))
// \stopwatch0|Add0~18  = CARRY(( \stopwatch0|time_count [5] ) + ( GND ) + ( \stopwatch0|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|time_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|Add0~17_sumout ),
	.cout(\stopwatch0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Add0~17 .extended_lut = "off";
defparam \stopwatch0|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|Add0~17 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|time_count[5] (
	.clk(\stopwatch0|divider|new_freq~q ),
	.d(\stopwatch0|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\stopwatch0|reset_flag~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|time_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|time_count[5] .is_wysiwyg = "true";
defparam \stopwatch0|time_count[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[5]~71 (
// Equation(s):
// \MEMDATA|wReadData[5]~71_combout  = ( \stopwatch0|time_count [5] & ( \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5] & ( (!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [5]) ) ) ) # ( !\stopwatch0|time_count [5] & ( 
// \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5] & ( (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [5]))) ) ) ) # ( \stopwatch0|time_count [5] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5] & ( (!\MEMDATA|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [5]))) ) ) ) # ( !\stopwatch0|time_count [5] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5] & ( (!\MEMDATA|wReadData[31]~0_combout  & (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [5])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\stopwatch0|wReadData[31]~0_combout ),
	.datac(!\lfsr0|wReadData[31]~1_combout ),
	.datad(!\lfsr0|lfsr|out [5]),
	.datae(!\stopwatch0|time_count [5]),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[5]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[5]~71 .extended_lut = "off";
defparam \MEMDATA|wReadData[5]~71 .lut_mask = 64'h8088A0AAC0CCF0FF;
defparam \MEMDATA|wReadData[5]~71 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Add0~21 (
// Equation(s):
// \stopwatch0|Add0~21_sumout  = SUM(( \stopwatch0|time_count [6] ) + ( GND ) + ( \stopwatch0|Add0~18  ))
// \stopwatch0|Add0~22  = CARRY(( \stopwatch0|time_count [6] ) + ( GND ) + ( \stopwatch0|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|time_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|Add0~21_sumout ),
	.cout(\stopwatch0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Add0~21 .extended_lut = "off";
defparam \stopwatch0|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|Add0~21 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|time_count[6] (
	.clk(\stopwatch0|divider|new_freq~q ),
	.d(\stopwatch0|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\stopwatch0|reset_flag~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|time_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|time_count[6] .is_wysiwyg = "true";
defparam \stopwatch0|time_count[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[6]~72 (
// Equation(s):
// \MEMDATA|wReadData[6]~72_combout  = ( \stopwatch0|time_count [6] & ( \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ( (!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [6]) ) ) ) # ( !\stopwatch0|time_count [6] & ( 
// \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ( (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [6]))) ) ) ) # ( \stopwatch0|time_count [6] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ( (!\MEMDATA|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [6]))) ) ) ) # ( !\stopwatch0|time_count [6] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ( (!\MEMDATA|wReadData[31]~0_combout  & (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [6])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\stopwatch0|wReadData[31]~0_combout ),
	.datac(!\lfsr0|wReadData[31]~1_combout ),
	.datad(!\lfsr0|lfsr|out [6]),
	.datae(!\stopwatch0|time_count [6]),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[6]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[6]~72 .extended_lut = "off";
defparam \MEMDATA|wReadData[6]~72 .lut_mask = 64'h8088A0AAC0CCF0FF;
defparam \MEMDATA|wReadData[6]~72 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Add0~25 (
// Equation(s):
// \stopwatch0|Add0~25_sumout  = SUM(( \stopwatch0|time_count [7] ) + ( GND ) + ( \stopwatch0|Add0~22  ))
// \stopwatch0|Add0~26  = CARRY(( \stopwatch0|time_count [7] ) + ( GND ) + ( \stopwatch0|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|time_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|Add0~25_sumout ),
	.cout(\stopwatch0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Add0~25 .extended_lut = "off";
defparam \stopwatch0|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|Add0~25 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|time_count[7] (
	.clk(\stopwatch0|divider|new_freq~q ),
	.d(\stopwatch0|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\stopwatch0|reset_flag~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|time_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|time_count[7] .is_wysiwyg = "true";
defparam \stopwatch0|time_count[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[7]~73 (
// Equation(s):
// \MEMDATA|wReadData[7]~73_combout  = ( \stopwatch0|time_count [7] & ( \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ( (!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [7]) ) ) ) # ( !\stopwatch0|time_count [7] & ( 
// \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ( (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [7]))) ) ) ) # ( \stopwatch0|time_count [7] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ( (!\MEMDATA|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [7]))) ) ) ) # ( !\stopwatch0|time_count [7] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ( (!\MEMDATA|wReadData[31]~0_combout  & (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [7])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\stopwatch0|wReadData[31]~0_combout ),
	.datac(!\lfsr0|wReadData[31]~1_combout ),
	.datad(!\lfsr0|lfsr|out [7]),
	.datae(!\stopwatch0|time_count [7]),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[7]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[7]~73 .extended_lut = "off";
defparam \MEMDATA|wReadData[7]~73 .lut_mask = 64'h8088A0AAC0CCF0FF;
defparam \MEMDATA|wReadData[7]~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Add0~29 (
// Equation(s):
// \stopwatch0|Add0~29_sumout  = SUM(( \stopwatch0|time_count [8] ) + ( GND ) + ( \stopwatch0|Add0~26  ))
// \stopwatch0|Add0~30  = CARRY(( \stopwatch0|time_count [8] ) + ( GND ) + ( \stopwatch0|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|time_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|Add0~29_sumout ),
	.cout(\stopwatch0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Add0~29 .extended_lut = "off";
defparam \stopwatch0|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|Add0~29 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|time_count[8] (
	.clk(\stopwatch0|divider|new_freq~q ),
	.d(\stopwatch0|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\stopwatch0|reset_flag~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|time_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|time_count[8] .is_wysiwyg = "true";
defparam \stopwatch0|time_count[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[8]~74 (
// Equation(s):
// \MEMDATA|wReadData[8]~74_combout  = ( \stopwatch0|time_count [8] & ( \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [8] & ( (!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [8]) ) ) ) # ( !\stopwatch0|time_count [8] & ( 
// \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [8] & ( (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [8]))) ) ) ) # ( \stopwatch0|time_count [8] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [8] & ( (!\MEMDATA|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [8]))) ) ) ) # ( !\stopwatch0|time_count [8] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [8] & ( (!\MEMDATA|wReadData[31]~0_combout  & (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [8])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\stopwatch0|wReadData[31]~0_combout ),
	.datac(!\lfsr0|wReadData[31]~1_combout ),
	.datad(!\lfsr0|lfsr|out [8]),
	.datae(!\stopwatch0|time_count [8]),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[8]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[8]~74 .extended_lut = "off";
defparam \MEMDATA|wReadData[8]~74 .lut_mask = 64'h8088A0AAC0CCF0FF;
defparam \MEMDATA|wReadData[8]~74 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Add0~33 (
// Equation(s):
// \stopwatch0|Add0~33_sumout  = SUM(( \stopwatch0|time_count [9] ) + ( GND ) + ( \stopwatch0|Add0~30  ))
// \stopwatch0|Add0~34  = CARRY(( \stopwatch0|time_count [9] ) + ( GND ) + ( \stopwatch0|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|time_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|Add0~33_sumout ),
	.cout(\stopwatch0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Add0~33 .extended_lut = "off";
defparam \stopwatch0|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|Add0~33 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|time_count[9] (
	.clk(\stopwatch0|divider|new_freq~q ),
	.d(\stopwatch0|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\stopwatch0|reset_flag~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|time_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|time_count[9] .is_wysiwyg = "true";
defparam \stopwatch0|time_count[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[9]~75 (
// Equation(s):
// \MEMDATA|wReadData[9]~75_combout  = ( \stopwatch0|time_count [9] & ( \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [9] & ( (!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [9]) ) ) ) # ( !\stopwatch0|time_count [9] & ( 
// \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [9] & ( (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [9]))) ) ) ) # ( \stopwatch0|time_count [9] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [9] & ( (!\MEMDATA|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [9]))) ) ) ) # ( !\stopwatch0|time_count [9] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [9] & ( (!\MEMDATA|wReadData[31]~0_combout  & (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [9])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\stopwatch0|wReadData[31]~0_combout ),
	.datac(!\lfsr0|wReadData[31]~1_combout ),
	.datad(!\lfsr0|lfsr|out [9]),
	.datae(!\stopwatch0|time_count [9]),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[9]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[9]~75 .extended_lut = "off";
defparam \MEMDATA|wReadData[9]~75 .lut_mask = 64'h8088A0AAC0CCF0FF;
defparam \MEMDATA|wReadData[9]~75 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Add0~37 (
// Equation(s):
// \stopwatch0|Add0~37_sumout  = SUM(( \stopwatch0|time_count [10] ) + ( GND ) + ( \stopwatch0|Add0~34  ))
// \stopwatch0|Add0~38  = CARRY(( \stopwatch0|time_count [10] ) + ( GND ) + ( \stopwatch0|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|time_count [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|Add0~37_sumout ),
	.cout(\stopwatch0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Add0~37 .extended_lut = "off";
defparam \stopwatch0|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|Add0~37 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|time_count[10] (
	.clk(\stopwatch0|divider|new_freq~q ),
	.d(\stopwatch0|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\stopwatch0|reset_flag~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|time_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|time_count[10] .is_wysiwyg = "true";
defparam \stopwatch0|time_count[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[10]~76 (
// Equation(s):
// \MEMDATA|wReadData[10]~76_combout  = ( \stopwatch0|time_count [10] & ( \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [10] & ( (!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [10]) ) ) ) # ( !\stopwatch0|time_count [10] & ( 
// \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [10] & ( (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [10]))) ) ) ) # ( \stopwatch0|time_count [10] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [10] & ( (!\MEMDATA|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [10]))) ) ) ) # ( !\stopwatch0|time_count [10] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [10] & ( (!\MEMDATA|wReadData[31]~0_combout  & (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [10])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\stopwatch0|wReadData[31]~0_combout ),
	.datac(!\lfsr0|wReadData[31]~1_combout ),
	.datad(!\lfsr0|lfsr|out [10]),
	.datae(!\stopwatch0|time_count [10]),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[10]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[10]~76 .extended_lut = "off";
defparam \MEMDATA|wReadData[10]~76 .lut_mask = 64'h8088A0AAC0CCF0FF;
defparam \MEMDATA|wReadData[10]~76 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Add0~41 (
// Equation(s):
// \stopwatch0|Add0~41_sumout  = SUM(( \stopwatch0|time_count [11] ) + ( GND ) + ( \stopwatch0|Add0~38  ))
// \stopwatch0|Add0~42  = CARRY(( \stopwatch0|time_count [11] ) + ( GND ) + ( \stopwatch0|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|time_count [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|Add0~41_sumout ),
	.cout(\stopwatch0|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Add0~41 .extended_lut = "off";
defparam \stopwatch0|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|Add0~41 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|time_count[11] (
	.clk(\stopwatch0|divider|new_freq~q ),
	.d(\stopwatch0|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\stopwatch0|reset_flag~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|time_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|time_count[11] .is_wysiwyg = "true";
defparam \stopwatch0|time_count[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[11]~77 (
// Equation(s):
// \MEMDATA|wReadData[11]~77_combout  = ( \stopwatch0|time_count [11] & ( \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [11] & ( (!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [11]) ) ) ) # ( !\stopwatch0|time_count [11] & ( 
// \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [11] & ( (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [11]))) ) ) ) # ( \stopwatch0|time_count [11] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [11] & ( (!\MEMDATA|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [11]))) ) ) ) # ( !\stopwatch0|time_count [11] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [11] & ( (!\MEMDATA|wReadData[31]~0_combout  & (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [11])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\stopwatch0|wReadData[31]~0_combout ),
	.datac(!\lfsr0|wReadData[31]~1_combout ),
	.datad(!\lfsr0|lfsr|out [11]),
	.datae(!\stopwatch0|time_count [11]),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[11]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[11]~77 .extended_lut = "off";
defparam \MEMDATA|wReadData[11]~77 .lut_mask = 64'h8088A0AAC0CCF0FF;
defparam \MEMDATA|wReadData[11]~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Add0~45 (
// Equation(s):
// \stopwatch0|Add0~45_sumout  = SUM(( \stopwatch0|time_count [12] ) + ( GND ) + ( \stopwatch0|Add0~42  ))
// \stopwatch0|Add0~46  = CARRY(( \stopwatch0|time_count [12] ) + ( GND ) + ( \stopwatch0|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|time_count [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|Add0~45_sumout ),
	.cout(\stopwatch0|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Add0~45 .extended_lut = "off";
defparam \stopwatch0|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|Add0~45 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|time_count[12] (
	.clk(\stopwatch0|divider|new_freq~q ),
	.d(\stopwatch0|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\stopwatch0|reset_flag~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|time_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|time_count[12] .is_wysiwyg = "true";
defparam \stopwatch0|time_count[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[12]~78 (
// Equation(s):
// \MEMDATA|wReadData[12]~78_combout  = ( \stopwatch0|time_count [12] & ( \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [12] & ( (!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [12]) ) ) ) # ( !\stopwatch0|time_count [12] & ( 
// \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [12] & ( (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [12]))) ) ) ) # ( \stopwatch0|time_count [12] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [12] & ( (!\MEMDATA|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [12]))) ) ) ) # ( !\stopwatch0|time_count [12] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [12] & ( (!\MEMDATA|wReadData[31]~0_combout  & (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [12])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\stopwatch0|wReadData[31]~0_combout ),
	.datac(!\lfsr0|wReadData[31]~1_combout ),
	.datad(!\lfsr0|lfsr|out [12]),
	.datae(!\stopwatch0|time_count [12]),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[12]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[12]~78 .extended_lut = "off";
defparam \MEMDATA|wReadData[12]~78 .lut_mask = 64'h8088A0AAC0CCF0FF;
defparam \MEMDATA|wReadData[12]~78 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Add0~49 (
// Equation(s):
// \stopwatch0|Add0~49_sumout  = SUM(( \stopwatch0|time_count [13] ) + ( GND ) + ( \stopwatch0|Add0~46  ))
// \stopwatch0|Add0~50  = CARRY(( \stopwatch0|time_count [13] ) + ( GND ) + ( \stopwatch0|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|time_count [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|Add0~49_sumout ),
	.cout(\stopwatch0|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Add0~49 .extended_lut = "off";
defparam \stopwatch0|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|Add0~49 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|time_count[13] (
	.clk(\stopwatch0|divider|new_freq~q ),
	.d(\stopwatch0|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\stopwatch0|reset_flag~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|time_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|time_count[13] .is_wysiwyg = "true";
defparam \stopwatch0|time_count[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[13]~79 (
// Equation(s):
// \MEMDATA|wReadData[13]~79_combout  = ( \stopwatch0|time_count [13] & ( \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [13] & ( (!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [13]) ) ) ) # ( !\stopwatch0|time_count [13] & ( 
// \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [13] & ( (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [13]))) ) ) ) # ( \stopwatch0|time_count [13] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [13] & ( (!\MEMDATA|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [13]))) ) ) ) # ( !\stopwatch0|time_count [13] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [13] & ( (!\MEMDATA|wReadData[31]~0_combout  & (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [13])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\stopwatch0|wReadData[31]~0_combout ),
	.datac(!\lfsr0|wReadData[31]~1_combout ),
	.datad(!\lfsr0|lfsr|out [13]),
	.datae(!\stopwatch0|time_count [13]),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[13]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[13]~79 .extended_lut = "off";
defparam \MEMDATA|wReadData[13]~79 .lut_mask = 64'h8088A0AAC0CCF0FF;
defparam \MEMDATA|wReadData[13]~79 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Add0~53 (
// Equation(s):
// \stopwatch0|Add0~53_sumout  = SUM(( \stopwatch0|time_count [14] ) + ( GND ) + ( \stopwatch0|Add0~50  ))
// \stopwatch0|Add0~54  = CARRY(( \stopwatch0|time_count [14] ) + ( GND ) + ( \stopwatch0|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|time_count [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|Add0~53_sumout ),
	.cout(\stopwatch0|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Add0~53 .extended_lut = "off";
defparam \stopwatch0|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|Add0~53 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|time_count[14] (
	.clk(\stopwatch0|divider|new_freq~q ),
	.d(\stopwatch0|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\stopwatch0|reset_flag~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|time_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|time_count[14] .is_wysiwyg = "true";
defparam \stopwatch0|time_count[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[14]~80 (
// Equation(s):
// \MEMDATA|wReadData[14]~80_combout  = ( \stopwatch0|time_count [14] & ( \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [14] & ( (!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [14]) ) ) ) # ( !\stopwatch0|time_count [14] & ( 
// \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [14] & ( (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [14]))) ) ) ) # ( \stopwatch0|time_count [14] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [14] & ( (!\MEMDATA|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [14]))) ) ) ) # ( !\stopwatch0|time_count [14] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [14] & ( (!\MEMDATA|wReadData[31]~0_combout  & (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [14])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\stopwatch0|wReadData[31]~0_combout ),
	.datac(!\lfsr0|wReadData[31]~1_combout ),
	.datad(!\lfsr0|lfsr|out [14]),
	.datae(!\stopwatch0|time_count [14]),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[14]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[14]~80 .extended_lut = "off";
defparam \MEMDATA|wReadData[14]~80 .lut_mask = 64'h8088A0AAC0CCF0FF;
defparam \MEMDATA|wReadData[14]~80 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Add0~57 (
// Equation(s):
// \stopwatch0|Add0~57_sumout  = SUM(( \stopwatch0|time_count [15] ) + ( GND ) + ( \stopwatch0|Add0~54  ))
// \stopwatch0|Add0~58  = CARRY(( \stopwatch0|time_count [15] ) + ( GND ) + ( \stopwatch0|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|time_count [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|Add0~57_sumout ),
	.cout(\stopwatch0|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Add0~57 .extended_lut = "off";
defparam \stopwatch0|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|Add0~57 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|time_count[15] (
	.clk(\stopwatch0|divider|new_freq~q ),
	.d(\stopwatch0|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\stopwatch0|reset_flag~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|time_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|time_count[15] .is_wysiwyg = "true";
defparam \stopwatch0|time_count[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[15]~81 (
// Equation(s):
// \MEMDATA|wReadData[15]~81_combout  = ( \stopwatch0|time_count [15] & ( \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( (!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [15]) ) ) ) # ( !\stopwatch0|time_count [15] & ( 
// \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [15]))) ) ) ) # ( \stopwatch0|time_count [15] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( (!\MEMDATA|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [15]))) ) ) ) # ( !\stopwatch0|time_count [15] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( (!\MEMDATA|wReadData[31]~0_combout  & (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [15])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\stopwatch0|wReadData[31]~0_combout ),
	.datac(!\lfsr0|wReadData[31]~1_combout ),
	.datad(!\lfsr0|lfsr|out [15]),
	.datae(!\stopwatch0|time_count [15]),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[15]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[15]~81 .extended_lut = "off";
defparam \MEMDATA|wReadData[15]~81 .lut_mask = 64'h8088A0AAC0CCF0FF;
defparam \MEMDATA|wReadData[15]~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Add0~61 (
// Equation(s):
// \stopwatch0|Add0~61_sumout  = SUM(( \stopwatch0|time_count [16] ) + ( GND ) + ( \stopwatch0|Add0~58  ))
// \stopwatch0|Add0~62  = CARRY(( \stopwatch0|time_count [16] ) + ( GND ) + ( \stopwatch0|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|time_count [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|Add0~61_sumout ),
	.cout(\stopwatch0|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Add0~61 .extended_lut = "off";
defparam \stopwatch0|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|Add0~61 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|time_count[16] (
	.clk(\stopwatch0|divider|new_freq~q ),
	.d(\stopwatch0|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\stopwatch0|reset_flag~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|time_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|time_count[16] .is_wysiwyg = "true";
defparam \stopwatch0|time_count[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[16]~82 (
// Equation(s):
// \MEMDATA|wReadData[16]~82_combout  = ( \stopwatch0|time_count [16] & ( \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( (!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [16]) ) ) ) # ( !\stopwatch0|time_count [16] & ( 
// \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [16]))) ) ) ) # ( \stopwatch0|time_count [16] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( (!\MEMDATA|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [16]))) ) ) ) # ( !\stopwatch0|time_count [16] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( (!\MEMDATA|wReadData[31]~0_combout  & (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [16])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\stopwatch0|wReadData[31]~0_combout ),
	.datac(!\lfsr0|wReadData[31]~1_combout ),
	.datad(!\lfsr0|lfsr|out [16]),
	.datae(!\stopwatch0|time_count [16]),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[16]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[16]~82 .extended_lut = "off";
defparam \MEMDATA|wReadData[16]~82 .lut_mask = 64'h8088A0AAC0CCF0FF;
defparam \MEMDATA|wReadData[16]~82 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Add0~65 (
// Equation(s):
// \stopwatch0|Add0~65_sumout  = SUM(( \stopwatch0|time_count [17] ) + ( GND ) + ( \stopwatch0|Add0~62  ))
// \stopwatch0|Add0~66  = CARRY(( \stopwatch0|time_count [17] ) + ( GND ) + ( \stopwatch0|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|time_count [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|Add0~65_sumout ),
	.cout(\stopwatch0|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Add0~65 .extended_lut = "off";
defparam \stopwatch0|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|Add0~65 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|time_count[17] (
	.clk(\stopwatch0|divider|new_freq~q ),
	.d(\stopwatch0|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\stopwatch0|reset_flag~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|time_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|time_count[17] .is_wysiwyg = "true";
defparam \stopwatch0|time_count[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[17]~83 (
// Equation(s):
// \MEMDATA|wReadData[17]~83_combout  = ( \stopwatch0|time_count [17] & ( \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( (!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [17]) ) ) ) # ( !\stopwatch0|time_count [17] & ( 
// \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [17]))) ) ) ) # ( \stopwatch0|time_count [17] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( (!\MEMDATA|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [17]))) ) ) ) # ( !\stopwatch0|time_count [17] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( (!\MEMDATA|wReadData[31]~0_combout  & (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [17])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\stopwatch0|wReadData[31]~0_combout ),
	.datac(!\lfsr0|wReadData[31]~1_combout ),
	.datad(!\lfsr0|lfsr|out [17]),
	.datae(!\stopwatch0|time_count [17]),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[17]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[17]~83 .extended_lut = "off";
defparam \MEMDATA|wReadData[17]~83 .lut_mask = 64'h8088A0AAC0CCF0FF;
defparam \MEMDATA|wReadData[17]~83 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Add0~69 (
// Equation(s):
// \stopwatch0|Add0~69_sumout  = SUM(( \stopwatch0|time_count [18] ) + ( GND ) + ( \stopwatch0|Add0~66  ))
// \stopwatch0|Add0~70  = CARRY(( \stopwatch0|time_count [18] ) + ( GND ) + ( \stopwatch0|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|time_count [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|Add0~69_sumout ),
	.cout(\stopwatch0|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Add0~69 .extended_lut = "off";
defparam \stopwatch0|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|Add0~69 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|time_count[18] (
	.clk(\stopwatch0|divider|new_freq~q ),
	.d(\stopwatch0|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\stopwatch0|reset_flag~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|time_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|time_count[18] .is_wysiwyg = "true";
defparam \stopwatch0|time_count[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[18]~84 (
// Equation(s):
// \MEMDATA|wReadData[18]~84_combout  = ( \stopwatch0|time_count [18] & ( \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( (!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [18]) ) ) ) # ( !\stopwatch0|time_count [18] & ( 
// \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [18]))) ) ) ) # ( \stopwatch0|time_count [18] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( (!\MEMDATA|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [18]))) ) ) ) # ( !\stopwatch0|time_count [18] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( (!\MEMDATA|wReadData[31]~0_combout  & (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [18])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\stopwatch0|wReadData[31]~0_combout ),
	.datac(!\lfsr0|wReadData[31]~1_combout ),
	.datad(!\lfsr0|lfsr|out [18]),
	.datae(!\stopwatch0|time_count [18]),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[18]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[18]~84 .extended_lut = "off";
defparam \MEMDATA|wReadData[18]~84 .lut_mask = 64'h8088A0AAC0CCF0FF;
defparam \MEMDATA|wReadData[18]~84 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Add0~73 (
// Equation(s):
// \stopwatch0|Add0~73_sumout  = SUM(( \stopwatch0|time_count [19] ) + ( GND ) + ( \stopwatch0|Add0~70  ))
// \stopwatch0|Add0~74  = CARRY(( \stopwatch0|time_count [19] ) + ( GND ) + ( \stopwatch0|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|time_count [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|Add0~73_sumout ),
	.cout(\stopwatch0|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Add0~73 .extended_lut = "off";
defparam \stopwatch0|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|Add0~73 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|time_count[19] (
	.clk(\stopwatch0|divider|new_freq~q ),
	.d(\stopwatch0|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\stopwatch0|reset_flag~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|time_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|time_count[19] .is_wysiwyg = "true";
defparam \stopwatch0|time_count[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[19]~85 (
// Equation(s):
// \MEMDATA|wReadData[19]~85_combout  = ( \stopwatch0|time_count [19] & ( \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ( (!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [19]) ) ) ) # ( !\stopwatch0|time_count [19] & ( 
// \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ( (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [19]))) ) ) ) # ( \stopwatch0|time_count [19] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ( (!\MEMDATA|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [19]))) ) ) ) # ( !\stopwatch0|time_count [19] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ( (!\MEMDATA|wReadData[31]~0_combout  & (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [19])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\stopwatch0|wReadData[31]~0_combout ),
	.datac(!\lfsr0|wReadData[31]~1_combout ),
	.datad(!\lfsr0|lfsr|out [19]),
	.datae(!\stopwatch0|time_count [19]),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[19]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[19]~85 .extended_lut = "off";
defparam \MEMDATA|wReadData[19]~85 .lut_mask = 64'h8088A0AAC0CCF0FF;
defparam \MEMDATA|wReadData[19]~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Add0~77 (
// Equation(s):
// \stopwatch0|Add0~77_sumout  = SUM(( \stopwatch0|time_count [20] ) + ( GND ) + ( \stopwatch0|Add0~74  ))
// \stopwatch0|Add0~78  = CARRY(( \stopwatch0|time_count [20] ) + ( GND ) + ( \stopwatch0|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|time_count [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|Add0~77_sumout ),
	.cout(\stopwatch0|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Add0~77 .extended_lut = "off";
defparam \stopwatch0|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|Add0~77 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|time_count[20] (
	.clk(\stopwatch0|divider|new_freq~q ),
	.d(\stopwatch0|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\stopwatch0|reset_flag~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|time_count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|time_count[20] .is_wysiwyg = "true";
defparam \stopwatch0|time_count[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[20]~86 (
// Equation(s):
// \MEMDATA|wReadData[20]~86_combout  = ( \stopwatch0|time_count [20] & ( \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( (!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [20]) ) ) ) # ( !\stopwatch0|time_count [20] & ( 
// \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [20]))) ) ) ) # ( \stopwatch0|time_count [20] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( (!\MEMDATA|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [20]))) ) ) ) # ( !\stopwatch0|time_count [20] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( (!\MEMDATA|wReadData[31]~0_combout  & (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [20])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\stopwatch0|wReadData[31]~0_combout ),
	.datac(!\lfsr0|wReadData[31]~1_combout ),
	.datad(!\lfsr0|lfsr|out [20]),
	.datae(!\stopwatch0|time_count [20]),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[20]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[20]~86 .extended_lut = "off";
defparam \MEMDATA|wReadData[20]~86 .lut_mask = 64'h8088A0AAC0CCF0FF;
defparam \MEMDATA|wReadData[20]~86 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Add0~81 (
// Equation(s):
// \stopwatch0|Add0~81_sumout  = SUM(( \stopwatch0|time_count [21] ) + ( GND ) + ( \stopwatch0|Add0~78  ))
// \stopwatch0|Add0~82  = CARRY(( \stopwatch0|time_count [21] ) + ( GND ) + ( \stopwatch0|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|time_count [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|Add0~81_sumout ),
	.cout(\stopwatch0|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Add0~81 .extended_lut = "off";
defparam \stopwatch0|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|Add0~81 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|time_count[21] (
	.clk(\stopwatch0|divider|new_freq~q ),
	.d(\stopwatch0|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(!\stopwatch0|reset_flag~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|time_count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|time_count[21] .is_wysiwyg = "true";
defparam \stopwatch0|time_count[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[21]~87 (
// Equation(s):
// \MEMDATA|wReadData[21]~87_combout  = ( \stopwatch0|time_count [21] & ( \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( (!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [21]) ) ) ) # ( !\stopwatch0|time_count [21] & ( 
// \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [21]))) ) ) ) # ( \stopwatch0|time_count [21] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( (!\MEMDATA|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [21]))) ) ) ) # ( !\stopwatch0|time_count [21] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( (!\MEMDATA|wReadData[31]~0_combout  & (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [21])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\stopwatch0|wReadData[31]~0_combout ),
	.datac(!\lfsr0|wReadData[31]~1_combout ),
	.datad(!\lfsr0|lfsr|out [21]),
	.datae(!\stopwatch0|time_count [21]),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[21]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[21]~87 .extended_lut = "off";
defparam \MEMDATA|wReadData[21]~87 .lut_mask = 64'h8088A0AAC0CCF0FF;
defparam \MEMDATA|wReadData[21]~87 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Add0~85 (
// Equation(s):
// \stopwatch0|Add0~85_sumout  = SUM(( \stopwatch0|time_count [22] ) + ( GND ) + ( \stopwatch0|Add0~82  ))
// \stopwatch0|Add0~86  = CARRY(( \stopwatch0|time_count [22] ) + ( GND ) + ( \stopwatch0|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|time_count [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|Add0~85_sumout ),
	.cout(\stopwatch0|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Add0~85 .extended_lut = "off";
defparam \stopwatch0|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|Add0~85 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|time_count[22] (
	.clk(\stopwatch0|divider|new_freq~q ),
	.d(\stopwatch0|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(!\stopwatch0|reset_flag~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|time_count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|time_count[22] .is_wysiwyg = "true";
defparam \stopwatch0|time_count[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[22]~88 (
// Equation(s):
// \MEMDATA|wReadData[22]~88_combout  = ( \stopwatch0|time_count [22] & ( \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( (!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [22]) ) ) ) # ( !\stopwatch0|time_count [22] & ( 
// \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [22]))) ) ) ) # ( \stopwatch0|time_count [22] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( (!\MEMDATA|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [22]))) ) ) ) # ( !\stopwatch0|time_count [22] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( (!\MEMDATA|wReadData[31]~0_combout  & (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [22])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\stopwatch0|wReadData[31]~0_combout ),
	.datac(!\lfsr0|wReadData[31]~1_combout ),
	.datad(!\lfsr0|lfsr|out [22]),
	.datae(!\stopwatch0|time_count [22]),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[22]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[22]~88 .extended_lut = "off";
defparam \MEMDATA|wReadData[22]~88 .lut_mask = 64'h8088A0AAC0CCF0FF;
defparam \MEMDATA|wReadData[22]~88 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Add0~89 (
// Equation(s):
// \stopwatch0|Add0~89_sumout  = SUM(( \stopwatch0|time_count [23] ) + ( GND ) + ( \stopwatch0|Add0~86  ))
// \stopwatch0|Add0~90  = CARRY(( \stopwatch0|time_count [23] ) + ( GND ) + ( \stopwatch0|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|time_count [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|Add0~89_sumout ),
	.cout(\stopwatch0|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Add0~89 .extended_lut = "off";
defparam \stopwatch0|Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|Add0~89 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|time_count[23] (
	.clk(\stopwatch0|divider|new_freq~q ),
	.d(\stopwatch0|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(!\stopwatch0|reset_flag~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|time_count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|time_count[23] .is_wysiwyg = "true";
defparam \stopwatch0|time_count[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[23]~89 (
// Equation(s):
// \MEMDATA|wReadData[23]~89_combout  = ( \stopwatch0|time_count [23] & ( \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( (!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [23]) ) ) ) # ( !\stopwatch0|time_count [23] & ( 
// \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [23]))) ) ) ) # ( \stopwatch0|time_count [23] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( (!\MEMDATA|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [23]))) ) ) ) # ( !\stopwatch0|time_count [23] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( (!\MEMDATA|wReadData[31]~0_combout  & (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [23])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\stopwatch0|wReadData[31]~0_combout ),
	.datac(!\lfsr0|wReadData[31]~1_combout ),
	.datad(!\lfsr0|lfsr|out [23]),
	.datae(!\stopwatch0|time_count [23]),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[23]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[23]~89 .extended_lut = "off";
defparam \MEMDATA|wReadData[23]~89 .lut_mask = 64'h8088A0AAC0CCF0FF;
defparam \MEMDATA|wReadData[23]~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Add0~93 (
// Equation(s):
// \stopwatch0|Add0~93_sumout  = SUM(( \stopwatch0|time_count [24] ) + ( GND ) + ( \stopwatch0|Add0~90  ))
// \stopwatch0|Add0~94  = CARRY(( \stopwatch0|time_count [24] ) + ( GND ) + ( \stopwatch0|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|time_count [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|Add0~93_sumout ),
	.cout(\stopwatch0|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Add0~93 .extended_lut = "off";
defparam \stopwatch0|Add0~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|Add0~93 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|time_count[24] (
	.clk(\stopwatch0|divider|new_freq~q ),
	.d(\stopwatch0|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(!\stopwatch0|reset_flag~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|time_count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|time_count[24] .is_wysiwyg = "true";
defparam \stopwatch0|time_count[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[24]~90 (
// Equation(s):
// \MEMDATA|wReadData[24]~90_combout  = ( \stopwatch0|time_count [24] & ( \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ( (!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [24]) ) ) ) # ( !\stopwatch0|time_count [24] & ( 
// \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ( (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [24]))) ) ) ) # ( \stopwatch0|time_count [24] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ( (!\MEMDATA|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [24]))) ) ) ) # ( !\stopwatch0|time_count [24] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ( (!\MEMDATA|wReadData[31]~0_combout  & (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [24])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\stopwatch0|wReadData[31]~0_combout ),
	.datac(!\lfsr0|wReadData[31]~1_combout ),
	.datad(!\lfsr0|lfsr|out [24]),
	.datae(!\stopwatch0|time_count [24]),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[24]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[24]~90 .extended_lut = "off";
defparam \MEMDATA|wReadData[24]~90 .lut_mask = 64'h8088A0AAC0CCF0FF;
defparam \MEMDATA|wReadData[24]~90 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Add0~97 (
// Equation(s):
// \stopwatch0|Add0~97_sumout  = SUM(( \stopwatch0|time_count [25] ) + ( GND ) + ( \stopwatch0|Add0~94  ))
// \stopwatch0|Add0~98  = CARRY(( \stopwatch0|time_count [25] ) + ( GND ) + ( \stopwatch0|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|time_count [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|Add0~97_sumout ),
	.cout(\stopwatch0|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Add0~97 .extended_lut = "off";
defparam \stopwatch0|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|Add0~97 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|time_count[25] (
	.clk(\stopwatch0|divider|new_freq~q ),
	.d(\stopwatch0|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(!\stopwatch0|reset_flag~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|time_count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|time_count[25] .is_wysiwyg = "true";
defparam \stopwatch0|time_count[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[25]~91 (
// Equation(s):
// \MEMDATA|wReadData[25]~91_combout  = ( \stopwatch0|time_count [25] & ( \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [25] & ( (!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [25]) ) ) ) # ( !\stopwatch0|time_count [25] & ( 
// \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [25] & ( (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [25]))) ) ) ) # ( \stopwatch0|time_count [25] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [25] & ( (!\MEMDATA|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [25]))) ) ) ) # ( !\stopwatch0|time_count [25] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [25] & ( (!\MEMDATA|wReadData[31]~0_combout  & (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [25])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\stopwatch0|wReadData[31]~0_combout ),
	.datac(!\lfsr0|wReadData[31]~1_combout ),
	.datad(!\lfsr0|lfsr|out [25]),
	.datae(!\stopwatch0|time_count [25]),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[25]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[25]~91 .extended_lut = "off";
defparam \MEMDATA|wReadData[25]~91 .lut_mask = 64'h8088A0AAC0CCF0FF;
defparam \MEMDATA|wReadData[25]~91 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Add0~101 (
// Equation(s):
// \stopwatch0|Add0~101_sumout  = SUM(( \stopwatch0|time_count [26] ) + ( GND ) + ( \stopwatch0|Add0~98  ))
// \stopwatch0|Add0~102  = CARRY(( \stopwatch0|time_count [26] ) + ( GND ) + ( \stopwatch0|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|time_count [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|Add0~101_sumout ),
	.cout(\stopwatch0|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Add0~101 .extended_lut = "off";
defparam \stopwatch0|Add0~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|Add0~101 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|time_count[26] (
	.clk(\stopwatch0|divider|new_freq~q ),
	.d(\stopwatch0|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(!\stopwatch0|reset_flag~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|time_count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|time_count[26] .is_wysiwyg = "true";
defparam \stopwatch0|time_count[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[26]~92 (
// Equation(s):
// \MEMDATA|wReadData[26]~92_combout  = ( \stopwatch0|time_count [26] & ( \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [26] & ( (!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [26]) ) ) ) # ( !\stopwatch0|time_count [26] & ( 
// \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [26] & ( (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [26]))) ) ) ) # ( \stopwatch0|time_count [26] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [26] & ( (!\MEMDATA|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [26]))) ) ) ) # ( !\stopwatch0|time_count [26] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [26] & ( (!\MEMDATA|wReadData[31]~0_combout  & (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [26])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\stopwatch0|wReadData[31]~0_combout ),
	.datac(!\lfsr0|wReadData[31]~1_combout ),
	.datad(!\lfsr0|lfsr|out [26]),
	.datae(!\stopwatch0|time_count [26]),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[26]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[26]~92 .extended_lut = "off";
defparam \MEMDATA|wReadData[26]~92 .lut_mask = 64'h8088A0AAC0CCF0FF;
defparam \MEMDATA|wReadData[26]~92 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Add0~105 (
// Equation(s):
// \stopwatch0|Add0~105_sumout  = SUM(( \stopwatch0|time_count [27] ) + ( GND ) + ( \stopwatch0|Add0~102  ))
// \stopwatch0|Add0~106  = CARRY(( \stopwatch0|time_count [27] ) + ( GND ) + ( \stopwatch0|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|time_count [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|Add0~105_sumout ),
	.cout(\stopwatch0|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Add0~105 .extended_lut = "off";
defparam \stopwatch0|Add0~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|Add0~105 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|time_count[27] (
	.clk(\stopwatch0|divider|new_freq~q ),
	.d(\stopwatch0|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(!\stopwatch0|reset_flag~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|time_count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|time_count[27] .is_wysiwyg = "true";
defparam \stopwatch0|time_count[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[27]~93 (
// Equation(s):
// \MEMDATA|wReadData[27]~93_combout  = ( \stopwatch0|time_count [27] & ( \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [27] & ( (!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [27]) ) ) ) # ( !\stopwatch0|time_count [27] & ( 
// \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [27] & ( (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [27]))) ) ) ) # ( \stopwatch0|time_count [27] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [27] & ( (!\MEMDATA|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [27]))) ) ) ) # ( !\stopwatch0|time_count [27] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [27] & ( (!\MEMDATA|wReadData[31]~0_combout  & (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [27])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\stopwatch0|wReadData[31]~0_combout ),
	.datac(!\lfsr0|wReadData[31]~1_combout ),
	.datad(!\lfsr0|lfsr|out [27]),
	.datae(!\stopwatch0|time_count [27]),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[27]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[27]~93 .extended_lut = "off";
defparam \MEMDATA|wReadData[27]~93 .lut_mask = 64'h8088A0AAC0CCF0FF;
defparam \MEMDATA|wReadData[27]~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Add0~109 (
// Equation(s):
// \stopwatch0|Add0~109_sumout  = SUM(( \stopwatch0|time_count [28] ) + ( GND ) + ( \stopwatch0|Add0~106  ))
// \stopwatch0|Add0~110  = CARRY(( \stopwatch0|time_count [28] ) + ( GND ) + ( \stopwatch0|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|time_count [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|Add0~109_sumout ),
	.cout(\stopwatch0|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Add0~109 .extended_lut = "off";
defparam \stopwatch0|Add0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|Add0~109 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|time_count[28] (
	.clk(\stopwatch0|divider|new_freq~q ),
	.d(\stopwatch0|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(!\stopwatch0|reset_flag~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|time_count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|time_count[28] .is_wysiwyg = "true";
defparam \stopwatch0|time_count[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[28]~94 (
// Equation(s):
// \MEMDATA|wReadData[28]~94_combout  = ( \stopwatch0|time_count [28] & ( \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [28] & ( (!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [28]) ) ) ) # ( !\stopwatch0|time_count [28] & ( 
// \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [28] & ( (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [28]))) ) ) ) # ( \stopwatch0|time_count [28] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [28] & ( (!\MEMDATA|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [28]))) ) ) ) # ( !\stopwatch0|time_count [28] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [28] & ( (!\MEMDATA|wReadData[31]~0_combout  & (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [28])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\stopwatch0|wReadData[31]~0_combout ),
	.datac(!\lfsr0|wReadData[31]~1_combout ),
	.datad(!\lfsr0|lfsr|out [28]),
	.datae(!\stopwatch0|time_count [28]),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[28]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[28]~94 .extended_lut = "off";
defparam \MEMDATA|wReadData[28]~94 .lut_mask = 64'h8088A0AAC0CCF0FF;
defparam \MEMDATA|wReadData[28]~94 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Add0~113 (
// Equation(s):
// \stopwatch0|Add0~113_sumout  = SUM(( \stopwatch0|time_count [29] ) + ( GND ) + ( \stopwatch0|Add0~110  ))
// \stopwatch0|Add0~114  = CARRY(( \stopwatch0|time_count [29] ) + ( GND ) + ( \stopwatch0|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|time_count [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|Add0~113_sumout ),
	.cout(\stopwatch0|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Add0~113 .extended_lut = "off";
defparam \stopwatch0|Add0~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|Add0~113 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|time_count[29] (
	.clk(\stopwatch0|divider|new_freq~q ),
	.d(\stopwatch0|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(!\stopwatch0|reset_flag~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|time_count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|time_count[29] .is_wysiwyg = "true";
defparam \stopwatch0|time_count[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[29]~95 (
// Equation(s):
// \MEMDATA|wReadData[29]~95_combout  = ( \stopwatch0|time_count [29] & ( \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [29] & ( (!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [29]) ) ) ) # ( !\stopwatch0|time_count [29] & ( 
// \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [29] & ( (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [29]))) ) ) ) # ( \stopwatch0|time_count [29] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [29] & ( (!\MEMDATA|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [29]))) ) ) ) # ( !\stopwatch0|time_count [29] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [29] & ( (!\MEMDATA|wReadData[31]~0_combout  & (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [29])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\stopwatch0|wReadData[31]~0_combout ),
	.datac(!\lfsr0|wReadData[31]~1_combout ),
	.datad(!\lfsr0|lfsr|out [29]),
	.datae(!\stopwatch0|time_count [29]),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[29]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[29]~95 .extended_lut = "off";
defparam \MEMDATA|wReadData[29]~95 .lut_mask = 64'h8088A0AAC0CCF0FF;
defparam \MEMDATA|wReadData[29]~95 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Add0~117 (
// Equation(s):
// \stopwatch0|Add0~117_sumout  = SUM(( \stopwatch0|time_count [30] ) + ( GND ) + ( \stopwatch0|Add0~114  ))
// \stopwatch0|Add0~118  = CARRY(( \stopwatch0|time_count [30] ) + ( GND ) + ( \stopwatch0|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|time_count [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|Add0~117_sumout ),
	.cout(\stopwatch0|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Add0~117 .extended_lut = "off";
defparam \stopwatch0|Add0~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|Add0~117 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|time_count[30] (
	.clk(\stopwatch0|divider|new_freq~q ),
	.d(\stopwatch0|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(!\stopwatch0|reset_flag~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|time_count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|time_count[30] .is_wysiwyg = "true";
defparam \stopwatch0|time_count[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[30]~96 (
// Equation(s):
// \MEMDATA|wReadData[30]~96_combout  = ( \stopwatch0|time_count [30] & ( \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [30] & ( (!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [30]) ) ) ) # ( !\stopwatch0|time_count [30] & ( 
// \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [30] & ( (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [30]))) ) ) ) # ( \stopwatch0|time_count [30] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [30] & ( (!\MEMDATA|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [30]))) ) ) ) # ( !\stopwatch0|time_count [30] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [30] & ( (!\MEMDATA|wReadData[31]~0_combout  & (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [30])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\stopwatch0|wReadData[31]~0_combout ),
	.datac(!\lfsr0|wReadData[31]~1_combout ),
	.datad(!\lfsr0|lfsr|out [30]),
	.datae(!\stopwatch0|time_count [30]),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[30]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[30]~96 .extended_lut = "off";
defparam \MEMDATA|wReadData[30]~96 .lut_mask = 64'h8088A0AAC0CCF0FF;
defparam \MEMDATA|wReadData[30]~96 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stopwatch0|Add0~121 (
// Equation(s):
// \stopwatch0|Add0~121_sumout  = SUM(( \stopwatch0|time_count [31] ) + ( GND ) + ( \stopwatch0|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stopwatch0|time_count [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\stopwatch0|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\stopwatch0|Add0~121_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stopwatch0|Add0~121 .extended_lut = "off";
defparam \stopwatch0|Add0~121 .lut_mask = 64'h0000FFFF000000FF;
defparam \stopwatch0|Add0~121 .shared_arith = "off";
// synopsys translate_on

dffeas \stopwatch0|time_count[31] (
	.clk(\stopwatch0|divider|new_freq~q ),
	.d(\stopwatch0|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(!\stopwatch0|reset_flag~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stopwatch0|time_count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \stopwatch0|time_count[31] .is_wysiwyg = "true";
defparam \stopwatch0|time_count[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[31]~97 (
// Equation(s):
// \MEMDATA|wReadData[31]~97_combout  = ( \stopwatch0|time_count [31] & ( \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [31] & ( (!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [31]) ) ) ) # ( !\stopwatch0|time_count [31] & ( 
// \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [31] & ( (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [31]))) ) ) ) # ( \stopwatch0|time_count [31] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [31] & ( (!\MEMDATA|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [31]))) ) ) ) # ( !\stopwatch0|time_count [31] & ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [31] & ( (!\MEMDATA|wReadData[31]~0_combout  & (!\stopwatch0|wReadData[31]~0_combout  & ((!\lfsr0|wReadData[31]~1_combout ) # (\lfsr0|lfsr|out [31])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\stopwatch0|wReadData[31]~0_combout ),
	.datac(!\lfsr0|wReadData[31]~1_combout ),
	.datad(!\lfsr0|lfsr|out [31]),
	.datae(!\stopwatch0|time_count [31]),
	.dataf(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[31]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[31]~97 .extended_lut = "off";
defparam \MEMDATA|wReadData[31]~97 .lut_mask = 64'h8088A0AAC0CCF0FF;
defparam \MEMDATA|wReadData[31]~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|CtrUNI|Decoder0~3 (
// Equation(s):
// \CPU0|Processor|CtrUNI|Decoder0~3_combout  = (!\MEMCODE|wReadData[4]~33_combout  & (!\MEMCODE|wReadData[2]~34_combout  & (\MEMCODE|wReadData[5]~35_combout  & \CPU0|Processor|CtrUNI|Decoder0~0_combout )))

	.dataa(!\MEMCODE|wReadData[4]~33_combout ),
	.datab(!\MEMCODE|wReadData[2]~34_combout ),
	.datac(!\MEMCODE|wReadData[5]~35_combout ),
	.datad(!\CPU0|Processor|CtrUNI|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|CtrUNI|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|CtrUNI|Decoder0~3 .extended_lut = "off";
defparam \CPU0|Processor|CtrUNI|Decoder0~3 .lut_mask = 64'h0008000800080008;
defparam \CPU0|Processor|CtrUNI|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|CtrUNI|oMem2Reg[0]~0 (
// Equation(s):
// \CPU0|Processor|CtrUNI|oMem2Reg[0]~0_combout  = (!\MEMCODE|wReadData[0]~32_combout  & (\MEMCODE|wReadData[1]~36_combout  & (!\MEMCODE|wReadData[2]~34_combout  $ (\MEMCODE|wReadData[4]~33_combout ))))

	.dataa(!\MEMCODE|wReadData[0]~32_combout ),
	.datab(!\MEMCODE|wReadData[1]~36_combout ),
	.datac(!\MEMCODE|wReadData[2]~34_combout ),
	.datad(!\MEMCODE|wReadData[4]~33_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|CtrUNI|oMem2Reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|CtrUNI|oMem2Reg[0]~0 .extended_lut = "off";
defparam \CPU0|Processor|CtrUNI|oMem2Reg[0]~0 .lut_mask = 64'h2002200220022002;
defparam \CPU0|Processor|CtrUNI|oMem2Reg[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux33~0 (
// Equation(s):
// \CPU0|Processor|Mux33~0_combout  = (!\CPU0|Processor|CtrUNI|Decoder0~3_combout  & ((!\MEMCODE|wReadData[5]~35_combout ) # ((!\CPU0|Processor|CtrUNI|oMem2Reg[0]~0_combout ) # (\MEMCODE|wReadData[3]~37_combout ))))

	.dataa(!\MEMCODE|wReadData[5]~35_combout ),
	.datab(!\MEMCODE|wReadData[3]~37_combout ),
	.datac(!\CPU0|Processor|CtrUNI|Decoder0~3_combout ),
	.datad(!\CPU0|Processor|CtrUNI|oMem2Reg[0]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux33~0 .extended_lut = "off";
defparam \CPU0|Processor|Mux33~0 .lut_mask = 64'hF0B0F0B0F0B0F0B0;
defparam \CPU0|Processor|Mux33~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux33~1 (
// Equation(s):
// \CPU0|Processor|Mux33~1_combout  = (\CPU0|Processor|ALUunit|Mux31~5_combout  & \CPU0|Processor|Mux33~0_combout )

	.dataa(!\CPU0|Processor|ALUunit|Mux31~5_combout ),
	.datab(!\CPU0|Processor|Mux33~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux33~1 .extended_lut = "off";
defparam \CPU0|Processor|Mux33~1 .lut_mask = 64'h1111111111111111;
defparam \CPU0|Processor|Mux33~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux33~2 (
// Equation(s):
// \CPU0|Processor|Mux33~2_combout  = (\MEMCODE|wReadData[5]~35_combout  & (!\MEMCODE|wReadData[3]~37_combout  & (!\CPU0|Processor|CtrUNI|Decoder0~3_combout  & \CPU0|Processor|CtrUNI|oMem2Reg[0]~0_combout )))

	.dataa(!\MEMCODE|wReadData[5]~35_combout ),
	.datab(!\MEMCODE|wReadData[3]~37_combout ),
	.datac(!\CPU0|Processor|CtrUNI|Decoder0~3_combout ),
	.datad(!\CPU0|Processor|CtrUNI|oMem2Reg[0]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux33~2 .extended_lut = "off";
defparam \CPU0|Processor|Mux33~2 .lut_mask = 64'h0040004000400040;
defparam \CPU0|Processor|Mux33~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[0]~2 (
// Equation(s):
// \MEMDATA|wReadData[0]~2_combout  = ( !\lfsr0|lfsr|out [0] & ( \stopwatch0|time_count [0] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) 
// # ( \lfsr0|lfsr|out [0] & ( !\stopwatch0|time_count [0] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (!\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) # ( !\lfsr0|lfsr|out [0] & ( 
// !\stopwatch0|time_count [0] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout )) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.datac(!\stopwatch0|Equal0~4_combout ),
	.datad(!\stopwatch0|Equal0~5_combout ),
	.datae(!\lfsr0|lfsr|out [0]),
	.dataf(!\stopwatch0|time_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[0]~2 .extended_lut = "off";
defparam \MEMDATA|wReadData[0]~2 .lut_mask = 64'h0005000400010000;
defparam \MEMDATA|wReadData[0]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux33~3 (
// Equation(s):
// \CPU0|Processor|Mux33~3_combout  = ( \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ( \MEMDATA|wReadData[0]~2_combout  & ( ((\CPU0|Processor|Mux33~2_combout  & !\MEMDATA|wReadData[0]~1_combout )) # (\CPU0|Processor|Mux33~1_combout 
// ) ) ) ) # ( !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ( \MEMDATA|wReadData[0]~2_combout  & ( ((\CPU0|Processor|Mux33~2_combout  & !\MEMDATA|wReadData[0]~1_combout )) # (\CPU0|Processor|Mux33~1_combout ) ) ) ) # ( 
// \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ( !\MEMDATA|wReadData[0]~2_combout  & ( (\CPU0|Processor|Mux33~2_combout ) # (\CPU0|Processor|Mux33~1_combout ) ) ) ) # ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ( !\MEMDATA|wReadData[0]~2_combout  & ( ((\CPU0|Processor|Mux33~2_combout  & ((!\MEMDATA|wReadData[31]~0_combout ) # (!\MEMDATA|wReadData[0]~1_combout )))) # 
// (\CPU0|Processor|Mux33~1_combout ) ) ) )

	.dataa(!\CPU0|Processor|Mux33~1_combout ),
	.datab(!\MEMDATA|wReadData[31]~0_combout ),
	.datac(!\CPU0|Processor|Mux33~2_combout ),
	.datad(!\MEMDATA|wReadData[0]~1_combout ),
	.datae(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.dataf(!\MEMDATA|wReadData[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux33~3 .extended_lut = "off";
defparam \CPU0|Processor|Mux33~3 .lut_mask = 64'h5F5D5F5F5F555F55;
defparam \CPU0|Processor|Mux33~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux32~0 (
// Equation(s):
// \CPU0|Processor|Mux32~0_combout  = (\CPU0|Processor|Mux33~0_combout  & \CPU0|Processor|ALUunit|Mux30~7_combout )

	.dataa(!\CPU0|Processor|Mux33~0_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux30~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux32~0 .extended_lut = "off";
defparam \CPU0|Processor|Mux32~0 .lut_mask = 64'h1111111111111111;
defparam \CPU0|Processor|Mux32~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[1]~3 (
// Equation(s):
// \MEMDATA|wReadData[1]~3_combout  = ( !\lfsr0|lfsr|out [1] & ( \stopwatch0|time_count [1] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) 
// # ( \lfsr0|lfsr|out [1] & ( !\stopwatch0|time_count [1] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (!\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) # ( !\lfsr0|lfsr|out [1] & ( 
// !\stopwatch0|time_count [1] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout )) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.datac(!\stopwatch0|Equal0~4_combout ),
	.datad(!\stopwatch0|Equal0~5_combout ),
	.datae(!\lfsr0|lfsr|out [1]),
	.dataf(!\stopwatch0|time_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[1]~3 .extended_lut = "off";
defparam \MEMDATA|wReadData[1]~3 .lut_mask = 64'h0005000400010000;
defparam \MEMDATA|wReadData[1]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux32~1 (
// Equation(s):
// \CPU0|Processor|Mux32~1_combout  = ( \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ( \MEMDATA|wReadData[1]~3_combout  & ( ((\CPU0|Processor|Mux33~2_combout  & !\MEMDATA|wReadData[0]~1_combout )) # (\CPU0|Processor|Mux32~0_combout 
// ) ) ) ) # ( !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ( \MEMDATA|wReadData[1]~3_combout  & ( ((\CPU0|Processor|Mux33~2_combout  & !\MEMDATA|wReadData[0]~1_combout )) # (\CPU0|Processor|Mux32~0_combout ) ) ) ) # ( 
// \MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ( !\MEMDATA|wReadData[1]~3_combout  & ( (\CPU0|Processor|Mux32~0_combout ) # (\CPU0|Processor|Mux33~2_combout ) ) ) ) # ( 
// !\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ( !\MEMDATA|wReadData[1]~3_combout  & ( ((\CPU0|Processor|Mux33~2_combout  & ((!\MEMDATA|wReadData[31]~0_combout ) # (!\MEMDATA|wReadData[0]~1_combout )))) # 
// (\CPU0|Processor|Mux32~0_combout ) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\CPU0|Processor|Mux33~2_combout ),
	.datac(!\MEMDATA|wReadData[0]~1_combout ),
	.datad(!\CPU0|Processor|Mux32~0_combout ),
	.datae(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.dataf(!\MEMDATA|wReadData[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux32~1 .extended_lut = "off";
defparam \CPU0|Processor|Mux32~1 .lut_mask = 64'h32FF33FF30FF30FF;
defparam \CPU0|Processor|Mux32~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[2]~4 (
// Equation(s):
// \MEMDATA|wReadData[2]~4_combout  = ( !\lfsr0|lfsr|out [2] & ( \stopwatch0|time_count [2] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) 
// # ( \lfsr0|lfsr|out [2] & ( !\stopwatch0|time_count [2] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (!\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) # ( !\lfsr0|lfsr|out [2] & ( 
// !\stopwatch0|time_count [2] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout )) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.datac(!\stopwatch0|Equal0~4_combout ),
	.datad(!\stopwatch0|Equal0~5_combout ),
	.datae(!\lfsr0|lfsr|out [2]),
	.dataf(!\stopwatch0|time_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[2]~4 .extended_lut = "off";
defparam \MEMDATA|wReadData[2]~4 .lut_mask = 64'h0005000400010000;
defparam \MEMDATA|wReadData[2]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux31~0 (
// Equation(s):
// \CPU0|Processor|Mux31~0_combout  = (!\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (\CPU0|Processor|Mux33~0_combout  & (\CPU0|Processor|ALUunit|Mux29~11_combout ))) # (\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (((\CPU0|Processor|Mux33~0_combout  & 
// \CPU0|Processor|ALUunit|Mux29~11_combout )) # (\CPU0|Processor|Add0~1_sumout )))

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~3_combout ),
	.datab(!\CPU0|Processor|Mux33~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.datad(!\CPU0|Processor|Add0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux31~0 .extended_lut = "off";
defparam \CPU0|Processor|Mux31~0 .lut_mask = 64'h0357035703570357;
defparam \CPU0|Processor|Mux31~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux31~1 (
// Equation(s):
// \CPU0|Processor|Mux31~1_combout  = ( \MEMDATA|wReadData[2]~4_combout  & ( \CPU0|Processor|Mux31~0_combout  ) ) # ( !\MEMDATA|wReadData[2]~4_combout  & ( \CPU0|Processor|Mux31~0_combout  ) ) # ( \MEMDATA|wReadData[2]~4_combout  & ( 
// !\CPU0|Processor|Mux31~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & !\MEMDATA|wReadData[0]~1_combout ) ) ) ) # ( !\MEMDATA|wReadData[2]~4_combout  & ( !\CPU0|Processor|Mux31~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & 
// ((!\MEMDATA|wReadData[31]~0_combout ) # ((!\MEMDATA|wReadData[0]~1_combout ) # (\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\CPU0|Processor|Mux33~2_combout ),
	.datac(!\MEMDATA|wReadData[0]~1_combout ),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datae(!\MEMDATA|wReadData[2]~4_combout ),
	.dataf(!\CPU0|Processor|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux31~1 .extended_lut = "off";
defparam \CPU0|Processor|Mux31~1 .lut_mask = 64'h32333030FFFFFFFF;
defparam \CPU0|Processor|Mux31~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[3]~5 (
// Equation(s):
// \MEMDATA|wReadData[3]~5_combout  = ( !\lfsr0|lfsr|out [3] & ( \stopwatch0|time_count [3] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) 
// # ( \lfsr0|lfsr|out [3] & ( !\stopwatch0|time_count [3] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (!\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) # ( !\lfsr0|lfsr|out [3] & ( 
// !\stopwatch0|time_count [3] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout )) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.datac(!\stopwatch0|Equal0~4_combout ),
	.datad(!\stopwatch0|Equal0~5_combout ),
	.datae(!\lfsr0|lfsr|out [3]),
	.dataf(!\stopwatch0|time_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[3]~5 .extended_lut = "off";
defparam \MEMDATA|wReadData[3]~5 .lut_mask = 64'h0005000400010000;
defparam \MEMDATA|wReadData[3]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux30~0 (
// Equation(s):
// \CPU0|Processor|Mux30~0_combout  = (!\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (\CPU0|Processor|Mux33~0_combout  & (\CPU0|Processor|ALUunit|Mux28~6_combout ))) # (\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (((\CPU0|Processor|Mux33~0_combout  & 
// \CPU0|Processor|ALUunit|Mux28~6_combout )) # (\CPU0|Processor|Add0~5_sumout )))

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~3_combout ),
	.datab(!\CPU0|Processor|Mux33~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux28~6_combout ),
	.datad(!\CPU0|Processor|Add0~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux30~0 .extended_lut = "off";
defparam \CPU0|Processor|Mux30~0 .lut_mask = 64'h0357035703570357;
defparam \CPU0|Processor|Mux30~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux30~1 (
// Equation(s):
// \CPU0|Processor|Mux30~1_combout  = ( \MEMDATA|wReadData[3]~5_combout  & ( \CPU0|Processor|Mux30~0_combout  ) ) # ( !\MEMDATA|wReadData[3]~5_combout  & ( \CPU0|Processor|Mux30~0_combout  ) ) # ( \MEMDATA|wReadData[3]~5_combout  & ( 
// !\CPU0|Processor|Mux30~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & !\MEMDATA|wReadData[0]~1_combout ) ) ) ) # ( !\MEMDATA|wReadData[3]~5_combout  & ( !\CPU0|Processor|Mux30~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & 
// ((!\MEMDATA|wReadData[31]~0_combout ) # ((!\MEMDATA|wReadData[0]~1_combout ) # (\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\CPU0|Processor|Mux33~2_combout ),
	.datac(!\MEMDATA|wReadData[0]~1_combout ),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datae(!\MEMDATA|wReadData[3]~5_combout ),
	.dataf(!\CPU0|Processor|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux30~1 .extended_lut = "off";
defparam \CPU0|Processor|Mux30~1 .lut_mask = 64'h32333030FFFFFFFF;
defparam \CPU0|Processor|Mux30~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[4]~6 (
// Equation(s):
// \MEMDATA|wReadData[4]~6_combout  = ( !\lfsr0|lfsr|out [4] & ( \stopwatch0|time_count [4] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) 
// # ( \lfsr0|lfsr|out [4] & ( !\stopwatch0|time_count [4] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (!\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) # ( !\lfsr0|lfsr|out [4] & ( 
// !\stopwatch0|time_count [4] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout )) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.datac(!\stopwatch0|Equal0~4_combout ),
	.datad(!\stopwatch0|Equal0~5_combout ),
	.datae(!\lfsr0|lfsr|out [4]),
	.dataf(!\stopwatch0|time_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[4]~6 .extended_lut = "off";
defparam \MEMDATA|wReadData[4]~6 .lut_mask = 64'h0005000400010000;
defparam \MEMDATA|wReadData[4]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux29~0 (
// Equation(s):
// \CPU0|Processor|Mux29~0_combout  = (!\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (\CPU0|Processor|Mux33~0_combout  & (\CPU0|Processor|ALUunit|Mux27~7_combout ))) # (\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (((\CPU0|Processor|Mux33~0_combout  & 
// \CPU0|Processor|ALUunit|Mux27~7_combout )) # (\CPU0|Processor|Add0~9_sumout )))

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~3_combout ),
	.datab(!\CPU0|Processor|Mux33~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux27~7_combout ),
	.datad(!\CPU0|Processor|Add0~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux29~0 .extended_lut = "off";
defparam \CPU0|Processor|Mux29~0 .lut_mask = 64'h0357035703570357;
defparam \CPU0|Processor|Mux29~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux29~1 (
// Equation(s):
// \CPU0|Processor|Mux29~1_combout  = ( \MEMDATA|wReadData[4]~6_combout  & ( \CPU0|Processor|Mux29~0_combout  ) ) # ( !\MEMDATA|wReadData[4]~6_combout  & ( \CPU0|Processor|Mux29~0_combout  ) ) # ( \MEMDATA|wReadData[4]~6_combout  & ( 
// !\CPU0|Processor|Mux29~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & !\MEMDATA|wReadData[0]~1_combout ) ) ) ) # ( !\MEMDATA|wReadData[4]~6_combout  & ( !\CPU0|Processor|Mux29~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & 
// ((!\MEMDATA|wReadData[31]~0_combout ) # ((!\MEMDATA|wReadData[0]~1_combout ) # (\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\CPU0|Processor|Mux33~2_combout ),
	.datac(!\MEMDATA|wReadData[0]~1_combout ),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datae(!\MEMDATA|wReadData[4]~6_combout ),
	.dataf(!\CPU0|Processor|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux29~1 .extended_lut = "off";
defparam \CPU0|Processor|Mux29~1 .lut_mask = 64'h32333030FFFFFFFF;
defparam \CPU0|Processor|Mux29~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[5]~7 (
// Equation(s):
// \MEMDATA|wReadData[5]~7_combout  = ( !\lfsr0|lfsr|out [5] & ( \stopwatch0|time_count [5] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) 
// # ( \lfsr0|lfsr|out [5] & ( !\stopwatch0|time_count [5] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (!\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) # ( !\lfsr0|lfsr|out [5] & ( 
// !\stopwatch0|time_count [5] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout )) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.datac(!\stopwatch0|Equal0~4_combout ),
	.datad(!\stopwatch0|Equal0~5_combout ),
	.datae(!\lfsr0|lfsr|out [5]),
	.dataf(!\stopwatch0|time_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[5]~7 .extended_lut = "off";
defparam \MEMDATA|wReadData[5]~7 .lut_mask = 64'h0005000400010000;
defparam \MEMDATA|wReadData[5]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux28~0 (
// Equation(s):
// \CPU0|Processor|Mux28~0_combout  = (!\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (\CPU0|Processor|Mux33~0_combout  & (\CPU0|Processor|ALUunit|Mux26~8_combout ))) # (\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (((\CPU0|Processor|Mux33~0_combout  & 
// \CPU0|Processor|ALUunit|Mux26~8_combout )) # (\CPU0|Processor|Add0~13_sumout )))

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~3_combout ),
	.datab(!\CPU0|Processor|Mux33~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux26~8_combout ),
	.datad(!\CPU0|Processor|Add0~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux28~0 .extended_lut = "off";
defparam \CPU0|Processor|Mux28~0 .lut_mask = 64'h0357035703570357;
defparam \CPU0|Processor|Mux28~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux28~1 (
// Equation(s):
// \CPU0|Processor|Mux28~1_combout  = ( \MEMDATA|wReadData[5]~7_combout  & ( \CPU0|Processor|Mux28~0_combout  ) ) # ( !\MEMDATA|wReadData[5]~7_combout  & ( \CPU0|Processor|Mux28~0_combout  ) ) # ( \MEMDATA|wReadData[5]~7_combout  & ( 
// !\CPU0|Processor|Mux28~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & !\MEMDATA|wReadData[0]~1_combout ) ) ) ) # ( !\MEMDATA|wReadData[5]~7_combout  & ( !\CPU0|Processor|Mux28~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & 
// ((!\MEMDATA|wReadData[31]~0_combout ) # ((!\MEMDATA|wReadData[0]~1_combout ) # (\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\CPU0|Processor|Mux33~2_combout ),
	.datac(!\MEMDATA|wReadData[0]~1_combout ),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datae(!\MEMDATA|wReadData[5]~7_combout ),
	.dataf(!\CPU0|Processor|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux28~1 .extended_lut = "off";
defparam \CPU0|Processor|Mux28~1 .lut_mask = 64'h32333030FFFFFFFF;
defparam \CPU0|Processor|Mux28~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[6]~8 (
// Equation(s):
// \MEMDATA|wReadData[6]~8_combout  = ( !\lfsr0|lfsr|out [6] & ( \stopwatch0|time_count [6] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) 
// # ( \lfsr0|lfsr|out [6] & ( !\stopwatch0|time_count [6] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (!\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) # ( !\lfsr0|lfsr|out [6] & ( 
// !\stopwatch0|time_count [6] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout )) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.datac(!\stopwatch0|Equal0~4_combout ),
	.datad(!\stopwatch0|Equal0~5_combout ),
	.datae(!\lfsr0|lfsr|out [6]),
	.dataf(!\stopwatch0|time_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[6]~8 .extended_lut = "off";
defparam \MEMDATA|wReadData[6]~8 .lut_mask = 64'h0005000400010000;
defparam \MEMDATA|wReadData[6]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux27~0 (
// Equation(s):
// \CPU0|Processor|Mux27~0_combout  = (!\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (\CPU0|Processor|Mux33~0_combout  & (\CPU0|Processor|ALUunit|Mux25~6_combout ))) # (\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (((\CPU0|Processor|Mux33~0_combout  & 
// \CPU0|Processor|ALUunit|Mux25~6_combout )) # (\CPU0|Processor|Add0~17_sumout )))

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~3_combout ),
	.datab(!\CPU0|Processor|Mux33~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux25~6_combout ),
	.datad(!\CPU0|Processor|Add0~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux27~0 .extended_lut = "off";
defparam \CPU0|Processor|Mux27~0 .lut_mask = 64'h0357035703570357;
defparam \CPU0|Processor|Mux27~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux27~1 (
// Equation(s):
// \CPU0|Processor|Mux27~1_combout  = ( \MEMDATA|wReadData[6]~8_combout  & ( \CPU0|Processor|Mux27~0_combout  ) ) # ( !\MEMDATA|wReadData[6]~8_combout  & ( \CPU0|Processor|Mux27~0_combout  ) ) # ( \MEMDATA|wReadData[6]~8_combout  & ( 
// !\CPU0|Processor|Mux27~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & !\MEMDATA|wReadData[0]~1_combout ) ) ) ) # ( !\MEMDATA|wReadData[6]~8_combout  & ( !\CPU0|Processor|Mux27~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & 
// ((!\MEMDATA|wReadData[31]~0_combout ) # ((!\MEMDATA|wReadData[0]~1_combout ) # (\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\CPU0|Processor|Mux33~2_combout ),
	.datac(!\MEMDATA|wReadData[0]~1_combout ),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datae(!\MEMDATA|wReadData[6]~8_combout ),
	.dataf(!\CPU0|Processor|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux27~1 .extended_lut = "off";
defparam \CPU0|Processor|Mux27~1 .lut_mask = 64'h32333030FFFFFFFF;
defparam \CPU0|Processor|Mux27~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[7]~9 (
// Equation(s):
// \MEMDATA|wReadData[7]~9_combout  = ( !\lfsr0|lfsr|out [7] & ( \stopwatch0|time_count [7] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) 
// # ( \lfsr0|lfsr|out [7] & ( !\stopwatch0|time_count [7] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (!\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) # ( !\lfsr0|lfsr|out [7] & ( 
// !\stopwatch0|time_count [7] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout )) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.datac(!\stopwatch0|Equal0~4_combout ),
	.datad(!\stopwatch0|Equal0~5_combout ),
	.datae(!\lfsr0|lfsr|out [7]),
	.dataf(!\stopwatch0|time_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[7]~9 .extended_lut = "off";
defparam \MEMDATA|wReadData[7]~9 .lut_mask = 64'h0005000400010000;
defparam \MEMDATA|wReadData[7]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux26~0 (
// Equation(s):
// \CPU0|Processor|Mux26~0_combout  = (!\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (\CPU0|Processor|Mux33~0_combout  & (\CPU0|Processor|ALUunit|Mux24~6_combout ))) # (\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (((\CPU0|Processor|Mux33~0_combout  & 
// \CPU0|Processor|ALUunit|Mux24~6_combout )) # (\CPU0|Processor|Add0~21_sumout )))

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~3_combout ),
	.datab(!\CPU0|Processor|Mux33~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux24~6_combout ),
	.datad(!\CPU0|Processor|Add0~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux26~0 .extended_lut = "off";
defparam \CPU0|Processor|Mux26~0 .lut_mask = 64'h0357035703570357;
defparam \CPU0|Processor|Mux26~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux26~1 (
// Equation(s):
// \CPU0|Processor|Mux26~1_combout  = ( \MEMDATA|wReadData[7]~9_combout  & ( \CPU0|Processor|Mux26~0_combout  ) ) # ( !\MEMDATA|wReadData[7]~9_combout  & ( \CPU0|Processor|Mux26~0_combout  ) ) # ( \MEMDATA|wReadData[7]~9_combout  & ( 
// !\CPU0|Processor|Mux26~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & !\MEMDATA|wReadData[0]~1_combout ) ) ) ) # ( !\MEMDATA|wReadData[7]~9_combout  & ( !\CPU0|Processor|Mux26~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & 
// ((!\MEMDATA|wReadData[31]~0_combout ) # ((!\MEMDATA|wReadData[0]~1_combout ) # (\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [7])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\CPU0|Processor|Mux33~2_combout ),
	.datac(!\MEMDATA|wReadData[0]~1_combout ),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datae(!\MEMDATA|wReadData[7]~9_combout ),
	.dataf(!\CPU0|Processor|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux26~1 .extended_lut = "off";
defparam \CPU0|Processor|Mux26~1 .lut_mask = 64'h32333030FFFFFFFF;
defparam \CPU0|Processor|Mux26~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[8]~10 (
// Equation(s):
// \MEMDATA|wReadData[8]~10_combout  = ( !\lfsr0|lfsr|out [8] & ( \stopwatch0|time_count [8] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) 
// ) # ( \lfsr0|lfsr|out [8] & ( !\stopwatch0|time_count [8] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (!\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) # ( !\lfsr0|lfsr|out [8] & ( 
// !\stopwatch0|time_count [8] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout )) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.datac(!\stopwatch0|Equal0~4_combout ),
	.datad(!\stopwatch0|Equal0~5_combout ),
	.datae(!\lfsr0|lfsr|out [8]),
	.dataf(!\stopwatch0|time_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[8]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[8]~10 .extended_lut = "off";
defparam \MEMDATA|wReadData[8]~10 .lut_mask = 64'h0005000400010000;
defparam \MEMDATA|wReadData[8]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux25~0 (
// Equation(s):
// \CPU0|Processor|Mux25~0_combout  = (!\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (\CPU0|Processor|Mux33~0_combout  & (\CPU0|Processor|ALUunit|Mux23~5_combout ))) # (\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (((\CPU0|Processor|Mux33~0_combout  & 
// \CPU0|Processor|ALUunit|Mux23~5_combout )) # (\CPU0|Processor|Add0~25_sumout )))

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~3_combout ),
	.datab(!\CPU0|Processor|Mux33~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux23~5_combout ),
	.datad(!\CPU0|Processor|Add0~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux25~0 .extended_lut = "off";
defparam \CPU0|Processor|Mux25~0 .lut_mask = 64'h0357035703570357;
defparam \CPU0|Processor|Mux25~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux25~1 (
// Equation(s):
// \CPU0|Processor|Mux25~1_combout  = ( \MEMDATA|wReadData[8]~10_combout  & ( \CPU0|Processor|Mux25~0_combout  ) ) # ( !\MEMDATA|wReadData[8]~10_combout  & ( \CPU0|Processor|Mux25~0_combout  ) ) # ( \MEMDATA|wReadData[8]~10_combout  & ( 
// !\CPU0|Processor|Mux25~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & !\MEMDATA|wReadData[0]~1_combout ) ) ) ) # ( !\MEMDATA|wReadData[8]~10_combout  & ( !\CPU0|Processor|Mux25~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & 
// ((!\MEMDATA|wReadData[31]~0_combout ) # ((!\MEMDATA|wReadData[0]~1_combout ) # (\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [8])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\CPU0|Processor|Mux33~2_combout ),
	.datac(!\MEMDATA|wReadData[0]~1_combout ),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datae(!\MEMDATA|wReadData[8]~10_combout ),
	.dataf(!\CPU0|Processor|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux25~1 .extended_lut = "off";
defparam \CPU0|Processor|Mux25~1 .lut_mask = 64'h32333030FFFFFFFF;
defparam \CPU0|Processor|Mux25~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[9]~11 (
// Equation(s):
// \MEMDATA|wReadData[9]~11_combout  = ( !\lfsr0|lfsr|out [9] & ( \stopwatch0|time_count [9] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) 
// ) # ( \lfsr0|lfsr|out [9] & ( !\stopwatch0|time_count [9] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (!\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) # ( !\lfsr0|lfsr|out [9] & ( 
// !\stopwatch0|time_count [9] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout )) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.datac(!\stopwatch0|Equal0~4_combout ),
	.datad(!\stopwatch0|Equal0~5_combout ),
	.datae(!\lfsr0|lfsr|out [9]),
	.dataf(!\stopwatch0|time_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[9]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[9]~11 .extended_lut = "off";
defparam \MEMDATA|wReadData[9]~11 .lut_mask = 64'h0005000400010000;
defparam \MEMDATA|wReadData[9]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux24~0 (
// Equation(s):
// \CPU0|Processor|Mux24~0_combout  = (!\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (\CPU0|Processor|Mux33~0_combout  & (\CPU0|Processor|ALUunit|Mux22~4_combout ))) # (\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (((\CPU0|Processor|Mux33~0_combout  & 
// \CPU0|Processor|ALUunit|Mux22~4_combout )) # (\CPU0|Processor|Add0~29_sumout )))

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~3_combout ),
	.datab(!\CPU0|Processor|Mux33~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux22~4_combout ),
	.datad(!\CPU0|Processor|Add0~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux24~0 .extended_lut = "off";
defparam \CPU0|Processor|Mux24~0 .lut_mask = 64'h0357035703570357;
defparam \CPU0|Processor|Mux24~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux24~1 (
// Equation(s):
// \CPU0|Processor|Mux24~1_combout  = ( \MEMDATA|wReadData[9]~11_combout  & ( \CPU0|Processor|Mux24~0_combout  ) ) # ( !\MEMDATA|wReadData[9]~11_combout  & ( \CPU0|Processor|Mux24~0_combout  ) ) # ( \MEMDATA|wReadData[9]~11_combout  & ( 
// !\CPU0|Processor|Mux24~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & !\MEMDATA|wReadData[0]~1_combout ) ) ) ) # ( !\MEMDATA|wReadData[9]~11_combout  & ( !\CPU0|Processor|Mux24~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & 
// ((!\MEMDATA|wReadData[31]~0_combout ) # ((!\MEMDATA|wReadData[0]~1_combout ) # (\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [9])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\CPU0|Processor|Mux33~2_combout ),
	.datac(!\MEMDATA|wReadData[0]~1_combout ),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datae(!\MEMDATA|wReadData[9]~11_combout ),
	.dataf(!\CPU0|Processor|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux24~1 .extended_lut = "off";
defparam \CPU0|Processor|Mux24~1 .lut_mask = 64'h32333030FFFFFFFF;
defparam \CPU0|Processor|Mux24~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[10]~12 (
// Equation(s):
// \MEMDATA|wReadData[10]~12_combout  = ( !\lfsr0|lfsr|out [10] & ( \stopwatch0|time_count [10] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) 
// ) ) # ( \lfsr0|lfsr|out [10] & ( !\stopwatch0|time_count [10] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (!\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) # ( !\lfsr0|lfsr|out [10] 
// & ( !\stopwatch0|time_count [10] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout )) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.datac(!\stopwatch0|Equal0~4_combout ),
	.datad(!\stopwatch0|Equal0~5_combout ),
	.datae(!\lfsr0|lfsr|out [10]),
	.dataf(!\stopwatch0|time_count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[10]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[10]~12 .extended_lut = "off";
defparam \MEMDATA|wReadData[10]~12 .lut_mask = 64'h0005000400010000;
defparam \MEMDATA|wReadData[10]~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux23~0 (
// Equation(s):
// \CPU0|Processor|Mux23~0_combout  = (!\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (\CPU0|Processor|Mux33~0_combout  & (\CPU0|Processor|ALUunit|Mux21~5_combout ))) # (\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (((\CPU0|Processor|Mux33~0_combout  & 
// \CPU0|Processor|ALUunit|Mux21~5_combout )) # (\CPU0|Processor|Add0~33_sumout )))

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~3_combout ),
	.datab(!\CPU0|Processor|Mux33~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux21~5_combout ),
	.datad(!\CPU0|Processor|Add0~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux23~0 .extended_lut = "off";
defparam \CPU0|Processor|Mux23~0 .lut_mask = 64'h0357035703570357;
defparam \CPU0|Processor|Mux23~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux23~1 (
// Equation(s):
// \CPU0|Processor|Mux23~1_combout  = ( \MEMDATA|wReadData[10]~12_combout  & ( \CPU0|Processor|Mux23~0_combout  ) ) # ( !\MEMDATA|wReadData[10]~12_combout  & ( \CPU0|Processor|Mux23~0_combout  ) ) # ( \MEMDATA|wReadData[10]~12_combout  & ( 
// !\CPU0|Processor|Mux23~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & !\MEMDATA|wReadData[0]~1_combout ) ) ) ) # ( !\MEMDATA|wReadData[10]~12_combout  & ( !\CPU0|Processor|Mux23~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & 
// ((!\MEMDATA|wReadData[31]~0_combout ) # ((!\MEMDATA|wReadData[0]~1_combout ) # (\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [10])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\CPU0|Processor|Mux33~2_combout ),
	.datac(!\MEMDATA|wReadData[0]~1_combout ),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datae(!\MEMDATA|wReadData[10]~12_combout ),
	.dataf(!\CPU0|Processor|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux23~1 .extended_lut = "off";
defparam \CPU0|Processor|Mux23~1 .lut_mask = 64'h32333030FFFFFFFF;
defparam \CPU0|Processor|Mux23~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[11]~13 (
// Equation(s):
// \MEMDATA|wReadData[11]~13_combout  = ( !\lfsr0|lfsr|out [11] & ( \stopwatch0|time_count [11] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) 
// ) ) # ( \lfsr0|lfsr|out [11] & ( !\stopwatch0|time_count [11] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (!\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) # ( !\lfsr0|lfsr|out [11] 
// & ( !\stopwatch0|time_count [11] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout )) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.datac(!\stopwatch0|Equal0~4_combout ),
	.datad(!\stopwatch0|Equal0~5_combout ),
	.datae(!\lfsr0|lfsr|out [11]),
	.dataf(!\stopwatch0|time_count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[11]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[11]~13 .extended_lut = "off";
defparam \MEMDATA|wReadData[11]~13 .lut_mask = 64'h0005000400010000;
defparam \MEMDATA|wReadData[11]~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux22~0 (
// Equation(s):
// \CPU0|Processor|Mux22~0_combout  = (!\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (\CPU0|Processor|Mux33~0_combout  & (\CPU0|Processor|ALUunit|Mux20~6_combout ))) # (\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (((\CPU0|Processor|Mux33~0_combout  & 
// \CPU0|Processor|ALUunit|Mux20~6_combout )) # (\CPU0|Processor|Add0~37_sumout )))

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~3_combout ),
	.datab(!\CPU0|Processor|Mux33~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux20~6_combout ),
	.datad(!\CPU0|Processor|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux22~0 .extended_lut = "off";
defparam \CPU0|Processor|Mux22~0 .lut_mask = 64'h0357035703570357;
defparam \CPU0|Processor|Mux22~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux22~1 (
// Equation(s):
// \CPU0|Processor|Mux22~1_combout  = ( \MEMDATA|wReadData[11]~13_combout  & ( \CPU0|Processor|Mux22~0_combout  ) ) # ( !\MEMDATA|wReadData[11]~13_combout  & ( \CPU0|Processor|Mux22~0_combout  ) ) # ( \MEMDATA|wReadData[11]~13_combout  & ( 
// !\CPU0|Processor|Mux22~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & !\MEMDATA|wReadData[0]~1_combout ) ) ) ) # ( !\MEMDATA|wReadData[11]~13_combout  & ( !\CPU0|Processor|Mux22~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & 
// ((!\MEMDATA|wReadData[31]~0_combout ) # ((!\MEMDATA|wReadData[0]~1_combout ) # (\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [11])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\CPU0|Processor|Mux33~2_combout ),
	.datac(!\MEMDATA|wReadData[0]~1_combout ),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datae(!\MEMDATA|wReadData[11]~13_combout ),
	.dataf(!\CPU0|Processor|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux22~1 .extended_lut = "off";
defparam \CPU0|Processor|Mux22~1 .lut_mask = 64'h32333030FFFFFFFF;
defparam \CPU0|Processor|Mux22~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[12]~14 (
// Equation(s):
// \MEMDATA|wReadData[12]~14_combout  = ( !\lfsr0|lfsr|out [12] & ( \stopwatch0|time_count [12] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) 
// ) ) # ( \lfsr0|lfsr|out [12] & ( !\stopwatch0|time_count [12] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (!\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) # ( !\lfsr0|lfsr|out [12] 
// & ( !\stopwatch0|time_count [12] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout )) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.datac(!\stopwatch0|Equal0~4_combout ),
	.datad(!\stopwatch0|Equal0~5_combout ),
	.datae(!\lfsr0|lfsr|out [12]),
	.dataf(!\stopwatch0|time_count [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[12]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[12]~14 .extended_lut = "off";
defparam \MEMDATA|wReadData[12]~14 .lut_mask = 64'h0005000400010000;
defparam \MEMDATA|wReadData[12]~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux21~0 (
// Equation(s):
// \CPU0|Processor|Mux21~0_combout  = (!\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (\CPU0|Processor|Mux33~0_combout  & (\CPU0|Processor|ALUunit|Mux19~5_combout ))) # (\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (((\CPU0|Processor|Mux33~0_combout  & 
// \CPU0|Processor|ALUunit|Mux19~5_combout )) # (\CPU0|Processor|Add0~41_sumout )))

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~3_combout ),
	.datab(!\CPU0|Processor|Mux33~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux19~5_combout ),
	.datad(!\CPU0|Processor|Add0~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux21~0 .extended_lut = "off";
defparam \CPU0|Processor|Mux21~0 .lut_mask = 64'h0357035703570357;
defparam \CPU0|Processor|Mux21~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux21~1 (
// Equation(s):
// \CPU0|Processor|Mux21~1_combout  = ( \MEMDATA|wReadData[12]~14_combout  & ( \CPU0|Processor|Mux21~0_combout  ) ) # ( !\MEMDATA|wReadData[12]~14_combout  & ( \CPU0|Processor|Mux21~0_combout  ) ) # ( \MEMDATA|wReadData[12]~14_combout  & ( 
// !\CPU0|Processor|Mux21~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & !\MEMDATA|wReadData[0]~1_combout ) ) ) ) # ( !\MEMDATA|wReadData[12]~14_combout  & ( !\CPU0|Processor|Mux21~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & 
// ((!\MEMDATA|wReadData[31]~0_combout ) # ((!\MEMDATA|wReadData[0]~1_combout ) # (\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [12])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\CPU0|Processor|Mux33~2_combout ),
	.datac(!\MEMDATA|wReadData[0]~1_combout ),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.datae(!\MEMDATA|wReadData[12]~14_combout ),
	.dataf(!\CPU0|Processor|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux21~1 .extended_lut = "off";
defparam \CPU0|Processor|Mux21~1 .lut_mask = 64'h32333030FFFFFFFF;
defparam \CPU0|Processor|Mux21~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[13]~15 (
// Equation(s):
// \MEMDATA|wReadData[13]~15_combout  = ( !\lfsr0|lfsr|out [13] & ( \stopwatch0|time_count [13] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) 
// ) ) # ( \lfsr0|lfsr|out [13] & ( !\stopwatch0|time_count [13] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (!\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) # ( !\lfsr0|lfsr|out [13] 
// & ( !\stopwatch0|time_count [13] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout )) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.datac(!\stopwatch0|Equal0~4_combout ),
	.datad(!\stopwatch0|Equal0~5_combout ),
	.datae(!\lfsr0|lfsr|out [13]),
	.dataf(!\stopwatch0|time_count [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[13]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[13]~15 .extended_lut = "off";
defparam \MEMDATA|wReadData[13]~15 .lut_mask = 64'h0005000400010000;
defparam \MEMDATA|wReadData[13]~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux20~0 (
// Equation(s):
// \CPU0|Processor|Mux20~0_combout  = (!\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (\CPU0|Processor|Mux33~0_combout  & (\CPU0|Processor|ALUunit|Mux18~9_combout ))) # (\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (((\CPU0|Processor|Mux33~0_combout  & 
// \CPU0|Processor|ALUunit|Mux18~9_combout )) # (\CPU0|Processor|Add0~45_sumout )))

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~3_combout ),
	.datab(!\CPU0|Processor|Mux33~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux18~9_combout ),
	.datad(!\CPU0|Processor|Add0~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux20~0 .extended_lut = "off";
defparam \CPU0|Processor|Mux20~0 .lut_mask = 64'h0357035703570357;
defparam \CPU0|Processor|Mux20~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux20~1 (
// Equation(s):
// \CPU0|Processor|Mux20~1_combout  = ( \MEMDATA|wReadData[13]~15_combout  & ( \CPU0|Processor|Mux20~0_combout  ) ) # ( !\MEMDATA|wReadData[13]~15_combout  & ( \CPU0|Processor|Mux20~0_combout  ) ) # ( \MEMDATA|wReadData[13]~15_combout  & ( 
// !\CPU0|Processor|Mux20~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & !\MEMDATA|wReadData[0]~1_combout ) ) ) ) # ( !\MEMDATA|wReadData[13]~15_combout  & ( !\CPU0|Processor|Mux20~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & 
// ((!\MEMDATA|wReadData[31]~0_combout ) # ((!\MEMDATA|wReadData[0]~1_combout ) # (\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [13])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\CPU0|Processor|Mux33~2_combout ),
	.datac(!\MEMDATA|wReadData[0]~1_combout ),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datae(!\MEMDATA|wReadData[13]~15_combout ),
	.dataf(!\CPU0|Processor|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux20~1 .extended_lut = "off";
defparam \CPU0|Processor|Mux20~1 .lut_mask = 64'h32333030FFFFFFFF;
defparam \CPU0|Processor|Mux20~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[14]~16 (
// Equation(s):
// \MEMDATA|wReadData[14]~16_combout  = ( !\lfsr0|lfsr|out [14] & ( \stopwatch0|time_count [14] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) 
// ) ) # ( \lfsr0|lfsr|out [14] & ( !\stopwatch0|time_count [14] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (!\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) # ( !\lfsr0|lfsr|out [14] 
// & ( !\stopwatch0|time_count [14] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout )) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.datac(!\stopwatch0|Equal0~4_combout ),
	.datad(!\stopwatch0|Equal0~5_combout ),
	.datae(!\lfsr0|lfsr|out [14]),
	.dataf(!\stopwatch0|time_count [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[14]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[14]~16 .extended_lut = "off";
defparam \MEMDATA|wReadData[14]~16 .lut_mask = 64'h0005000400010000;
defparam \MEMDATA|wReadData[14]~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux19~0 (
// Equation(s):
// \CPU0|Processor|Mux19~0_combout  = (!\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (\CPU0|Processor|Mux33~0_combout  & (\CPU0|Processor|ALUunit|Mux17~1_combout ))) # (\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (((\CPU0|Processor|Mux33~0_combout  & 
// \CPU0|Processor|ALUunit|Mux17~1_combout )) # (\CPU0|Processor|Add0~49_sumout )))

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~3_combout ),
	.datab(!\CPU0|Processor|Mux33~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux17~1_combout ),
	.datad(!\CPU0|Processor|Add0~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux19~0 .extended_lut = "off";
defparam \CPU0|Processor|Mux19~0 .lut_mask = 64'h0357035703570357;
defparam \CPU0|Processor|Mux19~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux19~1 (
// Equation(s):
// \CPU0|Processor|Mux19~1_combout  = ( \MEMDATA|wReadData[14]~16_combout  & ( \CPU0|Processor|Mux19~0_combout  ) ) # ( !\MEMDATA|wReadData[14]~16_combout  & ( \CPU0|Processor|Mux19~0_combout  ) ) # ( \MEMDATA|wReadData[14]~16_combout  & ( 
// !\CPU0|Processor|Mux19~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & !\MEMDATA|wReadData[0]~1_combout ) ) ) ) # ( !\MEMDATA|wReadData[14]~16_combout  & ( !\CPU0|Processor|Mux19~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & 
// ((!\MEMDATA|wReadData[31]~0_combout ) # ((!\MEMDATA|wReadData[0]~1_combout ) # (\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [14])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\CPU0|Processor|Mux33~2_combout ),
	.datac(!\MEMDATA|wReadData[0]~1_combout ),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.datae(!\MEMDATA|wReadData[14]~16_combout ),
	.dataf(!\CPU0|Processor|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux19~1 .extended_lut = "off";
defparam \CPU0|Processor|Mux19~1 .lut_mask = 64'h32333030FFFFFFFF;
defparam \CPU0|Processor|Mux19~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[15]~17 (
// Equation(s):
// \MEMDATA|wReadData[15]~17_combout  = ( !\lfsr0|lfsr|out [15] & ( \stopwatch0|time_count [15] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) 
// ) ) # ( \lfsr0|lfsr|out [15] & ( !\stopwatch0|time_count [15] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (!\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) # ( !\lfsr0|lfsr|out [15] 
// & ( !\stopwatch0|time_count [15] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout )) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.datac(!\stopwatch0|Equal0~4_combout ),
	.datad(!\stopwatch0|Equal0~5_combout ),
	.datae(!\lfsr0|lfsr|out [15]),
	.dataf(!\stopwatch0|time_count [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[15]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[15]~17 .extended_lut = "off";
defparam \MEMDATA|wReadData[15]~17 .lut_mask = 64'h0005000400010000;
defparam \MEMDATA|wReadData[15]~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux18~0 (
// Equation(s):
// \CPU0|Processor|Mux18~0_combout  = (!\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (\CPU0|Processor|Mux33~0_combout  & (\CPU0|Processor|ALUunit|Mux16~2_combout ))) # (\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (((\CPU0|Processor|Mux33~0_combout  & 
// \CPU0|Processor|ALUunit|Mux16~2_combout )) # (\CPU0|Processor|Add0~53_sumout )))

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~3_combout ),
	.datab(!\CPU0|Processor|Mux33~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux16~2_combout ),
	.datad(!\CPU0|Processor|Add0~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux18~0 .extended_lut = "off";
defparam \CPU0|Processor|Mux18~0 .lut_mask = 64'h0357035703570357;
defparam \CPU0|Processor|Mux18~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux18~1 (
// Equation(s):
// \CPU0|Processor|Mux18~1_combout  = ( \MEMDATA|wReadData[15]~17_combout  & ( \CPU0|Processor|Mux18~0_combout  ) ) # ( !\MEMDATA|wReadData[15]~17_combout  & ( \CPU0|Processor|Mux18~0_combout  ) ) # ( \MEMDATA|wReadData[15]~17_combout  & ( 
// !\CPU0|Processor|Mux18~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & !\MEMDATA|wReadData[0]~1_combout ) ) ) ) # ( !\MEMDATA|wReadData[15]~17_combout  & ( !\CPU0|Processor|Mux18~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & 
// ((!\MEMDATA|wReadData[31]~0_combout ) # ((!\MEMDATA|wReadData[0]~1_combout ) # (\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [15])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\CPU0|Processor|Mux33~2_combout ),
	.datac(!\MEMDATA|wReadData[0]~1_combout ),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datae(!\MEMDATA|wReadData[15]~17_combout ),
	.dataf(!\CPU0|Processor|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux18~1 .extended_lut = "off";
defparam \CPU0|Processor|Mux18~1 .lut_mask = 64'h32333030FFFFFFFF;
defparam \CPU0|Processor|Mux18~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[16]~18 (
// Equation(s):
// \MEMDATA|wReadData[16]~18_combout  = ( !\lfsr0|lfsr|out [16] & ( \stopwatch0|time_count [16] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) 
// ) ) # ( \lfsr0|lfsr|out [16] & ( !\stopwatch0|time_count [16] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (!\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) # ( !\lfsr0|lfsr|out [16] 
// & ( !\stopwatch0|time_count [16] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout )) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.datac(!\stopwatch0|Equal0~4_combout ),
	.datad(!\stopwatch0|Equal0~5_combout ),
	.datae(!\lfsr0|lfsr|out [16]),
	.dataf(!\stopwatch0|time_count [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[16]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[16]~18 .extended_lut = "off";
defparam \MEMDATA|wReadData[16]~18 .lut_mask = 64'h0005000400010000;
defparam \MEMDATA|wReadData[16]~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux17~0 (
// Equation(s):
// \CPU0|Processor|Mux17~0_combout  = (!\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (\CPU0|Processor|Mux33~0_combout  & (\CPU0|Processor|ALUunit|Mux15~4_combout ))) # (\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (((\CPU0|Processor|Mux33~0_combout  & 
// \CPU0|Processor|ALUunit|Mux15~4_combout )) # (\CPU0|Processor|Add0~57_sumout )))

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~3_combout ),
	.datab(!\CPU0|Processor|Mux33~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux15~4_combout ),
	.datad(!\CPU0|Processor|Add0~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux17~0 .extended_lut = "off";
defparam \CPU0|Processor|Mux17~0 .lut_mask = 64'h0357035703570357;
defparam \CPU0|Processor|Mux17~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux17~1 (
// Equation(s):
// \CPU0|Processor|Mux17~1_combout  = ( \MEMDATA|wReadData[16]~18_combout  & ( \CPU0|Processor|Mux17~0_combout  ) ) # ( !\MEMDATA|wReadData[16]~18_combout  & ( \CPU0|Processor|Mux17~0_combout  ) ) # ( \MEMDATA|wReadData[16]~18_combout  & ( 
// !\CPU0|Processor|Mux17~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & !\MEMDATA|wReadData[0]~1_combout ) ) ) ) # ( !\MEMDATA|wReadData[16]~18_combout  & ( !\CPU0|Processor|Mux17~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & 
// ((!\MEMDATA|wReadData[31]~0_combout ) # ((!\MEMDATA|wReadData[0]~1_combout ) # (\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\CPU0|Processor|Mux33~2_combout ),
	.datac(!\MEMDATA|wReadData[0]~1_combout ),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datae(!\MEMDATA|wReadData[16]~18_combout ),
	.dataf(!\CPU0|Processor|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux17~1 .extended_lut = "off";
defparam \CPU0|Processor|Mux17~1 .lut_mask = 64'h32333030FFFFFFFF;
defparam \CPU0|Processor|Mux17~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[17]~19 (
// Equation(s):
// \MEMDATA|wReadData[17]~19_combout  = ( !\lfsr0|lfsr|out [17] & ( \stopwatch0|time_count [17] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) 
// ) ) # ( \lfsr0|lfsr|out [17] & ( !\stopwatch0|time_count [17] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (!\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) # ( !\lfsr0|lfsr|out [17] 
// & ( !\stopwatch0|time_count [17] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout )) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.datac(!\stopwatch0|Equal0~4_combout ),
	.datad(!\stopwatch0|Equal0~5_combout ),
	.datae(!\lfsr0|lfsr|out [17]),
	.dataf(!\stopwatch0|time_count [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[17]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[17]~19 .extended_lut = "off";
defparam \MEMDATA|wReadData[17]~19 .lut_mask = 64'h0005000400010000;
defparam \MEMDATA|wReadData[17]~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux16~0 (
// Equation(s):
// \CPU0|Processor|Mux16~0_combout  = (!\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (\CPU0|Processor|Mux33~0_combout  & (\CPU0|Processor|ALUunit|Mux14~5_combout ))) # (\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (((\CPU0|Processor|Mux33~0_combout  & 
// \CPU0|Processor|ALUunit|Mux14~5_combout )) # (\CPU0|Processor|Add0~61_sumout )))

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~3_combout ),
	.datab(!\CPU0|Processor|Mux33~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux14~5_combout ),
	.datad(!\CPU0|Processor|Add0~61_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux16~0 .extended_lut = "off";
defparam \CPU0|Processor|Mux16~0 .lut_mask = 64'h0357035703570357;
defparam \CPU0|Processor|Mux16~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux16~1 (
// Equation(s):
// \CPU0|Processor|Mux16~1_combout  = ( \MEMDATA|wReadData[17]~19_combout  & ( \CPU0|Processor|Mux16~0_combout  ) ) # ( !\MEMDATA|wReadData[17]~19_combout  & ( \CPU0|Processor|Mux16~0_combout  ) ) # ( \MEMDATA|wReadData[17]~19_combout  & ( 
// !\CPU0|Processor|Mux16~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & !\MEMDATA|wReadData[0]~1_combout ) ) ) ) # ( !\MEMDATA|wReadData[17]~19_combout  & ( !\CPU0|Processor|Mux16~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & 
// ((!\MEMDATA|wReadData[31]~0_combout ) # ((!\MEMDATA|wReadData[0]~1_combout ) # (\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\CPU0|Processor|Mux33~2_combout ),
	.datac(!\MEMDATA|wReadData[0]~1_combout ),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datae(!\MEMDATA|wReadData[17]~19_combout ),
	.dataf(!\CPU0|Processor|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux16~1 .extended_lut = "off";
defparam \CPU0|Processor|Mux16~1 .lut_mask = 64'h32333030FFFFFFFF;
defparam \CPU0|Processor|Mux16~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[18]~20 (
// Equation(s):
// \MEMDATA|wReadData[18]~20_combout  = ( !\lfsr0|lfsr|out [18] & ( \stopwatch0|time_count [18] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) 
// ) ) # ( \lfsr0|lfsr|out [18] & ( !\stopwatch0|time_count [18] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (!\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) # ( !\lfsr0|lfsr|out [18] 
// & ( !\stopwatch0|time_count [18] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout )) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.datac(!\stopwatch0|Equal0~4_combout ),
	.datad(!\stopwatch0|Equal0~5_combout ),
	.datae(!\lfsr0|lfsr|out [18]),
	.dataf(!\stopwatch0|time_count [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[18]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[18]~20 .extended_lut = "off";
defparam \MEMDATA|wReadData[18]~20 .lut_mask = 64'h0005000400010000;
defparam \MEMDATA|wReadData[18]~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux15~0 (
// Equation(s):
// \CPU0|Processor|Mux15~0_combout  = (!\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (\CPU0|Processor|Mux33~0_combout  & (\CPU0|Processor|ALUunit|Mux13~5_combout ))) # (\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (((\CPU0|Processor|Mux33~0_combout  & 
// \CPU0|Processor|ALUunit|Mux13~5_combout )) # (\CPU0|Processor|Add0~65_sumout )))

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~3_combout ),
	.datab(!\CPU0|Processor|Mux33~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux13~5_combout ),
	.datad(!\CPU0|Processor|Add0~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux15~0 .extended_lut = "off";
defparam \CPU0|Processor|Mux15~0 .lut_mask = 64'h0357035703570357;
defparam \CPU0|Processor|Mux15~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux15~1 (
// Equation(s):
// \CPU0|Processor|Mux15~1_combout  = ( \MEMDATA|wReadData[18]~20_combout  & ( \CPU0|Processor|Mux15~0_combout  ) ) # ( !\MEMDATA|wReadData[18]~20_combout  & ( \CPU0|Processor|Mux15~0_combout  ) ) # ( \MEMDATA|wReadData[18]~20_combout  & ( 
// !\CPU0|Processor|Mux15~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & !\MEMDATA|wReadData[0]~1_combout ) ) ) ) # ( !\MEMDATA|wReadData[18]~20_combout  & ( !\CPU0|Processor|Mux15~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & 
// ((!\MEMDATA|wReadData[31]~0_combout ) # ((!\MEMDATA|wReadData[0]~1_combout ) # (\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\CPU0|Processor|Mux33~2_combout ),
	.datac(!\MEMDATA|wReadData[0]~1_combout ),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datae(!\MEMDATA|wReadData[18]~20_combout ),
	.dataf(!\CPU0|Processor|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux15~1 .extended_lut = "off";
defparam \CPU0|Processor|Mux15~1 .lut_mask = 64'h32333030FFFFFFFF;
defparam \CPU0|Processor|Mux15~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[19]~21 (
// Equation(s):
// \MEMDATA|wReadData[19]~21_combout  = ( !\lfsr0|lfsr|out [19] & ( \stopwatch0|time_count [19] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) 
// ) ) # ( \lfsr0|lfsr|out [19] & ( !\stopwatch0|time_count [19] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (!\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) # ( !\lfsr0|lfsr|out [19] 
// & ( !\stopwatch0|time_count [19] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout )) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.datac(!\stopwatch0|Equal0~4_combout ),
	.datad(!\stopwatch0|Equal0~5_combout ),
	.datae(!\lfsr0|lfsr|out [19]),
	.dataf(!\stopwatch0|time_count [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[19]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[19]~21 .extended_lut = "off";
defparam \MEMDATA|wReadData[19]~21 .lut_mask = 64'h0005000400010000;
defparam \MEMDATA|wReadData[19]~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux14~0 (
// Equation(s):
// \CPU0|Processor|Mux14~0_combout  = (!\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (\CPU0|Processor|Mux33~0_combout  & (\CPU0|Processor|ALUunit|Mux12~6_combout ))) # (\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (((\CPU0|Processor|Mux33~0_combout  & 
// \CPU0|Processor|ALUunit|Mux12~6_combout )) # (\CPU0|Processor|Add0~69_sumout )))

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~3_combout ),
	.datab(!\CPU0|Processor|Mux33~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux12~6_combout ),
	.datad(!\CPU0|Processor|Add0~69_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux14~0 .extended_lut = "off";
defparam \CPU0|Processor|Mux14~0 .lut_mask = 64'h0357035703570357;
defparam \CPU0|Processor|Mux14~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux14~1 (
// Equation(s):
// \CPU0|Processor|Mux14~1_combout  = ( \MEMDATA|wReadData[19]~21_combout  & ( \CPU0|Processor|Mux14~0_combout  ) ) # ( !\MEMDATA|wReadData[19]~21_combout  & ( \CPU0|Processor|Mux14~0_combout  ) ) # ( \MEMDATA|wReadData[19]~21_combout  & ( 
// !\CPU0|Processor|Mux14~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & !\MEMDATA|wReadData[0]~1_combout ) ) ) ) # ( !\MEMDATA|wReadData[19]~21_combout  & ( !\CPU0|Processor|Mux14~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & 
// ((!\MEMDATA|wReadData[31]~0_combout ) # ((!\MEMDATA|wReadData[0]~1_combout ) # (\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\CPU0|Processor|Mux33~2_combout ),
	.datac(!\MEMDATA|wReadData[0]~1_combout ),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datae(!\MEMDATA|wReadData[19]~21_combout ),
	.dataf(!\CPU0|Processor|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux14~1 .extended_lut = "off";
defparam \CPU0|Processor|Mux14~1 .lut_mask = 64'h32333030FFFFFFFF;
defparam \CPU0|Processor|Mux14~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[20]~22 (
// Equation(s):
// \MEMDATA|wReadData[20]~22_combout  = ( !\lfsr0|lfsr|out [20] & ( \stopwatch0|time_count [20] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) 
// ) ) # ( \lfsr0|lfsr|out [20] & ( !\stopwatch0|time_count [20] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (!\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) # ( !\lfsr0|lfsr|out [20] 
// & ( !\stopwatch0|time_count [20] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout )) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.datac(!\stopwatch0|Equal0~4_combout ),
	.datad(!\stopwatch0|Equal0~5_combout ),
	.datae(!\lfsr0|lfsr|out [20]),
	.dataf(!\stopwatch0|time_count [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[20]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[20]~22 .extended_lut = "off";
defparam \MEMDATA|wReadData[20]~22 .lut_mask = 64'h0005000400010000;
defparam \MEMDATA|wReadData[20]~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux13~0 (
// Equation(s):
// \CPU0|Processor|Mux13~0_combout  = (!\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (\CPU0|Processor|Mux33~0_combout  & (\CPU0|Processor|ALUunit|Mux11~5_combout ))) # (\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (((\CPU0|Processor|Mux33~0_combout  & 
// \CPU0|Processor|ALUunit|Mux11~5_combout )) # (\CPU0|Processor|Add0~73_sumout )))

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~3_combout ),
	.datab(!\CPU0|Processor|Mux33~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux11~5_combout ),
	.datad(!\CPU0|Processor|Add0~73_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux13~0 .extended_lut = "off";
defparam \CPU0|Processor|Mux13~0 .lut_mask = 64'h0357035703570357;
defparam \CPU0|Processor|Mux13~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux13~1 (
// Equation(s):
// \CPU0|Processor|Mux13~1_combout  = ( \MEMDATA|wReadData[20]~22_combout  & ( \CPU0|Processor|Mux13~0_combout  ) ) # ( !\MEMDATA|wReadData[20]~22_combout  & ( \CPU0|Processor|Mux13~0_combout  ) ) # ( \MEMDATA|wReadData[20]~22_combout  & ( 
// !\CPU0|Processor|Mux13~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & !\MEMDATA|wReadData[0]~1_combout ) ) ) ) # ( !\MEMDATA|wReadData[20]~22_combout  & ( !\CPU0|Processor|Mux13~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & 
// ((!\MEMDATA|wReadData[31]~0_combout ) # ((!\MEMDATA|wReadData[0]~1_combout ) # (\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [20])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\CPU0|Processor|Mux33~2_combout ),
	.datac(!\MEMDATA|wReadData[0]~1_combout ),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datae(!\MEMDATA|wReadData[20]~22_combout ),
	.dataf(!\CPU0|Processor|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux13~1 .extended_lut = "off";
defparam \CPU0|Processor|Mux13~1 .lut_mask = 64'h32333030FFFFFFFF;
defparam \CPU0|Processor|Mux13~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[21]~23 (
// Equation(s):
// \MEMDATA|wReadData[21]~23_combout  = ( !\lfsr0|lfsr|out [21] & ( \stopwatch0|time_count [21] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) 
// ) ) # ( \lfsr0|lfsr|out [21] & ( !\stopwatch0|time_count [21] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (!\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) # ( !\lfsr0|lfsr|out [21] 
// & ( !\stopwatch0|time_count [21] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout )) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.datac(!\stopwatch0|Equal0~4_combout ),
	.datad(!\stopwatch0|Equal0~5_combout ),
	.datae(!\lfsr0|lfsr|out [21]),
	.dataf(!\stopwatch0|time_count [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[21]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[21]~23 .extended_lut = "off";
defparam \MEMDATA|wReadData[21]~23 .lut_mask = 64'h0005000400010000;
defparam \MEMDATA|wReadData[21]~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux12~0 (
// Equation(s):
// \CPU0|Processor|Mux12~0_combout  = ( \CPU0|Processor|Selector10~1_combout  & ( \CPU0|Processor|Add0~77_sumout  & ( ((\CPU0|Processor|Mux33~0_combout  & ((\CPU0|Processor|ALUunit|Mux10~2_combout ) # (\CPU0|Processor|ALUunit|Mux18~2_combout )))) # 
// (\CPU0|Processor|CtrUNI|Decoder0~3_combout ) ) ) ) # ( !\CPU0|Processor|Selector10~1_combout  & ( \CPU0|Processor|Add0~77_sumout  & ( ((\CPU0|Processor|Mux33~0_combout  & (!\CPU0|Processor|ALUunit|Mux18~2_combout  & \CPU0|Processor|ALUunit|Mux10~2_combout 
// ))) # (\CPU0|Processor|CtrUNI|Decoder0~3_combout ) ) ) ) # ( \CPU0|Processor|Selector10~1_combout  & ( !\CPU0|Processor|Add0~77_sumout  & ( (\CPU0|Processor|Mux33~0_combout  & ((\CPU0|Processor|ALUunit|Mux10~2_combout ) # 
// (\CPU0|Processor|ALUunit|Mux18~2_combout ))) ) ) ) # ( !\CPU0|Processor|Selector10~1_combout  & ( !\CPU0|Processor|Add0~77_sumout  & ( (\CPU0|Processor|Mux33~0_combout  & (!\CPU0|Processor|ALUunit|Mux18~2_combout  & \CPU0|Processor|ALUunit|Mux10~2_combout 
// )) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~3_combout ),
	.datab(!\CPU0|Processor|Mux33~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux18~2_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux10~2_combout ),
	.datae(!\CPU0|Processor|Selector10~1_combout ),
	.dataf(!\CPU0|Processor|Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux12~0 .extended_lut = "off";
defparam \CPU0|Processor|Mux12~0 .lut_mask = 64'h0030033355755777;
defparam \CPU0|Processor|Mux12~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux12~1 (
// Equation(s):
// \CPU0|Processor|Mux12~1_combout  = ( \MEMDATA|wReadData[21]~23_combout  & ( \CPU0|Processor|Mux12~0_combout  ) ) # ( !\MEMDATA|wReadData[21]~23_combout  & ( \CPU0|Processor|Mux12~0_combout  ) ) # ( \MEMDATA|wReadData[21]~23_combout  & ( 
// !\CPU0|Processor|Mux12~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & !\MEMDATA|wReadData[0]~1_combout ) ) ) ) # ( !\MEMDATA|wReadData[21]~23_combout  & ( !\CPU0|Processor|Mux12~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & 
// ((!\MEMDATA|wReadData[31]~0_combout ) # ((!\MEMDATA|wReadData[0]~1_combout ) # (\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\CPU0|Processor|Mux33~2_combout ),
	.datac(!\MEMDATA|wReadData[0]~1_combout ),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datae(!\MEMDATA|wReadData[21]~23_combout ),
	.dataf(!\CPU0|Processor|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux12~1 .extended_lut = "off";
defparam \CPU0|Processor|Mux12~1 .lut_mask = 64'h32333030FFFFFFFF;
defparam \CPU0|Processor|Mux12~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[22]~24 (
// Equation(s):
// \MEMDATA|wReadData[22]~24_combout  = ( !\lfsr0|lfsr|out [22] & ( \stopwatch0|time_count [22] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) 
// ) ) # ( \lfsr0|lfsr|out [22] & ( !\stopwatch0|time_count [22] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (!\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) # ( !\lfsr0|lfsr|out [22] 
// & ( !\stopwatch0|time_count [22] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout )) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.datac(!\stopwatch0|Equal0~4_combout ),
	.datad(!\stopwatch0|Equal0~5_combout ),
	.datae(!\lfsr0|lfsr|out [22]),
	.dataf(!\stopwatch0|time_count [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[22]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[22]~24 .extended_lut = "off";
defparam \MEMDATA|wReadData[22]~24 .lut_mask = 64'h0005000400010000;
defparam \MEMDATA|wReadData[22]~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux11~0 (
// Equation(s):
// \CPU0|Processor|Mux11~0_combout  = ( \CPU0|Processor|Add0~81_sumout  & ( (!\CPU0|Processor|CtrUNI|Decoder0~3_combout  & ((!\CPU0|Processor|Mux33~0_combout ) # ((!\CPU0|Processor|ALUunit|Mux9~7_combout  & !\CPU0|Processor|ALUunit|Mux9~8_combout )))) ) ) # 
// ( !\CPU0|Processor|Add0~81_sumout  & ( (!\CPU0|Processor|Mux33~0_combout ) # ((!\CPU0|Processor|ALUunit|Mux9~7_combout  & !\CPU0|Processor|ALUunit|Mux9~8_combout )) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~3_combout ),
	.datab(!\CPU0|Processor|Mux33~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux9~7_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux9~8_combout ),
	.datae(!\CPU0|Processor|Add0~81_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux11~0 .extended_lut = "off";
defparam \CPU0|Processor|Mux11~0 .lut_mask = 64'hFCCCA888FCCCA888;
defparam \CPU0|Processor|Mux11~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux11~1 (
// Equation(s):
// \CPU0|Processor|Mux11~1_combout  = ( \MEMDATA|wReadData[22]~24_combout  & ( \CPU0|Processor|Mux11~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & !\MEMDATA|wReadData[0]~1_combout ) ) ) ) # ( !\MEMDATA|wReadData[22]~24_combout  & ( 
// \CPU0|Processor|Mux11~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & ((!\MEMDATA|wReadData[31]~0_combout ) # ((!\MEMDATA|wReadData[0]~1_combout ) # (\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) ) ) ) # ( 
// \MEMDATA|wReadData[22]~24_combout  & ( !\CPU0|Processor|Mux11~0_combout  ) ) # ( !\MEMDATA|wReadData[22]~24_combout  & ( !\CPU0|Processor|Mux11~0_combout  ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\CPU0|Processor|Mux33~2_combout ),
	.datac(!\MEMDATA|wReadData[0]~1_combout ),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datae(!\MEMDATA|wReadData[22]~24_combout ),
	.dataf(!\CPU0|Processor|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux11~1 .extended_lut = "off";
defparam \CPU0|Processor|Mux11~1 .lut_mask = 64'hFFFFFFFF32333030;
defparam \CPU0|Processor|Mux11~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[23]~25 (
// Equation(s):
// \MEMDATA|wReadData[23]~25_combout  = ( !\lfsr0|lfsr|out [23] & ( \stopwatch0|time_count [23] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) 
// ) ) # ( \lfsr0|lfsr|out [23] & ( !\stopwatch0|time_count [23] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (!\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) # ( !\lfsr0|lfsr|out [23] 
// & ( !\stopwatch0|time_count [23] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout )) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.datac(!\stopwatch0|Equal0~4_combout ),
	.datad(!\stopwatch0|Equal0~5_combout ),
	.datae(!\lfsr0|lfsr|out [23]),
	.dataf(!\stopwatch0|time_count [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[23]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[23]~25 .extended_lut = "off";
defparam \MEMDATA|wReadData[23]~25 .lut_mask = 64'h0005000400010000;
defparam \MEMDATA|wReadData[23]~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux10~0 (
// Equation(s):
// \CPU0|Processor|Mux10~0_combout  = (!\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (\CPU0|Processor|Mux33~0_combout  & (\CPU0|Processor|ALUunit|Mux8~4_combout ))) # (\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (((\CPU0|Processor|Mux33~0_combout  & 
// \CPU0|Processor|ALUunit|Mux8~4_combout )) # (\CPU0|Processor|Add0~85_sumout )))

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~3_combout ),
	.datab(!\CPU0|Processor|Mux33~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux8~4_combout ),
	.datad(!\CPU0|Processor|Add0~85_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux10~0 .extended_lut = "off";
defparam \CPU0|Processor|Mux10~0 .lut_mask = 64'h0357035703570357;
defparam \CPU0|Processor|Mux10~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux10~1 (
// Equation(s):
// \CPU0|Processor|Mux10~1_combout  = ( \MEMDATA|wReadData[23]~25_combout  & ( \CPU0|Processor|Mux10~0_combout  ) ) # ( !\MEMDATA|wReadData[23]~25_combout  & ( \CPU0|Processor|Mux10~0_combout  ) ) # ( \MEMDATA|wReadData[23]~25_combout  & ( 
// !\CPU0|Processor|Mux10~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & !\MEMDATA|wReadData[0]~1_combout ) ) ) ) # ( !\MEMDATA|wReadData[23]~25_combout  & ( !\CPU0|Processor|Mux10~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & 
// ((!\MEMDATA|wReadData[31]~0_combout ) # ((!\MEMDATA|wReadData[0]~1_combout ) # (\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\CPU0|Processor|Mux33~2_combout ),
	.datac(!\MEMDATA|wReadData[0]~1_combout ),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datae(!\MEMDATA|wReadData[23]~25_combout ),
	.dataf(!\CPU0|Processor|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux10~1 .extended_lut = "off";
defparam \CPU0|Processor|Mux10~1 .lut_mask = 64'h32333030FFFFFFFF;
defparam \CPU0|Processor|Mux10~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[24]~26 (
// Equation(s):
// \MEMDATA|wReadData[24]~26_combout  = ( !\lfsr0|lfsr|out [24] & ( \stopwatch0|time_count [24] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) 
// ) ) # ( \lfsr0|lfsr|out [24] & ( !\stopwatch0|time_count [24] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (!\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) # ( !\lfsr0|lfsr|out [24] 
// & ( !\stopwatch0|time_count [24] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout )) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.datac(!\stopwatch0|Equal0~4_combout ),
	.datad(!\stopwatch0|Equal0~5_combout ),
	.datae(!\lfsr0|lfsr|out [24]),
	.dataf(!\stopwatch0|time_count [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[24]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[24]~26 .extended_lut = "off";
defparam \MEMDATA|wReadData[24]~26 .lut_mask = 64'h0005000400010000;
defparam \MEMDATA|wReadData[24]~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux9~0 (
// Equation(s):
// \CPU0|Processor|Mux9~0_combout  = (!\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (\CPU0|Processor|Mux33~0_combout  & (\CPU0|Processor|ALUunit|Mux7~6_combout ))) # (\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (((\CPU0|Processor|Mux33~0_combout  & 
// \CPU0|Processor|ALUunit|Mux7~6_combout )) # (\CPU0|Processor|Add0~89_sumout )))

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~3_combout ),
	.datab(!\CPU0|Processor|Mux33~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux7~6_combout ),
	.datad(!\CPU0|Processor|Add0~89_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux9~0 .extended_lut = "off";
defparam \CPU0|Processor|Mux9~0 .lut_mask = 64'h0357035703570357;
defparam \CPU0|Processor|Mux9~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux9~1 (
// Equation(s):
// \CPU0|Processor|Mux9~1_combout  = ( \MEMDATA|wReadData[24]~26_combout  & ( \CPU0|Processor|Mux9~0_combout  ) ) # ( !\MEMDATA|wReadData[24]~26_combout  & ( \CPU0|Processor|Mux9~0_combout  ) ) # ( \MEMDATA|wReadData[24]~26_combout  & ( 
// !\CPU0|Processor|Mux9~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & !\MEMDATA|wReadData[0]~1_combout ) ) ) ) # ( !\MEMDATA|wReadData[24]~26_combout  & ( !\CPU0|Processor|Mux9~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & 
// ((!\MEMDATA|wReadData[31]~0_combout ) # ((!\MEMDATA|wReadData[0]~1_combout ) # (\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\CPU0|Processor|Mux33~2_combout ),
	.datac(!\MEMDATA|wReadData[0]~1_combout ),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datae(!\MEMDATA|wReadData[24]~26_combout ),
	.dataf(!\CPU0|Processor|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux9~1 .extended_lut = "off";
defparam \CPU0|Processor|Mux9~1 .lut_mask = 64'h32333030FFFFFFFF;
defparam \CPU0|Processor|Mux9~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[25]~27 (
// Equation(s):
// \MEMDATA|wReadData[25]~27_combout  = ( !\lfsr0|lfsr|out [25] & ( \stopwatch0|time_count [25] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) 
// ) ) # ( \lfsr0|lfsr|out [25] & ( !\stopwatch0|time_count [25] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (!\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) # ( !\lfsr0|lfsr|out [25] 
// & ( !\stopwatch0|time_count [25] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout )) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.datac(!\stopwatch0|Equal0~4_combout ),
	.datad(!\stopwatch0|Equal0~5_combout ),
	.datae(!\lfsr0|lfsr|out [25]),
	.dataf(!\stopwatch0|time_count [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[25]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[25]~27 .extended_lut = "off";
defparam \MEMDATA|wReadData[25]~27 .lut_mask = 64'h0005000400010000;
defparam \MEMDATA|wReadData[25]~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux8~0 (
// Equation(s):
// \CPU0|Processor|Mux8~0_combout  = (!\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (\CPU0|Processor|Mux33~0_combout  & (\CPU0|Processor|ALUunit|Mux6~5_combout ))) # (\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (((\CPU0|Processor|Mux33~0_combout  & 
// \CPU0|Processor|ALUunit|Mux6~5_combout )) # (\CPU0|Processor|Add0~93_sumout )))

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~3_combout ),
	.datab(!\CPU0|Processor|Mux33~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux6~5_combout ),
	.datad(!\CPU0|Processor|Add0~93_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux8~0 .extended_lut = "off";
defparam \CPU0|Processor|Mux8~0 .lut_mask = 64'h0357035703570357;
defparam \CPU0|Processor|Mux8~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux8~1 (
// Equation(s):
// \CPU0|Processor|Mux8~1_combout  = ( \MEMDATA|wReadData[25]~27_combout  & ( \CPU0|Processor|Mux8~0_combout  ) ) # ( !\MEMDATA|wReadData[25]~27_combout  & ( \CPU0|Processor|Mux8~0_combout  ) ) # ( \MEMDATA|wReadData[25]~27_combout  & ( 
// !\CPU0|Processor|Mux8~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & !\MEMDATA|wReadData[0]~1_combout ) ) ) ) # ( !\MEMDATA|wReadData[25]~27_combout  & ( !\CPU0|Processor|Mux8~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & 
// ((!\MEMDATA|wReadData[31]~0_combout ) # ((!\MEMDATA|wReadData[0]~1_combout ) # (\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [25])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\CPU0|Processor|Mux33~2_combout ),
	.datac(!\MEMDATA|wReadData[0]~1_combout ),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datae(!\MEMDATA|wReadData[25]~27_combout ),
	.dataf(!\CPU0|Processor|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux8~1 .extended_lut = "off";
defparam \CPU0|Processor|Mux8~1 .lut_mask = 64'h32333030FFFFFFFF;
defparam \CPU0|Processor|Mux8~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[26]~28 (
// Equation(s):
// \MEMDATA|wReadData[26]~28_combout  = ( !\lfsr0|lfsr|out [26] & ( \stopwatch0|time_count [26] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) 
// ) ) # ( \lfsr0|lfsr|out [26] & ( !\stopwatch0|time_count [26] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (!\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) # ( !\lfsr0|lfsr|out [26] 
// & ( !\stopwatch0|time_count [26] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout )) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.datac(!\stopwatch0|Equal0~4_combout ),
	.datad(!\stopwatch0|Equal0~5_combout ),
	.datae(!\lfsr0|lfsr|out [26]),
	.dataf(!\stopwatch0|time_count [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[26]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[26]~28 .extended_lut = "off";
defparam \MEMDATA|wReadData[26]~28 .lut_mask = 64'h0005000400010000;
defparam \MEMDATA|wReadData[26]~28 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux7~0 (
// Equation(s):
// \CPU0|Processor|Mux7~0_combout  = (!\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (\CPU0|Processor|Mux33~0_combout  & (\CPU0|Processor|ALUunit|Mux5~9_combout ))) # (\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (((\CPU0|Processor|Mux33~0_combout  & 
// \CPU0|Processor|ALUunit|Mux5~9_combout )) # (\CPU0|Processor|Add0~97_sumout )))

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~3_combout ),
	.datab(!\CPU0|Processor|Mux33~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux5~9_combout ),
	.datad(!\CPU0|Processor|Add0~97_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux7~0 .extended_lut = "off";
defparam \CPU0|Processor|Mux7~0 .lut_mask = 64'h0357035703570357;
defparam \CPU0|Processor|Mux7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux7~1 (
// Equation(s):
// \CPU0|Processor|Mux7~1_combout  = ( \MEMDATA|wReadData[26]~28_combout  & ( \CPU0|Processor|Mux7~0_combout  ) ) # ( !\MEMDATA|wReadData[26]~28_combout  & ( \CPU0|Processor|Mux7~0_combout  ) ) # ( \MEMDATA|wReadData[26]~28_combout  & ( 
// !\CPU0|Processor|Mux7~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & !\MEMDATA|wReadData[0]~1_combout ) ) ) ) # ( !\MEMDATA|wReadData[26]~28_combout  & ( !\CPU0|Processor|Mux7~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & 
// ((!\MEMDATA|wReadData[31]~0_combout ) # ((!\MEMDATA|wReadData[0]~1_combout ) # (\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [26])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\CPU0|Processor|Mux33~2_combout ),
	.datac(!\MEMDATA|wReadData[0]~1_combout ),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datae(!\MEMDATA|wReadData[26]~28_combout ),
	.dataf(!\CPU0|Processor|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux7~1 .extended_lut = "off";
defparam \CPU0|Processor|Mux7~1 .lut_mask = 64'h32333030FFFFFFFF;
defparam \CPU0|Processor|Mux7~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[27]~29 (
// Equation(s):
// \MEMDATA|wReadData[27]~29_combout  = ( !\lfsr0|lfsr|out [27] & ( \stopwatch0|time_count [27] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) 
// ) ) # ( \lfsr0|lfsr|out [27] & ( !\stopwatch0|time_count [27] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (!\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) # ( !\lfsr0|lfsr|out [27] 
// & ( !\stopwatch0|time_count [27] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout )) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.datac(!\stopwatch0|Equal0~4_combout ),
	.datad(!\stopwatch0|Equal0~5_combout ),
	.datae(!\lfsr0|lfsr|out [27]),
	.dataf(!\stopwatch0|time_count [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[27]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[27]~29 .extended_lut = "off";
defparam \MEMDATA|wReadData[27]~29 .lut_mask = 64'h0005000400010000;
defparam \MEMDATA|wReadData[27]~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux6~0 (
// Equation(s):
// \CPU0|Processor|Mux6~0_combout  = (!\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (\CPU0|Processor|Mux33~0_combout  & (\CPU0|Processor|ALUunit|Mux4~7_combout ))) # (\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (((\CPU0|Processor|Mux33~0_combout  & 
// \CPU0|Processor|ALUunit|Mux4~7_combout )) # (\CPU0|Processor|Add0~101_sumout )))

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~3_combout ),
	.datab(!\CPU0|Processor|Mux33~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux4~7_combout ),
	.datad(!\CPU0|Processor|Add0~101_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux6~0 .extended_lut = "off";
defparam \CPU0|Processor|Mux6~0 .lut_mask = 64'h0357035703570357;
defparam \CPU0|Processor|Mux6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux6~1 (
// Equation(s):
// \CPU0|Processor|Mux6~1_combout  = ( \MEMDATA|wReadData[27]~29_combout  & ( \CPU0|Processor|Mux6~0_combout  ) ) # ( !\MEMDATA|wReadData[27]~29_combout  & ( \CPU0|Processor|Mux6~0_combout  ) ) # ( \MEMDATA|wReadData[27]~29_combout  & ( 
// !\CPU0|Processor|Mux6~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & !\MEMDATA|wReadData[0]~1_combout ) ) ) ) # ( !\MEMDATA|wReadData[27]~29_combout  & ( !\CPU0|Processor|Mux6~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & 
// ((!\MEMDATA|wReadData[31]~0_combout ) # ((!\MEMDATA|wReadData[0]~1_combout ) # (\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [27])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\CPU0|Processor|Mux33~2_combout ),
	.datac(!\MEMDATA|wReadData[0]~1_combout ),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [27]),
	.datae(!\MEMDATA|wReadData[27]~29_combout ),
	.dataf(!\CPU0|Processor|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux6~1 .extended_lut = "off";
defparam \CPU0|Processor|Mux6~1 .lut_mask = 64'h32333030FFFFFFFF;
defparam \CPU0|Processor|Mux6~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[28]~30 (
// Equation(s):
// \MEMDATA|wReadData[28]~30_combout  = ( !\lfsr0|lfsr|out [28] & ( \stopwatch0|time_count [28] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) 
// ) ) # ( \lfsr0|lfsr|out [28] & ( !\stopwatch0|time_count [28] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (!\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) # ( !\lfsr0|lfsr|out [28] 
// & ( !\stopwatch0|time_count [28] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout )) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.datac(!\stopwatch0|Equal0~4_combout ),
	.datad(!\stopwatch0|Equal0~5_combout ),
	.datae(!\lfsr0|lfsr|out [28]),
	.dataf(!\stopwatch0|time_count [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[28]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[28]~30 .extended_lut = "off";
defparam \MEMDATA|wReadData[28]~30 .lut_mask = 64'h0005000400010000;
defparam \MEMDATA|wReadData[28]~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux5~0 (
// Equation(s):
// \CPU0|Processor|Mux5~0_combout  = ( \CPU0|Processor|Add0~105_sumout  & ( (!\CPU0|Processor|CtrUNI|Decoder0~3_combout  & ((!\CPU0|Processor|Mux33~0_combout ) # ((\CPU0|Processor|ALUunit|Mux3~1_combout  & !\CPU0|Processor|ALUunit|Mux3~4_combout )))) ) ) # ( 
// !\CPU0|Processor|Add0~105_sumout  & ( (!\CPU0|Processor|Mux33~0_combout ) # ((\CPU0|Processor|ALUunit|Mux3~1_combout  & !\CPU0|Processor|ALUunit|Mux3~4_combout )) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~3_combout ),
	.datab(!\CPU0|Processor|Mux33~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux3~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux3~4_combout ),
	.datae(!\CPU0|Processor|Add0~105_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux5~0 .extended_lut = "off";
defparam \CPU0|Processor|Mux5~0 .lut_mask = 64'hCFCC8A88CFCC8A88;
defparam \CPU0|Processor|Mux5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux5~1 (
// Equation(s):
// \CPU0|Processor|Mux5~1_combout  = ( \MEMDATA|wReadData[28]~30_combout  & ( \CPU0|Processor|Mux5~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & !\MEMDATA|wReadData[0]~1_combout ) ) ) ) # ( !\MEMDATA|wReadData[28]~30_combout  & ( 
// \CPU0|Processor|Mux5~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & ((!\MEMDATA|wReadData[31]~0_combout ) # ((!\MEMDATA|wReadData[0]~1_combout ) # (\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [28])))) ) ) ) # ( 
// \MEMDATA|wReadData[28]~30_combout  & ( !\CPU0|Processor|Mux5~0_combout  ) ) # ( !\MEMDATA|wReadData[28]~30_combout  & ( !\CPU0|Processor|Mux5~0_combout  ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\CPU0|Processor|Mux33~2_combout ),
	.datac(!\MEMDATA|wReadData[0]~1_combout ),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [28]),
	.datae(!\MEMDATA|wReadData[28]~30_combout ),
	.dataf(!\CPU0|Processor|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux5~1 .extended_lut = "off";
defparam \CPU0|Processor|Mux5~1 .lut_mask = 64'hFFFFFFFF32333030;
defparam \CPU0|Processor|Mux5~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[29]~31 (
// Equation(s):
// \MEMDATA|wReadData[29]~31_combout  = ( !\lfsr0|lfsr|out [29] & ( \stopwatch0|time_count [29] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) 
// ) ) # ( \lfsr0|lfsr|out [29] & ( !\stopwatch0|time_count [29] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (!\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) # ( !\lfsr0|lfsr|out [29] 
// & ( !\stopwatch0|time_count [29] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout )) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.datac(!\stopwatch0|Equal0~4_combout ),
	.datad(!\stopwatch0|Equal0~5_combout ),
	.datae(!\lfsr0|lfsr|out [29]),
	.dataf(!\stopwatch0|time_count [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[29]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[29]~31 .extended_lut = "off";
defparam \MEMDATA|wReadData[29]~31 .lut_mask = 64'h0005000400010000;
defparam \MEMDATA|wReadData[29]~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux4~0 (
// Equation(s):
// \CPU0|Processor|Mux4~0_combout  = (!\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (\CPU0|Processor|Mux33~0_combout  & (\CPU0|Processor|ALUunit|Mux2~3_combout ))) # (\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (((\CPU0|Processor|Mux33~0_combout  & 
// \CPU0|Processor|ALUunit|Mux2~3_combout )) # (\CPU0|Processor|Add0~109_sumout )))

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~3_combout ),
	.datab(!\CPU0|Processor|Mux33~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux2~3_combout ),
	.datad(!\CPU0|Processor|Add0~109_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux4~0 .extended_lut = "off";
defparam \CPU0|Processor|Mux4~0 .lut_mask = 64'h0357035703570357;
defparam \CPU0|Processor|Mux4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux4~1 (
// Equation(s):
// \CPU0|Processor|Mux4~1_combout  = ( \MEMDATA|wReadData[29]~31_combout  & ( \CPU0|Processor|Mux4~0_combout  ) ) # ( !\MEMDATA|wReadData[29]~31_combout  & ( \CPU0|Processor|Mux4~0_combout  ) ) # ( \MEMDATA|wReadData[29]~31_combout  & ( 
// !\CPU0|Processor|Mux4~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & !\MEMDATA|wReadData[0]~1_combout ) ) ) ) # ( !\MEMDATA|wReadData[29]~31_combout  & ( !\CPU0|Processor|Mux4~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & 
// ((!\MEMDATA|wReadData[31]~0_combout ) # ((!\MEMDATA|wReadData[0]~1_combout ) # (\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [29])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\CPU0|Processor|Mux33~2_combout ),
	.datac(!\MEMDATA|wReadData[0]~1_combout ),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [29]),
	.datae(!\MEMDATA|wReadData[29]~31_combout ),
	.dataf(!\CPU0|Processor|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux4~1 .extended_lut = "off";
defparam \CPU0|Processor|Mux4~1 .lut_mask = 64'h32333030FFFFFFFF;
defparam \CPU0|Processor|Mux4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[30]~32 (
// Equation(s):
// \MEMDATA|wReadData[30]~32_combout  = ( !\lfsr0|lfsr|out [30] & ( \stopwatch0|time_count [30] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) 
// ) ) # ( \lfsr0|lfsr|out [30] & ( !\stopwatch0|time_count [30] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (!\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) # ( !\lfsr0|lfsr|out [30] 
// & ( !\stopwatch0|time_count [30] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout )) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.datac(!\stopwatch0|Equal0~4_combout ),
	.datad(!\stopwatch0|Equal0~5_combout ),
	.datae(!\lfsr0|lfsr|out [30]),
	.dataf(!\stopwatch0|time_count [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[30]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[30]~32 .extended_lut = "off";
defparam \MEMDATA|wReadData[30]~32 .lut_mask = 64'h0005000400010000;
defparam \MEMDATA|wReadData[30]~32 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux3~0 (
// Equation(s):
// \CPU0|Processor|Mux3~0_combout  = (!\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (\CPU0|Processor|Mux33~0_combout  & (\CPU0|Processor|ALUunit|Mux1~3_combout ))) # (\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (((\CPU0|Processor|Mux33~0_combout  & 
// \CPU0|Processor|ALUunit|Mux1~3_combout )) # (\CPU0|Processor|Add0~113_sumout )))

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~3_combout ),
	.datab(!\CPU0|Processor|Mux33~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux1~3_combout ),
	.datad(!\CPU0|Processor|Add0~113_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux3~0 .extended_lut = "off";
defparam \CPU0|Processor|Mux3~0 .lut_mask = 64'h0357035703570357;
defparam \CPU0|Processor|Mux3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux3~1 (
// Equation(s):
// \CPU0|Processor|Mux3~1_combout  = ( \MEMDATA|wReadData[30]~32_combout  & ( \CPU0|Processor|Mux3~0_combout  ) ) # ( !\MEMDATA|wReadData[30]~32_combout  & ( \CPU0|Processor|Mux3~0_combout  ) ) # ( \MEMDATA|wReadData[30]~32_combout  & ( 
// !\CPU0|Processor|Mux3~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & !\MEMDATA|wReadData[0]~1_combout ) ) ) ) # ( !\MEMDATA|wReadData[30]~32_combout  & ( !\CPU0|Processor|Mux3~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & 
// ((!\MEMDATA|wReadData[31]~0_combout ) # ((!\MEMDATA|wReadData[0]~1_combout ) # (\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [30])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\CPU0|Processor|Mux33~2_combout ),
	.datac(!\MEMDATA|wReadData[0]~1_combout ),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [30]),
	.datae(!\MEMDATA|wReadData[30]~32_combout ),
	.dataf(!\CPU0|Processor|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux3~1 .extended_lut = "off";
defparam \CPU0|Processor|Mux3~1 .lut_mask = 64'h32333030FFFFFFFF;
defparam \CPU0|Processor|Mux3~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MEMDATA|wReadData[31]~33 (
// Equation(s):
// \MEMDATA|wReadData[31]~33_combout  = ( !\lfsr0|lfsr|out [31] & ( \stopwatch0|time_count [31] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) 
// ) ) # ( \lfsr0|lfsr|out [31] & ( !\stopwatch0|time_count [31] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (!\CPU0|Processor|ALUunit|Mux29~11_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout ))) ) ) ) # ( !\lfsr0|lfsr|out [31] 
// & ( !\stopwatch0|time_count [31] & ( (\CPU0|Processor|CtrUNI|Decoder0~4_combout  & (\stopwatch0|Equal0~4_combout  & \stopwatch0|Equal0~5_combout )) ) ) )

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~4_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux29~11_combout ),
	.datac(!\stopwatch0|Equal0~4_combout ),
	.datad(!\stopwatch0|Equal0~5_combout ),
	.datae(!\lfsr0|lfsr|out [31]),
	.dataf(!\stopwatch0|time_count [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MEMDATA|wReadData[31]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MEMDATA|wReadData[31]~33 .extended_lut = "off";
defparam \MEMDATA|wReadData[31]~33 .lut_mask = 64'h0005000400010000;
defparam \MEMDATA|wReadData[31]~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux2~0 (
// Equation(s):
// \CPU0|Processor|Mux2~0_combout  = (!\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (\CPU0|Processor|Mux33~0_combout  & (\CPU0|Processor|ALUunit|Mux0~9_combout ))) # (\CPU0|Processor|CtrUNI|Decoder0~3_combout  & (((\CPU0|Processor|Mux33~0_combout  & 
// \CPU0|Processor|ALUunit|Mux0~9_combout )) # (\CPU0|Processor|Add0~117_sumout )))

	.dataa(!\CPU0|Processor|CtrUNI|Decoder0~3_combout ),
	.datab(!\CPU0|Processor|Mux33~0_combout ),
	.datac(!\CPU0|Processor|ALUunit|Mux0~9_combout ),
	.datad(!\CPU0|Processor|Add0~117_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux2~0 .extended_lut = "off";
defparam \CPU0|Processor|Mux2~0 .lut_mask = 64'h0357035703570357;
defparam \CPU0|Processor|Mux2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|Mux2~1 (
// Equation(s):
// \CPU0|Processor|Mux2~1_combout  = ( \MEMDATA|wReadData[31]~33_combout  & ( \CPU0|Processor|Mux2~0_combout  ) ) # ( !\MEMDATA|wReadData[31]~33_combout  & ( \CPU0|Processor|Mux2~0_combout  ) ) # ( \MEMDATA|wReadData[31]~33_combout  & ( 
// !\CPU0|Processor|Mux2~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & !\MEMDATA|wReadData[0]~1_combout ) ) ) ) # ( !\MEMDATA|wReadData[31]~33_combout  & ( !\CPU0|Processor|Mux2~0_combout  & ( (\CPU0|Processor|Mux33~2_combout  & 
// ((!\MEMDATA|wReadData[31]~0_combout ) # ((!\MEMDATA|wReadData[0]~1_combout ) # (\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [31])))) ) ) )

	.dataa(!\MEMDATA|wReadData[31]~0_combout ),
	.datab(!\CPU0|Processor|Mux33~2_combout ),
	.datac(!\MEMDATA|wReadData[0]~1_combout ),
	.datad(!\MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datae(!\MEMDATA|wReadData[31]~33_combout ),
	.dataf(!\CPU0|Processor|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|Mux2~1 .extended_lut = "off";
defparam \CPU0|Processor|Mux2~1 .lut_mask = 64'h32333030FFFFFFFF;
defparam \CPU0|Processor|Mux2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux9~9 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux9~9_combout  = (\CPU0|Processor|ALUunit|Mux9~8_combout ) # (\CPU0|Processor|ALUunit|Mux9~7_combout )

	.dataa(!\CPU0|Processor|ALUunit|Mux9~7_combout ),
	.datab(!\CPU0|Processor|ALUunit|Mux9~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux9~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux9~9 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux9~9 .lut_mask = 64'h7777777777777777;
defparam \CPU0|Processor|ALUunit|Mux9~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|ALUunit|Mux3~5 (
// Equation(s):
// \CPU0|Processor|ALUunit|Mux3~5_combout  = ( \CPU0|Processor|ALUunit|Mux3~3_combout  & ( ((!\CPU0|Processor|ALUunit|Mux3~1_combout ) # ((\CPU0|Processor|ALUunit|Add1~61_sumout  & \CPU0|Processor|ALUunit|Mux3~2_combout ))) # 
// (\CPU0|Processor|ALUunit|Add0~57_sumout ) ) ) # ( !\CPU0|Processor|ALUunit|Mux3~3_combout  & ( (!\CPU0|Processor|ALUunit|Mux3~1_combout ) # ((\CPU0|Processor|ALUunit|Add1~61_sumout  & \CPU0|Processor|ALUunit|Mux3~2_combout )) ) )

	.dataa(!\CPU0|Processor|ALUunit|Add1~61_sumout ),
	.datab(!\CPU0|Processor|ALUunit|Add0~57_sumout ),
	.datac(!\CPU0|Processor|ALUunit|Mux3~1_combout ),
	.datad(!\CPU0|Processor|ALUunit|Mux3~2_combout ),
	.datae(!\CPU0|Processor|ALUunit|Mux3~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|ALUunit|Mux3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|ALUunit|Mux3~5 .extended_lut = "off";
defparam \CPU0|Processor|ALUunit|Mux3~5 .lut_mask = 64'hF0F5F3F7F0F5F3F7;
defparam \CPU0|Processor|ALUunit|Mux3~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \RegDispSelect[0]~input0 (
	.i(RegDispSelect[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RegDispSelect[0]~input1 ));
// synopsys translate_off
defparam \RegDispSelect[0]~input0 .bus_hold = "false";
defparam \RegDispSelect[0]~input0 .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \RegDispSelect[1]~input0 (
	.i(RegDispSelect[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RegDispSelect[1]~input1 ));
// synopsys translate_off
defparam \RegDispSelect[1]~input0 .bus_hold = "false";
defparam \RegDispSelect[1]~input0 .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \RegDispSelect[2]~input0 (
	.i(RegDispSelect[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RegDispSelect[2]~input1 ));
// synopsys translate_off
defparam \RegDispSelect[2]~input0 .bus_hold = "false";
defparam \RegDispSelect[2]~input0 .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \RegDispSelect[3]~input0 (
	.i(RegDispSelect[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RegDispSelect[3]~input1 ));
// synopsys translate_off
defparam \RegDispSelect[3]~input0 .bus_hold = "false";
defparam \RegDispSelect[3]~input0 .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \RegDispSelect[4]~input0 (
	.i(RegDispSelect[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RegDispSelect[4]~input1 ));
// synopsys translate_off
defparam \RegDispSelect[4]~input0 .bus_hold = "false";
defparam \RegDispSelect[4]~input0 .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \CPU0|Processor|RegsUNI|Mux93~0 (
// Equation(s):
// \CPU0|Processor|RegsUNI|Mux93~0_combout  = ( !\RegDispSelect[4]~input1  & ( (!\RegDispSelect[0]~input1  & (\RegDispSelect[1]~input1  & (!\RegDispSelect[2]~input1  & !\RegDispSelect[3]~input1 ))) ) )

	.dataa(!\RegDispSelect[0]~input1 ),
	.datab(!\RegDispSelect[1]~input1 ),
	.datac(!\RegDispSelect[2]~input1 ),
	.datad(!\RegDispSelect[3]~input1 ),
	.datae(!\RegDispSelect[4]~input1 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU0|Processor|RegsUNI|Mux93~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU0|Processor|RegsUNI|Mux93~0 .extended_lut = "off";
defparam \CPU0|Processor|RegsUNI|Mux93~0 .lut_mask = 64'h2000000020000000;
defparam \CPU0|Processor|RegsUNI|Mux93~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|~GND .extended_lut = "off";
defparam \auto_hub|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_hub|~GND .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \ADC_DOUT~input (
	.i(ADC_DOUT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_DOUT~input_o ));
// synopsys translate_off
defparam \ADC_DOUT~input .bus_hold = "false";
defparam \ADC_DOUT~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \AUD_ADCDAT~input (
	.i(AUD_ADCDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_ADCDAT~input_o ));
// synopsys translate_off
defparam \AUD_ADCDAT~input .bus_hold = "false";
defparam \AUD_ADCDAT~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \CLOCK3_50~input (
	.i(CLOCK3_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK3_50~input_o ));
// synopsys translate_off
defparam \CLOCK3_50~input .bus_hold = "false";
defparam \CLOCK3_50~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \CLOCK4_50~input (
	.i(CLOCK4_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK4_50~input_o ));
// synopsys translate_off
defparam \CLOCK4_50~input .bus_hold = "false";
defparam \CLOCK4_50~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \IRDA_RXD~input (
	.i(IRDA_RXD),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IRDA_RXD~input_o ));
// synopsys translate_off
defparam \IRDA_RXD~input .bus_hold = "false";
defparam \IRDA_RXD~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \TD_CLK27~input (
	.i(TD_CLK27),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_CLK27~input_o ));
// synopsys translate_off
defparam \TD_CLK27~input .bus_hold = "false";
defparam \TD_CLK27~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \TD_DATA[0]~input (
	.i(TD_DATA[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[0]~input_o ));
// synopsys translate_off
defparam \TD_DATA[0]~input .bus_hold = "false";
defparam \TD_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \TD_DATA[1]~input (
	.i(TD_DATA[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[1]~input_o ));
// synopsys translate_off
defparam \TD_DATA[1]~input .bus_hold = "false";
defparam \TD_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \TD_DATA[2]~input (
	.i(TD_DATA[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[2]~input_o ));
// synopsys translate_off
defparam \TD_DATA[2]~input .bus_hold = "false";
defparam \TD_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \TD_DATA[3]~input (
	.i(TD_DATA[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[3]~input_o ));
// synopsys translate_off
defparam \TD_DATA[3]~input .bus_hold = "false";
defparam \TD_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \TD_DATA[4]~input (
	.i(TD_DATA[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[4]~input_o ));
// synopsys translate_off
defparam \TD_DATA[4]~input .bus_hold = "false";
defparam \TD_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \TD_DATA[5]~input (
	.i(TD_DATA[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[5]~input_o ));
// synopsys translate_off
defparam \TD_DATA[5]~input .bus_hold = "false";
defparam \TD_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \TD_DATA[6]~input (
	.i(TD_DATA[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[6]~input_o ));
// synopsys translate_off
defparam \TD_DATA[6]~input .bus_hold = "false";
defparam \TD_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \TD_DATA[7]~input (
	.i(TD_DATA[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[7]~input_o ));
// synopsys translate_off
defparam \TD_DATA[7]~input .bus_hold = "false";
defparam \TD_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \TD_HS~input (
	.i(TD_HS),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_HS~input_o ));
// synopsys translate_off
defparam \TD_HS~input .bus_hold = "false";
defparam \TD_HS~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \TD_VS~input (
	.i(TD_VS),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_VS~input_o ));
// synopsys translate_off
defparam \TD_VS~input .bus_hold = "false";
defparam \TD_VS~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \ADC_CS_N~input (
	.i(ADC_CS_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_CS_N~input_o ));
// synopsys translate_off
defparam \ADC_CS_N~input .bus_hold = "false";
defparam \ADC_CS_N~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \AUD_ADCLRCK~input (
	.i(AUD_ADCLRCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_ADCLRCK~input_o ));
// synopsys translate_off
defparam \AUD_ADCLRCK~input .bus_hold = "false";
defparam \AUD_ADCLRCK~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \AUD_BCLK~input (
	.i(AUD_BCLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_BCLK~input_o ));
// synopsys translate_off
defparam \AUD_BCLK~input .bus_hold = "false";
defparam \AUD_BCLK~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \AUD_DACLRCK~input (
	.i(AUD_DACLRCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_DACLRCK~input_o ));
// synopsys translate_off
defparam \AUD_DACLRCK~input .bus_hold = "false";
defparam \AUD_DACLRCK~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \FPGA_I2C_SDAT~input (
	.i(FPGA_I2C_SDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_I2C_SDAT~input_o ));
// synopsys translate_off
defparam \FPGA_I2C_SDAT~input .bus_hold = "false";
defparam \FPGA_I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_0[0]~input (
	.i(GPIO_0[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0[0]~input .bus_hold = "false";
defparam \GPIO_0[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_0[1]~input (
	.i(GPIO_0[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0[1]~input .bus_hold = "false";
defparam \GPIO_0[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_0[2]~input (
	.i(GPIO_0[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[2]~input_o ));
// synopsys translate_off
defparam \GPIO_0[2]~input .bus_hold = "false";
defparam \GPIO_0[2]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_0[3]~input (
	.i(GPIO_0[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[3]~input_o ));
// synopsys translate_off
defparam \GPIO_0[3]~input .bus_hold = "false";
defparam \GPIO_0[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_0[4]~input (
	.i(GPIO_0[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[4]~input_o ));
// synopsys translate_off
defparam \GPIO_0[4]~input .bus_hold = "false";
defparam \GPIO_0[4]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_0[5]~input (
	.i(GPIO_0[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[5]~input_o ));
// synopsys translate_off
defparam \GPIO_0[5]~input .bus_hold = "false";
defparam \GPIO_0[5]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_0[6]~input (
	.i(GPIO_0[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[6]~input_o ));
// synopsys translate_off
defparam \GPIO_0[6]~input .bus_hold = "false";
defparam \GPIO_0[6]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_0[7]~input (
	.i(GPIO_0[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[7]~input_o ));
// synopsys translate_off
defparam \GPIO_0[7]~input .bus_hold = "false";
defparam \GPIO_0[7]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_0[8]~input (
	.i(GPIO_0[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[8]~input_o ));
// synopsys translate_off
defparam \GPIO_0[8]~input .bus_hold = "false";
defparam \GPIO_0[8]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_0[9]~input (
	.i(GPIO_0[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[9]~input_o ));
// synopsys translate_off
defparam \GPIO_0[9]~input .bus_hold = "false";
defparam \GPIO_0[9]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_0[10]~input (
	.i(GPIO_0[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[10]~input_o ));
// synopsys translate_off
defparam \GPIO_0[10]~input .bus_hold = "false";
defparam \GPIO_0[10]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_0[11]~input (
	.i(GPIO_0[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[11]~input_o ));
// synopsys translate_off
defparam \GPIO_0[11]~input .bus_hold = "false";
defparam \GPIO_0[11]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_0[12]~input (
	.i(GPIO_0[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[12]~input_o ));
// synopsys translate_off
defparam \GPIO_0[12]~input .bus_hold = "false";
defparam \GPIO_0[12]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_0[13]~input (
	.i(GPIO_0[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[13]~input_o ));
// synopsys translate_off
defparam \GPIO_0[13]~input .bus_hold = "false";
defparam \GPIO_0[13]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_0[14]~input (
	.i(GPIO_0[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[14]~input_o ));
// synopsys translate_off
defparam \GPIO_0[14]~input .bus_hold = "false";
defparam \GPIO_0[14]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_0[15]~input (
	.i(GPIO_0[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[15]~input_o ));
// synopsys translate_off
defparam \GPIO_0[15]~input .bus_hold = "false";
defparam \GPIO_0[15]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_0[16]~input (
	.i(GPIO_0[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[16]~input_o ));
// synopsys translate_off
defparam \GPIO_0[16]~input .bus_hold = "false";
defparam \GPIO_0[16]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_0[17]~input (
	.i(GPIO_0[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[17]~input_o ));
// synopsys translate_off
defparam \GPIO_0[17]~input .bus_hold = "false";
defparam \GPIO_0[17]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_0[18]~input (
	.i(GPIO_0[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[18]~input_o ));
// synopsys translate_off
defparam \GPIO_0[18]~input .bus_hold = "false";
defparam \GPIO_0[18]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_0[19]~input (
	.i(GPIO_0[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[19]~input_o ));
// synopsys translate_off
defparam \GPIO_0[19]~input .bus_hold = "false";
defparam \GPIO_0[19]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_0[20]~input (
	.i(GPIO_0[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[20]~input_o ));
// synopsys translate_off
defparam \GPIO_0[20]~input .bus_hold = "false";
defparam \GPIO_0[20]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_0[21]~input (
	.i(GPIO_0[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[21]~input_o ));
// synopsys translate_off
defparam \GPIO_0[21]~input .bus_hold = "false";
defparam \GPIO_0[21]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_0[22]~input (
	.i(GPIO_0[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[22]~input_o ));
// synopsys translate_off
defparam \GPIO_0[22]~input .bus_hold = "false";
defparam \GPIO_0[22]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_0[23]~input (
	.i(GPIO_0[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[23]~input_o ));
// synopsys translate_off
defparam \GPIO_0[23]~input .bus_hold = "false";
defparam \GPIO_0[23]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_0[24]~input (
	.i(GPIO_0[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[24]~input_o ));
// synopsys translate_off
defparam \GPIO_0[24]~input .bus_hold = "false";
defparam \GPIO_0[24]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_0[25]~input (
	.i(GPIO_0[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[25]~input_o ));
// synopsys translate_off
defparam \GPIO_0[25]~input .bus_hold = "false";
defparam \GPIO_0[25]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_0[26]~input (
	.i(GPIO_0[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[26]~input_o ));
// synopsys translate_off
defparam \GPIO_0[26]~input .bus_hold = "false";
defparam \GPIO_0[26]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_0[27]~input (
	.i(GPIO_0[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[27]~input_o ));
// synopsys translate_off
defparam \GPIO_0[27]~input .bus_hold = "false";
defparam \GPIO_0[27]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_0[28]~input (
	.i(GPIO_0[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[28]~input_o ));
// synopsys translate_off
defparam \GPIO_0[28]~input .bus_hold = "false";
defparam \GPIO_0[28]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_0[29]~input (
	.i(GPIO_0[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[29]~input_o ));
// synopsys translate_off
defparam \GPIO_0[29]~input .bus_hold = "false";
defparam \GPIO_0[29]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_0[30]~input (
	.i(GPIO_0[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[30]~input_o ));
// synopsys translate_off
defparam \GPIO_0[30]~input .bus_hold = "false";
defparam \GPIO_0[30]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_0[31]~input (
	.i(GPIO_0[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[31]~input_o ));
// synopsys translate_off
defparam \GPIO_0[31]~input .bus_hold = "false";
defparam \GPIO_0[31]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_0[32]~input (
	.i(GPIO_0[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[32]~input_o ));
// synopsys translate_off
defparam \GPIO_0[32]~input .bus_hold = "false";
defparam \GPIO_0[32]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_0[33]~input (
	.i(GPIO_0[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[33]~input_o ));
// synopsys translate_off
defparam \GPIO_0[33]~input .bus_hold = "false";
defparam \GPIO_0[33]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_0[34]~input (
	.i(GPIO_0[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[34]~input_o ));
// synopsys translate_off
defparam \GPIO_0[34]~input .bus_hold = "false";
defparam \GPIO_0[34]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_0[35]~input (
	.i(GPIO_0[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[35]~input_o ));
// synopsys translate_off
defparam \GPIO_0[35]~input .bus_hold = "false";
defparam \GPIO_0[35]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_1[0]~input (
	.i(GPIO_1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[0]~input_o ));
// synopsys translate_off
defparam \GPIO_1[0]~input .bus_hold = "false";
defparam \GPIO_1[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_1[1]~input (
	.i(GPIO_1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[1]~input_o ));
// synopsys translate_off
defparam \GPIO_1[1]~input .bus_hold = "false";
defparam \GPIO_1[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_1[2]~input (
	.i(GPIO_1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[2]~input_o ));
// synopsys translate_off
defparam \GPIO_1[2]~input .bus_hold = "false";
defparam \GPIO_1[2]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_1[3]~input (
	.i(GPIO_1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[3]~input_o ));
// synopsys translate_off
defparam \GPIO_1[3]~input .bus_hold = "false";
defparam \GPIO_1[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_1[4]~input (
	.i(GPIO_1[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[4]~input_o ));
// synopsys translate_off
defparam \GPIO_1[4]~input .bus_hold = "false";
defparam \GPIO_1[4]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_1[5]~input (
	.i(GPIO_1[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[5]~input_o ));
// synopsys translate_off
defparam \GPIO_1[5]~input .bus_hold = "false";
defparam \GPIO_1[5]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_1[6]~input (
	.i(GPIO_1[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[6]~input_o ));
// synopsys translate_off
defparam \GPIO_1[6]~input .bus_hold = "false";
defparam \GPIO_1[6]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_1[7]~input (
	.i(GPIO_1[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[7]~input_o ));
// synopsys translate_off
defparam \GPIO_1[7]~input .bus_hold = "false";
defparam \GPIO_1[7]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_1[8]~input (
	.i(GPIO_1[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[8]~input_o ));
// synopsys translate_off
defparam \GPIO_1[8]~input .bus_hold = "false";
defparam \GPIO_1[8]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_1[9]~input (
	.i(GPIO_1[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[9]~input_o ));
// synopsys translate_off
defparam \GPIO_1[9]~input .bus_hold = "false";
defparam \GPIO_1[9]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_1[10]~input (
	.i(GPIO_1[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[10]~input_o ));
// synopsys translate_off
defparam \GPIO_1[10]~input .bus_hold = "false";
defparam \GPIO_1[10]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_1[11]~input (
	.i(GPIO_1[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[11]~input_o ));
// synopsys translate_off
defparam \GPIO_1[11]~input .bus_hold = "false";
defparam \GPIO_1[11]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_1[12]~input (
	.i(GPIO_1[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[12]~input_o ));
// synopsys translate_off
defparam \GPIO_1[12]~input .bus_hold = "false";
defparam \GPIO_1[12]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_1[13]~input (
	.i(GPIO_1[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[13]~input_o ));
// synopsys translate_off
defparam \GPIO_1[13]~input .bus_hold = "false";
defparam \GPIO_1[13]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_1[14]~input (
	.i(GPIO_1[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[14]~input_o ));
// synopsys translate_off
defparam \GPIO_1[14]~input .bus_hold = "false";
defparam \GPIO_1[14]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_1[15]~input (
	.i(GPIO_1[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[15]~input_o ));
// synopsys translate_off
defparam \GPIO_1[15]~input .bus_hold = "false";
defparam \GPIO_1[15]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_1[16]~input (
	.i(GPIO_1[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[16]~input_o ));
// synopsys translate_off
defparam \GPIO_1[16]~input .bus_hold = "false";
defparam \GPIO_1[16]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_1[17]~input (
	.i(GPIO_1[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[17]~input_o ));
// synopsys translate_off
defparam \GPIO_1[17]~input .bus_hold = "false";
defparam \GPIO_1[17]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_1[18]~input (
	.i(GPIO_1[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[18]~input_o ));
// synopsys translate_off
defparam \GPIO_1[18]~input .bus_hold = "false";
defparam \GPIO_1[18]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_1[19]~input (
	.i(GPIO_1[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[19]~input_o ));
// synopsys translate_off
defparam \GPIO_1[19]~input .bus_hold = "false";
defparam \GPIO_1[19]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_1[20]~input (
	.i(GPIO_1[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[20]~input_o ));
// synopsys translate_off
defparam \GPIO_1[20]~input .bus_hold = "false";
defparam \GPIO_1[20]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_1[21]~input (
	.i(GPIO_1[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[21]~input_o ));
// synopsys translate_off
defparam \GPIO_1[21]~input .bus_hold = "false";
defparam \GPIO_1[21]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_1[22]~input (
	.i(GPIO_1[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[22]~input_o ));
// synopsys translate_off
defparam \GPIO_1[22]~input .bus_hold = "false";
defparam \GPIO_1[22]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_1[23]~input (
	.i(GPIO_1[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[23]~input_o ));
// synopsys translate_off
defparam \GPIO_1[23]~input .bus_hold = "false";
defparam \GPIO_1[23]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_1[24]~input (
	.i(GPIO_1[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[24]~input_o ));
// synopsys translate_off
defparam \GPIO_1[24]~input .bus_hold = "false";
defparam \GPIO_1[24]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_1[25]~input (
	.i(GPIO_1[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[25]~input_o ));
// synopsys translate_off
defparam \GPIO_1[25]~input .bus_hold = "false";
defparam \GPIO_1[25]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_1[26]~input (
	.i(GPIO_1[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[26]~input_o ));
// synopsys translate_off
defparam \GPIO_1[26]~input .bus_hold = "false";
defparam \GPIO_1[26]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_1[27]~input (
	.i(GPIO_1[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[27]~input_o ));
// synopsys translate_off
defparam \GPIO_1[27]~input .bus_hold = "false";
defparam \GPIO_1[27]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_1[28]~input (
	.i(GPIO_1[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[28]~input_o ));
// synopsys translate_off
defparam \GPIO_1[28]~input .bus_hold = "false";
defparam \GPIO_1[28]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_1[29]~input (
	.i(GPIO_1[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[29]~input_o ));
// synopsys translate_off
defparam \GPIO_1[29]~input .bus_hold = "false";
defparam \GPIO_1[29]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_1[30]~input (
	.i(GPIO_1[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[30]~input_o ));
// synopsys translate_off
defparam \GPIO_1[30]~input .bus_hold = "false";
defparam \GPIO_1[30]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_1[31]~input (
	.i(GPIO_1[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[31]~input_o ));
// synopsys translate_off
defparam \GPIO_1[31]~input .bus_hold = "false";
defparam \GPIO_1[31]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_1[32]~input (
	.i(GPIO_1[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[32]~input_o ));
// synopsys translate_off
defparam \GPIO_1[32]~input .bus_hold = "false";
defparam \GPIO_1[32]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_1[33]~input (
	.i(GPIO_1[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[33]~input_o ));
// synopsys translate_off
defparam \GPIO_1[33]~input .bus_hold = "false";
defparam \GPIO_1[33]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_1[34]~input (
	.i(GPIO_1[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[34]~input_o ));
// synopsys translate_off
defparam \GPIO_1[34]~input .bus_hold = "false";
defparam \GPIO_1[34]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPIO_1[35]~input (
	.i(GPIO_1[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[35]~input_o ));
// synopsys translate_off
defparam \GPIO_1[35]~input .bus_hold = "false";
defparam \GPIO_1[35]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \PS2_CLK~input (
	.i(PS2_CLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_CLK~input_o ));
// synopsys translate_off
defparam \PS2_CLK~input .bus_hold = "false";
defparam \PS2_CLK~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \PS2_CLK2~input (
	.i(PS2_CLK2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_CLK2~input_o ));
// synopsys translate_off
defparam \PS2_CLK2~input .bus_hold = "false";
defparam \PS2_CLK2~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \PS2_DAT~input (
	.i(PS2_DAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_DAT~input_o ));
// synopsys translate_off
defparam \PS2_DAT~input .bus_hold = "false";
defparam \PS2_DAT~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \PS2_DAT2~input (
	.i(PS2_DAT2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_DAT2~input_o ));
// synopsys translate_off
defparam \PS2_DAT2~input .bus_hold = "false";
defparam \PS2_DAT2~input .simulate_z_as = "z";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
