{"vcs1":{"timestamp_begin":1741874550.734647615, "rt":5.74, "ut":5.43, "st":0.24}}
{"vcselab":{"timestamp_begin":1741874556.556720028, "rt":0.28, "ut":0.18, "st":0.10}}
{"link":{"timestamp_begin":1741874556.896283812, "rt":0.29, "ut":0.14, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741874550.420309011}
{"VCS_COMP_START_TIME": 1741874550.420309011}
{"VCS_COMP_END_TIME": 1741874557.258630478}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 380432}}
{"vcselab": {"peak_mem": 174728}}
