
f4Quadcopter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001198c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e0  08011b20  08011b20  00021b20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011e00  08011e00  00030214  2**0
                  CONTENTS
  4 .ARM          00000008  08011e00  08011e00  00021e00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011e08  08011e08  00030214  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011e08  08011e08  00021e08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011e0c  08011e0c  00021e0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000214  20000000  08011e10  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003b8c  20000218  08012024  00030218  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20003da4  08012024  00033da4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030214  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023045  00000000  00000000  00030244  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004950  00000000  00000000  00053289  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001708  00000000  00000000  00057be0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000014f8  00000000  00000000  000592e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00025233  00000000  00000000  0005a7e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00018a1e  00000000  00000000  0007fa13  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ca4ae  00000000  00000000  00098431  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001628df  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006874  00000000  00000000  0016295c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000218 	.word	0x20000218
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08011b04 	.word	0x08011b04

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000021c 	.word	0x2000021c
 80001cc:	08011b04 	.word	0x08011b04

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_frsub>:
 8000c48:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c4c:	e002      	b.n	8000c54 <__addsf3>
 8000c4e:	bf00      	nop

08000c50 <__aeabi_fsub>:
 8000c50:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c54 <__addsf3>:
 8000c54:	0042      	lsls	r2, r0, #1
 8000c56:	bf1f      	itttt	ne
 8000c58:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c5c:	ea92 0f03 	teqne	r2, r3
 8000c60:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c64:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c68:	d06a      	beq.n	8000d40 <__addsf3+0xec>
 8000c6a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c6e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c72:	bfc1      	itttt	gt
 8000c74:	18d2      	addgt	r2, r2, r3
 8000c76:	4041      	eorgt	r1, r0
 8000c78:	4048      	eorgt	r0, r1
 8000c7a:	4041      	eorgt	r1, r0
 8000c7c:	bfb8      	it	lt
 8000c7e:	425b      	neglt	r3, r3
 8000c80:	2b19      	cmp	r3, #25
 8000c82:	bf88      	it	hi
 8000c84:	4770      	bxhi	lr
 8000c86:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c8a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c8e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c92:	bf18      	it	ne
 8000c94:	4240      	negne	r0, r0
 8000c96:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c9a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c9e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ca2:	bf18      	it	ne
 8000ca4:	4249      	negne	r1, r1
 8000ca6:	ea92 0f03 	teq	r2, r3
 8000caa:	d03f      	beq.n	8000d2c <__addsf3+0xd8>
 8000cac:	f1a2 0201 	sub.w	r2, r2, #1
 8000cb0:	fa41 fc03 	asr.w	ip, r1, r3
 8000cb4:	eb10 000c 	adds.w	r0, r0, ip
 8000cb8:	f1c3 0320 	rsb	r3, r3, #32
 8000cbc:	fa01 f103 	lsl.w	r1, r1, r3
 8000cc0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cc4:	d502      	bpl.n	8000ccc <__addsf3+0x78>
 8000cc6:	4249      	negs	r1, r1
 8000cc8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ccc:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000cd0:	d313      	bcc.n	8000cfa <__addsf3+0xa6>
 8000cd2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000cd6:	d306      	bcc.n	8000ce6 <__addsf3+0x92>
 8000cd8:	0840      	lsrs	r0, r0, #1
 8000cda:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cde:	f102 0201 	add.w	r2, r2, #1
 8000ce2:	2afe      	cmp	r2, #254	; 0xfe
 8000ce4:	d251      	bcs.n	8000d8a <__addsf3+0x136>
 8000ce6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000cea:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cee:	bf08      	it	eq
 8000cf0:	f020 0001 	biceq.w	r0, r0, #1
 8000cf4:	ea40 0003 	orr.w	r0, r0, r3
 8000cf8:	4770      	bx	lr
 8000cfa:	0049      	lsls	r1, r1, #1
 8000cfc:	eb40 0000 	adc.w	r0, r0, r0
 8000d00:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000d04:	f1a2 0201 	sub.w	r2, r2, #1
 8000d08:	d1ed      	bne.n	8000ce6 <__addsf3+0x92>
 8000d0a:	fab0 fc80 	clz	ip, r0
 8000d0e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d12:	ebb2 020c 	subs.w	r2, r2, ip
 8000d16:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d1a:	bfaa      	itet	ge
 8000d1c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d20:	4252      	neglt	r2, r2
 8000d22:	4318      	orrge	r0, r3
 8000d24:	bfbc      	itt	lt
 8000d26:	40d0      	lsrlt	r0, r2
 8000d28:	4318      	orrlt	r0, r3
 8000d2a:	4770      	bx	lr
 8000d2c:	f092 0f00 	teq	r2, #0
 8000d30:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d34:	bf06      	itte	eq
 8000d36:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d3a:	3201      	addeq	r2, #1
 8000d3c:	3b01      	subne	r3, #1
 8000d3e:	e7b5      	b.n	8000cac <__addsf3+0x58>
 8000d40:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d44:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d48:	bf18      	it	ne
 8000d4a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d4e:	d021      	beq.n	8000d94 <__addsf3+0x140>
 8000d50:	ea92 0f03 	teq	r2, r3
 8000d54:	d004      	beq.n	8000d60 <__addsf3+0x10c>
 8000d56:	f092 0f00 	teq	r2, #0
 8000d5a:	bf08      	it	eq
 8000d5c:	4608      	moveq	r0, r1
 8000d5e:	4770      	bx	lr
 8000d60:	ea90 0f01 	teq	r0, r1
 8000d64:	bf1c      	itt	ne
 8000d66:	2000      	movne	r0, #0
 8000d68:	4770      	bxne	lr
 8000d6a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d6e:	d104      	bne.n	8000d7a <__addsf3+0x126>
 8000d70:	0040      	lsls	r0, r0, #1
 8000d72:	bf28      	it	cs
 8000d74:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d78:	4770      	bx	lr
 8000d7a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d7e:	bf3c      	itt	cc
 8000d80:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d84:	4770      	bxcc	lr
 8000d86:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d8a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d8e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d92:	4770      	bx	lr
 8000d94:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d98:	bf16      	itet	ne
 8000d9a:	4608      	movne	r0, r1
 8000d9c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000da0:	4601      	movne	r1, r0
 8000da2:	0242      	lsls	r2, r0, #9
 8000da4:	bf06      	itte	eq
 8000da6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000daa:	ea90 0f01 	teqeq	r0, r1
 8000dae:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000db2:	4770      	bx	lr

08000db4 <__aeabi_ui2f>:
 8000db4:	f04f 0300 	mov.w	r3, #0
 8000db8:	e004      	b.n	8000dc4 <__aeabi_i2f+0x8>
 8000dba:	bf00      	nop

08000dbc <__aeabi_i2f>:
 8000dbc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000dc0:	bf48      	it	mi
 8000dc2:	4240      	negmi	r0, r0
 8000dc4:	ea5f 0c00 	movs.w	ip, r0
 8000dc8:	bf08      	it	eq
 8000dca:	4770      	bxeq	lr
 8000dcc:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000dd0:	4601      	mov	r1, r0
 8000dd2:	f04f 0000 	mov.w	r0, #0
 8000dd6:	e01c      	b.n	8000e12 <__aeabi_l2f+0x2a>

08000dd8 <__aeabi_ul2f>:
 8000dd8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ddc:	bf08      	it	eq
 8000dde:	4770      	bxeq	lr
 8000de0:	f04f 0300 	mov.w	r3, #0
 8000de4:	e00a      	b.n	8000dfc <__aeabi_l2f+0x14>
 8000de6:	bf00      	nop

08000de8 <__aeabi_l2f>:
 8000de8:	ea50 0201 	orrs.w	r2, r0, r1
 8000dec:	bf08      	it	eq
 8000dee:	4770      	bxeq	lr
 8000df0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000df4:	d502      	bpl.n	8000dfc <__aeabi_l2f+0x14>
 8000df6:	4240      	negs	r0, r0
 8000df8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dfc:	ea5f 0c01 	movs.w	ip, r1
 8000e00:	bf02      	ittt	eq
 8000e02:	4684      	moveq	ip, r0
 8000e04:	4601      	moveq	r1, r0
 8000e06:	2000      	moveq	r0, #0
 8000e08:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e0c:	bf08      	it	eq
 8000e0e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e12:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e16:	fabc f28c 	clz	r2, ip
 8000e1a:	3a08      	subs	r2, #8
 8000e1c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e20:	db10      	blt.n	8000e44 <__aeabi_l2f+0x5c>
 8000e22:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e26:	4463      	add	r3, ip
 8000e28:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e2c:	f1c2 0220 	rsb	r2, r2, #32
 8000e30:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e34:	fa20 f202 	lsr.w	r2, r0, r2
 8000e38:	eb43 0002 	adc.w	r0, r3, r2
 8000e3c:	bf08      	it	eq
 8000e3e:	f020 0001 	biceq.w	r0, r0, #1
 8000e42:	4770      	bx	lr
 8000e44:	f102 0220 	add.w	r2, r2, #32
 8000e48:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e4c:	f1c2 0220 	rsb	r2, r2, #32
 8000e50:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e54:	fa21 f202 	lsr.w	r2, r1, r2
 8000e58:	eb43 0002 	adc.w	r0, r3, r2
 8000e5c:	bf08      	it	eq
 8000e5e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e62:	4770      	bx	lr

08000e64 <__aeabi_ldivmod>:
 8000e64:	b97b      	cbnz	r3, 8000e86 <__aeabi_ldivmod+0x22>
 8000e66:	b972      	cbnz	r2, 8000e86 <__aeabi_ldivmod+0x22>
 8000e68:	2900      	cmp	r1, #0
 8000e6a:	bfbe      	ittt	lt
 8000e6c:	2000      	movlt	r0, #0
 8000e6e:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000e72:	e006      	blt.n	8000e82 <__aeabi_ldivmod+0x1e>
 8000e74:	bf08      	it	eq
 8000e76:	2800      	cmpeq	r0, #0
 8000e78:	bf1c      	itt	ne
 8000e7a:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000e7e:	f04f 30ff 	movne.w	r0, #4294967295
 8000e82:	f000 b9bd 	b.w	8001200 <__aeabi_idiv0>
 8000e86:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e8a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e8e:	2900      	cmp	r1, #0
 8000e90:	db09      	blt.n	8000ea6 <__aeabi_ldivmod+0x42>
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	db1a      	blt.n	8000ecc <__aeabi_ldivmod+0x68>
 8000e96:	f000 f84d 	bl	8000f34 <__udivmoddi4>
 8000e9a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e9e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ea2:	b004      	add	sp, #16
 8000ea4:	4770      	bx	lr
 8000ea6:	4240      	negs	r0, r0
 8000ea8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	db1b      	blt.n	8000ee8 <__aeabi_ldivmod+0x84>
 8000eb0:	f000 f840 	bl	8000f34 <__udivmoddi4>
 8000eb4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000eb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ebc:	b004      	add	sp, #16
 8000ebe:	4240      	negs	r0, r0
 8000ec0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ec4:	4252      	negs	r2, r2
 8000ec6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000eca:	4770      	bx	lr
 8000ecc:	4252      	negs	r2, r2
 8000ece:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ed2:	f000 f82f 	bl	8000f34 <__udivmoddi4>
 8000ed6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000eda:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ede:	b004      	add	sp, #16
 8000ee0:	4240      	negs	r0, r0
 8000ee2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ee6:	4770      	bx	lr
 8000ee8:	4252      	negs	r2, r2
 8000eea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000eee:	f000 f821 	bl	8000f34 <__udivmoddi4>
 8000ef2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ef6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000efa:	b004      	add	sp, #16
 8000efc:	4252      	negs	r2, r2
 8000efe:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f02:	4770      	bx	lr

08000f04 <__aeabi_uldivmod>:
 8000f04:	b953      	cbnz	r3, 8000f1c <__aeabi_uldivmod+0x18>
 8000f06:	b94a      	cbnz	r2, 8000f1c <__aeabi_uldivmod+0x18>
 8000f08:	2900      	cmp	r1, #0
 8000f0a:	bf08      	it	eq
 8000f0c:	2800      	cmpeq	r0, #0
 8000f0e:	bf1c      	itt	ne
 8000f10:	f04f 31ff 	movne.w	r1, #4294967295
 8000f14:	f04f 30ff 	movne.w	r0, #4294967295
 8000f18:	f000 b972 	b.w	8001200 <__aeabi_idiv0>
 8000f1c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000f20:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000f24:	f000 f806 	bl	8000f34 <__udivmoddi4>
 8000f28:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f30:	b004      	add	sp, #16
 8000f32:	4770      	bx	lr

08000f34 <__udivmoddi4>:
 8000f34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000f38:	9e08      	ldr	r6, [sp, #32]
 8000f3a:	4604      	mov	r4, r0
 8000f3c:	4688      	mov	r8, r1
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d14b      	bne.n	8000fda <__udivmoddi4+0xa6>
 8000f42:	428a      	cmp	r2, r1
 8000f44:	4615      	mov	r5, r2
 8000f46:	d967      	bls.n	8001018 <__udivmoddi4+0xe4>
 8000f48:	fab2 f282 	clz	r2, r2
 8000f4c:	b14a      	cbz	r2, 8000f62 <__udivmoddi4+0x2e>
 8000f4e:	f1c2 0720 	rsb	r7, r2, #32
 8000f52:	fa01 f302 	lsl.w	r3, r1, r2
 8000f56:	fa20 f707 	lsr.w	r7, r0, r7
 8000f5a:	4095      	lsls	r5, r2
 8000f5c:	ea47 0803 	orr.w	r8, r7, r3
 8000f60:	4094      	lsls	r4, r2
 8000f62:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f66:	0c23      	lsrs	r3, r4, #16
 8000f68:	fbb8 f7fe 	udiv	r7, r8, lr
 8000f6c:	fa1f fc85 	uxth.w	ip, r5
 8000f70:	fb0e 8817 	mls	r8, lr, r7, r8
 8000f74:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f78:	fb07 f10c 	mul.w	r1, r7, ip
 8000f7c:	4299      	cmp	r1, r3
 8000f7e:	d909      	bls.n	8000f94 <__udivmoddi4+0x60>
 8000f80:	18eb      	adds	r3, r5, r3
 8000f82:	f107 30ff 	add.w	r0, r7, #4294967295
 8000f86:	f080 811b 	bcs.w	80011c0 <__udivmoddi4+0x28c>
 8000f8a:	4299      	cmp	r1, r3
 8000f8c:	f240 8118 	bls.w	80011c0 <__udivmoddi4+0x28c>
 8000f90:	3f02      	subs	r7, #2
 8000f92:	442b      	add	r3, r5
 8000f94:	1a5b      	subs	r3, r3, r1
 8000f96:	b2a4      	uxth	r4, r4
 8000f98:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f9c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000fa0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fa4:	fb00 fc0c 	mul.w	ip, r0, ip
 8000fa8:	45a4      	cmp	ip, r4
 8000faa:	d909      	bls.n	8000fc0 <__udivmoddi4+0x8c>
 8000fac:	192c      	adds	r4, r5, r4
 8000fae:	f100 33ff 	add.w	r3, r0, #4294967295
 8000fb2:	f080 8107 	bcs.w	80011c4 <__udivmoddi4+0x290>
 8000fb6:	45a4      	cmp	ip, r4
 8000fb8:	f240 8104 	bls.w	80011c4 <__udivmoddi4+0x290>
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	442c      	add	r4, r5
 8000fc0:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000fc4:	eba4 040c 	sub.w	r4, r4, ip
 8000fc8:	2700      	movs	r7, #0
 8000fca:	b11e      	cbz	r6, 8000fd4 <__udivmoddi4+0xa0>
 8000fcc:	40d4      	lsrs	r4, r2
 8000fce:	2300      	movs	r3, #0
 8000fd0:	e9c6 4300 	strd	r4, r3, [r6]
 8000fd4:	4639      	mov	r1, r7
 8000fd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fda:	428b      	cmp	r3, r1
 8000fdc:	d909      	bls.n	8000ff2 <__udivmoddi4+0xbe>
 8000fde:	2e00      	cmp	r6, #0
 8000fe0:	f000 80eb 	beq.w	80011ba <__udivmoddi4+0x286>
 8000fe4:	2700      	movs	r7, #0
 8000fe6:	e9c6 0100 	strd	r0, r1, [r6]
 8000fea:	4638      	mov	r0, r7
 8000fec:	4639      	mov	r1, r7
 8000fee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ff2:	fab3 f783 	clz	r7, r3
 8000ff6:	2f00      	cmp	r7, #0
 8000ff8:	d147      	bne.n	800108a <__udivmoddi4+0x156>
 8000ffa:	428b      	cmp	r3, r1
 8000ffc:	d302      	bcc.n	8001004 <__udivmoddi4+0xd0>
 8000ffe:	4282      	cmp	r2, r0
 8001000:	f200 80fa 	bhi.w	80011f8 <__udivmoddi4+0x2c4>
 8001004:	1a84      	subs	r4, r0, r2
 8001006:	eb61 0303 	sbc.w	r3, r1, r3
 800100a:	2001      	movs	r0, #1
 800100c:	4698      	mov	r8, r3
 800100e:	2e00      	cmp	r6, #0
 8001010:	d0e0      	beq.n	8000fd4 <__udivmoddi4+0xa0>
 8001012:	e9c6 4800 	strd	r4, r8, [r6]
 8001016:	e7dd      	b.n	8000fd4 <__udivmoddi4+0xa0>
 8001018:	b902      	cbnz	r2, 800101c <__udivmoddi4+0xe8>
 800101a:	deff      	udf	#255	; 0xff
 800101c:	fab2 f282 	clz	r2, r2
 8001020:	2a00      	cmp	r2, #0
 8001022:	f040 808f 	bne.w	8001144 <__udivmoddi4+0x210>
 8001026:	1b49      	subs	r1, r1, r5
 8001028:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800102c:	fa1f f885 	uxth.w	r8, r5
 8001030:	2701      	movs	r7, #1
 8001032:	fbb1 fcfe 	udiv	ip, r1, lr
 8001036:	0c23      	lsrs	r3, r4, #16
 8001038:	fb0e 111c 	mls	r1, lr, ip, r1
 800103c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001040:	fb08 f10c 	mul.w	r1, r8, ip
 8001044:	4299      	cmp	r1, r3
 8001046:	d907      	bls.n	8001058 <__udivmoddi4+0x124>
 8001048:	18eb      	adds	r3, r5, r3
 800104a:	f10c 30ff 	add.w	r0, ip, #4294967295
 800104e:	d202      	bcs.n	8001056 <__udivmoddi4+0x122>
 8001050:	4299      	cmp	r1, r3
 8001052:	f200 80cd 	bhi.w	80011f0 <__udivmoddi4+0x2bc>
 8001056:	4684      	mov	ip, r0
 8001058:	1a59      	subs	r1, r3, r1
 800105a:	b2a3      	uxth	r3, r4
 800105c:	fbb1 f0fe 	udiv	r0, r1, lr
 8001060:	fb0e 1410 	mls	r4, lr, r0, r1
 8001064:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8001068:	fb08 f800 	mul.w	r8, r8, r0
 800106c:	45a0      	cmp	r8, r4
 800106e:	d907      	bls.n	8001080 <__udivmoddi4+0x14c>
 8001070:	192c      	adds	r4, r5, r4
 8001072:	f100 33ff 	add.w	r3, r0, #4294967295
 8001076:	d202      	bcs.n	800107e <__udivmoddi4+0x14a>
 8001078:	45a0      	cmp	r8, r4
 800107a:	f200 80b6 	bhi.w	80011ea <__udivmoddi4+0x2b6>
 800107e:	4618      	mov	r0, r3
 8001080:	eba4 0408 	sub.w	r4, r4, r8
 8001084:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8001088:	e79f      	b.n	8000fca <__udivmoddi4+0x96>
 800108a:	f1c7 0c20 	rsb	ip, r7, #32
 800108e:	40bb      	lsls	r3, r7
 8001090:	fa22 fe0c 	lsr.w	lr, r2, ip
 8001094:	ea4e 0e03 	orr.w	lr, lr, r3
 8001098:	fa01 f407 	lsl.w	r4, r1, r7
 800109c:	fa20 f50c 	lsr.w	r5, r0, ip
 80010a0:	fa21 f30c 	lsr.w	r3, r1, ip
 80010a4:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80010a8:	4325      	orrs	r5, r4
 80010aa:	fbb3 f9f8 	udiv	r9, r3, r8
 80010ae:	0c2c      	lsrs	r4, r5, #16
 80010b0:	fb08 3319 	mls	r3, r8, r9, r3
 80010b4:	fa1f fa8e 	uxth.w	sl, lr
 80010b8:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80010bc:	fb09 f40a 	mul.w	r4, r9, sl
 80010c0:	429c      	cmp	r4, r3
 80010c2:	fa02 f207 	lsl.w	r2, r2, r7
 80010c6:	fa00 f107 	lsl.w	r1, r0, r7
 80010ca:	d90b      	bls.n	80010e4 <__udivmoddi4+0x1b0>
 80010cc:	eb1e 0303 	adds.w	r3, lr, r3
 80010d0:	f109 30ff 	add.w	r0, r9, #4294967295
 80010d4:	f080 8087 	bcs.w	80011e6 <__udivmoddi4+0x2b2>
 80010d8:	429c      	cmp	r4, r3
 80010da:	f240 8084 	bls.w	80011e6 <__udivmoddi4+0x2b2>
 80010de:	f1a9 0902 	sub.w	r9, r9, #2
 80010e2:	4473      	add	r3, lr
 80010e4:	1b1b      	subs	r3, r3, r4
 80010e6:	b2ad      	uxth	r5, r5
 80010e8:	fbb3 f0f8 	udiv	r0, r3, r8
 80010ec:	fb08 3310 	mls	r3, r8, r0, r3
 80010f0:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80010f4:	fb00 fa0a 	mul.w	sl, r0, sl
 80010f8:	45a2      	cmp	sl, r4
 80010fa:	d908      	bls.n	800110e <__udivmoddi4+0x1da>
 80010fc:	eb1e 0404 	adds.w	r4, lr, r4
 8001100:	f100 33ff 	add.w	r3, r0, #4294967295
 8001104:	d26b      	bcs.n	80011de <__udivmoddi4+0x2aa>
 8001106:	45a2      	cmp	sl, r4
 8001108:	d969      	bls.n	80011de <__udivmoddi4+0x2aa>
 800110a:	3802      	subs	r0, #2
 800110c:	4474      	add	r4, lr
 800110e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001112:	fba0 8902 	umull	r8, r9, r0, r2
 8001116:	eba4 040a 	sub.w	r4, r4, sl
 800111a:	454c      	cmp	r4, r9
 800111c:	46c2      	mov	sl, r8
 800111e:	464b      	mov	r3, r9
 8001120:	d354      	bcc.n	80011cc <__udivmoddi4+0x298>
 8001122:	d051      	beq.n	80011c8 <__udivmoddi4+0x294>
 8001124:	2e00      	cmp	r6, #0
 8001126:	d069      	beq.n	80011fc <__udivmoddi4+0x2c8>
 8001128:	ebb1 050a 	subs.w	r5, r1, sl
 800112c:	eb64 0403 	sbc.w	r4, r4, r3
 8001130:	fa04 fc0c 	lsl.w	ip, r4, ip
 8001134:	40fd      	lsrs	r5, r7
 8001136:	40fc      	lsrs	r4, r7
 8001138:	ea4c 0505 	orr.w	r5, ip, r5
 800113c:	e9c6 5400 	strd	r5, r4, [r6]
 8001140:	2700      	movs	r7, #0
 8001142:	e747      	b.n	8000fd4 <__udivmoddi4+0xa0>
 8001144:	f1c2 0320 	rsb	r3, r2, #32
 8001148:	fa20 f703 	lsr.w	r7, r0, r3
 800114c:	4095      	lsls	r5, r2
 800114e:	fa01 f002 	lsl.w	r0, r1, r2
 8001152:	fa21 f303 	lsr.w	r3, r1, r3
 8001156:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800115a:	4338      	orrs	r0, r7
 800115c:	0c01      	lsrs	r1, r0, #16
 800115e:	fbb3 f7fe 	udiv	r7, r3, lr
 8001162:	fa1f f885 	uxth.w	r8, r5
 8001166:	fb0e 3317 	mls	r3, lr, r7, r3
 800116a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800116e:	fb07 f308 	mul.w	r3, r7, r8
 8001172:	428b      	cmp	r3, r1
 8001174:	fa04 f402 	lsl.w	r4, r4, r2
 8001178:	d907      	bls.n	800118a <__udivmoddi4+0x256>
 800117a:	1869      	adds	r1, r5, r1
 800117c:	f107 3cff 	add.w	ip, r7, #4294967295
 8001180:	d22f      	bcs.n	80011e2 <__udivmoddi4+0x2ae>
 8001182:	428b      	cmp	r3, r1
 8001184:	d92d      	bls.n	80011e2 <__udivmoddi4+0x2ae>
 8001186:	3f02      	subs	r7, #2
 8001188:	4429      	add	r1, r5
 800118a:	1acb      	subs	r3, r1, r3
 800118c:	b281      	uxth	r1, r0
 800118e:	fbb3 f0fe 	udiv	r0, r3, lr
 8001192:	fb0e 3310 	mls	r3, lr, r0, r3
 8001196:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800119a:	fb00 f308 	mul.w	r3, r0, r8
 800119e:	428b      	cmp	r3, r1
 80011a0:	d907      	bls.n	80011b2 <__udivmoddi4+0x27e>
 80011a2:	1869      	adds	r1, r5, r1
 80011a4:	f100 3cff 	add.w	ip, r0, #4294967295
 80011a8:	d217      	bcs.n	80011da <__udivmoddi4+0x2a6>
 80011aa:	428b      	cmp	r3, r1
 80011ac:	d915      	bls.n	80011da <__udivmoddi4+0x2a6>
 80011ae:	3802      	subs	r0, #2
 80011b0:	4429      	add	r1, r5
 80011b2:	1ac9      	subs	r1, r1, r3
 80011b4:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80011b8:	e73b      	b.n	8001032 <__udivmoddi4+0xfe>
 80011ba:	4637      	mov	r7, r6
 80011bc:	4630      	mov	r0, r6
 80011be:	e709      	b.n	8000fd4 <__udivmoddi4+0xa0>
 80011c0:	4607      	mov	r7, r0
 80011c2:	e6e7      	b.n	8000f94 <__udivmoddi4+0x60>
 80011c4:	4618      	mov	r0, r3
 80011c6:	e6fb      	b.n	8000fc0 <__udivmoddi4+0x8c>
 80011c8:	4541      	cmp	r1, r8
 80011ca:	d2ab      	bcs.n	8001124 <__udivmoddi4+0x1f0>
 80011cc:	ebb8 0a02 	subs.w	sl, r8, r2
 80011d0:	eb69 020e 	sbc.w	r2, r9, lr
 80011d4:	3801      	subs	r0, #1
 80011d6:	4613      	mov	r3, r2
 80011d8:	e7a4      	b.n	8001124 <__udivmoddi4+0x1f0>
 80011da:	4660      	mov	r0, ip
 80011dc:	e7e9      	b.n	80011b2 <__udivmoddi4+0x27e>
 80011de:	4618      	mov	r0, r3
 80011e0:	e795      	b.n	800110e <__udivmoddi4+0x1da>
 80011e2:	4667      	mov	r7, ip
 80011e4:	e7d1      	b.n	800118a <__udivmoddi4+0x256>
 80011e6:	4681      	mov	r9, r0
 80011e8:	e77c      	b.n	80010e4 <__udivmoddi4+0x1b0>
 80011ea:	3802      	subs	r0, #2
 80011ec:	442c      	add	r4, r5
 80011ee:	e747      	b.n	8001080 <__udivmoddi4+0x14c>
 80011f0:	f1ac 0c02 	sub.w	ip, ip, #2
 80011f4:	442b      	add	r3, r5
 80011f6:	e72f      	b.n	8001058 <__udivmoddi4+0x124>
 80011f8:	4638      	mov	r0, r7
 80011fa:	e708      	b.n	800100e <__udivmoddi4+0xda>
 80011fc:	4637      	mov	r7, r6
 80011fe:	e6e9      	b.n	8000fd4 <__udivmoddi4+0xa0>

08001200 <__aeabi_idiv0>:
 8001200:	4770      	bx	lr
 8001202:	bf00      	nop

08001204 <Setup_BMP280>:

bmp280_calib_data _bmp280_calib;
int32_t t_fine;

void Setup_BMP280()
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b084      	sub	sp, #16
 8001208:	af02      	add	r7, sp, #8
	uint8_t setup_data[4];
	setup_data[0] = 0xF5;
 800120a:	23f5      	movs	r3, #245	; 0xf5
 800120c:	713b      	strb	r3, [r7, #4]
	setup_data[1] = 0x10;
 800120e:	2310      	movs	r3, #16
 8001210:	717b      	strb	r3, [r7, #5]
	setup_data[2] = 0xF4;
 8001212:	23f4      	movs	r3, #244	; 0xf4
 8001214:	71bb      	strb	r3, [r7, #6]
	setup_data[3] = 0x57;
 8001216:	2357      	movs	r3, #87	; 0x57
 8001218:	71fb      	strb	r3, [r7, #7]

	HAL_I2C_Master_Transmit(&hi2c1, BMP280_ADDR, setup_data, 4, HAL_MAX_DELAY);
 800121a:	23ec      	movs	r3, #236	; 0xec
 800121c:	b299      	uxth	r1, r3
 800121e:	1d3a      	adds	r2, r7, #4
 8001220:	f04f 33ff 	mov.w	r3, #4294967295
 8001224:	9300      	str	r3, [sp, #0]
 8001226:	2304      	movs	r3, #4
 8001228:	4804      	ldr	r0, [pc, #16]	; (800123c <Setup_BMP280+0x38>)
 800122a:	f004 fbdd 	bl	80059e8 <HAL_I2C_Master_Transmit>
	Read_BMP280_Calibration_Data();
 800122e:	f000 f807 	bl	8001240 <Read_BMP280_Calibration_Data>
}
 8001232:	bf00      	nop
 8001234:	3708      	adds	r7, #8
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	20000624 	.word	0x20000624

08001240 <Read_BMP280_Calibration_Data>:

void Read_BMP280_Calibration_Data()
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b084      	sub	sp, #16
 8001244:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Read(&hi2c1, BMP280_ADDR, 0x88, I2C_MEMADD_SIZE_8BIT, (uint8_t *)&_bmp280_calib, sizeof(bmp280_calib_data), HAL_MAX_DELAY);
 8001246:	23ec      	movs	r3, #236	; 0xec
 8001248:	b299      	uxth	r1, r3
 800124a:	f04f 33ff 	mov.w	r3, #4294967295
 800124e:	9302      	str	r3, [sp, #8]
 8001250:	2318      	movs	r3, #24
 8001252:	9301      	str	r3, [sp, #4]
 8001254:	4b04      	ldr	r3, [pc, #16]	; (8001268 <Read_BMP280_Calibration_Data+0x28>)
 8001256:	9300      	str	r3, [sp, #0]
 8001258:	2301      	movs	r3, #1
 800125a:	2288      	movs	r2, #136	; 0x88
 800125c:	4803      	ldr	r0, [pc, #12]	; (800126c <Read_BMP280_Calibration_Data+0x2c>)
 800125e:	f004 fcc1 	bl	8005be4 <HAL_I2C_Mem_Read>
}
 8001262:	bf00      	nop
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}
 8001268:	200002d0 	.word	0x200002d0
 800126c:	20000624 	.word	0x20000624

08001270 <Read_BMP280_PressureTemperature>:

void Read_BMP280_PressureTemperature()
{
 8001270:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 8001274:	b084      	sub	sp, #16
 8001276:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Read(&hi2c1, BMP280_ADDR, 0xF7, I2C_MEMADD_SIZE_8BIT, (uint8_t *)&pressure_temperature_buffer, 6, HAL_MAX_DELAY);
 8001278:	23ec      	movs	r3, #236	; 0xec
 800127a:	b299      	uxth	r1, r3
 800127c:	f04f 33ff 	mov.w	r3, #4294967295
 8001280:	9302      	str	r3, [sp, #8]
 8001282:	2306      	movs	r3, #6
 8001284:	9301      	str	r3, [sp, #4]
 8001286:	4bbb      	ldr	r3, [pc, #748]	; (8001574 <Read_BMP280_PressureTemperature+0x304>)
 8001288:	9300      	str	r3, [sp, #0]
 800128a:	2301      	movs	r3, #1
 800128c:	22f7      	movs	r2, #247	; 0xf7
 800128e:	48ba      	ldr	r0, [pc, #744]	; (8001578 <Read_BMP280_PressureTemperature+0x308>)
 8001290:	f004 fca8 	bl	8005be4 <HAL_I2C_Mem_Read>

	adc_P = (pressure_temperature_buffer[0] << 16) | (pressure_temperature_buffer[1] << 8) | (pressure_temperature_buffer[2]);
 8001294:	4bb7      	ldr	r3, [pc, #732]	; (8001574 <Read_BMP280_PressureTemperature+0x304>)
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	041a      	lsls	r2, r3, #16
 800129a:	4bb6      	ldr	r3, [pc, #728]	; (8001574 <Read_BMP280_PressureTemperature+0x304>)
 800129c:	785b      	ldrb	r3, [r3, #1]
 800129e:	021b      	lsls	r3, r3, #8
 80012a0:	4313      	orrs	r3, r2
 80012a2:	4ab4      	ldr	r2, [pc, #720]	; (8001574 <Read_BMP280_PressureTemperature+0x304>)
 80012a4:	7892      	ldrb	r2, [r2, #2]
 80012a6:	4313      	orrs	r3, r2
 80012a8:	4ab4      	ldr	r2, [pc, #720]	; (800157c <Read_BMP280_PressureTemperature+0x30c>)
 80012aa:	6013      	str	r3, [r2, #0]
	adc_P >>= 4;
 80012ac:	4bb3      	ldr	r3, [pc, #716]	; (800157c <Read_BMP280_PressureTemperature+0x30c>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	111b      	asrs	r3, r3, #4
 80012b2:	4ab2      	ldr	r2, [pc, #712]	; (800157c <Read_BMP280_PressureTemperature+0x30c>)
 80012b4:	6013      	str	r3, [r2, #0]

	adc_T = (pressure_temperature_buffer[3] << 16) | (pressure_temperature_buffer[4] << 8) | (pressure_temperature_buffer[5]);
 80012b6:	4baf      	ldr	r3, [pc, #700]	; (8001574 <Read_BMP280_PressureTemperature+0x304>)
 80012b8:	78db      	ldrb	r3, [r3, #3]
 80012ba:	041a      	lsls	r2, r3, #16
 80012bc:	4bad      	ldr	r3, [pc, #692]	; (8001574 <Read_BMP280_PressureTemperature+0x304>)
 80012be:	791b      	ldrb	r3, [r3, #4]
 80012c0:	021b      	lsls	r3, r3, #8
 80012c2:	4313      	orrs	r3, r2
 80012c4:	4aab      	ldr	r2, [pc, #684]	; (8001574 <Read_BMP280_PressureTemperature+0x304>)
 80012c6:	7952      	ldrb	r2, [r2, #5]
 80012c8:	4313      	orrs	r3, r2
 80012ca:	4aad      	ldr	r2, [pc, #692]	; (8001580 <Read_BMP280_PressureTemperature+0x310>)
 80012cc:	6013      	str	r3, [r2, #0]
	adc_T >>= 4;
 80012ce:	4bac      	ldr	r3, [pc, #688]	; (8001580 <Read_BMP280_PressureTemperature+0x310>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	111b      	asrs	r3, r3, #4
 80012d4:	4aaa      	ldr	r2, [pc, #680]	; (8001580 <Read_BMP280_PressureTemperature+0x310>)
 80012d6:	6013      	str	r3, [r2, #0]

	temperatureVar1 = ((((adc_T >> 3) - ((int32_t)_bmp280_calib.dig_T1 << 1))) * ((int32_t)_bmp280_calib.dig_T2)) >> 11;
 80012d8:	4ba9      	ldr	r3, [pc, #676]	; (8001580 <Read_BMP280_PressureTemperature+0x310>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	10da      	asrs	r2, r3, #3
 80012de:	4ba9      	ldr	r3, [pc, #676]	; (8001584 <Read_BMP280_PressureTemperature+0x314>)
 80012e0:	881b      	ldrh	r3, [r3, #0]
 80012e2:	005b      	lsls	r3, r3, #1
 80012e4:	1ad3      	subs	r3, r2, r3
 80012e6:	4aa7      	ldr	r2, [pc, #668]	; (8001584 <Read_BMP280_PressureTemperature+0x314>)
 80012e8:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 80012ec:	fb02 f303 	mul.w	r3, r2, r3
 80012f0:	12db      	asrs	r3, r3, #11
 80012f2:	4aa5      	ldr	r2, [pc, #660]	; (8001588 <Read_BMP280_PressureTemperature+0x318>)
 80012f4:	6013      	str	r3, [r2, #0]
	temperatureVar2 = (((((adc_T >> 4) - ((int32_t)_bmp280_calib.dig_T1)) * ((adc_T >> 4) - ((int32_t)_bmp280_calib.dig_T1))) >> 12) * ((int32_t)_bmp280_calib.dig_T3)) >> 14;
 80012f6:	4ba2      	ldr	r3, [pc, #648]	; (8001580 <Read_BMP280_PressureTemperature+0x310>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	111b      	asrs	r3, r3, #4
 80012fc:	4aa1      	ldr	r2, [pc, #644]	; (8001584 <Read_BMP280_PressureTemperature+0x314>)
 80012fe:	8812      	ldrh	r2, [r2, #0]
 8001300:	1a9b      	subs	r3, r3, r2
 8001302:	4a9f      	ldr	r2, [pc, #636]	; (8001580 <Read_BMP280_PressureTemperature+0x310>)
 8001304:	6812      	ldr	r2, [r2, #0]
 8001306:	1112      	asrs	r2, r2, #4
 8001308:	499e      	ldr	r1, [pc, #632]	; (8001584 <Read_BMP280_PressureTemperature+0x314>)
 800130a:	8809      	ldrh	r1, [r1, #0]
 800130c:	1a52      	subs	r2, r2, r1
 800130e:	fb02 f303 	mul.w	r3, r2, r3
 8001312:	131b      	asrs	r3, r3, #12
 8001314:	4a9b      	ldr	r2, [pc, #620]	; (8001584 <Read_BMP280_PressureTemperature+0x314>)
 8001316:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 800131a:	fb02 f303 	mul.w	r3, r2, r3
 800131e:	139b      	asrs	r3, r3, #14
 8001320:	4a9a      	ldr	r2, [pc, #616]	; (800158c <Read_BMP280_PressureTemperature+0x31c>)
 8001322:	6013      	str	r3, [r2, #0]

	t_fine = temperatureVar1 + temperatureVar2;
 8001324:	4b98      	ldr	r3, [pc, #608]	; (8001588 <Read_BMP280_PressureTemperature+0x318>)
 8001326:	681a      	ldr	r2, [r3, #0]
 8001328:	4b98      	ldr	r3, [pc, #608]	; (800158c <Read_BMP280_PressureTemperature+0x31c>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4413      	add	r3, r2
 800132e:	4a98      	ldr	r2, [pc, #608]	; (8001590 <Read_BMP280_PressureTemperature+0x320>)
 8001330:	6013      	str	r3, [r2, #0]

	final_temperature = (float)((t_fine * 5 + 128) >> 8) / 100;
 8001332:	4b97      	ldr	r3, [pc, #604]	; (8001590 <Read_BMP280_PressureTemperature+0x320>)
 8001334:	681a      	ldr	r2, [r3, #0]
 8001336:	4613      	mov	r3, r2
 8001338:	009b      	lsls	r3, r3, #2
 800133a:	4413      	add	r3, r2
 800133c:	3380      	adds	r3, #128	; 0x80
 800133e:	121b      	asrs	r3, r3, #8
 8001340:	ee07 3a90 	vmov	s15, r3
 8001344:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001348:	eddf 6a92 	vldr	s13, [pc, #584]	; 8001594 <Read_BMP280_PressureTemperature+0x324>
 800134c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001350:	4b91      	ldr	r3, [pc, #580]	; (8001598 <Read_BMP280_PressureTemperature+0x328>)
 8001352:	edc3 7a00 	vstr	s15, [r3]

	pressureVar1 = ((int64_t)t_fine) - 128000;
 8001356:	4b8e      	ldr	r3, [pc, #568]	; (8001590 <Read_BMP280_PressureTemperature+0x320>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	4619      	mov	r1, r3
 800135c:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8001360:	f5b1 33fa 	subs.w	r3, r1, #128000	; 0x1f400
 8001364:	f142 34ff 	adc.w	r4, r2, #4294967295
 8001368:	4a8c      	ldr	r2, [pc, #560]	; (800159c <Read_BMP280_PressureTemperature+0x32c>)
 800136a:	e9c2 3400 	strd	r3, r4, [r2]
	pressureVar2 = pressureVar1 * pressureVar1 * (int64_t)_bmp280_calib.dig_P6;
 800136e:	4b8b      	ldr	r3, [pc, #556]	; (800159c <Read_BMP280_PressureTemperature+0x32c>)
 8001370:	e9d3 1200 	ldrd	r1, r2, [r3]
 8001374:	4b89      	ldr	r3, [pc, #548]	; (800159c <Read_BMP280_PressureTemperature+0x32c>)
 8001376:	e9d3 3400 	ldrd	r3, r4, [r3]
 800137a:	fb03 f502 	mul.w	r5, r3, r2
 800137e:	fb01 f004 	mul.w	r0, r1, r4
 8001382:	4428      	add	r0, r5
 8001384:	fba1 3403 	umull	r3, r4, r1, r3
 8001388:	1902      	adds	r2, r0, r4
 800138a:	4614      	mov	r4, r2
 800138c:	4a7d      	ldr	r2, [pc, #500]	; (8001584 <Read_BMP280_PressureTemperature+0x314>)
 800138e:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 8001392:	b211      	sxth	r1, r2
 8001394:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8001398:	fb01 f504 	mul.w	r5, r1, r4
 800139c:	fb03 f002 	mul.w	r0, r3, r2
 80013a0:	4428      	add	r0, r5
 80013a2:	fba3 3401 	umull	r3, r4, r3, r1
 80013a6:	1902      	adds	r2, r0, r4
 80013a8:	4614      	mov	r4, r2
 80013aa:	4a7d      	ldr	r2, [pc, #500]	; (80015a0 <Read_BMP280_PressureTemperature+0x330>)
 80013ac:	e9c2 3400 	strd	r3, r4, [r2]
	pressureVar2 = pressureVar2 + ((pressureVar1 * (int64_t)_bmp280_calib.dig_P5) << 17);
 80013b0:	4b74      	ldr	r3, [pc, #464]	; (8001584 <Read_BMP280_PressureTemperature+0x314>)
 80013b2:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80013b6:	b219      	sxth	r1, r3
 80013b8:	ea4f 72e1 	mov.w	r2, r1, asr #31
 80013bc:	4b77      	ldr	r3, [pc, #476]	; (800159c <Read_BMP280_PressureTemperature+0x32c>)
 80013be:	e9d3 3400 	ldrd	r3, r4, [r3]
 80013c2:	fb03 f502 	mul.w	r5, r3, r2
 80013c6:	fb01 f004 	mul.w	r0, r1, r4
 80013ca:	4428      	add	r0, r5
 80013cc:	fba1 1203 	umull	r1, r2, r1, r3
 80013d0:	1883      	adds	r3, r0, r2
 80013d2:	461a      	mov	r2, r3
 80013d4:	f04f 0500 	mov.w	r5, #0
 80013d8:	f04f 0600 	mov.w	r6, #0
 80013dc:	0456      	lsls	r6, r2, #17
 80013de:	ea46 36d1 	orr.w	r6, r6, r1, lsr #15
 80013e2:	044d      	lsls	r5, r1, #17
 80013e4:	4a6e      	ldr	r2, [pc, #440]	; (80015a0 <Read_BMP280_PressureTemperature+0x330>)
 80013e6:	e9d2 1200 	ldrd	r1, r2, [r2]
 80013ea:	186b      	adds	r3, r5, r1
 80013ec:	eb46 0402 	adc.w	r4, r6, r2
 80013f0:	4a6b      	ldr	r2, [pc, #428]	; (80015a0 <Read_BMP280_PressureTemperature+0x330>)
 80013f2:	e9c2 3400 	strd	r3, r4, [r2]
	pressureVar2 = pressureVar2 + (((int64_t)_bmp280_calib.dig_P4) << 35);
 80013f6:	4b63      	ldr	r3, [pc, #396]	; (8001584 <Read_BMP280_PressureTemperature+0x314>)
 80013f8:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80013fc:	b219      	sxth	r1, r3
 80013fe:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8001402:	f04f 0500 	mov.w	r5, #0
 8001406:	f04f 0600 	mov.w	r6, #0
 800140a:	00ce      	lsls	r6, r1, #3
 800140c:	2500      	movs	r5, #0
 800140e:	4a64      	ldr	r2, [pc, #400]	; (80015a0 <Read_BMP280_PressureTemperature+0x330>)
 8001410:	e9d2 1200 	ldrd	r1, r2, [r2]
 8001414:	186b      	adds	r3, r5, r1
 8001416:	eb46 0402 	adc.w	r4, r6, r2
 800141a:	4a61      	ldr	r2, [pc, #388]	; (80015a0 <Read_BMP280_PressureTemperature+0x330>)
 800141c:	e9c2 3400 	strd	r3, r4, [r2]
	pressureVar1 = ((pressureVar1 * pressureVar1 * (int64_t)_bmp280_calib.dig_P3) >> 8) + ((pressureVar1 * (int64_t)_bmp280_calib.dig_P2) << 12);
 8001420:	4b5e      	ldr	r3, [pc, #376]	; (800159c <Read_BMP280_PressureTemperature+0x32c>)
 8001422:	e9d3 1200 	ldrd	r1, r2, [r3]
 8001426:	4b5d      	ldr	r3, [pc, #372]	; (800159c <Read_BMP280_PressureTemperature+0x32c>)
 8001428:	e9d3 3400 	ldrd	r3, r4, [r3]
 800142c:	fb03 f502 	mul.w	r5, r3, r2
 8001430:	fb01 f004 	mul.w	r0, r1, r4
 8001434:	4428      	add	r0, r5
 8001436:	fba1 3403 	umull	r3, r4, r1, r3
 800143a:	1902      	adds	r2, r0, r4
 800143c:	4614      	mov	r4, r2
 800143e:	4a51      	ldr	r2, [pc, #324]	; (8001584 <Read_BMP280_PressureTemperature+0x314>)
 8001440:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 8001444:	b211      	sxth	r1, r2
 8001446:	ea4f 72e1 	mov.w	r2, r1, asr #31
 800144a:	fb01 f504 	mul.w	r5, r1, r4
 800144e:	fb03 f002 	mul.w	r0, r3, r2
 8001452:	4428      	add	r0, r5
 8001454:	fba3 3401 	umull	r3, r4, r3, r1
 8001458:	1902      	adds	r2, r0, r4
 800145a:	4614      	mov	r4, r2
 800145c:	f04f 0100 	mov.w	r1, #0
 8001460:	f04f 0200 	mov.w	r2, #0
 8001464:	0a19      	lsrs	r1, r3, #8
 8001466:	ea41 6104 	orr.w	r1, r1, r4, lsl #24
 800146a:	1222      	asrs	r2, r4, #8
 800146c:	4b45      	ldr	r3, [pc, #276]	; (8001584 <Read_BMP280_PressureTemperature+0x314>)
 800146e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001472:	b21d      	sxth	r5, r3
 8001474:	ea4f 76e5 	mov.w	r6, r5, asr #31
 8001478:	4b48      	ldr	r3, [pc, #288]	; (800159c <Read_BMP280_PressureTemperature+0x32c>)
 800147a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800147e:	fb03 fc06 	mul.w	ip, r3, r6
 8001482:	fb05 f004 	mul.w	r0, r5, r4
 8001486:	4460      	add	r0, ip
 8001488:	fba5 5603 	umull	r5, r6, r5, r3
 800148c:	1983      	adds	r3, r0, r6
 800148e:	461e      	mov	r6, r3
 8001490:	f04f 0b00 	mov.w	fp, #0
 8001494:	f04f 0c00 	mov.w	ip, #0
 8001498:	ea4f 3c06 	mov.w	ip, r6, lsl #12
 800149c:	ea4c 5c15 	orr.w	ip, ip, r5, lsr #20
 80014a0:	ea4f 3b05 	mov.w	fp, r5, lsl #12
 80014a4:	eb1b 0301 	adds.w	r3, fp, r1
 80014a8:	eb4c 0402 	adc.w	r4, ip, r2
 80014ac:	4a3b      	ldr	r2, [pc, #236]	; (800159c <Read_BMP280_PressureTemperature+0x32c>)
 80014ae:	e9c2 3400 	strd	r3, r4, [r2]
	pressureVar1 = (((((int64_t)1) << 47) + pressureVar1)) * ((int64_t)_bmp280_calib.dig_P1) >> 33;
 80014b2:	4b3a      	ldr	r3, [pc, #232]	; (800159c <Read_BMP280_PressureTemperature+0x32c>)
 80014b4:	e9d3 3400 	ldrd	r3, r4, [r3]
 80014b8:	1c19      	adds	r1, r3, #0
 80014ba:	f544 4200 	adc.w	r2, r4, #32768	; 0x8000
 80014be:	4b31      	ldr	r3, [pc, #196]	; (8001584 <Read_BMP280_PressureTemperature+0x314>)
 80014c0:	88db      	ldrh	r3, [r3, #6]
 80014c2:	b29b      	uxth	r3, r3
 80014c4:	f04f 0400 	mov.w	r4, #0
 80014c8:	fb03 f502 	mul.w	r5, r3, r2
 80014cc:	fb01 f004 	mul.w	r0, r1, r4
 80014d0:	4428      	add	r0, r5
 80014d2:	fba1 3403 	umull	r3, r4, r1, r3
 80014d6:	1902      	adds	r2, r0, r4
 80014d8:	4614      	mov	r4, r2
 80014da:	f04f 0100 	mov.w	r1, #0
 80014de:	f04f 0200 	mov.w	r2, #0
 80014e2:	1061      	asrs	r1, r4, #1
 80014e4:	17e2      	asrs	r2, r4, #31
 80014e6:	4b2d      	ldr	r3, [pc, #180]	; (800159c <Read_BMP280_PressureTemperature+0x32c>)
 80014e8:	e9c3 1200 	strd	r1, r2, [r3]

	if (pressureVar1 != 0)
 80014ec:	4b2b      	ldr	r3, [pc, #172]	; (800159c <Read_BMP280_PressureTemperature+0x32c>)
 80014ee:	e9d3 3400 	ldrd	r3, r4, [r3]
 80014f2:	4323      	orrs	r3, r4
 80014f4:	f000 8156 	beq.w	80017a4 <Read_BMP280_PressureTemperature+0x534>
	{
		pressureVarP = 1048576 - adc_P;
 80014f8:	4b20      	ldr	r3, [pc, #128]	; (800157c <Read_BMP280_PressureTemperature+0x30c>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8001500:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8001504:	4a27      	ldr	r2, [pc, #156]	; (80015a4 <Read_BMP280_PressureTemperature+0x334>)
 8001506:	e9c2 3400 	strd	r3, r4, [r2]
		pressureVarP = (((pressureVarP << 31) - pressureVar2) * 3125) / pressureVar1;
 800150a:	4b26      	ldr	r3, [pc, #152]	; (80015a4 <Read_BMP280_PressureTemperature+0x334>)
 800150c:	e9d3 1200 	ldrd	r1, r2, [r3]
 8001510:	f04f 0300 	mov.w	r3, #0
 8001514:	f04f 0400 	mov.w	r4, #0
 8001518:	07d4      	lsls	r4, r2, #31
 800151a:	ea44 0451 	orr.w	r4, r4, r1, lsr #1
 800151e:	07cb      	lsls	r3, r1, #31
 8001520:	4a1f      	ldr	r2, [pc, #124]	; (80015a0 <Read_BMP280_PressureTemperature+0x330>)
 8001522:	e9d2 1200 	ldrd	r1, r2, [r2]
 8001526:	1a5b      	subs	r3, r3, r1
 8001528:	eb64 0402 	sbc.w	r4, r4, r2
 800152c:	461d      	mov	r5, r3
 800152e:	4626      	mov	r6, r4
 8001530:	46ab      	mov	fp, r5
 8001532:	46b4      	mov	ip, r6
 8001534:	eb1b 030b 	adds.w	r3, fp, fp
 8001538:	eb4c 040c 	adc.w	r4, ip, ip
 800153c:	469b      	mov	fp, r3
 800153e:	46a4      	mov	ip, r4
 8001540:	eb1b 0b05 	adds.w	fp, fp, r5
 8001544:	eb4c 0c06 	adc.w	ip, ip, r6
 8001548:	f04f 0100 	mov.w	r1, #0
 800154c:	f04f 0200 	mov.w	r2, #0
 8001550:	ea4f 128c 	mov.w	r2, ip, lsl #6
 8001554:	ea42 629b 	orr.w	r2, r2, fp, lsr #26
 8001558:	ea4f 118b 	mov.w	r1, fp, lsl #6
 800155c:	eb1b 0b01 	adds.w	fp, fp, r1
 8001560:	eb4c 0c02 	adc.w	ip, ip, r2
 8001564:	f04f 0100 	mov.w	r1, #0
 8001568:	f04f 0200 	mov.w	r2, #0
 800156c:	ea4f 028c 	mov.w	r2, ip, lsl #2
 8001570:	e01a      	b.n	80015a8 <Read_BMP280_PressureTemperature+0x338>
 8001572:	bf00      	nop
 8001574:	200002a0 	.word	0x200002a0
 8001578:	20000624 	.word	0x20000624
 800157c:	200002bc 	.word	0x200002bc
 8001580:	200002c0 	.word	0x200002c0
 8001584:	200002d0 	.word	0x200002d0
 8001588:	200002cc 	.word	0x200002cc
 800158c:	2000029c 	.word	0x2000029c
 8001590:	200002f0 	.word	0x200002f0
 8001594:	42c80000 	.word	0x42c80000
 8001598:	20000298 	.word	0x20000298
 800159c:	200002f8 	.word	0x200002f8
 80015a0:	200002b0 	.word	0x200002b0
 80015a4:	200002e8 	.word	0x200002e8
 80015a8:	ea42 729b 	orr.w	r2, r2, fp, lsr #30
 80015ac:	ea4f 018b 	mov.w	r1, fp, lsl #2
 80015b0:	468b      	mov	fp, r1
 80015b2:	4694      	mov	ip, r2
 80015b4:	eb1b 0b05 	adds.w	fp, fp, r5
 80015b8:	eb4c 0c06 	adc.w	ip, ip, r6
 80015bc:	f04f 0100 	mov.w	r1, #0
 80015c0:	f04f 0200 	mov.w	r2, #0
 80015c4:	ea4f 028c 	mov.w	r2, ip, lsl #2
 80015c8:	ea42 729b 	orr.w	r2, r2, fp, lsr #30
 80015cc:	ea4f 018b 	mov.w	r1, fp, lsl #2
 80015d0:	468b      	mov	fp, r1
 80015d2:	4694      	mov	ip, r2
 80015d4:	eb1b 0005 	adds.w	r0, fp, r5
 80015d8:	eb4c 0106 	adc.w	r1, ip, r6
 80015dc:	4b78      	ldr	r3, [pc, #480]	; (80017c0 <Read_BMP280_PressureTemperature+0x550>)
 80015de:	e9d3 3400 	ldrd	r3, r4, [r3]
 80015e2:	461a      	mov	r2, r3
 80015e4:	4623      	mov	r3, r4
 80015e6:	f7ff fc3d 	bl	8000e64 <__aeabi_ldivmod>
 80015ea:	4603      	mov	r3, r0
 80015ec:	460c      	mov	r4, r1
 80015ee:	4a75      	ldr	r2, [pc, #468]	; (80017c4 <Read_BMP280_PressureTemperature+0x554>)
 80015f0:	e9c2 3400 	strd	r3, r4, [r2]
		pressureVar1 = (((int64_t)_bmp280_calib.dig_P9) * (pressureVarP >> 13) * (pressureVarP >> 13)) >> 25;
 80015f4:	4b74      	ldr	r3, [pc, #464]	; (80017c8 <Read_BMP280_PressureTemperature+0x558>)
 80015f6:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80015fa:	b219      	sxth	r1, r3
 80015fc:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8001600:	4b70      	ldr	r3, [pc, #448]	; (80017c4 <Read_BMP280_PressureTemperature+0x554>)
 8001602:	e9d3 5600 	ldrd	r5, r6, [r3]
 8001606:	f04f 0300 	mov.w	r3, #0
 800160a:	f04f 0400 	mov.w	r4, #0
 800160e:	0b6b      	lsrs	r3, r5, #13
 8001610:	ea43 43c6 	orr.w	r3, r3, r6, lsl #19
 8001614:	1374      	asrs	r4, r6, #13
 8001616:	fb03 f502 	mul.w	r5, r3, r2
 800161a:	fb01 f004 	mul.w	r0, r1, r4
 800161e:	4428      	add	r0, r5
 8001620:	fba1 1203 	umull	r1, r2, r1, r3
 8001624:	1883      	adds	r3, r0, r2
 8001626:	461a      	mov	r2, r3
 8001628:	4b66      	ldr	r3, [pc, #408]	; (80017c4 <Read_BMP280_PressureTemperature+0x554>)
 800162a:	e9d3 5600 	ldrd	r5, r6, [r3]
 800162e:	f04f 0300 	mov.w	r3, #0
 8001632:	f04f 0400 	mov.w	r4, #0
 8001636:	0b6b      	lsrs	r3, r5, #13
 8001638:	ea43 43c6 	orr.w	r3, r3, r6, lsl #19
 800163c:	1374      	asrs	r4, r6, #13
 800163e:	fb03 f502 	mul.w	r5, r3, r2
 8001642:	fb01 f004 	mul.w	r0, r1, r4
 8001646:	4428      	add	r0, r5
 8001648:	fba1 1203 	umull	r1, r2, r1, r3
 800164c:	1883      	adds	r3, r0, r2
 800164e:	461a      	mov	r2, r3
 8001650:	f04f 0300 	mov.w	r3, #0
 8001654:	f04f 0400 	mov.w	r4, #0
 8001658:	0e4b      	lsrs	r3, r1, #25
 800165a:	ea43 13c2 	orr.w	r3, r3, r2, lsl #7
 800165e:	1654      	asrs	r4, r2, #25
 8001660:	4a57      	ldr	r2, [pc, #348]	; (80017c0 <Read_BMP280_PressureTemperature+0x550>)
 8001662:	e9c2 3400 	strd	r3, r4, [r2]
		pressureVar2 = (((int64_t)_bmp280_calib.dig_P8) * pressureVarP) >> 19;
 8001666:	4b58      	ldr	r3, [pc, #352]	; (80017c8 <Read_BMP280_PressureTemperature+0x558>)
 8001668:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800166c:	b219      	sxth	r1, r3
 800166e:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8001672:	4b54      	ldr	r3, [pc, #336]	; (80017c4 <Read_BMP280_PressureTemperature+0x554>)
 8001674:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001678:	fb03 f502 	mul.w	r5, r3, r2
 800167c:	fb01 f004 	mul.w	r0, r1, r4
 8001680:	4428      	add	r0, r5
 8001682:	fba1 1203 	umull	r1, r2, r1, r3
 8001686:	1883      	adds	r3, r0, r2
 8001688:	461a      	mov	r2, r3
 800168a:	f04f 0300 	mov.w	r3, #0
 800168e:	f04f 0400 	mov.w	r4, #0
 8001692:	0ccb      	lsrs	r3, r1, #19
 8001694:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
 8001698:	14d4      	asrs	r4, r2, #19
 800169a:	4a4c      	ldr	r2, [pc, #304]	; (80017cc <Read_BMP280_PressureTemperature+0x55c>)
 800169c:	e9c2 3400 	strd	r3, r4, [r2]

		pressureVarP = ((pressureVarP + pressureVar1 + pressureVar2) >> 8) + (((int64_t)_bmp280_calib.dig_P7) << 4);
 80016a0:	4b48      	ldr	r3, [pc, #288]	; (80017c4 <Read_BMP280_PressureTemperature+0x554>)
 80016a2:	e9d3 5600 	ldrd	r5, r6, [r3]
 80016a6:	4b46      	ldr	r3, [pc, #280]	; (80017c0 <Read_BMP280_PressureTemperature+0x550>)
 80016a8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80016ac:	18e9      	adds	r1, r5, r3
 80016ae:	eb46 0204 	adc.w	r2, r6, r4
 80016b2:	4b46      	ldr	r3, [pc, #280]	; (80017cc <Read_BMP280_PressureTemperature+0x55c>)
 80016b4:	e9d3 3400 	ldrd	r3, r4, [r3]
 80016b8:	185d      	adds	r5, r3, r1
 80016ba:	eb44 0602 	adc.w	r6, r4, r2
 80016be:	f04f 0100 	mov.w	r1, #0
 80016c2:	f04f 0200 	mov.w	r2, #0
 80016c6:	0a29      	lsrs	r1, r5, #8
 80016c8:	ea41 6106 	orr.w	r1, r1, r6, lsl #24
 80016cc:	1232      	asrs	r2, r6, #8
 80016ce:	4b3e      	ldr	r3, [pc, #248]	; (80017c8 <Read_BMP280_PressureTemperature+0x558>)
 80016d0:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80016d4:	b21d      	sxth	r5, r3
 80016d6:	ea4f 76e5 	mov.w	r6, r5, asr #31
 80016da:	f04f 0b00 	mov.w	fp, #0
 80016de:	f04f 0c00 	mov.w	ip, #0
 80016e2:	ea4f 1c06 	mov.w	ip, r6, lsl #4
 80016e6:	ea4c 7c15 	orr.w	ip, ip, r5, lsr #28
 80016ea:	ea4f 1b05 	mov.w	fp, r5, lsl #4
 80016ee:	eb1b 0301 	adds.w	r3, fp, r1
 80016f2:	eb4c 0402 	adc.w	r4, ip, r2
 80016f6:	4a33      	ldr	r2, [pc, #204]	; (80017c4 <Read_BMP280_PressureTemperature+0x554>)
 80016f8:	e9c2 3400 	strd	r3, r4, [r2]

		final_pressure = (float)pressureVarP / 256;
 80016fc:	4b31      	ldr	r3, [pc, #196]	; (80017c4 <Read_BMP280_PressureTemperature+0x554>)
 80016fe:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001702:	4618      	mov	r0, r3
 8001704:	4621      	mov	r1, r4
 8001706:	f7ff fb6f 	bl	8000de8 <__aeabi_l2f>
 800170a:	ee06 0a90 	vmov	s13, r0
 800170e:	ed9f 7a30 	vldr	s14, [pc, #192]	; 80017d0 <Read_BMP280_PressureTemperature+0x560>
 8001712:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001716:	4b2f      	ldr	r3, [pc, #188]	; (80017d4 <Read_BMP280_PressureTemperature+0x564>)
 8001718:	edc3 7a00 	vstr	s15, [r3]
		final_pressure /= 100;
 800171c:	4b2d      	ldr	r3, [pc, #180]	; (80017d4 <Read_BMP280_PressureTemperature+0x564>)
 800171e:	ed93 7a00 	vldr	s14, [r3]
 8001722:	eddf 6a2d 	vldr	s13, [pc, #180]	; 80017d8 <Read_BMP280_PressureTemperature+0x568>
 8001726:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800172a:	4b2a      	ldr	r3, [pc, #168]	; (80017d4 <Read_BMP280_PressureTemperature+0x564>)
 800172c:	edc3 7a00 	vstr	s15, [r3]

		temp_altitude = (44330 * (1.0 - pow(final_pressure / seaLevelhPa, 0.1903)));
 8001730:	4b28      	ldr	r3, [pc, #160]	; (80017d4 <Read_BMP280_PressureTemperature+0x564>)
 8001732:	ed93 7a00 	vldr	s14, [r3]
 8001736:	4b29      	ldr	r3, [pc, #164]	; (80017dc <Read_BMP280_PressureTemperature+0x56c>)
 8001738:	edd3 7a00 	vldr	s15, [r3]
 800173c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001740:	ee16 0a90 	vmov	r0, s13
 8001744:	f7fe ff00 	bl	8000548 <__aeabi_f2d>
 8001748:	4603      	mov	r3, r0
 800174a:	460c      	mov	r4, r1
 800174c:	ed9f 1b18 	vldr	d1, [pc, #96]	; 80017b0 <Read_BMP280_PressureTemperature+0x540>
 8001750:	ec44 3b10 	vmov	d0, r3, r4
 8001754:	f00d ffd8 	bl	800f708 <pow>
 8001758:	ec54 3b10 	vmov	r3, r4, d0
 800175c:	461a      	mov	r2, r3
 800175e:	4623      	mov	r3, r4
 8001760:	f04f 0000 	mov.w	r0, #0
 8001764:	491e      	ldr	r1, [pc, #120]	; (80017e0 <Read_BMP280_PressureTemperature+0x570>)
 8001766:	f7fe fd8f 	bl	8000288 <__aeabi_dsub>
 800176a:	4603      	mov	r3, r0
 800176c:	460c      	mov	r4, r1
 800176e:	4618      	mov	r0, r3
 8001770:	4621      	mov	r1, r4
 8001772:	a311      	add	r3, pc, #68	; (adr r3, 80017b8 <Read_BMP280_PressureTemperature+0x548>)
 8001774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001778:	f7fe ff3e 	bl	80005f8 <__aeabi_dmul>
 800177c:	4603      	mov	r3, r0
 800177e:	460c      	mov	r4, r1
 8001780:	4618      	mov	r0, r3
 8001782:	4621      	mov	r1, r4
 8001784:	f7ff fa10 	bl	8000ba8 <__aeabi_d2f>
 8001788:	4602      	mov	r2, r0
 800178a:	4b16      	ldr	r3, [pc, #88]	; (80017e4 <Read_BMP280_PressureTemperature+0x574>)
 800178c:	601a      	str	r2, [r3, #0]
		read_bmp_altitude = temp_altitude - altitude_calibration;
 800178e:	4b15      	ldr	r3, [pc, #84]	; (80017e4 <Read_BMP280_PressureTemperature+0x574>)
 8001790:	ed93 7a00 	vldr	s14, [r3]
 8001794:	4b14      	ldr	r3, [pc, #80]	; (80017e8 <Read_BMP280_PressureTemperature+0x578>)
 8001796:	edd3 7a00 	vldr	s15, [r3]
 800179a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800179e:	4b13      	ldr	r3, [pc, #76]	; (80017ec <Read_BMP280_PressureTemperature+0x57c>)
 80017a0:	edc3 7a00 	vstr	s15, [r3]
	}
}
 80017a4:	bf00      	nop
 80017a6:	46bd      	mov	sp, r7
 80017a8:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 80017ac:	f3af 8000 	nop.w
 80017b0:	1a36e2eb 	.word	0x1a36e2eb
 80017b4:	3fc85bc0 	.word	0x3fc85bc0
 80017b8:	00000000 	.word	0x00000000
 80017bc:	40e5a540 	.word	0x40e5a540
 80017c0:	200002f8 	.word	0x200002f8
 80017c4:	200002e8 	.word	0x200002e8
 80017c8:	200002d0 	.word	0x200002d0
 80017cc:	200002b0 	.word	0x200002b0
 80017d0:	43800000 	.word	0x43800000
 80017d4:	200002c8 	.word	0x200002c8
 80017d8:	42c80000 	.word	0x42c80000
 80017dc:	20000000 	.word	0x20000000
 80017e0:	3ff00000 	.word	0x3ff00000
 80017e4:	200002c4 	.word	0x200002c4
 80017e8:	200002a8 	.word	0x200002a8
 80017ec:	200002b8 	.word	0x200002b8

080017f0 <Calibrate_BMP280>:

void Calibrate_BMP280()
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
	altitude_calibration = 0;
 80017f6:	4b15      	ldr	r3, [pc, #84]	; (800184c <Calibrate_BMP280+0x5c>)
 80017f8:	f04f 0200 	mov.w	r2, #0
 80017fc:	601a      	str	r2, [r3, #0]

	for(int i = 0; i < 30; i++)
 80017fe:	2300      	movs	r3, #0
 8001800:	607b      	str	r3, [r7, #4]
 8001802:	e012      	b.n	800182a <Calibrate_BMP280+0x3a>
	{
		Read_BMP280_PressureTemperature();
 8001804:	f7ff fd34 	bl	8001270 <Read_BMP280_PressureTemperature>
		altitude_calibration += temp_altitude;
 8001808:	4b10      	ldr	r3, [pc, #64]	; (800184c <Calibrate_BMP280+0x5c>)
 800180a:	ed93 7a00 	vldr	s14, [r3]
 800180e:	4b10      	ldr	r3, [pc, #64]	; (8001850 <Calibrate_BMP280+0x60>)
 8001810:	edd3 7a00 	vldr	s15, [r3]
 8001814:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001818:	4b0c      	ldr	r3, [pc, #48]	; (800184c <Calibrate_BMP280+0x5c>)
 800181a:	edc3 7a00 	vstr	s15, [r3]
		HAL_Delay(50);
 800181e:	2032      	movs	r0, #50	; 0x32
 8001820:	f003 f978 	bl	8004b14 <HAL_Delay>
	for(int i = 0; i < 30; i++)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	3301      	adds	r3, #1
 8001828:	607b      	str	r3, [r7, #4]
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2b1d      	cmp	r3, #29
 800182e:	dde9      	ble.n	8001804 <Calibrate_BMP280+0x14>
	}

	altitude_calibration /= 30.00;
 8001830:	4b06      	ldr	r3, [pc, #24]	; (800184c <Calibrate_BMP280+0x5c>)
 8001832:	ed93 7a00 	vldr	s14, [r3]
 8001836:	eef3 6a0e 	vmov.f32	s13, #62	; 0x41f00000  30.0
 800183a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800183e:	4b03      	ldr	r3, [pc, #12]	; (800184c <Calibrate_BMP280+0x5c>)
 8001840:	edc3 7a00 	vstr	s15, [r3]
}
 8001844:	bf00      	nop
 8001846:	3708      	adds	r7, #8
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}
 800184c:	200002a8 	.word	0x200002a8
 8001850:	200002c4 	.word	0x200002c4

08001854 <Motor_PID>:
float pid_error_temp;
float pid_roll_last_error, pid_pitch_last_error, pid_yaw_last_error;
int32_t max_motor_pid_output = 45;

void Motor_PID()
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
	pid_roll_setpoint = 0;
 8001858:	4b9e      	ldr	r3, [pc, #632]	; (8001ad4 <Motor_PID+0x280>)
 800185a:	f04f 0200 	mov.w	r2, #0
 800185e:	601a      	str	r2, [r3, #0]
	pid_pitch_setpoint = 0;
 8001860:	4b9d      	ldr	r3, [pc, #628]	; (8001ad8 <Motor_PID+0x284>)
 8001862:	f04f 0200 	mov.w	r2, #0
 8001866:	601a      	str	r2, [r3, #0]
	pid_yaw_setpoint = 0;
 8001868:	4b9c      	ldr	r3, [pc, #624]	; (8001adc <Motor_PID+0x288>)
 800186a:	f04f 0200 	mov.w	r2, #0
 800186e:	601a      	str	r2, [r3, #0]

	//Temp motor control
	if(ppm_channels[0] > 1505)
 8001870:	4b9b      	ldr	r3, [pc, #620]	; (8001ae0 <Motor_PID+0x28c>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f240 52e1 	movw	r2, #1505	; 0x5e1
 8001878:	4293      	cmp	r3, r2
 800187a:	dd0b      	ble.n	8001894 <Motor_PID+0x40>
		pid_roll_setpoint = ppm_channels[0] - 1505;
 800187c:	4b98      	ldr	r3, [pc, #608]	; (8001ae0 <Motor_PID+0x28c>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f2a3 53e1 	subw	r3, r3, #1505	; 0x5e1
 8001884:	ee07 3a90 	vmov	s15, r3
 8001888:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800188c:	4b91      	ldr	r3, [pc, #580]	; (8001ad4 <Motor_PID+0x280>)
 800188e:	edc3 7a00 	vstr	s15, [r3]
 8001892:	e010      	b.n	80018b6 <Motor_PID+0x62>
	else if(ppm_channels[0] < 1495)
 8001894:	4b92      	ldr	r3, [pc, #584]	; (8001ae0 <Motor_PID+0x28c>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f240 52d6 	movw	r2, #1494	; 0x5d6
 800189c:	4293      	cmp	r3, r2
 800189e:	dc0a      	bgt.n	80018b6 <Motor_PID+0x62>
		pid_roll_setpoint = ppm_channels[0] - 1495;
 80018a0:	4b8f      	ldr	r3, [pc, #572]	; (8001ae0 <Motor_PID+0x28c>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f2a3 53d7 	subw	r3, r3, #1495	; 0x5d7
 80018a8:	ee07 3a90 	vmov	s15, r3
 80018ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018b0:	4b88      	ldr	r3, [pc, #544]	; (8001ad4 <Motor_PID+0x280>)
 80018b2:	edc3 7a00 	vstr	s15, [r3]

	if(ppm_channels[1] > 1505)
 80018b6:	4b8a      	ldr	r3, [pc, #552]	; (8001ae0 <Motor_PID+0x28c>)
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	f240 52e1 	movw	r2, #1505	; 0x5e1
 80018be:	4293      	cmp	r3, r2
 80018c0:	dd0b      	ble.n	80018da <Motor_PID+0x86>
		pid_pitch_setpoint = ppm_channels[1] - 1505;
 80018c2:	4b87      	ldr	r3, [pc, #540]	; (8001ae0 <Motor_PID+0x28c>)
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	f2a3 53e1 	subw	r3, r3, #1505	; 0x5e1
 80018ca:	ee07 3a90 	vmov	s15, r3
 80018ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018d2:	4b81      	ldr	r3, [pc, #516]	; (8001ad8 <Motor_PID+0x284>)
 80018d4:	edc3 7a00 	vstr	s15, [r3]
 80018d8:	e010      	b.n	80018fc <Motor_PID+0xa8>
	else if(ppm_channels[1] < 1495)
 80018da:	4b81      	ldr	r3, [pc, #516]	; (8001ae0 <Motor_PID+0x28c>)
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	f240 52d6 	movw	r2, #1494	; 0x5d6
 80018e2:	4293      	cmp	r3, r2
 80018e4:	dc0a      	bgt.n	80018fc <Motor_PID+0xa8>
		pid_pitch_setpoint = ppm_channels[1] - 1495;
 80018e6:	4b7e      	ldr	r3, [pc, #504]	; (8001ae0 <Motor_PID+0x28c>)
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	f2a3 53d7 	subw	r3, r3, #1495	; 0x5d7
 80018ee:	ee07 3a90 	vmov	s15, r3
 80018f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018f6:	4b78      	ldr	r3, [pc, #480]	; (8001ad8 <Motor_PID+0x284>)
 80018f8:	edc3 7a00 	vstr	s15, [r3]

	if(ppm_channels[3] > 1505)
 80018fc:	4b78      	ldr	r3, [pc, #480]	; (8001ae0 <Motor_PID+0x28c>)
 80018fe:	68db      	ldr	r3, [r3, #12]
 8001900:	f240 52e1 	movw	r2, #1505	; 0x5e1
 8001904:	4293      	cmp	r3, r2
 8001906:	dd0b      	ble.n	8001920 <Motor_PID+0xcc>
		pid_yaw_setpoint = ppm_channels[3] - 1505;
 8001908:	4b75      	ldr	r3, [pc, #468]	; (8001ae0 <Motor_PID+0x28c>)
 800190a:	68db      	ldr	r3, [r3, #12]
 800190c:	f2a3 53e1 	subw	r3, r3, #1505	; 0x5e1
 8001910:	ee07 3a90 	vmov	s15, r3
 8001914:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001918:	4b70      	ldr	r3, [pc, #448]	; (8001adc <Motor_PID+0x288>)
 800191a:	edc3 7a00 	vstr	s15, [r3]
 800191e:	e010      	b.n	8001942 <Motor_PID+0xee>
	else if(ppm_channels[3] < 1495)
 8001920:	4b6f      	ldr	r3, [pc, #444]	; (8001ae0 <Motor_PID+0x28c>)
 8001922:	68db      	ldr	r3, [r3, #12]
 8001924:	f240 52d6 	movw	r2, #1494	; 0x5d6
 8001928:	4293      	cmp	r3, r2
 800192a:	dc0a      	bgt.n	8001942 <Motor_PID+0xee>
		pid_yaw_setpoint = ppm_channels[3] - 1495;
 800192c:	4b6c      	ldr	r3, [pc, #432]	; (8001ae0 <Motor_PID+0x28c>)
 800192e:	68db      	ldr	r3, [r3, #12]
 8001930:	f2a3 53d7 	subw	r3, r3, #1495	; 0x5d7
 8001934:	ee07 3a90 	vmov	s15, r3
 8001938:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800193c:	4b67      	ldr	r3, [pc, #412]	; (8001adc <Motor_PID+0x288>)
 800193e:	edc3 7a00 	vstr	s15, [r3]

	pid_roll_setpoint -= (gyro_x_angle * 10);
 8001942:	4b64      	ldr	r3, [pc, #400]	; (8001ad4 <Motor_PID+0x280>)
 8001944:	ed93 7a00 	vldr	s14, [r3]
 8001948:	4b66      	ldr	r3, [pc, #408]	; (8001ae4 <Motor_PID+0x290>)
 800194a:	edd3 7a00 	vldr	s15, [r3]
 800194e:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8001952:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001956:	ee77 7a67 	vsub.f32	s15, s14, s15
 800195a:	4b5e      	ldr	r3, [pc, #376]	; (8001ad4 <Motor_PID+0x280>)
 800195c:	edc3 7a00 	vstr	s15, [r3]
	pid_pitch_setpoint -= (gyro_y_angle * 10);
 8001960:	4b5d      	ldr	r3, [pc, #372]	; (8001ad8 <Motor_PID+0x284>)
 8001962:	ed93 7a00 	vldr	s14, [r3]
 8001966:	4b60      	ldr	r3, [pc, #384]	; (8001ae8 <Motor_PID+0x294>)
 8001968:	edd3 7a00 	vldr	s15, [r3]
 800196c:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8001970:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001974:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001978:	4b57      	ldr	r3, [pc, #348]	; (8001ad8 <Motor_PID+0x284>)
 800197a:	edc3 7a00 	vstr	s15, [r3]

	pid_roll_setpoint /= 3.0;
 800197e:	4b55      	ldr	r3, [pc, #340]	; (8001ad4 <Motor_PID+0x280>)
 8001980:	ed93 7a00 	vldr	s14, [r3]
 8001984:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8001988:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800198c:	4b51      	ldr	r3, [pc, #324]	; (8001ad4 <Motor_PID+0x280>)
 800198e:	edc3 7a00 	vstr	s15, [r3]
	pid_pitch_setpoint /= 3.0;
 8001992:	4b51      	ldr	r3, [pc, #324]	; (8001ad8 <Motor_PID+0x284>)
 8001994:	ed93 7a00 	vldr	s14, [r3]
 8001998:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800199c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019a0:	4b4d      	ldr	r3, [pc, #308]	; (8001ad8 <Motor_PID+0x284>)
 80019a2:	edc3 7a00 	vstr	s15, [r3]
	pid_yaw_setpoint /= 3.0;
 80019a6:	4b4d      	ldr	r3, [pc, #308]	; (8001adc <Motor_PID+0x288>)
 80019a8:	ed93 7a00 	vldr	s14, [r3]
 80019ac:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 80019b0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019b4:	4b49      	ldr	r3, [pc, #292]	; (8001adc <Motor_PID+0x288>)
 80019b6:	edc3 7a00 	vstr	s15, [r3]

	pid_error_temp = pid_roll_setpoint - gyro_x;
 80019ba:	4b46      	ldr	r3, [pc, #280]	; (8001ad4 <Motor_PID+0x280>)
 80019bc:	ed93 7a00 	vldr	s14, [r3]
 80019c0:	4b4a      	ldr	r3, [pc, #296]	; (8001aec <Motor_PID+0x298>)
 80019c2:	edd3 7a00 	vldr	s15, [r3]
 80019c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019ca:	4b49      	ldr	r3, [pc, #292]	; (8001af0 <Motor_PID+0x29c>)
 80019cc:	edc3 7a00 	vstr	s15, [r3]
	pid_roll_i += (pid_error_temp * ki_roll * how_long_to_loop_modifier);
 80019d0:	4b47      	ldr	r3, [pc, #284]	; (8001af0 <Motor_PID+0x29c>)
 80019d2:	ed93 7a00 	vldr	s14, [r3]
 80019d6:	4b47      	ldr	r3, [pc, #284]	; (8001af4 <Motor_PID+0x2a0>)
 80019d8:	edd3 7a00 	vldr	s15, [r3]
 80019dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019e0:	4b45      	ldr	r3, [pc, #276]	; (8001af8 <Motor_PID+0x2a4>)
 80019e2:	edd3 7a00 	vldr	s15, [r3]
 80019e6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019ea:	4b44      	ldr	r3, [pc, #272]	; (8001afc <Motor_PID+0x2a8>)
 80019ec:	edd3 7a00 	vldr	s15, [r3]
 80019f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019f4:	4b41      	ldr	r3, [pc, #260]	; (8001afc <Motor_PID+0x2a8>)
 80019f6:	edc3 7a00 	vstr	s15, [r3]

	if(pid_roll_i > max_motor_pid_output)
 80019fa:	4b41      	ldr	r3, [pc, #260]	; (8001b00 <Motor_PID+0x2ac>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	ee07 3a90 	vmov	s15, r3
 8001a02:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a06:	4b3d      	ldr	r3, [pc, #244]	; (8001afc <Motor_PID+0x2a8>)
 8001a08:	edd3 7a00 	vldr	s15, [r3]
 8001a0c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a14:	d509      	bpl.n	8001a2a <Motor_PID+0x1d6>
		pid_roll_i = max_motor_pid_output;
 8001a16:	4b3a      	ldr	r3, [pc, #232]	; (8001b00 <Motor_PID+0x2ac>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	ee07 3a90 	vmov	s15, r3
 8001a1e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a22:	4b36      	ldr	r3, [pc, #216]	; (8001afc <Motor_PID+0x2a8>)
 8001a24:	edc3 7a00 	vstr	s15, [r3]
 8001a28:	e018      	b.n	8001a5c <Motor_PID+0x208>
	else if(pid_roll_i < (max_motor_pid_output * -1))
 8001a2a:	4b35      	ldr	r3, [pc, #212]	; (8001b00 <Motor_PID+0x2ac>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	425b      	negs	r3, r3
 8001a30:	ee07 3a90 	vmov	s15, r3
 8001a34:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a38:	4b30      	ldr	r3, [pc, #192]	; (8001afc <Motor_PID+0x2a8>)
 8001a3a:	edd3 7a00 	vldr	s15, [r3]
 8001a3e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a46:	dd09      	ble.n	8001a5c <Motor_PID+0x208>
		pid_roll_i = (max_motor_pid_output * -1);
 8001a48:	4b2d      	ldr	r3, [pc, #180]	; (8001b00 <Motor_PID+0x2ac>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	425b      	negs	r3, r3
 8001a4e:	ee07 3a90 	vmov	s15, r3
 8001a52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a56:	4b29      	ldr	r3, [pc, #164]	; (8001afc <Motor_PID+0x2a8>)
 8001a58:	edc3 7a00 	vstr	s15, [r3]

	pid_roll_output = (pid_error_temp * kp_roll * how_long_to_loop_modifier) + pid_roll_i + ((pid_error_temp - pid_roll_last_error) * kd_roll * how_long_to_loop_modifier);
 8001a5c:	4b24      	ldr	r3, [pc, #144]	; (8001af0 <Motor_PID+0x29c>)
 8001a5e:	ed93 7a00 	vldr	s14, [r3]
 8001a62:	4b28      	ldr	r3, [pc, #160]	; (8001b04 <Motor_PID+0x2b0>)
 8001a64:	edd3 7a00 	vldr	s15, [r3]
 8001a68:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a6c:	4b22      	ldr	r3, [pc, #136]	; (8001af8 <Motor_PID+0x2a4>)
 8001a6e:	edd3 7a00 	vldr	s15, [r3]
 8001a72:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a76:	4b21      	ldr	r3, [pc, #132]	; (8001afc <Motor_PID+0x2a8>)
 8001a78:	edd3 7a00 	vldr	s15, [r3]
 8001a7c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a80:	4b1b      	ldr	r3, [pc, #108]	; (8001af0 <Motor_PID+0x29c>)
 8001a82:	edd3 6a00 	vldr	s13, [r3]
 8001a86:	4b20      	ldr	r3, [pc, #128]	; (8001b08 <Motor_PID+0x2b4>)
 8001a88:	edd3 7a00 	vldr	s15, [r3]
 8001a8c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001a90:	4b1e      	ldr	r3, [pc, #120]	; (8001b0c <Motor_PID+0x2b8>)
 8001a92:	edd3 7a00 	vldr	s15, [r3]
 8001a96:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001a9a:	4b17      	ldr	r3, [pc, #92]	; (8001af8 <Motor_PID+0x2a4>)
 8001a9c:	edd3 7a00 	vldr	s15, [r3]
 8001aa0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001aa4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001aa8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001aac:	ee17 2a90 	vmov	r2, s15
 8001ab0:	4b17      	ldr	r3, [pc, #92]	; (8001b10 <Motor_PID+0x2bc>)
 8001ab2:	601a      	str	r2, [r3, #0]

	pid_roll_last_error = pid_error_temp;
 8001ab4:	4b0e      	ldr	r3, [pc, #56]	; (8001af0 <Motor_PID+0x29c>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a13      	ldr	r2, [pc, #76]	; (8001b08 <Motor_PID+0x2b4>)
 8001aba:	6013      	str	r3, [r2, #0]

	if(pid_roll_output > max_motor_pid_output)
 8001abc:	4b14      	ldr	r3, [pc, #80]	; (8001b10 <Motor_PID+0x2bc>)
 8001abe:	681a      	ldr	r2, [r3, #0]
 8001ac0:	4b0f      	ldr	r3, [pc, #60]	; (8001b00 <Motor_PID+0x2ac>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	dd25      	ble.n	8001b14 <Motor_PID+0x2c0>
		pid_roll_output = max_motor_pid_output;
 8001ac8:	4b0d      	ldr	r3, [pc, #52]	; (8001b00 <Motor_PID+0x2ac>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a10      	ldr	r2, [pc, #64]	; (8001b10 <Motor_PID+0x2bc>)
 8001ace:	6013      	str	r3, [r2, #0]
 8001ad0:	e02c      	b.n	8001b2c <Motor_PID+0x2d8>
 8001ad2:	bf00      	nop
 8001ad4:	2000058c 	.word	0x2000058c
 8001ad8:	20000590 	.word	0x20000590
 8001adc:	20000584 	.word	0x20000584
 8001ae0:	200008b8 	.word	0x200008b8
 8001ae4:	200007f4 	.word	0x200007f4
 8001ae8:	20000800 	.word	0x20000800
 8001aec:	20000818 	.word	0x20000818
 8001af0:	20000598 	.word	0x20000598
 8001af4:	2000023c 	.word	0x2000023c
 8001af8:	20000020 	.word	0x20000020
 8001afc:	20000354 	.word	0x20000354
 8001b00:	20000014 	.word	0x20000014
 8001b04:	20000234 	.word	0x20000234
 8001b08:	20000358 	.word	0x20000358
 8001b0c:	20000244 	.word	0x20000244
 8001b10:	20000564 	.word	0x20000564
	else if(pid_roll_output < (max_motor_pid_output * -1))
 8001b14:	4ba0      	ldr	r3, [pc, #640]	; (8001d98 <Motor_PID+0x544>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	425a      	negs	r2, r3
 8001b1a:	4ba0      	ldr	r3, [pc, #640]	; (8001d9c <Motor_PID+0x548>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	429a      	cmp	r2, r3
 8001b20:	dd04      	ble.n	8001b2c <Motor_PID+0x2d8>
		pid_roll_output = (max_motor_pid_output * -1);
 8001b22:	4b9d      	ldr	r3, [pc, #628]	; (8001d98 <Motor_PID+0x544>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	425b      	negs	r3, r3
 8001b28:	4a9c      	ldr	r2, [pc, #624]	; (8001d9c <Motor_PID+0x548>)
 8001b2a:	6013      	str	r3, [r2, #0]

	pid_error_temp = pid_pitch_setpoint - gyro_y;
 8001b2c:	4b9c      	ldr	r3, [pc, #624]	; (8001da0 <Motor_PID+0x54c>)
 8001b2e:	ed93 7a00 	vldr	s14, [r3]
 8001b32:	4b9c      	ldr	r3, [pc, #624]	; (8001da4 <Motor_PID+0x550>)
 8001b34:	edd3 7a00 	vldr	s15, [r3]
 8001b38:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b3c:	4b9a      	ldr	r3, [pc, #616]	; (8001da8 <Motor_PID+0x554>)
 8001b3e:	edc3 7a00 	vstr	s15, [r3]
	pid_pitch_i += (pid_error_temp * ki_roll * how_long_to_loop_modifier);
 8001b42:	4b99      	ldr	r3, [pc, #612]	; (8001da8 <Motor_PID+0x554>)
 8001b44:	ed93 7a00 	vldr	s14, [r3]
 8001b48:	4b98      	ldr	r3, [pc, #608]	; (8001dac <Motor_PID+0x558>)
 8001b4a:	edd3 7a00 	vldr	s15, [r3]
 8001b4e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b52:	4b97      	ldr	r3, [pc, #604]	; (8001db0 <Motor_PID+0x55c>)
 8001b54:	edd3 7a00 	vldr	s15, [r3]
 8001b58:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b5c:	4b95      	ldr	r3, [pc, #596]	; (8001db4 <Motor_PID+0x560>)
 8001b5e:	edd3 7a00 	vldr	s15, [r3]
 8001b62:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b66:	4b93      	ldr	r3, [pc, #588]	; (8001db4 <Motor_PID+0x560>)
 8001b68:	edc3 7a00 	vstr	s15, [r3]

	if(pid_pitch_i > max_motor_pid_output)
 8001b6c:	4b8a      	ldr	r3, [pc, #552]	; (8001d98 <Motor_PID+0x544>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	ee07 3a90 	vmov	s15, r3
 8001b74:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b78:	4b8e      	ldr	r3, [pc, #568]	; (8001db4 <Motor_PID+0x560>)
 8001b7a:	edd3 7a00 	vldr	s15, [r3]
 8001b7e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b86:	d509      	bpl.n	8001b9c <Motor_PID+0x348>
		pid_pitch_i = max_motor_pid_output;
 8001b88:	4b83      	ldr	r3, [pc, #524]	; (8001d98 <Motor_PID+0x544>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	ee07 3a90 	vmov	s15, r3
 8001b90:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b94:	4b87      	ldr	r3, [pc, #540]	; (8001db4 <Motor_PID+0x560>)
 8001b96:	edc3 7a00 	vstr	s15, [r3]
 8001b9a:	e018      	b.n	8001bce <Motor_PID+0x37a>
	else if(pid_pitch_i < (max_motor_pid_output * -1))
 8001b9c:	4b7e      	ldr	r3, [pc, #504]	; (8001d98 <Motor_PID+0x544>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	425b      	negs	r3, r3
 8001ba2:	ee07 3a90 	vmov	s15, r3
 8001ba6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001baa:	4b82      	ldr	r3, [pc, #520]	; (8001db4 <Motor_PID+0x560>)
 8001bac:	edd3 7a00 	vldr	s15, [r3]
 8001bb0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bb8:	dd09      	ble.n	8001bce <Motor_PID+0x37a>
		pid_pitch_i = (max_motor_pid_output * -1);
 8001bba:	4b77      	ldr	r3, [pc, #476]	; (8001d98 <Motor_PID+0x544>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	425b      	negs	r3, r3
 8001bc0:	ee07 3a90 	vmov	s15, r3
 8001bc4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bc8:	4b7a      	ldr	r3, [pc, #488]	; (8001db4 <Motor_PID+0x560>)
 8001bca:	edc3 7a00 	vstr	s15, [r3]

	pid_pitch_output = (pid_error_temp * kp_roll * how_long_to_loop_modifier) + pid_pitch_i + ((pid_error_temp - pid_pitch_last_error) * kd_roll * how_long_to_loop_modifier);
 8001bce:	4b76      	ldr	r3, [pc, #472]	; (8001da8 <Motor_PID+0x554>)
 8001bd0:	ed93 7a00 	vldr	s14, [r3]
 8001bd4:	4b78      	ldr	r3, [pc, #480]	; (8001db8 <Motor_PID+0x564>)
 8001bd6:	edd3 7a00 	vldr	s15, [r3]
 8001bda:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001bde:	4b74      	ldr	r3, [pc, #464]	; (8001db0 <Motor_PID+0x55c>)
 8001be0:	edd3 7a00 	vldr	s15, [r3]
 8001be4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001be8:	4b72      	ldr	r3, [pc, #456]	; (8001db4 <Motor_PID+0x560>)
 8001bea:	edd3 7a00 	vldr	s15, [r3]
 8001bee:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001bf2:	4b6d      	ldr	r3, [pc, #436]	; (8001da8 <Motor_PID+0x554>)
 8001bf4:	edd3 6a00 	vldr	s13, [r3]
 8001bf8:	4b70      	ldr	r3, [pc, #448]	; (8001dbc <Motor_PID+0x568>)
 8001bfa:	edd3 7a00 	vldr	s15, [r3]
 8001bfe:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001c02:	4b6f      	ldr	r3, [pc, #444]	; (8001dc0 <Motor_PID+0x56c>)
 8001c04:	edd3 7a00 	vldr	s15, [r3]
 8001c08:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001c0c:	4b68      	ldr	r3, [pc, #416]	; (8001db0 <Motor_PID+0x55c>)
 8001c0e:	edd3 7a00 	vldr	s15, [r3]
 8001c12:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c1a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c1e:	ee17 2a90 	vmov	r2, s15
 8001c22:	4b68      	ldr	r3, [pc, #416]	; (8001dc4 <Motor_PID+0x570>)
 8001c24:	601a      	str	r2, [r3, #0]

	pid_pitch_last_error = pid_error_temp;
 8001c26:	4b60      	ldr	r3, [pc, #384]	; (8001da8 <Motor_PID+0x554>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4a64      	ldr	r2, [pc, #400]	; (8001dbc <Motor_PID+0x568>)
 8001c2c:	6013      	str	r3, [r2, #0]

	if(pid_pitch_output > max_motor_pid_output)
 8001c2e:	4b65      	ldr	r3, [pc, #404]	; (8001dc4 <Motor_PID+0x570>)
 8001c30:	681a      	ldr	r2, [r3, #0]
 8001c32:	4b59      	ldr	r3, [pc, #356]	; (8001d98 <Motor_PID+0x544>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	429a      	cmp	r2, r3
 8001c38:	dd04      	ble.n	8001c44 <Motor_PID+0x3f0>
		pid_pitch_output = max_motor_pid_output;
 8001c3a:	4b57      	ldr	r3, [pc, #348]	; (8001d98 <Motor_PID+0x544>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4a61      	ldr	r2, [pc, #388]	; (8001dc4 <Motor_PID+0x570>)
 8001c40:	6013      	str	r3, [r2, #0]
 8001c42:	e00b      	b.n	8001c5c <Motor_PID+0x408>
	else if(pid_pitch_output < (max_motor_pid_output * -1))
 8001c44:	4b54      	ldr	r3, [pc, #336]	; (8001d98 <Motor_PID+0x544>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	425a      	negs	r2, r3
 8001c4a:	4b5e      	ldr	r3, [pc, #376]	; (8001dc4 <Motor_PID+0x570>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	429a      	cmp	r2, r3
 8001c50:	dd04      	ble.n	8001c5c <Motor_PID+0x408>
		pid_pitch_output = (max_motor_pid_output * -1);
 8001c52:	4b51      	ldr	r3, [pc, #324]	; (8001d98 <Motor_PID+0x544>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	425b      	negs	r3, r3
 8001c58:	4a5a      	ldr	r2, [pc, #360]	; (8001dc4 <Motor_PID+0x570>)
 8001c5a:	6013      	str	r3, [r2, #0]

	pid_error_temp = pid_yaw_setpoint - gyro_z;
 8001c5c:	4b5a      	ldr	r3, [pc, #360]	; (8001dc8 <Motor_PID+0x574>)
 8001c5e:	ed93 7a00 	vldr	s14, [r3]
 8001c62:	4b5a      	ldr	r3, [pc, #360]	; (8001dcc <Motor_PID+0x578>)
 8001c64:	edd3 7a00 	vldr	s15, [r3]
 8001c68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c6c:	4b4e      	ldr	r3, [pc, #312]	; (8001da8 <Motor_PID+0x554>)
 8001c6e:	edc3 7a00 	vstr	s15, [r3]
	pid_yaw_i += (pid_error_temp * ki_yaw * how_long_to_loop_modifier);
 8001c72:	4b4d      	ldr	r3, [pc, #308]	; (8001da8 <Motor_PID+0x554>)
 8001c74:	ed93 7a00 	vldr	s14, [r3]
 8001c78:	4b55      	ldr	r3, [pc, #340]	; (8001dd0 <Motor_PID+0x57c>)
 8001c7a:	edd3 7a00 	vldr	s15, [r3]
 8001c7e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c82:	4b4b      	ldr	r3, [pc, #300]	; (8001db0 <Motor_PID+0x55c>)
 8001c84:	edd3 7a00 	vldr	s15, [r3]
 8001c88:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c8c:	4b51      	ldr	r3, [pc, #324]	; (8001dd4 <Motor_PID+0x580>)
 8001c8e:	edd3 7a00 	vldr	s15, [r3]
 8001c92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c96:	4b4f      	ldr	r3, [pc, #316]	; (8001dd4 <Motor_PID+0x580>)
 8001c98:	edc3 7a00 	vstr	s15, [r3]

	if(pid_yaw_i > max_motor_pid_output)
 8001c9c:	4b3e      	ldr	r3, [pc, #248]	; (8001d98 <Motor_PID+0x544>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	ee07 3a90 	vmov	s15, r3
 8001ca4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ca8:	4b4a      	ldr	r3, [pc, #296]	; (8001dd4 <Motor_PID+0x580>)
 8001caa:	edd3 7a00 	vldr	s15, [r3]
 8001cae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001cb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cb6:	d509      	bpl.n	8001ccc <Motor_PID+0x478>
		pid_yaw_i = max_motor_pid_output;
 8001cb8:	4b37      	ldr	r3, [pc, #220]	; (8001d98 <Motor_PID+0x544>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	ee07 3a90 	vmov	s15, r3
 8001cc0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001cc4:	4b43      	ldr	r3, [pc, #268]	; (8001dd4 <Motor_PID+0x580>)
 8001cc6:	edc3 7a00 	vstr	s15, [r3]
 8001cca:	e018      	b.n	8001cfe <Motor_PID+0x4aa>
	else if(pid_yaw_i < (max_motor_pid_output * -1))
 8001ccc:	4b32      	ldr	r3, [pc, #200]	; (8001d98 <Motor_PID+0x544>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	425b      	negs	r3, r3
 8001cd2:	ee07 3a90 	vmov	s15, r3
 8001cd6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cda:	4b3e      	ldr	r3, [pc, #248]	; (8001dd4 <Motor_PID+0x580>)
 8001cdc:	edd3 7a00 	vldr	s15, [r3]
 8001ce0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ce4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ce8:	dd09      	ble.n	8001cfe <Motor_PID+0x4aa>
		pid_yaw_i = (max_motor_pid_output * -1);
 8001cea:	4b2b      	ldr	r3, [pc, #172]	; (8001d98 <Motor_PID+0x544>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	425b      	negs	r3, r3
 8001cf0:	ee07 3a90 	vmov	s15, r3
 8001cf4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001cf8:	4b36      	ldr	r3, [pc, #216]	; (8001dd4 <Motor_PID+0x580>)
 8001cfa:	edc3 7a00 	vstr	s15, [r3]

	pid_yaw_output = (pid_error_temp * kp_yaw * how_long_to_loop_modifier) + pid_yaw_i + ((pid_error_temp - pid_yaw_last_error) * kd_yaw * how_long_to_loop_modifier);
 8001cfe:	4b2a      	ldr	r3, [pc, #168]	; (8001da8 <Motor_PID+0x554>)
 8001d00:	ed93 7a00 	vldr	s14, [r3]
 8001d04:	4b34      	ldr	r3, [pc, #208]	; (8001dd8 <Motor_PID+0x584>)
 8001d06:	edd3 7a00 	vldr	s15, [r3]
 8001d0a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d0e:	4b28      	ldr	r3, [pc, #160]	; (8001db0 <Motor_PID+0x55c>)
 8001d10:	edd3 7a00 	vldr	s15, [r3]
 8001d14:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d18:	4b2e      	ldr	r3, [pc, #184]	; (8001dd4 <Motor_PID+0x580>)
 8001d1a:	edd3 7a00 	vldr	s15, [r3]
 8001d1e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d22:	4b21      	ldr	r3, [pc, #132]	; (8001da8 <Motor_PID+0x554>)
 8001d24:	edd3 6a00 	vldr	s13, [r3]
 8001d28:	4b2c      	ldr	r3, [pc, #176]	; (8001ddc <Motor_PID+0x588>)
 8001d2a:	edd3 7a00 	vldr	s15, [r3]
 8001d2e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001d32:	4b2b      	ldr	r3, [pc, #172]	; (8001de0 <Motor_PID+0x58c>)
 8001d34:	edd3 7a00 	vldr	s15, [r3]
 8001d38:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001d3c:	4b1c      	ldr	r3, [pc, #112]	; (8001db0 <Motor_PID+0x55c>)
 8001d3e:	edd3 7a00 	vldr	s15, [r3]
 8001d42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d46:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d4a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d4e:	ee17 2a90 	vmov	r2, s15
 8001d52:	4b24      	ldr	r3, [pc, #144]	; (8001de4 <Motor_PID+0x590>)
 8001d54:	601a      	str	r2, [r3, #0]

	pid_yaw_last_error = pid_error_temp;
 8001d56:	4b14      	ldr	r3, [pc, #80]	; (8001da8 <Motor_PID+0x554>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4a20      	ldr	r2, [pc, #128]	; (8001ddc <Motor_PID+0x588>)
 8001d5c:	6013      	str	r3, [r2, #0]

	if(pid_yaw_output > max_motor_pid_output)
 8001d5e:	4b21      	ldr	r3, [pc, #132]	; (8001de4 <Motor_PID+0x590>)
 8001d60:	681a      	ldr	r2, [r3, #0]
 8001d62:	4b0d      	ldr	r3, [pc, #52]	; (8001d98 <Motor_PID+0x544>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	429a      	cmp	r2, r3
 8001d68:	dd04      	ble.n	8001d74 <Motor_PID+0x520>
		pid_yaw_output = max_motor_pid_output;
 8001d6a:	4b0b      	ldr	r3, [pc, #44]	; (8001d98 <Motor_PID+0x544>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	4a1d      	ldr	r2, [pc, #116]	; (8001de4 <Motor_PID+0x590>)
 8001d70:	6013      	str	r3, [r2, #0]
	else if(pid_yaw_output < (max_motor_pid_output * -1))
		pid_yaw_output = (max_motor_pid_output * -1);
}
 8001d72:	e00b      	b.n	8001d8c <Motor_PID+0x538>
	else if(pid_yaw_output < (max_motor_pid_output * -1))
 8001d74:	4b08      	ldr	r3, [pc, #32]	; (8001d98 <Motor_PID+0x544>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	425a      	negs	r2, r3
 8001d7a:	4b1a      	ldr	r3, [pc, #104]	; (8001de4 <Motor_PID+0x590>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	429a      	cmp	r2, r3
 8001d80:	dd04      	ble.n	8001d8c <Motor_PID+0x538>
		pid_yaw_output = (max_motor_pid_output * -1);
 8001d82:	4b05      	ldr	r3, [pc, #20]	; (8001d98 <Motor_PID+0x544>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	425b      	negs	r3, r3
 8001d88:	4a16      	ldr	r2, [pc, #88]	; (8001de4 <Motor_PID+0x590>)
 8001d8a:	6013      	str	r3, [r2, #0]
}
 8001d8c:	bf00      	nop
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop
 8001d98:	20000014 	.word	0x20000014
 8001d9c:	20000564 	.word	0x20000564
 8001da0:	20000590 	.word	0x20000590
 8001da4:	200007f8 	.word	0x200007f8
 8001da8:	20000598 	.word	0x20000598
 8001dac:	2000023c 	.word	0x2000023c
 8001db0:	20000020 	.word	0x20000020
 8001db4:	2000055c 	.word	0x2000055c
 8001db8:	20000234 	.word	0x20000234
 8001dbc:	20000588 	.word	0x20000588
 8001dc0:	20000244 	.word	0x20000244
 8001dc4:	20000568 	.word	0x20000568
 8001dc8:	20000584 	.word	0x20000584
 8001dcc:	20000848 	.word	0x20000848
 8001dd0:	20000240 	.word	0x20000240
 8001dd4:	20000560 	.word	0x20000560
 8001dd8:	20000238 	.word	0x20000238
 8001ddc:	2000056c 	.word	0x2000056c
 8001de0:	20000248 	.word	0x20000248
 8001de4:	20000350 	.word	0x20000350

08001de8 <Calculate_Motor_Outputs>:

void Calculate_Motor_Outputs()
{
 8001de8:	b480      	push	{r7}
 8001dea:	b083      	sub	sp, #12
 8001dec:	af00      	add	r7, sp, #0
	int32_t throttle_temp;
	if(ppm_channels[2] < 1008)
 8001dee:	4b3d      	ldr	r3, [pc, #244]	; (8001ee4 <Calculate_Motor_Outputs+0xfc>)
 8001df0:	689b      	ldr	r3, [r3, #8]
 8001df2:	f5b3 7f7c 	cmp.w	r3, #1008	; 0x3f0
 8001df6:	da02      	bge.n	8001dfe <Calculate_Motor_Outputs+0x16>
		throttle_temp = 125;
 8001df8:	237d      	movs	r3, #125	; 0x7d
 8001dfa:	607b      	str	r3, [r7, #4]
 8001dfc:	e006      	b.n	8001e0c <Calculate_Motor_Outputs+0x24>
	else
		throttle_temp = (ppm_channels[2] / 8);
 8001dfe:	4b39      	ldr	r3, [pc, #228]	; (8001ee4 <Calculate_Motor_Outputs+0xfc>)
 8001e00:	689b      	ldr	r3, [r3, #8]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	da00      	bge.n	8001e08 <Calculate_Motor_Outputs+0x20>
 8001e06:	3307      	adds	r3, #7
 8001e08:	10db      	asrs	r3, r3, #3
 8001e0a:	607b      	str	r3, [r7, #4]

	if(ppm_channels[4] < 1600 && throttle_temp != 125)
 8001e0c:	4b35      	ldr	r3, [pc, #212]	; (8001ee4 <Calculate_Motor_Outputs+0xfc>)
 8001e0e:	691b      	ldr	r3, [r3, #16]
 8001e10:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8001e14:	da33      	bge.n	8001e7e <Calculate_Motor_Outputs+0x96>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2b7d      	cmp	r3, #125	; 0x7d
 8001e1a:	d030      	beq.n	8001e7e <Calculate_Motor_Outputs+0x96>
	{
		esc1_output = throttle_temp + pid_roll_output + pid_pitch_output - pid_yaw_output;
 8001e1c:	4b32      	ldr	r3, [pc, #200]	; (8001ee8 <Calculate_Motor_Outputs+0x100>)
 8001e1e:	681a      	ldr	r2, [r3, #0]
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	441a      	add	r2, r3
 8001e24:	4b31      	ldr	r3, [pc, #196]	; (8001eec <Calculate_Motor_Outputs+0x104>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	441a      	add	r2, r3
 8001e2a:	4b31      	ldr	r3, [pc, #196]	; (8001ef0 <Calculate_Motor_Outputs+0x108>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	1ad3      	subs	r3, r2, r3
 8001e30:	4a30      	ldr	r2, [pc, #192]	; (8001ef4 <Calculate_Motor_Outputs+0x10c>)
 8001e32:	6013      	str	r3, [r2, #0]
		esc2_output = throttle_temp - pid_roll_output + pid_pitch_output + pid_yaw_output;
 8001e34:	4b2c      	ldr	r3, [pc, #176]	; (8001ee8 <Calculate_Motor_Outputs+0x100>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	687a      	ldr	r2, [r7, #4]
 8001e3a:	1ad2      	subs	r2, r2, r3
 8001e3c:	4b2b      	ldr	r3, [pc, #172]	; (8001eec <Calculate_Motor_Outputs+0x104>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	441a      	add	r2, r3
 8001e42:	4b2b      	ldr	r3, [pc, #172]	; (8001ef0 <Calculate_Motor_Outputs+0x108>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4413      	add	r3, r2
 8001e48:	4a2b      	ldr	r2, [pc, #172]	; (8001ef8 <Calculate_Motor_Outputs+0x110>)
 8001e4a:	6013      	str	r3, [r2, #0]
		esc3_output = throttle_temp - pid_roll_output - pid_pitch_output - pid_yaw_output;
 8001e4c:	4b26      	ldr	r3, [pc, #152]	; (8001ee8 <Calculate_Motor_Outputs+0x100>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	687a      	ldr	r2, [r7, #4]
 8001e52:	1ad2      	subs	r2, r2, r3
 8001e54:	4b25      	ldr	r3, [pc, #148]	; (8001eec <Calculate_Motor_Outputs+0x104>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	1ad2      	subs	r2, r2, r3
 8001e5a:	4b25      	ldr	r3, [pc, #148]	; (8001ef0 <Calculate_Motor_Outputs+0x108>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	1ad3      	subs	r3, r2, r3
 8001e60:	4a26      	ldr	r2, [pc, #152]	; (8001efc <Calculate_Motor_Outputs+0x114>)
 8001e62:	6013      	str	r3, [r2, #0]
		esc4_output = throttle_temp + pid_roll_output - pid_pitch_output + pid_yaw_output;
 8001e64:	4b20      	ldr	r3, [pc, #128]	; (8001ee8 <Calculate_Motor_Outputs+0x100>)
 8001e66:	681a      	ldr	r2, [r3, #0]
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	441a      	add	r2, r3
 8001e6c:	4b1f      	ldr	r3, [pc, #124]	; (8001eec <Calculate_Motor_Outputs+0x104>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	1ad2      	subs	r2, r2, r3
 8001e72:	4b1f      	ldr	r3, [pc, #124]	; (8001ef0 <Calculate_Motor_Outputs+0x108>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4413      	add	r3, r2
 8001e78:	4a21      	ldr	r2, [pc, #132]	; (8001f00 <Calculate_Motor_Outputs+0x118>)
 8001e7a:	6013      	str	r3, [r2, #0]
 8001e7c:	e02c      	b.n	8001ed8 <Calculate_Motor_Outputs+0xf0>
	}
	else
	{
		pid_roll_setpoint = 0;
 8001e7e:	4b21      	ldr	r3, [pc, #132]	; (8001f04 <Calculate_Motor_Outputs+0x11c>)
 8001e80:	f04f 0200 	mov.w	r2, #0
 8001e84:	601a      	str	r2, [r3, #0]
		pid_pitch_setpoint = 0;
 8001e86:	4b20      	ldr	r3, [pc, #128]	; (8001f08 <Calculate_Motor_Outputs+0x120>)
 8001e88:	f04f 0200 	mov.w	r2, #0
 8001e8c:	601a      	str	r2, [r3, #0]
		pid_yaw_setpoint = 0;
 8001e8e:	4b1f      	ldr	r3, [pc, #124]	; (8001f0c <Calculate_Motor_Outputs+0x124>)
 8001e90:	f04f 0200 	mov.w	r2, #0
 8001e94:	601a      	str	r2, [r3, #0]

		pid_roll_output = 0;
 8001e96:	4b14      	ldr	r3, [pc, #80]	; (8001ee8 <Calculate_Motor_Outputs+0x100>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	601a      	str	r2, [r3, #0]
		pid_pitch_output = 0;
 8001e9c:	4b13      	ldr	r3, [pc, #76]	; (8001eec <Calculate_Motor_Outputs+0x104>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	601a      	str	r2, [r3, #0]
		pid_yaw_output = 0;
 8001ea2:	4b13      	ldr	r3, [pc, #76]	; (8001ef0 <Calculate_Motor_Outputs+0x108>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	601a      	str	r2, [r3, #0]

		pid_roll_i = 0;
 8001ea8:	4b19      	ldr	r3, [pc, #100]	; (8001f10 <Calculate_Motor_Outputs+0x128>)
 8001eaa:	f04f 0200 	mov.w	r2, #0
 8001eae:	601a      	str	r2, [r3, #0]
		pid_pitch_i = 0;
 8001eb0:	4b18      	ldr	r3, [pc, #96]	; (8001f14 <Calculate_Motor_Outputs+0x12c>)
 8001eb2:	f04f 0200 	mov.w	r2, #0
 8001eb6:	601a      	str	r2, [r3, #0]
		pid_yaw_i = 0;
 8001eb8:	4b17      	ldr	r3, [pc, #92]	; (8001f18 <Calculate_Motor_Outputs+0x130>)
 8001eba:	f04f 0200 	mov.w	r2, #0
 8001ebe:	601a      	str	r2, [r3, #0]

		esc1_output = 125;
 8001ec0:	4b0c      	ldr	r3, [pc, #48]	; (8001ef4 <Calculate_Motor_Outputs+0x10c>)
 8001ec2:	227d      	movs	r2, #125	; 0x7d
 8001ec4:	601a      	str	r2, [r3, #0]
		esc2_output = 125;
 8001ec6:	4b0c      	ldr	r3, [pc, #48]	; (8001ef8 <Calculate_Motor_Outputs+0x110>)
 8001ec8:	227d      	movs	r2, #125	; 0x7d
 8001eca:	601a      	str	r2, [r3, #0]
		esc3_output = 125;
 8001ecc:	4b0b      	ldr	r3, [pc, #44]	; (8001efc <Calculate_Motor_Outputs+0x114>)
 8001ece:	227d      	movs	r2, #125	; 0x7d
 8001ed0:	601a      	str	r2, [r3, #0]
		esc4_output = 125;
 8001ed2:	4b0b      	ldr	r3, [pc, #44]	; (8001f00 <Calculate_Motor_Outputs+0x118>)
 8001ed4:	227d      	movs	r2, #125	; 0x7d
 8001ed6:	601a      	str	r2, [r3, #0]
	}
}
 8001ed8:	bf00      	nop
 8001eda:	370c      	adds	r7, #12
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr
 8001ee4:	200008b8 	.word	0x200008b8
 8001ee8:	20000564 	.word	0x20000564
 8001eec:	20000568 	.word	0x20000568
 8001ef0:	20000350 	.word	0x20000350
 8001ef4:	20000004 	.word	0x20000004
 8001ef8:	20000008 	.word	0x20000008
 8001efc:	2000000c 	.word	0x2000000c
 8001f00:	20000010 	.word	0x20000010
 8001f04:	2000058c 	.word	0x2000058c
 8001f08:	20000590 	.word	0x20000590
 8001f0c:	20000584 	.word	0x20000584
 8001f10:	20000354 	.word	0x20000354
 8001f14:	2000055c 	.word	0x2000055c
 8001f18:	20000560 	.word	0x20000560
 8001f1c:	00000000 	.word	0x00000000

08001f20 <Calculate_Altitude_PID>:
float pid_altitude_setpoint = 2;

float calculated_bmp_altitude = 0;

void Calculate_Altitude_PID()
{
 8001f20:	b5b0      	push	{r4, r5, r7, lr}
 8001f22:	af00      	add	r7, sp, #0
	total_bmp_altitude -= bmp_over_time[bmp_reading_index];
 8001f24:	4b72      	ldr	r3, [pc, #456]	; (80020f0 <Calculate_Altitude_PID+0x1d0>)
 8001f26:	ed93 7a00 	vldr	s14, [r3]
 8001f2a:	4b72      	ldr	r3, [pc, #456]	; (80020f4 <Calculate_Altitude_PID+0x1d4>)
 8001f2c:	781b      	ldrb	r3, [r3, #0]
 8001f2e:	4a72      	ldr	r2, [pc, #456]	; (80020f8 <Calculate_Altitude_PID+0x1d8>)
 8001f30:	009b      	lsls	r3, r3, #2
 8001f32:	4413      	add	r3, r2
 8001f34:	edd3 7a00 	vldr	s15, [r3]
 8001f38:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f3c:	4b6c      	ldr	r3, [pc, #432]	; (80020f0 <Calculate_Altitude_PID+0x1d0>)
 8001f3e:	edc3 7a00 	vstr	s15, [r3]
	bmp_over_time[bmp_reading_index] = read_bmp_altitude;
 8001f42:	4b6c      	ldr	r3, [pc, #432]	; (80020f4 <Calculate_Altitude_PID+0x1d4>)
 8001f44:	781b      	ldrb	r3, [r3, #0]
 8001f46:	4618      	mov	r0, r3
 8001f48:	4b6c      	ldr	r3, [pc, #432]	; (80020fc <Calculate_Altitude_PID+0x1dc>)
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	496a      	ldr	r1, [pc, #424]	; (80020f8 <Calculate_Altitude_PID+0x1d8>)
 8001f4e:	0083      	lsls	r3, r0, #2
 8001f50:	440b      	add	r3, r1
 8001f52:	601a      	str	r2, [r3, #0]
	total_bmp_altitude += bmp_over_time[bmp_reading_index];
 8001f54:	4b67      	ldr	r3, [pc, #412]	; (80020f4 <Calculate_Altitude_PID+0x1d4>)
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	4a67      	ldr	r2, [pc, #412]	; (80020f8 <Calculate_Altitude_PID+0x1d8>)
 8001f5a:	009b      	lsls	r3, r3, #2
 8001f5c:	4413      	add	r3, r2
 8001f5e:	ed93 7a00 	vldr	s14, [r3]
 8001f62:	4b63      	ldr	r3, [pc, #396]	; (80020f0 <Calculate_Altitude_PID+0x1d0>)
 8001f64:	edd3 7a00 	vldr	s15, [r3]
 8001f68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f6c:	4b60      	ldr	r3, [pc, #384]	; (80020f0 <Calculate_Altitude_PID+0x1d0>)
 8001f6e:	edc3 7a00 	vstr	s15, [r3]

	fast_bmp_altitude = (total_bmp_altitude / 4.00);
 8001f72:	4b5f      	ldr	r3, [pc, #380]	; (80020f0 <Calculate_Altitude_PID+0x1d0>)
 8001f74:	ed93 7a00 	vldr	s14, [r3]
 8001f78:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8001f7c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f80:	4b5f      	ldr	r3, [pc, #380]	; (8002100 <Calculate_Altitude_PID+0x1e0>)
 8001f82:	edc3 7a00 	vstr	s15, [r3]
	slow_bmp_altitude = (slow_bmp_altitude * 0.900) + (fast_bmp_altitude * 0.100);
 8001f86:	4b5f      	ldr	r3, [pc, #380]	; (8002104 <Calculate_Altitude_PID+0x1e4>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f7fe fadc 	bl	8000548 <__aeabi_f2d>
 8001f90:	a34b      	add	r3, pc, #300	; (adr r3, 80020c0 <Calculate_Altitude_PID+0x1a0>)
 8001f92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f96:	f7fe fb2f 	bl	80005f8 <__aeabi_dmul>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	460c      	mov	r4, r1
 8001f9e:	4625      	mov	r5, r4
 8001fa0:	461c      	mov	r4, r3
 8001fa2:	4b57      	ldr	r3, [pc, #348]	; (8002100 <Calculate_Altitude_PID+0x1e0>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f7fe face 	bl	8000548 <__aeabi_f2d>
 8001fac:	a346      	add	r3, pc, #280	; (adr r3, 80020c8 <Calculate_Altitude_PID+0x1a8>)
 8001fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fb2:	f7fe fb21 	bl	80005f8 <__aeabi_dmul>
 8001fb6:	4602      	mov	r2, r0
 8001fb8:	460b      	mov	r3, r1
 8001fba:	4620      	mov	r0, r4
 8001fbc:	4629      	mov	r1, r5
 8001fbe:	f7fe f965 	bl	800028c <__adddf3>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	460c      	mov	r4, r1
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	4621      	mov	r1, r4
 8001fca:	f7fe fded 	bl	8000ba8 <__aeabi_d2f>
 8001fce:	4602      	mov	r2, r0
 8001fd0:	4b4c      	ldr	r3, [pc, #304]	; (8002104 <Calculate_Altitude_PID+0x1e4>)
 8001fd2:	601a      	str	r2, [r3, #0]

	pressure_difference = slow_bmp_altitude - fast_bmp_altitude;
 8001fd4:	4b4b      	ldr	r3, [pc, #300]	; (8002104 <Calculate_Altitude_PID+0x1e4>)
 8001fd6:	ed93 7a00 	vldr	s14, [r3]
 8001fda:	4b49      	ldr	r3, [pc, #292]	; (8002100 <Calculate_Altitude_PID+0x1e0>)
 8001fdc:	edd3 7a00 	vldr	s15, [r3]
 8001fe0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fe4:	4b48      	ldr	r3, [pc, #288]	; (8002108 <Calculate_Altitude_PID+0x1e8>)
 8001fe6:	edc3 7a00 	vstr	s15, [r3]

	if(pressure_difference > 0.400)
 8001fea:	4b47      	ldr	r3, [pc, #284]	; (8002108 <Calculate_Altitude_PID+0x1e8>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f7fe faaa 	bl	8000548 <__aeabi_f2d>
 8001ff4:	a336      	add	r3, pc, #216	; (adr r3, 80020d0 <Calculate_Altitude_PID+0x1b0>)
 8001ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ffa:	f7fe fd8d 	bl	8000b18 <__aeabi_dcmpgt>
 8001ffe:	4603      	mov	r3, r0
 8002000:	2b00      	cmp	r3, #0
 8002002:	d003      	beq.n	800200c <Calculate_Altitude_PID+0xec>
		pressure_difference = 0.400;
 8002004:	4b40      	ldr	r3, [pc, #256]	; (8002108 <Calculate_Altitude_PID+0x1e8>)
 8002006:	4a41      	ldr	r2, [pc, #260]	; (800210c <Calculate_Altitude_PID+0x1ec>)
 8002008:	601a      	str	r2, [r3, #0]
 800200a:	e00f      	b.n	800202c <Calculate_Altitude_PID+0x10c>
	else if(pressure_difference < -0.400)
 800200c:	4b3e      	ldr	r3, [pc, #248]	; (8002108 <Calculate_Altitude_PID+0x1e8>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4618      	mov	r0, r3
 8002012:	f7fe fa99 	bl	8000548 <__aeabi_f2d>
 8002016:	a330      	add	r3, pc, #192	; (adr r3, 80020d8 <Calculate_Altitude_PID+0x1b8>)
 8002018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800201c:	f7fe fd5e 	bl	8000adc <__aeabi_dcmplt>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d002      	beq.n	800202c <Calculate_Altitude_PID+0x10c>
		pressure_difference = -0.400;
 8002026:	4b38      	ldr	r3, [pc, #224]	; (8002108 <Calculate_Altitude_PID+0x1e8>)
 8002028:	4a39      	ldr	r2, [pc, #228]	; (8002110 <Calculate_Altitude_PID+0x1f0>)
 800202a:	601a      	str	r2, [r3, #0]

	if(pressure_difference > 0.120 || pressure_difference < -0.120)
 800202c:	4b36      	ldr	r3, [pc, #216]	; (8002108 <Calculate_Altitude_PID+0x1e8>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4618      	mov	r0, r3
 8002032:	f7fe fa89 	bl	8000548 <__aeabi_f2d>
 8002036:	a32a      	add	r3, pc, #168	; (adr r3, 80020e0 <Calculate_Altitude_PID+0x1c0>)
 8002038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800203c:	f7fe fd6c 	bl	8000b18 <__aeabi_dcmpgt>
 8002040:	4603      	mov	r3, r0
 8002042:	2b00      	cmp	r3, #0
 8002044:	d10c      	bne.n	8002060 <Calculate_Altitude_PID+0x140>
 8002046:	4b30      	ldr	r3, [pc, #192]	; (8002108 <Calculate_Altitude_PID+0x1e8>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4618      	mov	r0, r3
 800204c:	f7fe fa7c 	bl	8000548 <__aeabi_f2d>
 8002050:	a325      	add	r3, pc, #148	; (adr r3, 80020e8 <Calculate_Altitude_PID+0x1c8>)
 8002052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002056:	f7fe fd41 	bl	8000adc <__aeabi_dcmplt>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d020      	beq.n	80020a2 <Calculate_Altitude_PID+0x182>
		slow_bmp_altitude -= pressure_difference / 2.00;
 8002060:	4b28      	ldr	r3, [pc, #160]	; (8002104 <Calculate_Altitude_PID+0x1e4>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4618      	mov	r0, r3
 8002066:	f7fe fa6f 	bl	8000548 <__aeabi_f2d>
 800206a:	4604      	mov	r4, r0
 800206c:	460d      	mov	r5, r1
 800206e:	4b26      	ldr	r3, [pc, #152]	; (8002108 <Calculate_Altitude_PID+0x1e8>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4618      	mov	r0, r3
 8002074:	f7fe fa68 	bl	8000548 <__aeabi_f2d>
 8002078:	f04f 0200 	mov.w	r2, #0
 800207c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002080:	f7fe fbe4 	bl	800084c <__aeabi_ddiv>
 8002084:	4602      	mov	r2, r0
 8002086:	460b      	mov	r3, r1
 8002088:	4620      	mov	r0, r4
 800208a:	4629      	mov	r1, r5
 800208c:	f7fe f8fc 	bl	8000288 <__aeabi_dsub>
 8002090:	4603      	mov	r3, r0
 8002092:	460c      	mov	r4, r1
 8002094:	4618      	mov	r0, r3
 8002096:	4621      	mov	r1, r4
 8002098:	f7fe fd86 	bl	8000ba8 <__aeabi_d2f>
 800209c:	4602      	mov	r2, r0
 800209e:	4b19      	ldr	r3, [pc, #100]	; (8002104 <Calculate_Altitude_PID+0x1e4>)
 80020a0:	601a      	str	r2, [r3, #0]

	bmp_reading_index++;
 80020a2:	4b14      	ldr	r3, [pc, #80]	; (80020f4 <Calculate_Altitude_PID+0x1d4>)
 80020a4:	781b      	ldrb	r3, [r3, #0]
 80020a6:	3301      	adds	r3, #1
 80020a8:	b2da      	uxtb	r2, r3
 80020aa:	4b12      	ldr	r3, [pc, #72]	; (80020f4 <Calculate_Altitude_PID+0x1d4>)
 80020ac:	701a      	strb	r2, [r3, #0]

	if(bmp_reading_index == 4)
 80020ae:	4b11      	ldr	r3, [pc, #68]	; (80020f4 <Calculate_Altitude_PID+0x1d4>)
 80020b0:	781b      	ldrb	r3, [r3, #0]
 80020b2:	2b04      	cmp	r3, #4
 80020b4:	d102      	bne.n	80020bc <Calculate_Altitude_PID+0x19c>
		bmp_reading_index = 0;
 80020b6:	4b0f      	ldr	r3, [pc, #60]	; (80020f4 <Calculate_Altitude_PID+0x1d4>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	701a      	strb	r2, [r3, #0]

	//pid_error_temp =
}
 80020bc:	bf00      	nop
 80020be:	bdb0      	pop	{r4, r5, r7, pc}
 80020c0:	cccccccd 	.word	0xcccccccd
 80020c4:	3feccccc 	.word	0x3feccccc
 80020c8:	9999999a 	.word	0x9999999a
 80020cc:	3fb99999 	.word	0x3fb99999
 80020d0:	9999999a 	.word	0x9999999a
 80020d4:	3fd99999 	.word	0x3fd99999
 80020d8:	9999999a 	.word	0x9999999a
 80020dc:	bfd99999 	.word	0xbfd99999
 80020e0:	eb851eb8 	.word	0xeb851eb8
 80020e4:	3fbeb851 	.word	0x3fbeb851
 80020e8:	eb851eb8 	.word	0xeb851eb8
 80020ec:	bfbeb851 	.word	0xbfbeb851
 80020f0:	20000594 	.word	0x20000594
 80020f4:	2000024c 	.word	0x2000024c
 80020f8:	20000300 	.word	0x20000300
 80020fc:	200002b8 	.word	0x200002b8
 8002100:	20000254 	.word	0x20000254
 8002104:	20000258 	.word	0x20000258
 8002108:	20000250 	.word	0x20000250
 800210c:	3ecccccd 	.word	0x3ecccccd
 8002110:	becccccd 	.word	0xbecccccd

08002114 <Control_Loop>:

uint32_t control_loop_wait_timer;
uint32_t control_loop_wait_time = 0;

void Control_Loop()
{
 8002114:	b580      	push	{r7, lr}
 8002116:	af00      	add	r7, sp, #0
	if(program_counter < 512)
 8002118:	4b2f      	ldr	r3, [pc, #188]	; (80021d8 <Control_Loop+0xc4>)
 800211a:	881b      	ldrh	r3, [r3, #0]
 800211c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002120:	d257      	bcs.n	80021d2 <Control_Loop+0xbe>
	{
		if(GetMillisDifference(&control_loop_wait_timer) >= control_loop_wait_time)
 8002122:	482e      	ldr	r0, [pc, #184]	; (80021dc <Control_Loop+0xc8>)
 8002124:	f001 fb0e 	bl	8003744 <GetMillisDifference>
 8002128:	4602      	mov	r2, r0
 800212a:	4b2d      	ldr	r3, [pc, #180]	; (80021e0 <Control_Loop+0xcc>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	429a      	cmp	r2, r3
 8002130:	d34f      	bcc.n	80021d2 <Control_Loop+0xbe>
		{
			switch(program_buffer[program_counter])
 8002132:	4b29      	ldr	r3, [pc, #164]	; (80021d8 <Control_Loop+0xc4>)
 8002134:	881b      	ldrh	r3, [r3, #0]
 8002136:	461a      	mov	r2, r3
 8002138:	4b2a      	ldr	r3, [pc, #168]	; (80021e4 <Control_Loop+0xd0>)
 800213a:	5c9b      	ldrb	r3, [r3, r2]
 800213c:	2b03      	cmp	r3, #3
 800213e:	d848      	bhi.n	80021d2 <Control_Loop+0xbe>
 8002140:	a201      	add	r2, pc, #4	; (adr r2, 8002148 <Control_Loop+0x34>)
 8002142:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002146:	bf00      	nop
 8002148:	08002159 	.word	0x08002159
 800214c:	08002167 	.word	0x08002167
 8002150:	080021a3 	.word	0x080021a3
 8002154:	080021cb 	.word	0x080021cb
			{
			case 0x00:	//No OP
				program_counter += 1;
 8002158:	4b1f      	ldr	r3, [pc, #124]	; (80021d8 <Control_Loop+0xc4>)
 800215a:	881b      	ldrh	r3, [r3, #0]
 800215c:	3301      	adds	r3, #1
 800215e:	b29a      	uxth	r2, r3
 8002160:	4b1d      	ldr	r3, [pc, #116]	; (80021d8 <Control_Loop+0xc4>)
 8002162:	801a      	strh	r2, [r3, #0]
				break;
 8002164:	e035      	b.n	80021d2 <Control_Loop+0xbe>
			case 0x01:	//Toggle LED
				if(*(uint8_t *)&program_buffer[program_counter + 1] == 0x01)
 8002166:	4b1c      	ldr	r3, [pc, #112]	; (80021d8 <Control_Loop+0xc4>)
 8002168:	881b      	ldrh	r3, [r3, #0]
 800216a:	3301      	adds	r3, #1
 800216c:	4a1d      	ldr	r2, [pc, #116]	; (80021e4 <Control_Loop+0xd0>)
 800216e:	5cd3      	ldrb	r3, [r2, r3]
 8002170:	2b01      	cmp	r3, #1
 8002172:	d104      	bne.n	800217e <Control_Loop+0x6a>
				{
					HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8002174:	2102      	movs	r1, #2
 8002176:	481c      	ldr	r0, [pc, #112]	; (80021e8 <Control_Loop+0xd4>)
 8002178:	f003 fae3 	bl	8005742 <HAL_GPIO_TogglePin>
 800217c:	e00a      	b.n	8002194 <Control_Loop+0x80>
				}
				else if(*(uint8_t *)&program_buffer[program_counter + 1] == 0x02)
 800217e:	4b16      	ldr	r3, [pc, #88]	; (80021d8 <Control_Loop+0xc4>)
 8002180:	881b      	ldrh	r3, [r3, #0]
 8002182:	3301      	adds	r3, #1
 8002184:	4a17      	ldr	r2, [pc, #92]	; (80021e4 <Control_Loop+0xd0>)
 8002186:	5cd3      	ldrb	r3, [r2, r3]
 8002188:	2b02      	cmp	r3, #2
 800218a:	d103      	bne.n	8002194 <Control_Loop+0x80>
				{
					HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 800218c:	2104      	movs	r1, #4
 800218e:	4816      	ldr	r0, [pc, #88]	; (80021e8 <Control_Loop+0xd4>)
 8002190:	f003 fad7 	bl	8005742 <HAL_GPIO_TogglePin>
				}

				program_counter += 2;
 8002194:	4b10      	ldr	r3, [pc, #64]	; (80021d8 <Control_Loop+0xc4>)
 8002196:	881b      	ldrh	r3, [r3, #0]
 8002198:	3302      	adds	r3, #2
 800219a:	b29a      	uxth	r2, r3
 800219c:	4b0e      	ldr	r3, [pc, #56]	; (80021d8 <Control_Loop+0xc4>)
 800219e:	801a      	strh	r2, [r3, #0]
				break;
 80021a0:	e017      	b.n	80021d2 <Control_Loop+0xbe>
			case 0x02:	//Wait
				control_loop_wait_timer = GetMillis();
 80021a2:	f001 fabd 	bl	8003720 <GetMillis>
 80021a6:	4602      	mov	r2, r0
 80021a8:	4b0c      	ldr	r3, [pc, #48]	; (80021dc <Control_Loop+0xc8>)
 80021aa:	601a      	str	r2, [r3, #0]
				control_loop_wait_time = *(uint32_t *)&program_buffer[program_counter + 1];
 80021ac:	4b0a      	ldr	r3, [pc, #40]	; (80021d8 <Control_Loop+0xc4>)
 80021ae:	881b      	ldrh	r3, [r3, #0]
 80021b0:	3301      	adds	r3, #1
 80021b2:	4a0c      	ldr	r2, [pc, #48]	; (80021e4 <Control_Loop+0xd0>)
 80021b4:	4413      	add	r3, r2
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a09      	ldr	r2, [pc, #36]	; (80021e0 <Control_Loop+0xcc>)
 80021ba:	6013      	str	r3, [r2, #0]
				program_counter += 5;
 80021bc:	4b06      	ldr	r3, [pc, #24]	; (80021d8 <Control_Loop+0xc4>)
 80021be:	881b      	ldrh	r3, [r3, #0]
 80021c0:	3305      	adds	r3, #5
 80021c2:	b29a      	uxth	r2, r3
 80021c4:	4b04      	ldr	r3, [pc, #16]	; (80021d8 <Control_Loop+0xc4>)
 80021c6:	801a      	strh	r2, [r3, #0]
				break;
 80021c8:	e003      	b.n	80021d2 <Control_Loop+0xbe>
			case 0x03:	//Restart program
				program_counter = 0;
 80021ca:	4b03      	ldr	r3, [pc, #12]	; (80021d8 <Control_Loop+0xc4>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	801a      	strh	r2, [r3, #0]
				break;
 80021d0:	bf00      	nop
			}
		}
	}
}
 80021d2:	bf00      	nop
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	20000260 	.word	0x20000260
 80021dc:	20000580 	.word	0x20000580
 80021e0:	20000264 	.word	0x20000264
 80021e4:	2000035c 	.word	0x2000035c
 80021e8:	40020800 	.word	0x40020800

080021ec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b082      	sub	sp, #8
 80021f0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80021f2:	2300      	movs	r3, #0
 80021f4:	607b      	str	r3, [r7, #4]
 80021f6:	4b18      	ldr	r3, [pc, #96]	; (8002258 <MX_DMA_Init+0x6c>)
 80021f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021fa:	4a17      	ldr	r2, [pc, #92]	; (8002258 <MX_DMA_Init+0x6c>)
 80021fc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002200:	6313      	str	r3, [r2, #48]	; 0x30
 8002202:	4b15      	ldr	r3, [pc, #84]	; (8002258 <MX_DMA_Init+0x6c>)
 8002204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002206:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800220a:	607b      	str	r3, [r7, #4]
 800220c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800220e:	2200      	movs	r2, #0
 8002210:	2100      	movs	r1, #0
 8002212:	200b      	movs	r0, #11
 8002214:	f002 fd7b 	bl	8004d0e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8002218:	200b      	movs	r0, #11
 800221a:	f002 fd94 	bl	8004d46 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800221e:	2200      	movs	r2, #0
 8002220:	2100      	movs	r1, #0
 8002222:	200e      	movs	r0, #14
 8002224:	f002 fd73 	bl	8004d0e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8002228:	200e      	movs	r0, #14
 800222a:	f002 fd8c 	bl	8004d46 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800222e:	2200      	movs	r2, #0
 8002230:	2100      	movs	r1, #0
 8002232:	2011      	movs	r0, #17
 8002234:	f002 fd6b 	bl	8004d0e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8002238:	2011      	movs	r0, #17
 800223a:	f002 fd84 	bl	8004d46 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 800223e:	2200      	movs	r2, #0
 8002240:	2100      	movs	r1, #0
 8002242:	202f      	movs	r0, #47	; 0x2f
 8002244:	f002 fd63 	bl	8004d0e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8002248:	202f      	movs	r0, #47	; 0x2f
 800224a:	f002 fd7c 	bl	8004d46 <HAL_NVIC_EnableIRQ>

}
 800224e:	bf00      	nop
 8002250:	3708      	adds	r7, #8
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	40023800 	.word	0x40023800

0800225c <EEPROM_Clear_Buffer>:
uint8_t eeprom_write_buffer_width = 2;
uint8_t eeprom_read_write_buffer[34];
uint8_t eeprom_read_buffer_index = 0;

void EEPROM_Clear_Buffer()
{
 800225c:	b480      	push	{r7}
 800225e:	b083      	sub	sp, #12
 8002260:	af00      	add	r7, sp, #0
	for(int i = 0; i < 34; i++)
 8002262:	2300      	movs	r3, #0
 8002264:	607b      	str	r3, [r7, #4]
 8002266:	e007      	b.n	8002278 <EEPROM_Clear_Buffer+0x1c>
	{
		eeprom_read_write_buffer[i] = 0x00;
 8002268:	4a08      	ldr	r2, [pc, #32]	; (800228c <EEPROM_Clear_Buffer+0x30>)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4413      	add	r3, r2
 800226e:	2200      	movs	r2, #0
 8002270:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 34; i++)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	3301      	adds	r3, #1
 8002276:	607b      	str	r3, [r7, #4]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2b21      	cmp	r3, #33	; 0x21
 800227c:	ddf4      	ble.n	8002268 <EEPROM_Clear_Buffer+0xc>
	}
}
 800227e:	bf00      	nop
 8002280:	370c      	adds	r7, #12
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr
 800228a:	bf00      	nop
 800228c:	200005a0 	.word	0x200005a0

08002290 <EEPROM_Save_Page>:

//This also works with single bytes
void EEPROM_Save_Page(uint16_t address)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b084      	sub	sp, #16
 8002294:	af02      	add	r7, sp, #8
 8002296:	4603      	mov	r3, r0
 8002298:	80fb      	strh	r3, [r7, #6]
	eeprom_read_write_buffer[0] = (uint8_t)((address >> 8) & 0xFF);
 800229a:	88fb      	ldrh	r3, [r7, #6]
 800229c:	0a1b      	lsrs	r3, r3, #8
 800229e:	b29b      	uxth	r3, r3
 80022a0:	b2da      	uxtb	r2, r3
 80022a2:	4b0b      	ldr	r3, [pc, #44]	; (80022d0 <EEPROM_Save_Page+0x40>)
 80022a4:	701a      	strb	r2, [r3, #0]
	eeprom_read_write_buffer[1] = (uint8_t)(address & 0xFF);
 80022a6:	88fb      	ldrh	r3, [r7, #6]
 80022a8:	b2da      	uxtb	r2, r3
 80022aa:	4b09      	ldr	r3, [pc, #36]	; (80022d0 <EEPROM_Save_Page+0x40>)
 80022ac:	705a      	strb	r2, [r3, #1]
	HAL_I2C_Master_Transmit(&hi2c1, EEPROM_ADDR, (uint8_t *)eeprom_read_write_buffer, eeprom_write_buffer_width, 50);
 80022ae:	23a0      	movs	r3, #160	; 0xa0
 80022b0:	b299      	uxth	r1, r3
 80022b2:	4b08      	ldr	r3, [pc, #32]	; (80022d4 <EEPROM_Save_Page+0x44>)
 80022b4:	781b      	ldrb	r3, [r3, #0]
 80022b6:	b29a      	uxth	r2, r3
 80022b8:	2332      	movs	r3, #50	; 0x32
 80022ba:	9300      	str	r3, [sp, #0]
 80022bc:	4613      	mov	r3, r2
 80022be:	4a04      	ldr	r2, [pc, #16]	; (80022d0 <EEPROM_Save_Page+0x40>)
 80022c0:	4805      	ldr	r0, [pc, #20]	; (80022d8 <EEPROM_Save_Page+0x48>)
 80022c2:	f003 fb91 	bl	80059e8 <HAL_I2C_Master_Transmit>
}
 80022c6:	bf00      	nop
 80022c8:	3708      	adds	r7, #8
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	200005a0 	.word	0x200005a0
 80022d4:	20000018 	.word	0x20000018
 80022d8:	20000624 	.word	0x20000624

080022dc <EEPROM_Read_Page>:

//This also works with single bytes(set size to 1)
void EEPROM_Read_Page(uint16_t address, uint8_t size)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b086      	sub	sp, #24
 80022e0:	af04      	add	r7, sp, #16
 80022e2:	4603      	mov	r3, r0
 80022e4:	460a      	mov	r2, r1
 80022e6:	80fb      	strh	r3, [r7, #6]
 80022e8:	4613      	mov	r3, r2
 80022ea:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDR, address, I2C_MEMADD_SIZE_16BIT, (uint8_t *)eeprom_read_write_buffer, size, 50);
 80022ec:	23a0      	movs	r3, #160	; 0xa0
 80022ee:	b299      	uxth	r1, r3
 80022f0:	797b      	ldrb	r3, [r7, #5]
 80022f2:	b29b      	uxth	r3, r3
 80022f4:	88f8      	ldrh	r0, [r7, #6]
 80022f6:	2232      	movs	r2, #50	; 0x32
 80022f8:	9202      	str	r2, [sp, #8]
 80022fa:	9301      	str	r3, [sp, #4]
 80022fc:	4b05      	ldr	r3, [pc, #20]	; (8002314 <EEPROM_Read_Page+0x38>)
 80022fe:	9300      	str	r3, [sp, #0]
 8002300:	2310      	movs	r3, #16
 8002302:	4602      	mov	r2, r0
 8002304:	4804      	ldr	r0, [pc, #16]	; (8002318 <EEPROM_Read_Page+0x3c>)
 8002306:	f003 fc6d 	bl	8005be4 <HAL_I2C_Mem_Read>
}
 800230a:	bf00      	nop
 800230c:	3708      	adds	r7, #8
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	200005a0 	.word	0x200005a0
 8002318:	20000624 	.word	0x20000624

0800231c <EEPROM_Write_Buffer>:

void EEPROM_Write_Buffer(uint8_t *num, uint8_t size)
{
 800231c:	b480      	push	{r7}
 800231e:	b085      	sub	sp, #20
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
 8002324:	460b      	mov	r3, r1
 8002326:	70fb      	strb	r3, [r7, #3]
	for(int i = 0; i < size; i++)
 8002328:	2300      	movs	r3, #0
 800232a:	60fb      	str	r3, [r7, #12]
 800232c:	e00d      	b.n	800234a <EEPROM_Write_Buffer+0x2e>
	{
		eeprom_read_write_buffer[eeprom_write_buffer_width + i] = *((uint8_t *)num + i);
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	687a      	ldr	r2, [r7, #4]
 8002332:	441a      	add	r2, r3
 8002334:	4b0d      	ldr	r3, [pc, #52]	; (800236c <EEPROM_Write_Buffer+0x50>)
 8002336:	781b      	ldrb	r3, [r3, #0]
 8002338:	4619      	mov	r1, r3
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	440b      	add	r3, r1
 800233e:	7811      	ldrb	r1, [r2, #0]
 8002340:	4a0b      	ldr	r2, [pc, #44]	; (8002370 <EEPROM_Write_Buffer+0x54>)
 8002342:	54d1      	strb	r1, [r2, r3]
	for(int i = 0; i < size; i++)
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	3301      	adds	r3, #1
 8002348:	60fb      	str	r3, [r7, #12]
 800234a:	78fb      	ldrb	r3, [r7, #3]
 800234c:	68fa      	ldr	r2, [r7, #12]
 800234e:	429a      	cmp	r2, r3
 8002350:	dbed      	blt.n	800232e <EEPROM_Write_Buffer+0x12>
	}

	eeprom_write_buffer_width += size;
 8002352:	4b06      	ldr	r3, [pc, #24]	; (800236c <EEPROM_Write_Buffer+0x50>)
 8002354:	781a      	ldrb	r2, [r3, #0]
 8002356:	78fb      	ldrb	r3, [r7, #3]
 8002358:	4413      	add	r3, r2
 800235a:	b2da      	uxtb	r2, r3
 800235c:	4b03      	ldr	r3, [pc, #12]	; (800236c <EEPROM_Write_Buffer+0x50>)
 800235e:	701a      	strb	r2, [r3, #0]
}
 8002360:	bf00      	nop
 8002362:	3714      	adds	r7, #20
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr
 800236c:	20000018 	.word	0x20000018
 8002370:	200005a0 	.word	0x200005a0

08002374 <EEPROM_Read_Buffer>:

void EEPROM_Read_Buffer(uint8_t *output, uint8_t size)
{
 8002374:	b480      	push	{r7}
 8002376:	b085      	sub	sp, #20
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
 800237c:	460b      	mov	r3, r1
 800237e:	70fb      	strb	r3, [r7, #3]
	for(int i = 0; i < size; i++)
 8002380:	2300      	movs	r3, #0
 8002382:	60fb      	str	r3, [r7, #12]
 8002384:	e00d      	b.n	80023a2 <EEPROM_Read_Buffer+0x2e>
	{
		*(((uint8_t *)output) + i) = eeprom_read_write_buffer[eeprom_read_buffer_index + i];
 8002386:	4b0f      	ldr	r3, [pc, #60]	; (80023c4 <EEPROM_Read_Buffer+0x50>)
 8002388:	781b      	ldrb	r3, [r3, #0]
 800238a:	461a      	mov	r2, r3
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	441a      	add	r2, r3
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	6879      	ldr	r1, [r7, #4]
 8002394:	440b      	add	r3, r1
 8002396:	490c      	ldr	r1, [pc, #48]	; (80023c8 <EEPROM_Read_Buffer+0x54>)
 8002398:	5c8a      	ldrb	r2, [r1, r2]
 800239a:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < size; i++)
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	3301      	adds	r3, #1
 80023a0:	60fb      	str	r3, [r7, #12]
 80023a2:	78fb      	ldrb	r3, [r7, #3]
 80023a4:	68fa      	ldr	r2, [r7, #12]
 80023a6:	429a      	cmp	r2, r3
 80023a8:	dbed      	blt.n	8002386 <EEPROM_Read_Buffer+0x12>
	}

	eeprom_read_buffer_index += size;
 80023aa:	4b06      	ldr	r3, [pc, #24]	; (80023c4 <EEPROM_Read_Buffer+0x50>)
 80023ac:	781a      	ldrb	r2, [r3, #0]
 80023ae:	78fb      	ldrb	r3, [r7, #3]
 80023b0:	4413      	add	r3, r2
 80023b2:	b2da      	uxtb	r2, r3
 80023b4:	4b03      	ldr	r3, [pc, #12]	; (80023c4 <EEPROM_Read_Buffer+0x50>)
 80023b6:	701a      	strb	r2, [r3, #0]
}
 80023b8:	bf00      	nop
 80023ba:	3714      	adds	r7, #20
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr
 80023c4:	20000268 	.word	0x20000268
 80023c8:	200005a0 	.word	0x200005a0

080023cc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b08a      	sub	sp, #40	; 0x28
 80023d0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023d2:	f107 0314 	add.w	r3, r7, #20
 80023d6:	2200      	movs	r2, #0
 80023d8:	601a      	str	r2, [r3, #0]
 80023da:	605a      	str	r2, [r3, #4]
 80023dc:	609a      	str	r2, [r3, #8]
 80023de:	60da      	str	r2, [r3, #12]
 80023e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80023e2:	2300      	movs	r3, #0
 80023e4:	613b      	str	r3, [r7, #16]
 80023e6:	4b31      	ldr	r3, [pc, #196]	; (80024ac <MX_GPIO_Init+0xe0>)
 80023e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ea:	4a30      	ldr	r2, [pc, #192]	; (80024ac <MX_GPIO_Init+0xe0>)
 80023ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023f0:	6313      	str	r3, [r2, #48]	; 0x30
 80023f2:	4b2e      	ldr	r3, [pc, #184]	; (80024ac <MX_GPIO_Init+0xe0>)
 80023f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023fa:	613b      	str	r3, [r7, #16]
 80023fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80023fe:	2300      	movs	r3, #0
 8002400:	60fb      	str	r3, [r7, #12]
 8002402:	4b2a      	ldr	r3, [pc, #168]	; (80024ac <MX_GPIO_Init+0xe0>)
 8002404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002406:	4a29      	ldr	r2, [pc, #164]	; (80024ac <MX_GPIO_Init+0xe0>)
 8002408:	f043 0304 	orr.w	r3, r3, #4
 800240c:	6313      	str	r3, [r2, #48]	; 0x30
 800240e:	4b27      	ldr	r3, [pc, #156]	; (80024ac <MX_GPIO_Init+0xe0>)
 8002410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002412:	f003 0304 	and.w	r3, r3, #4
 8002416:	60fb      	str	r3, [r7, #12]
 8002418:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800241a:	2300      	movs	r3, #0
 800241c:	60bb      	str	r3, [r7, #8]
 800241e:	4b23      	ldr	r3, [pc, #140]	; (80024ac <MX_GPIO_Init+0xe0>)
 8002420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002422:	4a22      	ldr	r2, [pc, #136]	; (80024ac <MX_GPIO_Init+0xe0>)
 8002424:	f043 0301 	orr.w	r3, r3, #1
 8002428:	6313      	str	r3, [r2, #48]	; 0x30
 800242a:	4b20      	ldr	r3, [pc, #128]	; (80024ac <MX_GPIO_Init+0xe0>)
 800242c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800242e:	f003 0301 	and.w	r3, r3, #1
 8002432:	60bb      	str	r3, [r7, #8]
 8002434:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002436:	2300      	movs	r3, #0
 8002438:	607b      	str	r3, [r7, #4]
 800243a:	4b1c      	ldr	r3, [pc, #112]	; (80024ac <MX_GPIO_Init+0xe0>)
 800243c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800243e:	4a1b      	ldr	r2, [pc, #108]	; (80024ac <MX_GPIO_Init+0xe0>)
 8002440:	f043 0302 	orr.w	r3, r3, #2
 8002444:	6313      	str	r3, [r2, #48]	; 0x30
 8002446:	4b19      	ldr	r3, [pc, #100]	; (80024ac <MX_GPIO_Init+0xe0>)
 8002448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800244a:	f003 0302 	and.w	r3, r3, #2
 800244e:	607b      	str	r3, [r7, #4]
 8002450:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
 8002452:	2200      	movs	r2, #0
 8002454:	2106      	movs	r1, #6
 8002456:	4816      	ldr	r0, [pc, #88]	; (80024b0 <MX_GPIO_Init+0xe4>)
 8002458:	f003 f95a 	bl	8005710 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 800245c:	2200      	movs	r2, #0
 800245e:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8002462:	4814      	ldr	r0, [pc, #80]	; (80024b4 <MX_GPIO_Init+0xe8>)
 8002464:	f003 f954 	bl	8005710 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 8002468:	2306      	movs	r3, #6
 800246a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800246c:	2301      	movs	r3, #1
 800246e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002470:	2300      	movs	r3, #0
 8002472:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002474:	2300      	movs	r3, #0
 8002476:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002478:	f107 0314 	add.w	r3, r7, #20
 800247c:	4619      	mov	r1, r3
 800247e:	480c      	ldr	r0, [pc, #48]	; (80024b0 <MX_GPIO_Init+0xe4>)
 8002480:	f002 ff94 	bl	80053ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8002484:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8002488:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800248a:	2301      	movs	r3, #1
 800248c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800248e:	2300      	movs	r3, #0
 8002490:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002492:	2300      	movs	r3, #0
 8002494:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002496:	f107 0314 	add.w	r3, r7, #20
 800249a:	4619      	mov	r1, r3
 800249c:	4805      	ldr	r0, [pc, #20]	; (80024b4 <MX_GPIO_Init+0xe8>)
 800249e:	f002 ff85 	bl	80053ac <HAL_GPIO_Init>

}
 80024a2:	bf00      	nop
 80024a4:	3728      	adds	r7, #40	; 0x28
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	40023800 	.word	0x40023800
 80024b0:	40020800 	.word	0x40020800
 80024b4:	40020400 	.word	0x40020400

080024b8 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c2_tx;
DMA_HandleTypeDef hdma_i2c2_rx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 80024bc:	4b12      	ldr	r3, [pc, #72]	; (8002508 <MX_I2C1_Init+0x50>)
 80024be:	4a13      	ldr	r2, [pc, #76]	; (800250c <MX_I2C1_Init+0x54>)
 80024c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80024c2:	4b11      	ldr	r3, [pc, #68]	; (8002508 <MX_I2C1_Init+0x50>)
 80024c4:	4a12      	ldr	r2, [pc, #72]	; (8002510 <MX_I2C1_Init+0x58>)
 80024c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80024c8:	4b0f      	ldr	r3, [pc, #60]	; (8002508 <MX_I2C1_Init+0x50>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80024ce:	4b0e      	ldr	r3, [pc, #56]	; (8002508 <MX_I2C1_Init+0x50>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80024d4:	4b0c      	ldr	r3, [pc, #48]	; (8002508 <MX_I2C1_Init+0x50>)
 80024d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80024da:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80024dc:	4b0a      	ldr	r3, [pc, #40]	; (8002508 <MX_I2C1_Init+0x50>)
 80024de:	2200      	movs	r2, #0
 80024e0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80024e2:	4b09      	ldr	r3, [pc, #36]	; (8002508 <MX_I2C1_Init+0x50>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80024e8:	4b07      	ldr	r3, [pc, #28]	; (8002508 <MX_I2C1_Init+0x50>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80024ee:	4b06      	ldr	r3, [pc, #24]	; (8002508 <MX_I2C1_Init+0x50>)
 80024f0:	2200      	movs	r2, #0
 80024f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80024f4:	4804      	ldr	r0, [pc, #16]	; (8002508 <MX_I2C1_Init+0x50>)
 80024f6:	f003 f93f 	bl	8005778 <HAL_I2C_Init>
 80024fa:	4603      	mov	r3, r0
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d001      	beq.n	8002504 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002500:	f001 f9ae 	bl	8003860 <Error_Handler>
  }

}
 8002504:	bf00      	nop
 8002506:	bd80      	pop	{r7, pc}
 8002508:	20000624 	.word	0x20000624
 800250c:	40005400 	.word	0x40005400
 8002510:	00061a80 	.word	0x00061a80

08002514 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 8002518:	4b12      	ldr	r3, [pc, #72]	; (8002564 <MX_I2C2_Init+0x50>)
 800251a:	4a13      	ldr	r2, [pc, #76]	; (8002568 <MX_I2C2_Init+0x54>)
 800251c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 800251e:	4b11      	ldr	r3, [pc, #68]	; (8002564 <MX_I2C2_Init+0x50>)
 8002520:	4a12      	ldr	r2, [pc, #72]	; (800256c <MX_I2C2_Init+0x58>)
 8002522:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002524:	4b0f      	ldr	r3, [pc, #60]	; (8002564 <MX_I2C2_Init+0x50>)
 8002526:	2200      	movs	r2, #0
 8002528:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800252a:	4b0e      	ldr	r3, [pc, #56]	; (8002564 <MX_I2C2_Init+0x50>)
 800252c:	2200      	movs	r2, #0
 800252e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002530:	4b0c      	ldr	r3, [pc, #48]	; (8002564 <MX_I2C2_Init+0x50>)
 8002532:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002536:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002538:	4b0a      	ldr	r3, [pc, #40]	; (8002564 <MX_I2C2_Init+0x50>)
 800253a:	2200      	movs	r2, #0
 800253c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800253e:	4b09      	ldr	r3, [pc, #36]	; (8002564 <MX_I2C2_Init+0x50>)
 8002540:	2200      	movs	r2, #0
 8002542:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002544:	4b07      	ldr	r3, [pc, #28]	; (8002564 <MX_I2C2_Init+0x50>)
 8002546:	2200      	movs	r2, #0
 8002548:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800254a:	4b06      	ldr	r3, [pc, #24]	; (8002564 <MX_I2C2_Init+0x50>)
 800254c:	2200      	movs	r2, #0
 800254e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002550:	4804      	ldr	r0, [pc, #16]	; (8002564 <MX_I2C2_Init+0x50>)
 8002552:	f003 f911 	bl	8005778 <HAL_I2C_Init>
 8002556:	4603      	mov	r3, r0
 8002558:	2b00      	cmp	r3, #0
 800255a:	d001      	beq.n	8002560 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800255c:	f001 f980 	bl	8003860 <Error_Handler>
  }

}
 8002560:	bf00      	nop
 8002562:	bd80      	pop	{r7, pc}
 8002564:	20000678 	.word	0x20000678
 8002568:	40005800 	.word	0x40005800
 800256c:	00061a80 	.word	0x00061a80

08002570 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b08c      	sub	sp, #48	; 0x30
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002578:	f107 031c 	add.w	r3, r7, #28
 800257c:	2200      	movs	r2, #0
 800257e:	601a      	str	r2, [r3, #0]
 8002580:	605a      	str	r2, [r3, #4]
 8002582:	609a      	str	r2, [r3, #8]
 8002584:	60da      	str	r2, [r3, #12]
 8002586:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a9d      	ldr	r2, [pc, #628]	; (8002804 <HAL_I2C_MspInit+0x294>)
 800258e:	4293      	cmp	r3, r2
 8002590:	f040 8093 	bne.w	80026ba <HAL_I2C_MspInit+0x14a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002594:	2300      	movs	r3, #0
 8002596:	61bb      	str	r3, [r7, #24]
 8002598:	4b9b      	ldr	r3, [pc, #620]	; (8002808 <HAL_I2C_MspInit+0x298>)
 800259a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800259c:	4a9a      	ldr	r2, [pc, #616]	; (8002808 <HAL_I2C_MspInit+0x298>)
 800259e:	f043 0302 	orr.w	r3, r3, #2
 80025a2:	6313      	str	r3, [r2, #48]	; 0x30
 80025a4:	4b98      	ldr	r3, [pc, #608]	; (8002808 <HAL_I2C_MspInit+0x298>)
 80025a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025a8:	f003 0302 	and.w	r3, r3, #2
 80025ac:	61bb      	str	r3, [r7, #24]
 80025ae:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80025b0:	23c0      	movs	r3, #192	; 0xc0
 80025b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80025b4:	2312      	movs	r3, #18
 80025b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80025b8:	2301      	movs	r3, #1
 80025ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025bc:	2303      	movs	r3, #3
 80025be:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80025c0:	2304      	movs	r3, #4
 80025c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025c4:	f107 031c 	add.w	r3, r7, #28
 80025c8:	4619      	mov	r1, r3
 80025ca:	4890      	ldr	r0, [pc, #576]	; (800280c <HAL_I2C_MspInit+0x29c>)
 80025cc:	f002 feee 	bl	80053ac <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80025d0:	2300      	movs	r3, #0
 80025d2:	617b      	str	r3, [r7, #20]
 80025d4:	4b8c      	ldr	r3, [pc, #560]	; (8002808 <HAL_I2C_MspInit+0x298>)
 80025d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d8:	4a8b      	ldr	r2, [pc, #556]	; (8002808 <HAL_I2C_MspInit+0x298>)
 80025da:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80025de:	6413      	str	r3, [r2, #64]	; 0x40
 80025e0:	4b89      	ldr	r3, [pc, #548]	; (8002808 <HAL_I2C_MspInit+0x298>)
 80025e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025e8:	617b      	str	r3, [r7, #20]
 80025ea:	697b      	ldr	r3, [r7, #20]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 80025ec:	4b88      	ldr	r3, [pc, #544]	; (8002810 <HAL_I2C_MspInit+0x2a0>)
 80025ee:	4a89      	ldr	r2, [pc, #548]	; (8002814 <HAL_I2C_MspInit+0x2a4>)
 80025f0:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 80025f2:	4b87      	ldr	r3, [pc, #540]	; (8002810 <HAL_I2C_MspInit+0x2a0>)
 80025f4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80025f8:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80025fa:	4b85      	ldr	r3, [pc, #532]	; (8002810 <HAL_I2C_MspInit+0x2a0>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002600:	4b83      	ldr	r3, [pc, #524]	; (8002810 <HAL_I2C_MspInit+0x2a0>)
 8002602:	2200      	movs	r2, #0
 8002604:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002606:	4b82      	ldr	r3, [pc, #520]	; (8002810 <HAL_I2C_MspInit+0x2a0>)
 8002608:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800260c:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800260e:	4b80      	ldr	r3, [pc, #512]	; (8002810 <HAL_I2C_MspInit+0x2a0>)
 8002610:	2200      	movs	r2, #0
 8002612:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002614:	4b7e      	ldr	r3, [pc, #504]	; (8002810 <HAL_I2C_MspInit+0x2a0>)
 8002616:	2200      	movs	r2, #0
 8002618:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 800261a:	4b7d      	ldr	r3, [pc, #500]	; (8002810 <HAL_I2C_MspInit+0x2a0>)
 800261c:	2200      	movs	r2, #0
 800261e:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002620:	4b7b      	ldr	r3, [pc, #492]	; (8002810 <HAL_I2C_MspInit+0x2a0>)
 8002622:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002626:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002628:	4b79      	ldr	r3, [pc, #484]	; (8002810 <HAL_I2C_MspInit+0x2a0>)
 800262a:	2200      	movs	r2, #0
 800262c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 800262e:	4878      	ldr	r0, [pc, #480]	; (8002810 <HAL_I2C_MspInit+0x2a0>)
 8002630:	f002 fba4 	bl	8004d7c <HAL_DMA_Init>
 8002634:	4603      	mov	r3, r0
 8002636:	2b00      	cmp	r3, #0
 8002638:	d001      	beq.n	800263e <HAL_I2C_MspInit+0xce>
    {
      Error_Handler();
 800263a:	f001 f911 	bl	8003860 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	4a73      	ldr	r2, [pc, #460]	; (8002810 <HAL_I2C_MspInit+0x2a0>)
 8002642:	639a      	str	r2, [r3, #56]	; 0x38
 8002644:	4a72      	ldr	r2, [pc, #456]	; (8002810 <HAL_I2C_MspInit+0x2a0>)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 800264a:	4b73      	ldr	r3, [pc, #460]	; (8002818 <HAL_I2C_MspInit+0x2a8>)
 800264c:	4a73      	ldr	r2, [pc, #460]	; (800281c <HAL_I2C_MspInit+0x2ac>)
 800264e:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 8002650:	4b71      	ldr	r3, [pc, #452]	; (8002818 <HAL_I2C_MspInit+0x2a8>)
 8002652:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002656:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002658:	4b6f      	ldr	r3, [pc, #444]	; (8002818 <HAL_I2C_MspInit+0x2a8>)
 800265a:	2240      	movs	r2, #64	; 0x40
 800265c:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800265e:	4b6e      	ldr	r3, [pc, #440]	; (8002818 <HAL_I2C_MspInit+0x2a8>)
 8002660:	2200      	movs	r2, #0
 8002662:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002664:	4b6c      	ldr	r3, [pc, #432]	; (8002818 <HAL_I2C_MspInit+0x2a8>)
 8002666:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800266a:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800266c:	4b6a      	ldr	r3, [pc, #424]	; (8002818 <HAL_I2C_MspInit+0x2a8>)
 800266e:	2200      	movs	r2, #0
 8002670:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002672:	4b69      	ldr	r3, [pc, #420]	; (8002818 <HAL_I2C_MspInit+0x2a8>)
 8002674:	2200      	movs	r2, #0
 8002676:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8002678:	4b67      	ldr	r3, [pc, #412]	; (8002818 <HAL_I2C_MspInit+0x2a8>)
 800267a:	2200      	movs	r2, #0
 800267c:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800267e:	4b66      	ldr	r3, [pc, #408]	; (8002818 <HAL_I2C_MspInit+0x2a8>)
 8002680:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002684:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002686:	4b64      	ldr	r3, [pc, #400]	; (8002818 <HAL_I2C_MspInit+0x2a8>)
 8002688:	2200      	movs	r2, #0
 800268a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 800268c:	4862      	ldr	r0, [pc, #392]	; (8002818 <HAL_I2C_MspInit+0x2a8>)
 800268e:	f002 fb75 	bl	8004d7c <HAL_DMA_Init>
 8002692:	4603      	mov	r3, r0
 8002694:	2b00      	cmp	r3, #0
 8002696:	d001      	beq.n	800269c <HAL_I2C_MspInit+0x12c>
    {
      Error_Handler();
 8002698:	f001 f8e2 	bl	8003860 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	4a5e      	ldr	r2, [pc, #376]	; (8002818 <HAL_I2C_MspInit+0x2a8>)
 80026a0:	635a      	str	r2, [r3, #52]	; 0x34
 80026a2:	4a5d      	ldr	r2, [pc, #372]	; (8002818 <HAL_I2C_MspInit+0x2a8>)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80026a8:	2200      	movs	r2, #0
 80026aa:	2100      	movs	r1, #0
 80026ac:	201f      	movs	r0, #31
 80026ae:	f002 fb2e 	bl	8004d0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80026b2:	201f      	movs	r0, #31
 80026b4:	f002 fb47 	bl	8004d46 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80026b8:	e0a0      	b.n	80027fc <HAL_I2C_MspInit+0x28c>
  else if(i2cHandle->Instance==I2C2)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a58      	ldr	r2, [pc, #352]	; (8002820 <HAL_I2C_MspInit+0x2b0>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	f040 809b 	bne.w	80027fc <HAL_I2C_MspInit+0x28c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026c6:	2300      	movs	r3, #0
 80026c8:	613b      	str	r3, [r7, #16]
 80026ca:	4b4f      	ldr	r3, [pc, #316]	; (8002808 <HAL_I2C_MspInit+0x298>)
 80026cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ce:	4a4e      	ldr	r2, [pc, #312]	; (8002808 <HAL_I2C_MspInit+0x298>)
 80026d0:	f043 0302 	orr.w	r3, r3, #2
 80026d4:	6313      	str	r3, [r2, #48]	; 0x30
 80026d6:	4b4c      	ldr	r3, [pc, #304]	; (8002808 <HAL_I2C_MspInit+0x298>)
 80026d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026da:	f003 0302 	and.w	r3, r3, #2
 80026de:	613b      	str	r3, [r7, #16]
 80026e0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80026e2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80026e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80026e8:	2312      	movs	r3, #18
 80026ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80026ec:	2301      	movs	r3, #1
 80026ee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026f0:	2303      	movs	r3, #3
 80026f2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80026f4:	2304      	movs	r3, #4
 80026f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026f8:	f107 031c 	add.w	r3, r7, #28
 80026fc:	4619      	mov	r1, r3
 80026fe:	4843      	ldr	r0, [pc, #268]	; (800280c <HAL_I2C_MspInit+0x29c>)
 8002700:	f002 fe54 	bl	80053ac <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002704:	2300      	movs	r3, #0
 8002706:	60fb      	str	r3, [r7, #12]
 8002708:	4b3f      	ldr	r3, [pc, #252]	; (8002808 <HAL_I2C_MspInit+0x298>)
 800270a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800270c:	4a3e      	ldr	r2, [pc, #248]	; (8002808 <HAL_I2C_MspInit+0x298>)
 800270e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002712:	6413      	str	r3, [r2, #64]	; 0x40
 8002714:	4b3c      	ldr	r3, [pc, #240]	; (8002808 <HAL_I2C_MspInit+0x298>)
 8002716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002718:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800271c:	60fb      	str	r3, [r7, #12]
 800271e:	68fb      	ldr	r3, [r7, #12]
    hdma_i2c2_tx.Instance = DMA1_Stream7;
 8002720:	4b40      	ldr	r3, [pc, #256]	; (8002824 <HAL_I2C_MspInit+0x2b4>)
 8002722:	4a41      	ldr	r2, [pc, #260]	; (8002828 <HAL_I2C_MspInit+0x2b8>)
 8002724:	601a      	str	r2, [r3, #0]
    hdma_i2c2_tx.Init.Channel = DMA_CHANNEL_7;
 8002726:	4b3f      	ldr	r3, [pc, #252]	; (8002824 <HAL_I2C_MspInit+0x2b4>)
 8002728:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 800272c:	605a      	str	r2, [r3, #4]
    hdma_i2c2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800272e:	4b3d      	ldr	r3, [pc, #244]	; (8002824 <HAL_I2C_MspInit+0x2b4>)
 8002730:	2240      	movs	r2, #64	; 0x40
 8002732:	609a      	str	r2, [r3, #8]
    hdma_i2c2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002734:	4b3b      	ldr	r3, [pc, #236]	; (8002824 <HAL_I2C_MspInit+0x2b4>)
 8002736:	2200      	movs	r2, #0
 8002738:	60da      	str	r2, [r3, #12]
    hdma_i2c2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800273a:	4b3a      	ldr	r3, [pc, #232]	; (8002824 <HAL_I2C_MspInit+0x2b4>)
 800273c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002740:	611a      	str	r2, [r3, #16]
    hdma_i2c2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002742:	4b38      	ldr	r3, [pc, #224]	; (8002824 <HAL_I2C_MspInit+0x2b4>)
 8002744:	2200      	movs	r2, #0
 8002746:	615a      	str	r2, [r3, #20]
    hdma_i2c2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002748:	4b36      	ldr	r3, [pc, #216]	; (8002824 <HAL_I2C_MspInit+0x2b4>)
 800274a:	2200      	movs	r2, #0
 800274c:	619a      	str	r2, [r3, #24]
    hdma_i2c2_tx.Init.Mode = DMA_NORMAL;
 800274e:	4b35      	ldr	r3, [pc, #212]	; (8002824 <HAL_I2C_MspInit+0x2b4>)
 8002750:	2200      	movs	r2, #0
 8002752:	61da      	str	r2, [r3, #28]
    hdma_i2c2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002754:	4b33      	ldr	r3, [pc, #204]	; (8002824 <HAL_I2C_MspInit+0x2b4>)
 8002756:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800275a:	621a      	str	r2, [r3, #32]
    hdma_i2c2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800275c:	4b31      	ldr	r3, [pc, #196]	; (8002824 <HAL_I2C_MspInit+0x2b4>)
 800275e:	2200      	movs	r2, #0
 8002760:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c2_tx) != HAL_OK)
 8002762:	4830      	ldr	r0, [pc, #192]	; (8002824 <HAL_I2C_MspInit+0x2b4>)
 8002764:	f002 fb0a 	bl	8004d7c <HAL_DMA_Init>
 8002768:	4603      	mov	r3, r0
 800276a:	2b00      	cmp	r3, #0
 800276c:	d001      	beq.n	8002772 <HAL_I2C_MspInit+0x202>
      Error_Handler();
 800276e:	f001 f877 	bl	8003860 <Error_Handler>
    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c2_tx);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	4a2b      	ldr	r2, [pc, #172]	; (8002824 <HAL_I2C_MspInit+0x2b4>)
 8002776:	635a      	str	r2, [r3, #52]	; 0x34
 8002778:	4a2a      	ldr	r2, [pc, #168]	; (8002824 <HAL_I2C_MspInit+0x2b4>)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_i2c2_rx.Instance = DMA1_Stream3;
 800277e:	4b2b      	ldr	r3, [pc, #172]	; (800282c <HAL_I2C_MspInit+0x2bc>)
 8002780:	4a2b      	ldr	r2, [pc, #172]	; (8002830 <HAL_I2C_MspInit+0x2c0>)
 8002782:	601a      	str	r2, [r3, #0]
    hdma_i2c2_rx.Init.Channel = DMA_CHANNEL_7;
 8002784:	4b29      	ldr	r3, [pc, #164]	; (800282c <HAL_I2C_MspInit+0x2bc>)
 8002786:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 800278a:	605a      	str	r2, [r3, #4]
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800278c:	4b27      	ldr	r3, [pc, #156]	; (800282c <HAL_I2C_MspInit+0x2bc>)
 800278e:	2200      	movs	r2, #0
 8002790:	609a      	str	r2, [r3, #8]
    hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002792:	4b26      	ldr	r3, [pc, #152]	; (800282c <HAL_I2C_MspInit+0x2bc>)
 8002794:	2200      	movs	r2, #0
 8002796:	60da      	str	r2, [r3, #12]
    hdma_i2c2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002798:	4b24      	ldr	r3, [pc, #144]	; (800282c <HAL_I2C_MspInit+0x2bc>)
 800279a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800279e:	611a      	str	r2, [r3, #16]
    hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80027a0:	4b22      	ldr	r3, [pc, #136]	; (800282c <HAL_I2C_MspInit+0x2bc>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	615a      	str	r2, [r3, #20]
    hdma_i2c2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80027a6:	4b21      	ldr	r3, [pc, #132]	; (800282c <HAL_I2C_MspInit+0x2bc>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	619a      	str	r2, [r3, #24]
    hdma_i2c2_rx.Init.Mode = DMA_NORMAL;
 80027ac:	4b1f      	ldr	r3, [pc, #124]	; (800282c <HAL_I2C_MspInit+0x2bc>)
 80027ae:	2200      	movs	r2, #0
 80027b0:	61da      	str	r2, [r3, #28]
    hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80027b2:	4b1e      	ldr	r3, [pc, #120]	; (800282c <HAL_I2C_MspInit+0x2bc>)
 80027b4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80027b8:	621a      	str	r2, [r3, #32]
    hdma_i2c2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80027ba:	4b1c      	ldr	r3, [pc, #112]	; (800282c <HAL_I2C_MspInit+0x2bc>)
 80027bc:	2200      	movs	r2, #0
 80027be:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 80027c0:	481a      	ldr	r0, [pc, #104]	; (800282c <HAL_I2C_MspInit+0x2bc>)
 80027c2:	f002 fadb 	bl	8004d7c <HAL_DMA_Init>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d001      	beq.n	80027d0 <HAL_I2C_MspInit+0x260>
      Error_Handler();
 80027cc:	f001 f848 	bl	8003860 <Error_Handler>
    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c2_rx);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	4a16      	ldr	r2, [pc, #88]	; (800282c <HAL_I2C_MspInit+0x2bc>)
 80027d4:	639a      	str	r2, [r3, #56]	; 0x38
 80027d6:	4a15      	ldr	r2, [pc, #84]	; (800282c <HAL_I2C_MspInit+0x2bc>)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 80027dc:	2200      	movs	r2, #0
 80027de:	2100      	movs	r1, #0
 80027e0:	2021      	movs	r0, #33	; 0x21
 80027e2:	f002 fa94 	bl	8004d0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 80027e6:	2021      	movs	r0, #33	; 0x21
 80027e8:	f002 faad 	bl	8004d46 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 80027ec:	2200      	movs	r2, #0
 80027ee:	2100      	movs	r1, #0
 80027f0:	2022      	movs	r0, #34	; 0x22
 80027f2:	f002 fa8c 	bl	8004d0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 80027f6:	2022      	movs	r0, #34	; 0x22
 80027f8:	f002 faa5 	bl	8004d46 <HAL_NVIC_EnableIRQ>
}
 80027fc:	bf00      	nop
 80027fe:	3730      	adds	r7, #48	; 0x30
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}
 8002804:	40005400 	.word	0x40005400
 8002808:	40023800 	.word	0x40023800
 800280c:	40020400 	.word	0x40020400
 8002810:	2000078c 	.word	0x2000078c
 8002814:	40026010 	.word	0x40026010
 8002818:	200005c4 	.word	0x200005c4
 800281c:	400260a0 	.word	0x400260a0
 8002820:	40005800 	.word	0x40005800
 8002824:	2000072c 	.word	0x2000072c
 8002828:	400260b8 	.word	0x400260b8
 800282c:	200006cc 	.word	0x200006cc
 8002830:	40026058 	.word	0x40026058

08002834 <Setup_IMU>:
float acc_magnitude, acc_x, acc_y, acc_z;
float gyro_x_angle, gyro_y_angle, gyro_z_angle;
float gyro_x_calibration, gyro_y_calibration, gyro_z_calibration;

void Setup_IMU()
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b082      	sub	sp, #8
 8002838:	af02      	add	r7, sp, #8
	imu_setup_buffer[0] = 0x6B;
 800283a:	4b22      	ldr	r3, [pc, #136]	; (80028c4 <Setup_IMU+0x90>)
 800283c:	226b      	movs	r2, #107	; 0x6b
 800283e:	701a      	strb	r2, [r3, #0]
	imu_setup_buffer[1] = 0x00;
 8002840:	4b20      	ldr	r3, [pc, #128]	; (80028c4 <Setup_IMU+0x90>)
 8002842:	2200      	movs	r2, #0
 8002844:	705a      	strb	r2, [r3, #1]
	ret = HAL_I2C_Master_Transmit(&hi2c1, GYRO_ADDR, imu_setup_buffer, 2, HAL_MAX_DELAY);
 8002846:	23d0      	movs	r3, #208	; 0xd0
 8002848:	b299      	uxth	r1, r3
 800284a:	f04f 33ff 	mov.w	r3, #4294967295
 800284e:	9300      	str	r3, [sp, #0]
 8002850:	2302      	movs	r3, #2
 8002852:	4a1c      	ldr	r2, [pc, #112]	; (80028c4 <Setup_IMU+0x90>)
 8002854:	481c      	ldr	r0, [pc, #112]	; (80028c8 <Setup_IMU+0x94>)
 8002856:	f003 f8c7 	bl	80059e8 <HAL_I2C_Master_Transmit>
 800285a:	4603      	mov	r3, r0
 800285c:	461a      	mov	r2, r3
 800285e:	4b1b      	ldr	r3, [pc, #108]	; (80028cc <Setup_IMU+0x98>)
 8002860:	701a      	strb	r2, [r3, #0]
	if(ret != HAL_OK)
	{
		//strcpy((char*)buf, "Error Tx\r\n");
	}

	HAL_Delay(10);
 8002862:	200a      	movs	r0, #10
 8002864:	f002 f956 	bl	8004b14 <HAL_Delay>

	imu_setup_buffer[0] = 0x1B;
 8002868:	4b16      	ldr	r3, [pc, #88]	; (80028c4 <Setup_IMU+0x90>)
 800286a:	221b      	movs	r2, #27
 800286c:	701a      	strb	r2, [r3, #0]
	imu_setup_buffer[1] = 0x08;
 800286e:	4b15      	ldr	r3, [pc, #84]	; (80028c4 <Setup_IMU+0x90>)
 8002870:	2208      	movs	r2, #8
 8002872:	705a      	strb	r2, [r3, #1]
	ret = HAL_I2C_Master_Transmit(&hi2c1, GYRO_ADDR, imu_setup_buffer, 2, HAL_MAX_DELAY);
 8002874:	23d0      	movs	r3, #208	; 0xd0
 8002876:	b299      	uxth	r1, r3
 8002878:	f04f 33ff 	mov.w	r3, #4294967295
 800287c:	9300      	str	r3, [sp, #0]
 800287e:	2302      	movs	r3, #2
 8002880:	4a10      	ldr	r2, [pc, #64]	; (80028c4 <Setup_IMU+0x90>)
 8002882:	4811      	ldr	r0, [pc, #68]	; (80028c8 <Setup_IMU+0x94>)
 8002884:	f003 f8b0 	bl	80059e8 <HAL_I2C_Master_Transmit>
 8002888:	4603      	mov	r3, r0
 800288a:	461a      	mov	r2, r3
 800288c:	4b0f      	ldr	r3, [pc, #60]	; (80028cc <Setup_IMU+0x98>)
 800288e:	701a      	strb	r2, [r3, #0]
	if(ret != HAL_OK)
	{
		//strcpy((char*)buf, "Error Tx\r\n");
	}

	HAL_Delay(10);
 8002890:	200a      	movs	r0, #10
 8002892:	f002 f93f 	bl	8004b14 <HAL_Delay>

	imu_setup_buffer[0] = 0x1A;
 8002896:	4b0b      	ldr	r3, [pc, #44]	; (80028c4 <Setup_IMU+0x90>)
 8002898:	221a      	movs	r2, #26
 800289a:	701a      	strb	r2, [r3, #0]
	imu_setup_buffer[1] = 0x03;
 800289c:	4b09      	ldr	r3, [pc, #36]	; (80028c4 <Setup_IMU+0x90>)
 800289e:	2203      	movs	r2, #3
 80028a0:	705a      	strb	r2, [r3, #1]
	ret = HAL_I2C_Master_Transmit(&hi2c1, GYRO_ADDR, imu_setup_buffer, 2, HAL_MAX_DELAY);
 80028a2:	23d0      	movs	r3, #208	; 0xd0
 80028a4:	b299      	uxth	r1, r3
 80028a6:	f04f 33ff 	mov.w	r3, #4294967295
 80028aa:	9300      	str	r3, [sp, #0]
 80028ac:	2302      	movs	r3, #2
 80028ae:	4a05      	ldr	r2, [pc, #20]	; (80028c4 <Setup_IMU+0x90>)
 80028b0:	4805      	ldr	r0, [pc, #20]	; (80028c8 <Setup_IMU+0x94>)
 80028b2:	f003 f899 	bl	80059e8 <HAL_I2C_Master_Transmit>
 80028b6:	4603      	mov	r3, r0
 80028b8:	461a      	mov	r2, r3
 80028ba:	4b04      	ldr	r3, [pc, #16]	; (80028cc <Setup_IMU+0x98>)
 80028bc:	701a      	strb	r2, [r3, #0]
	if(ret != HAL_OK)
	{
		//strcpy((char*)buf, "Error Tx\r\n");
	}
}
 80028be:	bf00      	nop
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	20000828 	.word	0x20000828
 80028c8:	20000624 	.word	0x20000624
 80028cc:	20000846 	.word	0x20000846

080028d0 <Calibrate_IMU>:

void Calibrate_IMU()
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b082      	sub	sp, #8
 80028d4:	af00      	add	r7, sp, #0
	for(int i = 0; i < 2000; i++)
 80028d6:	2300      	movs	r3, #0
 80028d8:	607b      	str	r3, [r7, #4]
 80028da:	e035      	b.n	8002948 <Calibrate_IMU+0x78>
	{
		Read_IMU(1);
 80028dc:	2001      	movs	r0, #1
 80028de:	f000 f875 	bl	80029cc <Read_IMU>
		gyro_x_calibration += raw_gyro_acc_data[0];
 80028e2:	4b32      	ldr	r3, [pc, #200]	; (80029ac <Calibrate_IMU+0xdc>)
 80028e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028e8:	ee07 3a90 	vmov	s15, r3
 80028ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80028f0:	4b2f      	ldr	r3, [pc, #188]	; (80029b0 <Calibrate_IMU+0xe0>)
 80028f2:	edd3 7a00 	vldr	s15, [r3]
 80028f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028fa:	4b2d      	ldr	r3, [pc, #180]	; (80029b0 <Calibrate_IMU+0xe0>)
 80028fc:	edc3 7a00 	vstr	s15, [r3]
		gyro_y_calibration += raw_gyro_acc_data[1];
 8002900:	4b2a      	ldr	r3, [pc, #168]	; (80029ac <Calibrate_IMU+0xdc>)
 8002902:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002906:	ee07 3a90 	vmov	s15, r3
 800290a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800290e:	4b29      	ldr	r3, [pc, #164]	; (80029b4 <Calibrate_IMU+0xe4>)
 8002910:	edd3 7a00 	vldr	s15, [r3]
 8002914:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002918:	4b26      	ldr	r3, [pc, #152]	; (80029b4 <Calibrate_IMU+0xe4>)
 800291a:	edc3 7a00 	vstr	s15, [r3]
		gyro_z_calibration += raw_gyro_acc_data[2];
 800291e:	4b23      	ldr	r3, [pc, #140]	; (80029ac <Calibrate_IMU+0xdc>)
 8002920:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002924:	ee07 3a90 	vmov	s15, r3
 8002928:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800292c:	4b22      	ldr	r3, [pc, #136]	; (80029b8 <Calibrate_IMU+0xe8>)
 800292e:	edd3 7a00 	vldr	s15, [r3]
 8002932:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002936:	4b20      	ldr	r3, [pc, #128]	; (80029b8 <Calibrate_IMU+0xe8>)
 8002938:	edc3 7a00 	vstr	s15, [r3]
		HAL_Delay(2);
 800293c:	2002      	movs	r0, #2
 800293e:	f002 f8e9 	bl	8004b14 <HAL_Delay>
	for(int i = 0; i < 2000; i++)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	3301      	adds	r3, #1
 8002946:	607b      	str	r3, [r7, #4]
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800294e:	dbc5      	blt.n	80028dc <Calibrate_IMU+0xc>
	}

	gyro_x_angle = 0;
 8002950:	4b1a      	ldr	r3, [pc, #104]	; (80029bc <Calibrate_IMU+0xec>)
 8002952:	f04f 0200 	mov.w	r2, #0
 8002956:	601a      	str	r2, [r3, #0]
	gyro_y_angle = 0;
 8002958:	4b19      	ldr	r3, [pc, #100]	; (80029c0 <Calibrate_IMU+0xf0>)
 800295a:	f04f 0200 	mov.w	r2, #0
 800295e:	601a      	str	r2, [r3, #0]
	gyro_z_angle = 0;
 8002960:	4b18      	ldr	r3, [pc, #96]	; (80029c4 <Calibrate_IMU+0xf4>)
 8002962:	f04f 0200 	mov.w	r2, #0
 8002966:	601a      	str	r2, [r3, #0]

	gyro_x_calibration /= 2000;
 8002968:	4b11      	ldr	r3, [pc, #68]	; (80029b0 <Calibrate_IMU+0xe0>)
 800296a:	ed93 7a00 	vldr	s14, [r3]
 800296e:	eddf 6a16 	vldr	s13, [pc, #88]	; 80029c8 <Calibrate_IMU+0xf8>
 8002972:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002976:	4b0e      	ldr	r3, [pc, #56]	; (80029b0 <Calibrate_IMU+0xe0>)
 8002978:	edc3 7a00 	vstr	s15, [r3]
	gyro_y_calibration /= 2000;
 800297c:	4b0d      	ldr	r3, [pc, #52]	; (80029b4 <Calibrate_IMU+0xe4>)
 800297e:	ed93 7a00 	vldr	s14, [r3]
 8002982:	eddf 6a11 	vldr	s13, [pc, #68]	; 80029c8 <Calibrate_IMU+0xf8>
 8002986:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800298a:	4b0a      	ldr	r3, [pc, #40]	; (80029b4 <Calibrate_IMU+0xe4>)
 800298c:	edc3 7a00 	vstr	s15, [r3]
	gyro_z_calibration /= 2000;
 8002990:	4b09      	ldr	r3, [pc, #36]	; (80029b8 <Calibrate_IMU+0xe8>)
 8002992:	ed93 7a00 	vldr	s14, [r3]
 8002996:	eddf 6a0c 	vldr	s13, [pc, #48]	; 80029c8 <Calibrate_IMU+0xf8>
 800299a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800299e:	4b06      	ldr	r3, [pc, #24]	; (80029b8 <Calibrate_IMU+0xe8>)
 80029a0:	edc3 7a00 	vstr	s15, [r3]
}
 80029a4:	bf00      	nop
 80029a6:	3708      	adds	r7, #8
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}
 80029ac:	2000080c 	.word	0x2000080c
 80029b0:	200007fc 	.word	0x200007fc
 80029b4:	20000808 	.word	0x20000808
 80029b8:	20000804 	.word	0x20000804
 80029bc:	200007f4 	.word	0x200007f4
 80029c0:	20000800 	.word	0x20000800
 80029c4:	2000081c 	.word	0x2000081c
 80029c8:	44fa0000 	.word	0x44fa0000

080029cc <Read_IMU>:

void Read_IMU(uint8_t is_calibrating)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b086      	sub	sp, #24
 80029d0:	af04      	add	r7, sp, #16
 80029d2:	4603      	mov	r3, r0
 80029d4:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Read(&hi2c1, GYRO_ADDR, 0x3B, I2C_MEMADD_SIZE_8BIT, (uint8_t *)raw_gyro_acc_buffer, 14, HAL_MAX_DELAY);//Implement failure logic later
 80029d6:	23d0      	movs	r3, #208	; 0xd0
 80029d8:	b299      	uxth	r1, r3
 80029da:	f04f 33ff 	mov.w	r3, #4294967295
 80029de:	9302      	str	r3, [sp, #8]
 80029e0:	230e      	movs	r3, #14
 80029e2:	9301      	str	r3, [sp, #4]
 80029e4:	4b49      	ldr	r3, [pc, #292]	; (8002b0c <Read_IMU+0x140>)
 80029e6:	9300      	str	r3, [sp, #0]
 80029e8:	2301      	movs	r3, #1
 80029ea:	223b      	movs	r2, #59	; 0x3b
 80029ec:	4848      	ldr	r0, [pc, #288]	; (8002b10 <Read_IMU+0x144>)
 80029ee:	f003 f8f9 	bl	8005be4 <HAL_I2C_Mem_Read>
	raw_gyro_acc_data[3] = (int16_t)((raw_gyro_acc_buffer[0] << 8) | (raw_gyro_acc_buffer[1]));	//Acc X
 80029f2:	4b46      	ldr	r3, [pc, #280]	; (8002b0c <Read_IMU+0x140>)
 80029f4:	781b      	ldrb	r3, [r3, #0]
 80029f6:	021b      	lsls	r3, r3, #8
 80029f8:	b21a      	sxth	r2, r3
 80029fa:	4b44      	ldr	r3, [pc, #272]	; (8002b0c <Read_IMU+0x140>)
 80029fc:	785b      	ldrb	r3, [r3, #1]
 80029fe:	b21b      	sxth	r3, r3
 8002a00:	4313      	orrs	r3, r2
 8002a02:	b21a      	sxth	r2, r3
 8002a04:	4b43      	ldr	r3, [pc, #268]	; (8002b14 <Read_IMU+0x148>)
 8002a06:	80da      	strh	r2, [r3, #6]
	raw_gyro_acc_data[4] = (int16_t)((raw_gyro_acc_buffer[2] << 8) | (raw_gyro_acc_buffer[3]));	//Acc Y
 8002a08:	4b40      	ldr	r3, [pc, #256]	; (8002b0c <Read_IMU+0x140>)
 8002a0a:	789b      	ldrb	r3, [r3, #2]
 8002a0c:	021b      	lsls	r3, r3, #8
 8002a0e:	b21a      	sxth	r2, r3
 8002a10:	4b3e      	ldr	r3, [pc, #248]	; (8002b0c <Read_IMU+0x140>)
 8002a12:	78db      	ldrb	r3, [r3, #3]
 8002a14:	b21b      	sxth	r3, r3
 8002a16:	4313      	orrs	r3, r2
 8002a18:	b21a      	sxth	r2, r3
 8002a1a:	4b3e      	ldr	r3, [pc, #248]	; (8002b14 <Read_IMU+0x148>)
 8002a1c:	811a      	strh	r2, [r3, #8]
	raw_gyro_acc_data[5] = (int16_t)((raw_gyro_acc_buffer[4] << 8) | (raw_gyro_acc_buffer[5]));	//Acc Z
 8002a1e:	4b3b      	ldr	r3, [pc, #236]	; (8002b0c <Read_IMU+0x140>)
 8002a20:	791b      	ldrb	r3, [r3, #4]
 8002a22:	021b      	lsls	r3, r3, #8
 8002a24:	b21a      	sxth	r2, r3
 8002a26:	4b39      	ldr	r3, [pc, #228]	; (8002b0c <Read_IMU+0x140>)
 8002a28:	795b      	ldrb	r3, [r3, #5]
 8002a2a:	b21b      	sxth	r3, r3
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	b21a      	sxth	r2, r3
 8002a30:	4b38      	ldr	r3, [pc, #224]	; (8002b14 <Read_IMU+0x148>)
 8002a32:	815a      	strh	r2, [r3, #10]
	raw_imu_temp = (int16_t)((raw_gyro_acc_buffer[6] << 8) | (raw_gyro_acc_buffer[7]));
 8002a34:	4b35      	ldr	r3, [pc, #212]	; (8002b0c <Read_IMU+0x140>)
 8002a36:	799b      	ldrb	r3, [r3, #6]
 8002a38:	021b      	lsls	r3, r3, #8
 8002a3a:	b21a      	sxth	r2, r3
 8002a3c:	4b33      	ldr	r3, [pc, #204]	; (8002b0c <Read_IMU+0x140>)
 8002a3e:	79db      	ldrb	r3, [r3, #7]
 8002a40:	b21b      	sxth	r3, r3
 8002a42:	4313      	orrs	r3, r2
 8002a44:	b21a      	sxth	r2, r3
 8002a46:	4b34      	ldr	r3, [pc, #208]	; (8002b18 <Read_IMU+0x14c>)
 8002a48:	801a      	strh	r2, [r3, #0]
	raw_gyro_acc_data[0] = (int16_t)((raw_gyro_acc_buffer[8] << 8) | (raw_gyro_acc_buffer[9]));	//Gyro X
 8002a4a:	4b30      	ldr	r3, [pc, #192]	; (8002b0c <Read_IMU+0x140>)
 8002a4c:	7a1b      	ldrb	r3, [r3, #8]
 8002a4e:	021b      	lsls	r3, r3, #8
 8002a50:	b21a      	sxth	r2, r3
 8002a52:	4b2e      	ldr	r3, [pc, #184]	; (8002b0c <Read_IMU+0x140>)
 8002a54:	7a5b      	ldrb	r3, [r3, #9]
 8002a56:	b21b      	sxth	r3, r3
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	b21a      	sxth	r2, r3
 8002a5c:	4b2d      	ldr	r3, [pc, #180]	; (8002b14 <Read_IMU+0x148>)
 8002a5e:	801a      	strh	r2, [r3, #0]
	raw_gyro_acc_data[1] = (int16_t)((raw_gyro_acc_buffer[10] << 8) | (raw_gyro_acc_buffer[11]));	//Gyro Y
 8002a60:	4b2a      	ldr	r3, [pc, #168]	; (8002b0c <Read_IMU+0x140>)
 8002a62:	7a9b      	ldrb	r3, [r3, #10]
 8002a64:	021b      	lsls	r3, r3, #8
 8002a66:	b21a      	sxth	r2, r3
 8002a68:	4b28      	ldr	r3, [pc, #160]	; (8002b0c <Read_IMU+0x140>)
 8002a6a:	7adb      	ldrb	r3, [r3, #11]
 8002a6c:	b21b      	sxth	r3, r3
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	b21a      	sxth	r2, r3
 8002a72:	4b28      	ldr	r3, [pc, #160]	; (8002b14 <Read_IMU+0x148>)
 8002a74:	805a      	strh	r2, [r3, #2]
	raw_gyro_acc_data[2] = (int16_t)((raw_gyro_acc_buffer[12] << 8) | (raw_gyro_acc_buffer[13]));	//Gyro Z
 8002a76:	4b25      	ldr	r3, [pc, #148]	; (8002b0c <Read_IMU+0x140>)
 8002a78:	7b1b      	ldrb	r3, [r3, #12]
 8002a7a:	021b      	lsls	r3, r3, #8
 8002a7c:	b21a      	sxth	r2, r3
 8002a7e:	4b23      	ldr	r3, [pc, #140]	; (8002b0c <Read_IMU+0x140>)
 8002a80:	7b5b      	ldrb	r3, [r3, #13]
 8002a82:	b21b      	sxth	r3, r3
 8002a84:	4313      	orrs	r3, r2
 8002a86:	b21a      	sxth	r2, r3
 8002a88:	4b22      	ldr	r3, [pc, #136]	; (8002b14 <Read_IMU+0x148>)
 8002a8a:	809a      	strh	r2, [r3, #4]

	if(!is_calibrating)
 8002a8c:	79fb      	ldrb	r3, [r7, #7]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d138      	bne.n	8002b04 <Read_IMU+0x138>
	{
		raw_gyro_acc_data[0] -= gyro_x_calibration;
 8002a92:	4b20      	ldr	r3, [pc, #128]	; (8002b14 <Read_IMU+0x148>)
 8002a94:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a98:	ee07 3a90 	vmov	s15, r3
 8002a9c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002aa0:	4b1e      	ldr	r3, [pc, #120]	; (8002b1c <Read_IMU+0x150>)
 8002aa2:	edd3 7a00 	vldr	s15, [r3]
 8002aa6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002aaa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002aae:	ee17 3a90 	vmov	r3, s15
 8002ab2:	b21a      	sxth	r2, r3
 8002ab4:	4b17      	ldr	r3, [pc, #92]	; (8002b14 <Read_IMU+0x148>)
 8002ab6:	801a      	strh	r2, [r3, #0]
		raw_gyro_acc_data[1] -= gyro_y_calibration;
 8002ab8:	4b16      	ldr	r3, [pc, #88]	; (8002b14 <Read_IMU+0x148>)
 8002aba:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002abe:	ee07 3a90 	vmov	s15, r3
 8002ac2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ac6:	4b16      	ldr	r3, [pc, #88]	; (8002b20 <Read_IMU+0x154>)
 8002ac8:	edd3 7a00 	vldr	s15, [r3]
 8002acc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ad0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ad4:	ee17 3a90 	vmov	r3, s15
 8002ad8:	b21a      	sxth	r2, r3
 8002ada:	4b0e      	ldr	r3, [pc, #56]	; (8002b14 <Read_IMU+0x148>)
 8002adc:	805a      	strh	r2, [r3, #2]
		raw_gyro_acc_data[2] -= gyro_z_calibration;
 8002ade:	4b0d      	ldr	r3, [pc, #52]	; (8002b14 <Read_IMU+0x148>)
 8002ae0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002ae4:	ee07 3a90 	vmov	s15, r3
 8002ae8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002aec:	4b0d      	ldr	r3, [pc, #52]	; (8002b24 <Read_IMU+0x158>)
 8002aee:	edd3 7a00 	vldr	s15, [r3]
 8002af2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002af6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002afa:	ee17 3a90 	vmov	r3, s15
 8002afe:	b21a      	sxth	r2, r3
 8002b00:	4b04      	ldr	r3, [pc, #16]	; (8002b14 <Read_IMU+0x148>)
 8002b02:	809a      	strh	r2, [r3, #4]
	}
}
 8002b04:	bf00      	nop
 8002b06:	3708      	adds	r7, #8
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}
 8002b0c:	20000850 	.word	0x20000850
 8002b10:	20000624 	.word	0x20000624
 8002b14:	2000080c 	.word	0x2000080c
 8002b18:	200007f0 	.word	0x200007f0
 8002b1c:	200007fc 	.word	0x200007fc
 8002b20:	20000808 	.word	0x20000808
 8002b24:	20000804 	.word	0x20000804

08002b28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002b28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b2c:	b084      	sub	sp, #16
 8002b2e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002b30:	f001 ff7e 	bl	8004a30 <HAL_Init>

  /* USER CODE BEGIN Init */

  HAL_Delay(500);
 8002b34:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002b38:	f001 ffec 	bl	8004b14 <HAL_Delay>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002b3c:	f000 fc98 	bl	8003470 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002b40:	f7ff fc44 	bl	80023cc <MX_GPIO_Init>
  MX_DMA_Init();
 8002b44:	f7ff fb52 	bl	80021ec <MX_DMA_Init>
  MX_I2C1_Init();
 8002b48:	f7ff fcb6 	bl	80024b8 <MX_I2C1_Init>
  MX_I2C2_Init();
 8002b4c:	f7ff fce2 	bl	8002514 <MX_I2C2_Init>
  MX_RTC_Init();
 8002b50:	f000 fe8e 	bl	8003870 <MX_RTC_Init>
  MX_TIM3_Init();
 8002b54:	f001 fc30 	bl	80043b8 <MX_TIM3_Init>
  MX_TIM5_Init();
 8002b58:	f001 fcaa 	bl	80044b0 <MX_TIM5_Init>
  MX_TIM8_Init();
 8002b5c:	f001 fd18 	bl	8004590 <MX_TIM8_Init>
  MX_USB_DEVICE_Init();
 8002b60:	f00b fbbe 	bl	800e2e0 <MX_USB_DEVICE_Init>
  MX_TIM9_Init();
 8002b64:	f001 fdd8 	bl	8004718 <MX_TIM9_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_1);
 8002b68:	2100      	movs	r1, #0
 8002b6a:	487d      	ldr	r0, [pc, #500]	; (8002d60 <main+0x238>)
 8002b6c:	f007 fbca 	bl	800a304 <HAL_TIM_IC_Start_IT>
  HAL_TIM_Base_Start_IT(&htim9);
 8002b70:	487c      	ldr	r0, [pc, #496]	; (8002d64 <main+0x23c>)
 8002b72:	f007 fb03 	bl	800a17c <HAL_TIM_Base_Start_IT>
  //HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);//Motor 1 - FL
 8002b76:	210c      	movs	r1, #12
 8002b78:	487b      	ldr	r0, [pc, #492]	; (8002d68 <main+0x240>)
 8002b7a:	f007 fb4f 	bl	800a21c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);//Motor 2 - FR
 8002b7e:	2108      	movs	r1, #8
 8002b80:	4879      	ldr	r0, [pc, #484]	; (8002d68 <main+0x240>)
 8002b82:	f007 fb4b 	bl	800a21c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);//Motor 3 - BR
 8002b86:	2104      	movs	r1, #4
 8002b88:	4877      	ldr	r0, [pc, #476]	; (8002d68 <main+0x240>)
 8002b8a:	f007 fb47 	bl	800a21c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);//Motor 4 - BL
 8002b8e:	2100      	movs	r1, #0
 8002b90:	4875      	ldr	r0, [pc, #468]	; (8002d68 <main+0x240>)
 8002b92:	f007 fb43 	bl	800a21c <HAL_TIM_PWM_Start>

  auto_packet_buffer[0].total_width = 0;
 8002b96:	4b75      	ldr	r3, [pc, #468]	; (8002d6c <main+0x244>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	f883 20a6 	strb.w	r2, [r3, #166]	; 0xa6
  auto_packet_buffer[0].var_count = 0;
 8002b9e:	4b73      	ldr	r3, [pc, #460]	; (8002d6c <main+0x244>)
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
  auto_packet_buffer[0].id = GYRO_PACKET;
 8002ba6:	4b71      	ldr	r3, [pc, #452]	; (8002d6c <main+0x244>)
 8002ba8:	2201      	movs	r2, #1
 8002baa:	701a      	strb	r2, [r3, #0]
  auto_packet_buffer[0].send_rate = 1;
 8002bac:	4b6f      	ldr	r3, [pc, #444]	; (8002d6c <main+0x244>)
 8002bae:	2201      	movs	r2, #1
 8002bb0:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
  AddToAutoBuffer(0, (uint8_t *)&(raw_gyro_acc_data[0]), 2);
 8002bb4:	2202      	movs	r2, #2
 8002bb6:	496e      	ldr	r1, [pc, #440]	; (8002d70 <main+0x248>)
 8002bb8:	2000      	movs	r0, #0
 8002bba:	f001 faff 	bl	80041bc <AddToAutoBuffer>
  AddToAutoBuffer(0, (uint8_t *)&(raw_gyro_acc_data[1]), 2);
 8002bbe:	2202      	movs	r2, #2
 8002bc0:	496c      	ldr	r1, [pc, #432]	; (8002d74 <main+0x24c>)
 8002bc2:	2000      	movs	r0, #0
 8002bc4:	f001 fafa 	bl	80041bc <AddToAutoBuffer>
  AddToAutoBuffer(0, (uint8_t *)&(raw_gyro_acc_data[2]), 2);
 8002bc8:	2202      	movs	r2, #2
 8002bca:	496b      	ldr	r1, [pc, #428]	; (8002d78 <main+0x250>)
 8002bcc:	2000      	movs	r0, #0
 8002bce:	f001 faf5 	bl	80041bc <AddToAutoBuffer>
  AddToAutoBuffer(0, (uint8_t *)&gyro_x_angle, 4);
 8002bd2:	2204      	movs	r2, #4
 8002bd4:	4969      	ldr	r1, [pc, #420]	; (8002d7c <main+0x254>)
 8002bd6:	2000      	movs	r0, #0
 8002bd8:	f001 faf0 	bl	80041bc <AddToAutoBuffer>
  AddToAutoBuffer(0, (uint8_t *)&gyro_y_angle, 4);
 8002bdc:	2204      	movs	r2, #4
 8002bde:	4968      	ldr	r1, [pc, #416]	; (8002d80 <main+0x258>)
 8002be0:	2000      	movs	r0, #0
 8002be2:	f001 faeb 	bl	80041bc <AddToAutoBuffer>
  AddToAutoBuffer(0, (uint8_t *)&gyro_z_angle, 4);
 8002be6:	2204      	movs	r2, #4
 8002be8:	4966      	ldr	r1, [pc, #408]	; (8002d84 <main+0x25c>)
 8002bea:	2000      	movs	r0, #0
 8002bec:	f001 fae6 	bl	80041bc <AddToAutoBuffer>
  AddToAutoBuffer(0, (uint8_t *)&how_long_to_loop_main, 4);
 8002bf0:	2204      	movs	r2, #4
 8002bf2:	4965      	ldr	r1, [pc, #404]	; (8002d88 <main+0x260>)
 8002bf4:	2000      	movs	r0, #0
 8002bf6:	f001 fae1 	bl	80041bc <AddToAutoBuffer>
  AddToAutoBuffer(0, (uint8_t *)&(ppm_channels[2]), 4);
 8002bfa:	2204      	movs	r2, #4
 8002bfc:	4963      	ldr	r1, [pc, #396]	; (8002d8c <main+0x264>)
 8002bfe:	2000      	movs	r0, #0
 8002c00:	f001 fadc 	bl	80041bc <AddToAutoBuffer>
  auto_packet_count += 1;
 8002c04:	4b62      	ldr	r3, [pc, #392]	; (8002d90 <main+0x268>)
 8002c06:	781b      	ldrb	r3, [r3, #0]
 8002c08:	3301      	adds	r3, #1
 8002c0a:	b2da      	uxtb	r2, r3
 8002c0c:	4b60      	ldr	r3, [pc, #384]	; (8002d90 <main+0x268>)
 8002c0e:	701a      	strb	r2, [r3, #0]

  auto_packet_buffer[1].total_width = 0;
 8002c10:	4b56      	ldr	r3, [pc, #344]	; (8002d6c <main+0x244>)
 8002c12:	2200      	movs	r2, #0
 8002c14:	f883 2152 	strb.w	r2, [r3, #338]	; 0x152
  auto_packet_buffer[1].var_count = 0;
 8002c18:	4b54      	ldr	r3, [pc, #336]	; (8002d6c <main+0x244>)
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	f883 2151 	strb.w	r2, [r3, #337]	; 0x151
  auto_packet_buffer[1].id = PID_OUTPUT_PACKET;
 8002c20:	4b52      	ldr	r3, [pc, #328]	; (8002d6c <main+0x244>)
 8002c22:	2202      	movs	r2, #2
 8002c24:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
  auto_packet_buffer[1].send_rate = 1;
 8002c28:	4b50      	ldr	r3, [pc, #320]	; (8002d6c <main+0x244>)
 8002c2a:	2201      	movs	r2, #1
 8002c2c:	f883 2153 	strb.w	r2, [r3, #339]	; 0x153
  AddToAutoBuffer(1, (uint8_t *)&pid_roll_output, 4);
 8002c30:	2204      	movs	r2, #4
 8002c32:	4958      	ldr	r1, [pc, #352]	; (8002d94 <main+0x26c>)
 8002c34:	2001      	movs	r0, #1
 8002c36:	f001 fac1 	bl	80041bc <AddToAutoBuffer>
  AddToAutoBuffer(1, (uint8_t *)&pid_pitch_output, 4);
 8002c3a:	2204      	movs	r2, #4
 8002c3c:	4956      	ldr	r1, [pc, #344]	; (8002d98 <main+0x270>)
 8002c3e:	2001      	movs	r0, #1
 8002c40:	f001 fabc 	bl	80041bc <AddToAutoBuffer>
  AddToAutoBuffer(1, (uint8_t *)&pid_yaw_output, 4);
 8002c44:	2204      	movs	r2, #4
 8002c46:	4955      	ldr	r1, [pc, #340]	; (8002d9c <main+0x274>)
 8002c48:	2001      	movs	r0, #1
 8002c4a:	f001 fab7 	bl	80041bc <AddToAutoBuffer>
  //AddToAutoBuffer(1, &pid_pitch_output, 4);
  auto_packet_count += 1;
 8002c4e:	4b50      	ldr	r3, [pc, #320]	; (8002d90 <main+0x268>)
 8002c50:	781b      	ldrb	r3, [r3, #0]
 8002c52:	3301      	adds	r3, #1
 8002c54:	b2da      	uxtb	r2, r3
 8002c56:	4b4e      	ldr	r3, [pc, #312]	; (8002d90 <main+0x268>)
 8002c58:	701a      	strb	r2, [r3, #0]

  auto_packet_buffer[2].total_width = 0;
 8002c5a:	4b44      	ldr	r3, [pc, #272]	; (8002d6c <main+0x244>)
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
  auto_packet_buffer[2].var_count = 0;
 8002c62:	4b42      	ldr	r3, [pc, #264]	; (8002d6c <main+0x244>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  auto_packet_buffer[2].id = ALTITUDE_PACKET;
 8002c6a:	4b40      	ldr	r3, [pc, #256]	; (8002d6c <main+0x244>)
 8002c6c:	2206      	movs	r2, #6
 8002c6e:	f883 2158 	strb.w	r2, [r3, #344]	; 0x158
  auto_packet_buffer[2].send_rate = 5;
 8002c72:	4b3e      	ldr	r3, [pc, #248]	; (8002d6c <main+0x244>)
 8002c74:	2205      	movs	r2, #5
 8002c76:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
  AddToAutoBuffer(2, (uint8_t *)&calculated_bmp_altitude, 4);
 8002c7a:	2204      	movs	r2, #4
 8002c7c:	4948      	ldr	r1, [pc, #288]	; (8002da0 <main+0x278>)
 8002c7e:	2002      	movs	r0, #2
 8002c80:	f001 fa9c 	bl	80041bc <AddToAutoBuffer>
  auto_packet_count += 1;
 8002c84:	4b42      	ldr	r3, [pc, #264]	; (8002d90 <main+0x268>)
 8002c86:	781b      	ldrb	r3, [r3, #0]
 8002c88:	3301      	adds	r3, #1
 8002c8a:	b2da      	uxtb	r2, r3
 8002c8c:	4b40      	ldr	r3, [pc, #256]	; (8002d90 <main+0x268>)
 8002c8e:	701a      	strb	r2, [r3, #0]

  for(int i = 0; i < 6; i++)
 8002c90:	2300      	movs	r3, #0
 8002c92:	60fb      	str	r3, [r7, #12]
 8002c94:	e008      	b.n	8002ca8 <main+0x180>
  {
	  ppm_channels[i] = 1000;
 8002c96:	4a43      	ldr	r2, [pc, #268]	; (8002da4 <main+0x27c>)
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002c9e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for(int i = 0; i < 6; i++)
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	3301      	adds	r3, #1
 8002ca6:	60fb      	str	r3, [r7, #12]
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	2b05      	cmp	r3, #5
 8002cac:	ddf3      	ble.n	8002c96 <main+0x16e>
  }

  for(int i = 0; i < 35; i++)
 8002cae:	2300      	movs	r3, #0
 8002cb0:	60bb      	str	r3, [r7, #8]
 8002cb2:	e007      	b.n	8002cc4 <main+0x19c>
  {
	  empty_data_packet.payload[i] = '\0';
 8002cb4:	4a3c      	ldr	r2, [pc, #240]	; (8002da8 <main+0x280>)
 8002cb6:	68bb      	ldr	r3, [r7, #8]
 8002cb8:	4413      	add	r3, r2
 8002cba:	2200      	movs	r2, #0
 8002cbc:	701a      	strb	r2, [r3, #0]
  for(int i = 0; i < 35; i++)
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	3301      	adds	r3, #1
 8002cc2:	60bb      	str	r3, [r7, #8]
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	2b22      	cmp	r3, #34	; 0x22
 8002cc8:	ddf4      	ble.n	8002cb4 <main+0x18c>
  }

  Setup_IMU();
 8002cca:	f7ff fdb3 	bl	8002834 <Setup_IMU>
  Setup_BMP280();
 8002cce:	f7fe fa99 	bl	8001204 <Setup_BMP280>

  //Motor PID Gains
  EEPROM_Clear_Buffer();
 8002cd2:	f7ff fac3 	bl	800225c <EEPROM_Clear_Buffer>
  EEPROM_Read_Page(0, 24);
 8002cd6:	2118      	movs	r1, #24
 8002cd8:	2000      	movs	r0, #0
 8002cda:	f7ff faff 	bl	80022dc <EEPROM_Read_Page>
  eeprom_read_buffer_index = 0;
 8002cde:	4b33      	ldr	r3, [pc, #204]	; (8002dac <main+0x284>)
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	701a      	strb	r2, [r3, #0]
  EEPROM_Read_Buffer((uint8_t *)&kp_roll, 4);
 8002ce4:	2104      	movs	r1, #4
 8002ce6:	4832      	ldr	r0, [pc, #200]	; (8002db0 <main+0x288>)
 8002ce8:	f7ff fb44 	bl	8002374 <EEPROM_Read_Buffer>
  EEPROM_Read_Buffer((uint8_t *)&ki_roll, 4);
 8002cec:	2104      	movs	r1, #4
 8002cee:	4831      	ldr	r0, [pc, #196]	; (8002db4 <main+0x28c>)
 8002cf0:	f7ff fb40 	bl	8002374 <EEPROM_Read_Buffer>
  EEPROM_Read_Buffer((uint8_t *)&kd_roll, 4);
 8002cf4:	2104      	movs	r1, #4
 8002cf6:	4830      	ldr	r0, [pc, #192]	; (8002db8 <main+0x290>)
 8002cf8:	f7ff fb3c 	bl	8002374 <EEPROM_Read_Buffer>
  EEPROM_Read_Buffer((uint8_t *)&kp_yaw, 4);
 8002cfc:	2104      	movs	r1, #4
 8002cfe:	482f      	ldr	r0, [pc, #188]	; (8002dbc <main+0x294>)
 8002d00:	f7ff fb38 	bl	8002374 <EEPROM_Read_Buffer>
  EEPROM_Read_Buffer((uint8_t *)&ki_yaw, 4);
 8002d04:	2104      	movs	r1, #4
 8002d06:	482e      	ldr	r0, [pc, #184]	; (8002dc0 <main+0x298>)
 8002d08:	f7ff fb34 	bl	8002374 <EEPROM_Read_Buffer>
  EEPROM_Read_Buffer((uint8_t *)&kd_yaw, 4);
 8002d0c:	2104      	movs	r1, #4
 8002d0e:	482d      	ldr	r0, [pc, #180]	; (8002dc4 <main+0x29c>)
 8002d10:	f7ff fb30 	bl	8002374 <EEPROM_Read_Buffer>
  //CDC_Transmit_FS(buf, strlen((char*)buf));

  //Calibrate_BMP280();
  //Calibrate_IMU();

  program_buffer[0] = 0x01;
 8002d14:	4b2c      	ldr	r3, [pc, #176]	; (8002dc8 <main+0x2a0>)
 8002d16:	2201      	movs	r2, #1
 8002d18:	701a      	strb	r2, [r3, #0]
  program_buffer[1] = 0x01;
 8002d1a:	4b2b      	ldr	r3, [pc, #172]	; (8002dc8 <main+0x2a0>)
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	705a      	strb	r2, [r3, #1]
  program_buffer[2] = 0x02;
 8002d20:	4b29      	ldr	r3, [pc, #164]	; (8002dc8 <main+0x2a0>)
 8002d22:	2202      	movs	r2, #2
 8002d24:	709a      	strb	r2, [r3, #2]

  for(int i = 0; i < 4; i++)
 8002d26:	2300      	movs	r3, #0
 8002d28:	607b      	str	r3, [r7, #4]
 8002d2a:	e00a      	b.n	8002d42 <main+0x21a>
  {
	  program_buffer[3+i] = *(((uint8_t *)&temp_control_loop_test_time) + i);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	4a27      	ldr	r2, [pc, #156]	; (8002dcc <main+0x2a4>)
 8002d30:	441a      	add	r2, r3
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	3303      	adds	r3, #3
 8002d36:	7811      	ldrb	r1, [r2, #0]
 8002d38:	4a23      	ldr	r2, [pc, #140]	; (8002dc8 <main+0x2a0>)
 8002d3a:	54d1      	strb	r1, [r2, r3]
  for(int i = 0; i < 4; i++)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	3301      	adds	r3, #1
 8002d40:	607b      	str	r3, [r7, #4]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2b03      	cmp	r3, #3
 8002d46:	ddf1      	ble.n	8002d2c <main+0x204>
  }

  program_buffer[7] = 0x01;
 8002d48:	4b1f      	ldr	r3, [pc, #124]	; (8002dc8 <main+0x2a0>)
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	71da      	strb	r2, [r3, #7]
  program_buffer[8] = 0x02;
 8002d4e:	4b1e      	ldr	r3, [pc, #120]	; (8002dc8 <main+0x2a0>)
 8002d50:	2202      	movs	r2, #2
 8002d52:	721a      	strb	r2, [r3, #8]

  program_buffer[9] = 0x02;
 8002d54:	4b1c      	ldr	r3, [pc, #112]	; (8002dc8 <main+0x2a0>)
 8002d56:	2202      	movs	r2, #2
 8002d58:	725a      	strb	r2, [r3, #9]

  for(int i = 0; i < 4; i++)
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	603b      	str	r3, [r7, #0]
 8002d5e:	e042      	b.n	8002de6 <main+0x2be>
 8002d60:	20002404 	.word	0x20002404
 8002d64:	20002484 	.word	0x20002484
 8002d68:	200023c4 	.word	0x200023c4
 8002d6c:	20000dec 	.word	0x20000dec
 8002d70:	2000080c 	.word	0x2000080c
 8002d74:	2000080e 	.word	0x2000080e
 8002d78:	20000810 	.word	0x20000810
 8002d7c:	200007f4 	.word	0x200007f4
 8002d80:	20000800 	.word	0x20000800
 8002d84:	2000081c 	.word	0x2000081c
 8002d88:	20000888 	.word	0x20000888
 8002d8c:	200008c0 	.word	0x200008c0
 8002d90:	20000285 	.word	0x20000285
 8002d94:	20000564 	.word	0x20000564
 8002d98:	20000568 	.word	0x20000568
 8002d9c:	20000350 	.word	0x20000350
 8002da0:	2000025c 	.word	0x2000025c
 8002da4:	200008b8 	.word	0x200008b8
 8002da8:	20002370 	.word	0x20002370
 8002dac:	20000268 	.word	0x20000268
 8002db0:	20000234 	.word	0x20000234
 8002db4:	2000023c 	.word	0x2000023c
 8002db8:	20000244 	.word	0x20000244
 8002dbc:	20000238 	.word	0x20000238
 8002dc0:	20000240 	.word	0x20000240
 8002dc4:	20000248 	.word	0x20000248
 8002dc8:	2000035c 	.word	0x2000035c
 8002dcc:	20000024 	.word	0x20000024
  {
	  program_buffer[10+i] = *(((uint8_t *)&temp_control_loop_test_time) + i);
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	4ad3      	ldr	r2, [pc, #844]	; (8003120 <main+0x5f8>)
 8002dd4:	441a      	add	r2, r3
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	330a      	adds	r3, #10
 8002dda:	7811      	ldrb	r1, [r2, #0]
 8002ddc:	4ad1      	ldr	r2, [pc, #836]	; (8003124 <main+0x5fc>)
 8002dde:	54d1      	strb	r1, [r2, r3]
  for(int i = 0; i < 4; i++)
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	3301      	adds	r3, #1
 8002de4:	603b      	str	r3, [r7, #0]
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	2b03      	cmp	r3, #3
 8002dea:	ddf1      	ble.n	8002dd0 <main+0x2a8>
  }

  program_buffer[14] = 0x03;
 8002dec:	4bcd      	ldr	r3, [pc, #820]	; (8003124 <main+0x5fc>)
 8002dee:	2203      	movs	r2, #3
 8002df0:	739a      	strb	r2, [r3, #14]

  HAL_Delay(2000);
 8002df2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002df6:	f001 fe8d 	bl	8004b14 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  Control_Loop();
 8002dfa:	f7ff f98b 	bl	8002114 <Control_Loop>

	  if(GetMillisDifference(&temp_led_timer) > 500)
 8002dfe:	48ca      	ldr	r0, [pc, #808]	; (8003128 <main+0x600>)
 8002e00:	f000 fca0 	bl	8003744 <GetMillisDifference>
 8002e04:	4603      	mov	r3, r0
 8002e06:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002e0a:	d904      	bls.n	8002e16 <main+0x2ee>
	  {
		  temp_led_timer = GetMillis();
 8002e0c:	f000 fc88 	bl	8003720 <GetMillis>
 8002e10:	4602      	mov	r2, r0
 8002e12:	4bc5      	ldr	r3, [pc, #788]	; (8003128 <main+0x600>)
 8002e14:	601a      	str	r2, [r3, #0]

		  //HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
	  }

	  if(GetMicrosDifference(&pwm_output_timer) >= 4000)
 8002e16:	48c5      	ldr	r0, [pc, #788]	; (800312c <main+0x604>)
 8002e18:	f000 fca2 	bl	8003760 <GetMicrosDifference>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8002e22:	d304      	bcc.n	8002e2e <main+0x306>
	  {
		  pwm_output_timer = GetMicros();
 8002e24:	f000 fc70 	bl	8003708 <GetMicros>
 8002e28:	4602      	mov	r2, r0
 8002e2a:	4bc0      	ldr	r3, [pc, #768]	; (800312c <main+0x604>)
 8002e2c:	601a      	str	r2, [r3, #0]
		  //__HAL_TIM_SET_COUNTER(&htim8, 4999); //Reset motor PWN counter for fast response time(probably makes esc refresh rate faster)
	  }

	  if(GetMicrosDifference(&main_loop_timer) >= 2000)
 8002e2e:	48c0      	ldr	r0, [pc, #768]	; (8003130 <main+0x608>)
 8002e30:	f000 fc96 	bl	8003760 <GetMicrosDifference>
 8002e34:	4603      	mov	r3, r0
 8002e36:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002e3a:	f0c0 82ea 	bcc.w	8003412 <main+0x8ea>
	  {
		  if(main_cycle_counter > 399)
 8002e3e:	4bbd      	ldr	r3, [pc, #756]	; (8003134 <main+0x60c>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8002e46:	d302      	bcc.n	8002e4e <main+0x326>
			  main_cycle_counter = 0;
 8002e48:	4bba      	ldr	r3, [pc, #744]	; (8003134 <main+0x60c>)
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	601a      	str	r2, [r3, #0]
		  if(main_cycle_counter % 4 == 0)//Every 4 clock cycles(500uS * 4 = 2000uS) NOT IN USE RIGHT NOW
		  {

		  }

		  how_long_to_loop_main = GetMicrosDifference(&main_loop_timer);
 8002e4e:	48b8      	ldr	r0, [pc, #736]	; (8003130 <main+0x608>)
 8002e50:	f000 fc86 	bl	8003760 <GetMicrosDifference>
 8002e54:	4602      	mov	r2, r0
 8002e56:	4bb8      	ldr	r3, [pc, #736]	; (8003138 <main+0x610>)
 8002e58:	601a      	str	r2, [r3, #0]
		  how_long_to_loop_modifier = (float)(round(((float)((float)how_long_to_loop_main / 2000)) * 100.0) / 100.0);
 8002e5a:	4bb7      	ldr	r3, [pc, #732]	; (8003138 <main+0x610>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	ee07 3a90 	vmov	s15, r3
 8002e62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e66:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 800313c <main+0x614>
 8002e6a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002e6e:	ee16 0a90 	vmov	r0, s13
 8002e72:	f7fd fb69 	bl	8000548 <__aeabi_f2d>
 8002e76:	f04f 0200 	mov.w	r2, #0
 8002e7a:	4bb1      	ldr	r3, [pc, #708]	; (8003140 <main+0x618>)
 8002e7c:	f7fd fbbc 	bl	80005f8 <__aeabi_dmul>
 8002e80:	4603      	mov	r3, r0
 8002e82:	460c      	mov	r4, r1
 8002e84:	ec44 3b17 	vmov	d7, r3, r4
 8002e88:	eeb0 0a47 	vmov.f32	s0, s14
 8002e8c:	eef0 0a67 	vmov.f32	s1, s15
 8002e90:	f00c fb50 	bl	800f534 <round>
 8002e94:	ec51 0b10 	vmov	r0, r1, d0
 8002e98:	f04f 0200 	mov.w	r2, #0
 8002e9c:	4ba8      	ldr	r3, [pc, #672]	; (8003140 <main+0x618>)
 8002e9e:	f7fd fcd5 	bl	800084c <__aeabi_ddiv>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	460c      	mov	r4, r1
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	4621      	mov	r1, r4
 8002eaa:	f7fd fe7d 	bl	8000ba8 <__aeabi_d2f>
 8002eae:	4602      	mov	r2, r0
 8002eb0:	4ba4      	ldr	r3, [pc, #656]	; (8003144 <main+0x61c>)
 8002eb2:	601a      	str	r2, [r3, #0]
		  main_loop_timer = GetMicros();
 8002eb4:	f000 fc28 	bl	8003708 <GetMicros>
 8002eb8:	4602      	mov	r2, r0
 8002eba:	4b9d      	ldr	r3, [pc, #628]	; (8003130 <main+0x608>)
 8002ebc:	601a      	str	r2, [r3, #0]

		  Read_IMU(0);
 8002ebe:	2000      	movs	r0, #0
 8002ec0:	f7ff fd84 	bl	80029cc <Read_IMU>

		  gyro_x = (float)raw_gyro_acc_data[0] / 65.5;
 8002ec4:	4ba0      	ldr	r3, [pc, #640]	; (8003148 <main+0x620>)
 8002ec6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002eca:	ee07 3a90 	vmov	s15, r3
 8002ece:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ed2:	eddf 6a9e 	vldr	s13, [pc, #632]	; 800314c <main+0x624>
 8002ed6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002eda:	4b9d      	ldr	r3, [pc, #628]	; (8003150 <main+0x628>)
 8002edc:	edc3 7a00 	vstr	s15, [r3]
		  gyro_y = (float)raw_gyro_acc_data[1] / -65.5;
 8002ee0:	4b99      	ldr	r3, [pc, #612]	; (8003148 <main+0x620>)
 8002ee2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002ee6:	ee07 3a90 	vmov	s15, r3
 8002eea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002eee:	eddf 6a99 	vldr	s13, [pc, #612]	; 8003154 <main+0x62c>
 8002ef2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ef6:	4b98      	ldr	r3, [pc, #608]	; (8003158 <main+0x630>)
 8002ef8:	edc3 7a00 	vstr	s15, [r3]
		  gyro_z = (float)raw_gyro_acc_data[2] / -65.5;
 8002efc:	4b92      	ldr	r3, [pc, #584]	; (8003148 <main+0x620>)
 8002efe:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002f02:	ee07 3a90 	vmov	s15, r3
 8002f06:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002f0a:	eddf 6a92 	vldr	s13, [pc, #584]	; 8003154 <main+0x62c>
 8002f0e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002f12:	4b92      	ldr	r3, [pc, #584]	; (800315c <main+0x634>)
 8002f14:	edc3 7a00 	vstr	s15, [r3]

		  acc_magnitude = sqrt(((float)raw_gyro_acc_data[3] * (float)raw_gyro_acc_data[3]) + ((float)raw_gyro_acc_data[4] * (float)raw_gyro_acc_data[4]) + ((float)raw_gyro_acc_data[5] * (float)raw_gyro_acc_data[5]));
 8002f18:	4b8b      	ldr	r3, [pc, #556]	; (8003148 <main+0x620>)
 8002f1a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002f1e:	ee07 3a90 	vmov	s15, r3
 8002f22:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002f26:	4b88      	ldr	r3, [pc, #544]	; (8003148 <main+0x620>)
 8002f28:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002f2c:	ee07 3a90 	vmov	s15, r3
 8002f30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f34:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f38:	4b83      	ldr	r3, [pc, #524]	; (8003148 <main+0x620>)
 8002f3a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002f3e:	ee07 3a90 	vmov	s15, r3
 8002f42:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002f46:	4b80      	ldr	r3, [pc, #512]	; (8003148 <main+0x620>)
 8002f48:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002f4c:	ee07 3a90 	vmov	s15, r3
 8002f50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f54:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f58:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f5c:	4b7a      	ldr	r3, [pc, #488]	; (8003148 <main+0x620>)
 8002f5e:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8002f62:	ee07 3a90 	vmov	s15, r3
 8002f66:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002f6a:	4b77      	ldr	r3, [pc, #476]	; (8003148 <main+0x620>)
 8002f6c:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8002f70:	ee07 3a90 	vmov	s15, r3
 8002f74:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f78:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f80:	ee17 0a90 	vmov	r0, s15
 8002f84:	f7fd fae0 	bl	8000548 <__aeabi_f2d>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	460c      	mov	r4, r1
 8002f8c:	ec44 3b10 	vmov	d0, r3, r4
 8002f90:	f00c fd2a 	bl	800f9e8 <sqrt>
 8002f94:	ec54 3b10 	vmov	r3, r4, d0
 8002f98:	4618      	mov	r0, r3
 8002f9a:	4621      	mov	r1, r4
 8002f9c:	f7fd fe04 	bl	8000ba8 <__aeabi_d2f>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	4b6f      	ldr	r3, [pc, #444]	; (8003160 <main+0x638>)
 8002fa4:	601a      	str	r2, [r3, #0]

		  if(acc_magnitude != 0)
 8002fa6:	4b6e      	ldr	r3, [pc, #440]	; (8003160 <main+0x638>)
 8002fa8:	edd3 7a00 	vldr	s15, [r3]
 8002fac:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002fb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fb4:	d06f      	beq.n	8003096 <main+0x56e>
		  {
			  if(abs(raw_gyro_acc_data[4]) < acc_magnitude)
 8002fb6:	4b64      	ldr	r3, [pc, #400]	; (8003148 <main+0x620>)
 8002fb8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	bfb8      	it	lt
 8002fc0:	425b      	neglt	r3, r3
 8002fc2:	ee07 3a90 	vmov	s15, r3
 8002fc6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002fca:	4b65      	ldr	r3, [pc, #404]	; (8003160 <main+0x638>)
 8002fcc:	edd3 7a00 	vldr	s15, [r3]
 8002fd0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002fd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fd8:	d525      	bpl.n	8003026 <main+0x4fe>
			  {
				  acc_x = asin((float)raw_gyro_acc_data[4] / acc_magnitude) * 57.296;
 8002fda:	4b5b      	ldr	r3, [pc, #364]	; (8003148 <main+0x620>)
 8002fdc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002fe0:	ee07 3a90 	vmov	s15, r3
 8002fe4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002fe8:	4b5d      	ldr	r3, [pc, #372]	; (8003160 <main+0x638>)
 8002fea:	edd3 7a00 	vldr	s15, [r3]
 8002fee:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002ff2:	ee16 0a90 	vmov	r0, s13
 8002ff6:	f7fd faa7 	bl	8000548 <__aeabi_f2d>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	460c      	mov	r4, r1
 8002ffe:	ec44 3b10 	vmov	d0, r3, r4
 8003002:	f00c fb29 	bl	800f658 <asin>
 8003006:	ec51 0b10 	vmov	r0, r1, d0
 800300a:	a343      	add	r3, pc, #268	; (adr r3, 8003118 <main+0x5f0>)
 800300c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003010:	f7fd faf2 	bl	80005f8 <__aeabi_dmul>
 8003014:	4603      	mov	r3, r0
 8003016:	460c      	mov	r4, r1
 8003018:	4618      	mov	r0, r3
 800301a:	4621      	mov	r1, r4
 800301c:	f7fd fdc4 	bl	8000ba8 <__aeabi_d2f>
 8003020:	4602      	mov	r2, r0
 8003022:	4b50      	ldr	r3, [pc, #320]	; (8003164 <main+0x63c>)
 8003024:	601a      	str	r2, [r3, #0]
			  }

			  if(abs(raw_gyro_acc_data[3]) < acc_magnitude)
 8003026:	4b48      	ldr	r3, [pc, #288]	; (8003148 <main+0x620>)
 8003028:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800302c:	2b00      	cmp	r3, #0
 800302e:	bfb8      	it	lt
 8003030:	425b      	neglt	r3, r3
 8003032:	ee07 3a90 	vmov	s15, r3
 8003036:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800303a:	4b49      	ldr	r3, [pc, #292]	; (8003160 <main+0x638>)
 800303c:	edd3 7a00 	vldr	s15, [r3]
 8003040:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003044:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003048:	d525      	bpl.n	8003096 <main+0x56e>
			  {
				  acc_y = asin((float)raw_gyro_acc_data[3] / acc_magnitude) * 57.296;
 800304a:	4b3f      	ldr	r3, [pc, #252]	; (8003148 <main+0x620>)
 800304c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8003050:	ee07 3a90 	vmov	s15, r3
 8003054:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003058:	4b41      	ldr	r3, [pc, #260]	; (8003160 <main+0x638>)
 800305a:	edd3 7a00 	vldr	s15, [r3]
 800305e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003062:	ee16 0a90 	vmov	r0, s13
 8003066:	f7fd fa6f 	bl	8000548 <__aeabi_f2d>
 800306a:	4603      	mov	r3, r0
 800306c:	460c      	mov	r4, r1
 800306e:	ec44 3b10 	vmov	d0, r3, r4
 8003072:	f00c faf1 	bl	800f658 <asin>
 8003076:	ec51 0b10 	vmov	r0, r1, d0
 800307a:	a327      	add	r3, pc, #156	; (adr r3, 8003118 <main+0x5f0>)
 800307c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003080:	f7fd faba 	bl	80005f8 <__aeabi_dmul>
 8003084:	4603      	mov	r3, r0
 8003086:	460c      	mov	r4, r1
 8003088:	4618      	mov	r0, r3
 800308a:	4621      	mov	r1, r4
 800308c:	f7fd fd8c 	bl	8000ba8 <__aeabi_d2f>
 8003090:	4602      	mov	r2, r0
 8003092:	4b35      	ldr	r3, [pc, #212]	; (8003168 <main+0x640>)
 8003094:	601a      	str	r2, [r3, #0]
			  }
		  }

		  gyro_x_angle += (gyro_x) * ((float)how_long_to_loop_main / 1000000);
 8003096:	4b28      	ldr	r3, [pc, #160]	; (8003138 <main+0x610>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	ee07 3a90 	vmov	s15, r3
 800309e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030a2:	eddf 6a32 	vldr	s13, [pc, #200]	; 800316c <main+0x644>
 80030a6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80030aa:	4b29      	ldr	r3, [pc, #164]	; (8003150 <main+0x628>)
 80030ac:	edd3 7a00 	vldr	s15, [r3]
 80030b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80030b4:	4b2e      	ldr	r3, [pc, #184]	; (8003170 <main+0x648>)
 80030b6:	edd3 7a00 	vldr	s15, [r3]
 80030ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030be:	4b2c      	ldr	r3, [pc, #176]	; (8003170 <main+0x648>)
 80030c0:	edc3 7a00 	vstr	s15, [r3]
		  gyro_y_angle += (gyro_y) * ((float)how_long_to_loop_main / 1000000);
 80030c4:	4b1c      	ldr	r3, [pc, #112]	; (8003138 <main+0x610>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	ee07 3a90 	vmov	s15, r3
 80030cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030d0:	eddf 6a26 	vldr	s13, [pc, #152]	; 800316c <main+0x644>
 80030d4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80030d8:	4b1f      	ldr	r3, [pc, #124]	; (8003158 <main+0x630>)
 80030da:	edd3 7a00 	vldr	s15, [r3]
 80030de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80030e2:	4b24      	ldr	r3, [pc, #144]	; (8003174 <main+0x64c>)
 80030e4:	edd3 7a00 	vldr	s15, [r3]
 80030e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030ec:	4b21      	ldr	r3, [pc, #132]	; (8003174 <main+0x64c>)
 80030ee:	edc3 7a00 	vstr	s15, [r3]
		  gyro_z_angle += (gyro_z) * ((float)how_long_to_loop_main / 1000000);
 80030f2:	4b11      	ldr	r3, [pc, #68]	; (8003138 <main+0x610>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	ee07 3a90 	vmov	s15, r3
 80030fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030fe:	eddf 6a1b 	vldr	s13, [pc, #108]	; 800316c <main+0x644>
 8003102:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003106:	4b15      	ldr	r3, [pc, #84]	; (800315c <main+0x634>)
 8003108:	edd3 7a00 	vldr	s15, [r3]
 800310c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003110:	e032      	b.n	8003178 <main+0x650>
 8003112:	bf00      	nop
 8003114:	f3af 8000 	nop.w
 8003118:	53f7ced9 	.word	0x53f7ced9
 800311c:	404ca5e3 	.word	0x404ca5e3
 8003120:	20000024 	.word	0x20000024
 8003124:	2000035c 	.word	0x2000035c
 8003128:	200008b4 	.word	0x200008b4
 800312c:	20000884 	.word	0x20000884
 8003130:	200008d8 	.word	0x200008d8
 8003134:	2000027c 	.word	0x2000027c
 8003138:	20000888 	.word	0x20000888
 800313c:	44fa0000 	.word	0x44fa0000
 8003140:	40590000 	.word	0x40590000
 8003144:	20000020 	.word	0x20000020
 8003148:	2000080c 	.word	0x2000080c
 800314c:	42830000 	.word	0x42830000
 8003150:	20000818 	.word	0x20000818
 8003154:	c2830000 	.word	0xc2830000
 8003158:	200007f8 	.word	0x200007f8
 800315c:	20000848 	.word	0x20000848
 8003160:	20000820 	.word	0x20000820
 8003164:	20000824 	.word	0x20000824
 8003168:	200007ec 	.word	0x200007ec
 800316c:	49742400 	.word	0x49742400
 8003170:	200007f4 	.word	0x200007f4
 8003174:	20000800 	.word	0x20000800
 8003178:	4bad      	ldr	r3, [pc, #692]	; (8003430 <main+0x908>)
 800317a:	edd3 7a00 	vldr	s15, [r3]
 800317e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003182:	4bab      	ldr	r3, [pc, #684]	; (8003430 <main+0x908>)
 8003184:	edc3 7a00 	vstr	s15, [r3]

		  gyro_x_angle += (gyro_y_angle * sin(gyro_z * 0.01745 * ((float)how_long_to_loop_main / 1000000)));
 8003188:	4baa      	ldr	r3, [pc, #680]	; (8003434 <main+0x90c>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4618      	mov	r0, r3
 800318e:	f7fd f9db 	bl	8000548 <__aeabi_f2d>
 8003192:	4604      	mov	r4, r0
 8003194:	460d      	mov	r5, r1
 8003196:	4ba8      	ldr	r3, [pc, #672]	; (8003438 <main+0x910>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4618      	mov	r0, r3
 800319c:	f7fd f9d4 	bl	8000548 <__aeabi_f2d>
 80031a0:	4680      	mov	r8, r0
 80031a2:	4689      	mov	r9, r1
 80031a4:	4ba5      	ldr	r3, [pc, #660]	; (800343c <main+0x914>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4618      	mov	r0, r3
 80031aa:	f7fd f9cd 	bl	8000548 <__aeabi_f2d>
 80031ae:	a39a      	add	r3, pc, #616	; (adr r3, 8003418 <main+0x8f0>)
 80031b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031b4:	f7fd fa20 	bl	80005f8 <__aeabi_dmul>
 80031b8:	4602      	mov	r2, r0
 80031ba:	460b      	mov	r3, r1
 80031bc:	4692      	mov	sl, r2
 80031be:	469b      	mov	fp, r3
 80031c0:	4b9f      	ldr	r3, [pc, #636]	; (8003440 <main+0x918>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	ee07 3a90 	vmov	s15, r3
 80031c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031cc:	ed9f 7a9d 	vldr	s14, [pc, #628]	; 8003444 <main+0x91c>
 80031d0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80031d4:	ee16 0a90 	vmov	r0, s13
 80031d8:	f7fd f9b6 	bl	8000548 <__aeabi_f2d>
 80031dc:	4602      	mov	r2, r0
 80031de:	460b      	mov	r3, r1
 80031e0:	4650      	mov	r0, sl
 80031e2:	4659      	mov	r1, fp
 80031e4:	f7fd fa08 	bl	80005f8 <__aeabi_dmul>
 80031e8:	4602      	mov	r2, r0
 80031ea:	460b      	mov	r3, r1
 80031ec:	ec43 2b17 	vmov	d7, r2, r3
 80031f0:	eeb0 0a47 	vmov.f32	s0, s14
 80031f4:	eef0 0a67 	vmov.f32	s1, s15
 80031f8:	f00c f9e6 	bl	800f5c8 <sin>
 80031fc:	ec53 2b10 	vmov	r2, r3, d0
 8003200:	4640      	mov	r0, r8
 8003202:	4649      	mov	r1, r9
 8003204:	f7fd f9f8 	bl	80005f8 <__aeabi_dmul>
 8003208:	4602      	mov	r2, r0
 800320a:	460b      	mov	r3, r1
 800320c:	4620      	mov	r0, r4
 800320e:	4629      	mov	r1, r5
 8003210:	f7fd f83c 	bl	800028c <__adddf3>
 8003214:	4603      	mov	r3, r0
 8003216:	460c      	mov	r4, r1
 8003218:	4618      	mov	r0, r3
 800321a:	4621      	mov	r1, r4
 800321c:	f7fd fcc4 	bl	8000ba8 <__aeabi_d2f>
 8003220:	4602      	mov	r2, r0
 8003222:	4b84      	ldr	r3, [pc, #528]	; (8003434 <main+0x90c>)
 8003224:	601a      	str	r2, [r3, #0]
		  gyro_y_angle -= (gyro_x_angle * sin(gyro_z * 0.01745 * ((float)how_long_to_loop_main / 1000000)));
 8003226:	4b84      	ldr	r3, [pc, #528]	; (8003438 <main+0x910>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4618      	mov	r0, r3
 800322c:	f7fd f98c 	bl	8000548 <__aeabi_f2d>
 8003230:	4604      	mov	r4, r0
 8003232:	460d      	mov	r5, r1
 8003234:	4b7f      	ldr	r3, [pc, #508]	; (8003434 <main+0x90c>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4618      	mov	r0, r3
 800323a:	f7fd f985 	bl	8000548 <__aeabi_f2d>
 800323e:	4680      	mov	r8, r0
 8003240:	4689      	mov	r9, r1
 8003242:	4b7e      	ldr	r3, [pc, #504]	; (800343c <main+0x914>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4618      	mov	r0, r3
 8003248:	f7fd f97e 	bl	8000548 <__aeabi_f2d>
 800324c:	a372      	add	r3, pc, #456	; (adr r3, 8003418 <main+0x8f0>)
 800324e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003252:	f7fd f9d1 	bl	80005f8 <__aeabi_dmul>
 8003256:	4602      	mov	r2, r0
 8003258:	460b      	mov	r3, r1
 800325a:	4692      	mov	sl, r2
 800325c:	469b      	mov	fp, r3
 800325e:	4b78      	ldr	r3, [pc, #480]	; (8003440 <main+0x918>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	ee07 3a90 	vmov	s15, r3
 8003266:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800326a:	ed9f 7a76 	vldr	s14, [pc, #472]	; 8003444 <main+0x91c>
 800326e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003272:	ee16 0a90 	vmov	r0, s13
 8003276:	f7fd f967 	bl	8000548 <__aeabi_f2d>
 800327a:	4602      	mov	r2, r0
 800327c:	460b      	mov	r3, r1
 800327e:	4650      	mov	r0, sl
 8003280:	4659      	mov	r1, fp
 8003282:	f7fd f9b9 	bl	80005f8 <__aeabi_dmul>
 8003286:	4602      	mov	r2, r0
 8003288:	460b      	mov	r3, r1
 800328a:	ec43 2b17 	vmov	d7, r2, r3
 800328e:	eeb0 0a47 	vmov.f32	s0, s14
 8003292:	eef0 0a67 	vmov.f32	s1, s15
 8003296:	f00c f997 	bl	800f5c8 <sin>
 800329a:	ec53 2b10 	vmov	r2, r3, d0
 800329e:	4640      	mov	r0, r8
 80032a0:	4649      	mov	r1, r9
 80032a2:	f7fd f9a9 	bl	80005f8 <__aeabi_dmul>
 80032a6:	4602      	mov	r2, r0
 80032a8:	460b      	mov	r3, r1
 80032aa:	4620      	mov	r0, r4
 80032ac:	4629      	mov	r1, r5
 80032ae:	f7fc ffeb 	bl	8000288 <__aeabi_dsub>
 80032b2:	4603      	mov	r3, r0
 80032b4:	460c      	mov	r4, r1
 80032b6:	4618      	mov	r0, r3
 80032b8:	4621      	mov	r1, r4
 80032ba:	f7fd fc75 	bl	8000ba8 <__aeabi_d2f>
 80032be:	4602      	mov	r2, r0
 80032c0:	4b5d      	ldr	r3, [pc, #372]	; (8003438 <main+0x910>)
 80032c2:	601a      	str	r2, [r3, #0]

		  gyro_x_angle = (gyro_x_angle * 0.9985) + (acc_x * (1.0000 - 0.9985));
 80032c4:	4b5b      	ldr	r3, [pc, #364]	; (8003434 <main+0x90c>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4618      	mov	r0, r3
 80032ca:	f7fd f93d 	bl	8000548 <__aeabi_f2d>
 80032ce:	a354      	add	r3, pc, #336	; (adr r3, 8003420 <main+0x8f8>)
 80032d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032d4:	f7fd f990 	bl	80005f8 <__aeabi_dmul>
 80032d8:	4603      	mov	r3, r0
 80032da:	460c      	mov	r4, r1
 80032dc:	4625      	mov	r5, r4
 80032de:	461c      	mov	r4, r3
 80032e0:	4b59      	ldr	r3, [pc, #356]	; (8003448 <main+0x920>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4618      	mov	r0, r3
 80032e6:	f7fd f92f 	bl	8000548 <__aeabi_f2d>
 80032ea:	a34f      	add	r3, pc, #316	; (adr r3, 8003428 <main+0x900>)
 80032ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032f0:	f7fd f982 	bl	80005f8 <__aeabi_dmul>
 80032f4:	4602      	mov	r2, r0
 80032f6:	460b      	mov	r3, r1
 80032f8:	4620      	mov	r0, r4
 80032fa:	4629      	mov	r1, r5
 80032fc:	f7fc ffc6 	bl	800028c <__adddf3>
 8003300:	4603      	mov	r3, r0
 8003302:	460c      	mov	r4, r1
 8003304:	4618      	mov	r0, r3
 8003306:	4621      	mov	r1, r4
 8003308:	f7fd fc4e 	bl	8000ba8 <__aeabi_d2f>
 800330c:	4602      	mov	r2, r0
 800330e:	4b49      	ldr	r3, [pc, #292]	; (8003434 <main+0x90c>)
 8003310:	601a      	str	r2, [r3, #0]
		  gyro_y_angle = (gyro_y_angle * 0.9985) + (acc_y * (1.0000 - 0.9985));
 8003312:	4b49      	ldr	r3, [pc, #292]	; (8003438 <main+0x910>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4618      	mov	r0, r3
 8003318:	f7fd f916 	bl	8000548 <__aeabi_f2d>
 800331c:	a340      	add	r3, pc, #256	; (adr r3, 8003420 <main+0x8f8>)
 800331e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003322:	f7fd f969 	bl	80005f8 <__aeabi_dmul>
 8003326:	4603      	mov	r3, r0
 8003328:	460c      	mov	r4, r1
 800332a:	4625      	mov	r5, r4
 800332c:	461c      	mov	r4, r3
 800332e:	4b47      	ldr	r3, [pc, #284]	; (800344c <main+0x924>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4618      	mov	r0, r3
 8003334:	f7fd f908 	bl	8000548 <__aeabi_f2d>
 8003338:	a33b      	add	r3, pc, #236	; (adr r3, 8003428 <main+0x900>)
 800333a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800333e:	f7fd f95b 	bl	80005f8 <__aeabi_dmul>
 8003342:	4602      	mov	r2, r0
 8003344:	460b      	mov	r3, r1
 8003346:	4620      	mov	r0, r4
 8003348:	4629      	mov	r1, r5
 800334a:	f7fc ff9f 	bl	800028c <__adddf3>
 800334e:	4603      	mov	r3, r0
 8003350:	460c      	mov	r4, r1
 8003352:	4618      	mov	r0, r3
 8003354:	4621      	mov	r1, r4
 8003356:	f7fd fc27 	bl	8000ba8 <__aeabi_d2f>
 800335a:	4602      	mov	r2, r0
 800335c:	4b36      	ldr	r3, [pc, #216]	; (8003438 <main+0x910>)
 800335e:	601a      	str	r2, [r3, #0]

		  if(gyro_z_angle < 0)
 8003360:	4b33      	ldr	r3, [pc, #204]	; (8003430 <main+0x908>)
 8003362:	edd3 7a00 	vldr	s15, [r3]
 8003366:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800336a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800336e:	d509      	bpl.n	8003384 <main+0x85c>
			  gyro_z_angle += 360;
 8003370:	4b2f      	ldr	r3, [pc, #188]	; (8003430 <main+0x908>)
 8003372:	edd3 7a00 	vldr	s15, [r3]
 8003376:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8003450 <main+0x928>
 800337a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800337e:	4b2c      	ldr	r3, [pc, #176]	; (8003430 <main+0x908>)
 8003380:	edc3 7a00 	vstr	s15, [r3]
		  if(gyro_z_angle >= 360)
 8003384:	4b2a      	ldr	r3, [pc, #168]	; (8003430 <main+0x908>)
 8003386:	edd3 7a00 	vldr	s15, [r3]
 800338a:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8003450 <main+0x928>
 800338e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003392:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003396:	db09      	blt.n	80033ac <main+0x884>
			  gyro_z_angle -= 360;
 8003398:	4b25      	ldr	r3, [pc, #148]	; (8003430 <main+0x908>)
 800339a:	edd3 7a00 	vldr	s15, [r3]
 800339e:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8003450 <main+0x928>
 80033a2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80033a6:	4b22      	ldr	r3, [pc, #136]	; (8003430 <main+0x908>)
 80033a8:	edc3 7a00 	vstr	s15, [r3]

		  if(main_cycle_counter % 20)
 80033ac:	4b29      	ldr	r3, [pc, #164]	; (8003454 <main+0x92c>)
 80033ae:	6819      	ldr	r1, [r3, #0]
 80033b0:	4b29      	ldr	r3, [pc, #164]	; (8003458 <main+0x930>)
 80033b2:	fba3 2301 	umull	r2, r3, r3, r1
 80033b6:	091a      	lsrs	r2, r3, #4
 80033b8:	4613      	mov	r3, r2
 80033ba:	009b      	lsls	r3, r3, #2
 80033bc:	4413      	add	r3, r2
 80033be:	009b      	lsls	r3, r3, #2
 80033c0:	1aca      	subs	r2, r1, r3
 80033c2:	2a00      	cmp	r2, #0
 80033c4:	d003      	beq.n	80033ce <main+0x8a6>
		  {
			  Read_BMP280_PressureTemperature();
 80033c6:	f7fd ff53 	bl	8001270 <Read_BMP280_PressureTemperature>
			  Calculate_Altitude_PID();
 80033ca:	f7fe fda9 	bl	8001f20 <Calculate_Altitude_PID>
		  }

		  //Calculate all motors values, then immediately output them using oneshot125
		  Motor_PID();
 80033ce:	f7fe fa41 	bl	8001854 <Motor_PID>
		  Calculate_Motor_Outputs();
 80033d2:	f7fe fd09 	bl	8001de8 <Calculate_Motor_Outputs>

		  __HAL_TIM_SET_COUNTER(&htim8, 3999);
 80033d6:	4b21      	ldr	r3, [pc, #132]	; (800345c <main+0x934>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f640 729f 	movw	r2, #3999	; 0xf9f
 80033de:	625a      	str	r2, [r3, #36]	; 0x24

		  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, esc1_output);
 80033e0:	4b1f      	ldr	r3, [pc, #124]	; (8003460 <main+0x938>)
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	4b1d      	ldr	r3, [pc, #116]	; (800345c <main+0x934>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	641a      	str	r2, [r3, #64]	; 0x40
		  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, esc2_output);
 80033ea:	4b1e      	ldr	r3, [pc, #120]	; (8003464 <main+0x93c>)
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	4b1b      	ldr	r3, [pc, #108]	; (800345c <main+0x934>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	63da      	str	r2, [r3, #60]	; 0x3c
		  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, esc3_output);
 80033f4:	4b1c      	ldr	r3, [pc, #112]	; (8003468 <main+0x940>)
 80033f6:	681a      	ldr	r2, [r3, #0]
 80033f8:	4b18      	ldr	r3, [pc, #96]	; (800345c <main+0x934>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	639a      	str	r2, [r3, #56]	; 0x38
		  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, esc4_output);
 80033fe:	4b1b      	ldr	r3, [pc, #108]	; (800346c <main+0x944>)
 8003400:	681a      	ldr	r2, [r3, #0]
 8003402:	4b16      	ldr	r3, [pc, #88]	; (800345c <main+0x934>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	635a      	str	r2, [r3, #52]	; 0x34

		  main_cycle_counter++;
 8003408:	4b12      	ldr	r3, [pc, #72]	; (8003454 <main+0x92c>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	3301      	adds	r3, #1
 800340e:	4a11      	ldr	r2, [pc, #68]	; (8003454 <main+0x92c>)
 8003410:	6013      	str	r3, [r2, #0]
	  }

	  telem_loop();
 8003412:	f000 fb6f 	bl	8003af4 <telem_loop>
	  Control_Loop();
 8003416:	e4f0      	b.n	8002dfa <main+0x2d2>
 8003418:	ad42c3ca 	.word	0xad42c3ca
 800341c:	3f91de69 	.word	0x3f91de69
 8003420:	45a1cac1 	.word	0x45a1cac1
 8003424:	3feff3b6 	.word	0x3feff3b6
 8003428:	bc6a7e00 	.word	0xbc6a7e00
 800342c:	3f589374 	.word	0x3f589374
 8003430:	2000081c 	.word	0x2000081c
 8003434:	200007f4 	.word	0x200007f4
 8003438:	20000800 	.word	0x20000800
 800343c:	20000848 	.word	0x20000848
 8003440:	20000888 	.word	0x20000888
 8003444:	49742400 	.word	0x49742400
 8003448:	20000824 	.word	0x20000824
 800344c:	200007ec 	.word	0x200007ec
 8003450:	43b40000 	.word	0x43b40000
 8003454:	2000027c 	.word	0x2000027c
 8003458:	cccccccd 	.word	0xcccccccd
 800345c:	200023c4 	.word	0x200023c4
 8003460:	20000004 	.word	0x20000004
 8003464:	20000008 	.word	0x20000008
 8003468:	2000000c 	.word	0x2000000c
 800346c:	20000010 	.word	0x20000010

08003470 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b098      	sub	sp, #96	; 0x60
 8003474:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003476:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800347a:	2230      	movs	r2, #48	; 0x30
 800347c:	2100      	movs	r1, #0
 800347e:	4618      	mov	r0, r3
 8003480:	f00b fc42 	bl	800ed08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003484:	f107 031c 	add.w	r3, r7, #28
 8003488:	2200      	movs	r2, #0
 800348a:	601a      	str	r2, [r3, #0]
 800348c:	605a      	str	r2, [r3, #4]
 800348e:	609a      	str	r2, [r3, #8]
 8003490:	60da      	str	r2, [r3, #12]
 8003492:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003494:	f107 030c 	add.w	r3, r7, #12
 8003498:	2200      	movs	r2, #0
 800349a:	601a      	str	r2, [r3, #0]
 800349c:	605a      	str	r2, [r3, #4]
 800349e:	609a      	str	r2, [r3, #8]
 80034a0:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80034a2:	2300      	movs	r3, #0
 80034a4:	60bb      	str	r3, [r7, #8]
 80034a6:	4b31      	ldr	r3, [pc, #196]	; (800356c <SystemClock_Config+0xfc>)
 80034a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034aa:	4a30      	ldr	r2, [pc, #192]	; (800356c <SystemClock_Config+0xfc>)
 80034ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034b0:	6413      	str	r3, [r2, #64]	; 0x40
 80034b2:	4b2e      	ldr	r3, [pc, #184]	; (800356c <SystemClock_Config+0xfc>)
 80034b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034ba:	60bb      	str	r3, [r7, #8]
 80034bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80034be:	2300      	movs	r3, #0
 80034c0:	607b      	str	r3, [r7, #4]
 80034c2:	4b2b      	ldr	r3, [pc, #172]	; (8003570 <SystemClock_Config+0x100>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a2a      	ldr	r2, [pc, #168]	; (8003570 <SystemClock_Config+0x100>)
 80034c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80034cc:	6013      	str	r3, [r2, #0]
 80034ce:	4b28      	ldr	r3, [pc, #160]	; (8003570 <SystemClock_Config+0x100>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80034d6:	607b      	str	r3, [r7, #4]
 80034d8:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80034da:	2309      	movs	r3, #9
 80034dc:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80034de:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80034e2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80034e4:	2301      	movs	r3, #1
 80034e6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80034e8:	2302      	movs	r3, #2
 80034ea:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80034ec:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80034f0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80034f2:	2310      	movs	r3, #16
 80034f4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 80034f6:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80034fa:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80034fc:	2302      	movs	r3, #2
 80034fe:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8003500:	2307      	movs	r3, #7
 8003502:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003504:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003508:	4618      	mov	r0, r3
 800350a:	f005 fff9 	bl	8009500 <HAL_RCC_OscConfig>
 800350e:	4603      	mov	r3, r0
 8003510:	2b00      	cmp	r3, #0
 8003512:	d001      	beq.n	8003518 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8003514:	f000 f9a4 	bl	8003860 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003518:	230f      	movs	r3, #15
 800351a:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800351c:	2302      	movs	r3, #2
 800351e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003520:	2300      	movs	r3, #0
 8003522:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003524:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003528:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800352a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800352e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003530:	f107 031c 	add.w	r3, r7, #28
 8003534:	2105      	movs	r1, #5
 8003536:	4618      	mov	r0, r3
 8003538:	f006 fa52 	bl	80099e0 <HAL_RCC_ClockConfig>
 800353c:	4603      	mov	r3, r0
 800353e:	2b00      	cmp	r3, #0
 8003540:	d001      	beq.n	8003546 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8003542:	f000 f98d 	bl	8003860 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003546:	2302      	movs	r3, #2
 8003548:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800354a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800354e:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003550:	f107 030c 	add.w	r3, r7, #12
 8003554:	4618      	mov	r0, r3
 8003556:	f006 fc1f 	bl	8009d98 <HAL_RCCEx_PeriphCLKConfig>
 800355a:	4603      	mov	r3, r0
 800355c:	2b00      	cmp	r3, #0
 800355e:	d001      	beq.n	8003564 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8003560:	f000 f97e 	bl	8003860 <Error_Handler>
  }
}
 8003564:	bf00      	nop
 8003566:	3760      	adds	r7, #96	; 0x60
 8003568:	46bd      	mov	sp, r7
 800356a:	bd80      	pop	{r7, pc}
 800356c:	40023800 	.word	0x40023800
 8003570:	40007000 	.word	0x40007000

08003574 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b082      	sub	sp, #8
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
	if(htim == &htim5)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	4a4e      	ldr	r2, [pc, #312]	; (80036b8 <HAL_TIM_IC_CaptureCallback+0x144>)
 8003580:	4293      	cmp	r3, r2
 8003582:	f040 8095 	bne.w	80036b0 <HAL_TIM_IC_CaptureCallback+0x13c>
	{
		current_ppm_capture = HAL_TIM_ReadCapturedValue(&htim5, TIM_CHANNEL_1);
 8003586:	2100      	movs	r1, #0
 8003588:	484b      	ldr	r0, [pc, #300]	; (80036b8 <HAL_TIM_IC_CaptureCallback+0x144>)
 800358a:	f007 fa45 	bl	800aa18 <HAL_TIM_ReadCapturedValue>
 800358e:	4602      	mov	r2, r0
 8003590:	4b4a      	ldr	r3, [pc, #296]	; (80036bc <HAL_TIM_IC_CaptureCallback+0x148>)
 8003592:	601a      	str	r2, [r3, #0]

		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0))
 8003594:	2101      	movs	r1, #1
 8003596:	484a      	ldr	r0, [pc, #296]	; (80036c0 <HAL_TIM_IC_CaptureCallback+0x14c>)
 8003598:	f002 f8a2 	bl	80056e0 <HAL_GPIO_ReadPin>
 800359c:	4603      	mov	r3, r0
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d014      	beq.n	80035cc <HAL_TIM_IC_CaptureCallback+0x58>
		{
			last_ppm_capture = current_ppm_capture;
 80035a2:	4b46      	ldr	r3, [pc, #280]	; (80036bc <HAL_TIM_IC_CaptureCallback+0x148>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a47      	ldr	r2, [pc, #284]	; (80036c4 <HAL_TIM_IC_CaptureCallback+0x150>)
 80035a8:	6013      	str	r3, [r2, #0]

			//&htim3->Instance->CCER |= TIM_CCER_CC1P;
			__HAL_TIM_SET_CAPTUREPOLARITY(&htim5, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 80035aa:	4b43      	ldr	r3, [pc, #268]	; (80036b8 <HAL_TIM_IC_CaptureCallback+0x144>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	6a1a      	ldr	r2, [r3, #32]
 80035b0:	4b41      	ldr	r3, [pc, #260]	; (80036b8 <HAL_TIM_IC_CaptureCallback+0x144>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f022 020a 	bic.w	r2, r2, #10
 80035b8:	621a      	str	r2, [r3, #32]
 80035ba:	4b3f      	ldr	r3, [pc, #252]	; (80036b8 <HAL_TIM_IC_CaptureCallback+0x144>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	6a1a      	ldr	r2, [r3, #32]
 80035c0:	4b3d      	ldr	r3, [pc, #244]	; (80036b8 <HAL_TIM_IC_CaptureCallback+0x144>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f042 0202 	orr.w	r2, r2, #2
 80035c8:	621a      	str	r2, [r3, #32]
			}

			__HAL_TIM_SET_CAPTUREPOLARITY(&htim5, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
		}
	}
}
 80035ca:	e071      	b.n	80036b0 <HAL_TIM_IC_CaptureCallback+0x13c>
			if (current_ppm_capture > last_ppm_capture)
 80035cc:	4b3b      	ldr	r3, [pc, #236]	; (80036bc <HAL_TIM_IC_CaptureCallback+0x148>)
 80035ce:	681a      	ldr	r2, [r3, #0]
 80035d0:	4b3c      	ldr	r3, [pc, #240]	; (80036c4 <HAL_TIM_IC_CaptureCallback+0x150>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	429a      	cmp	r2, r3
 80035d6:	d907      	bls.n	80035e8 <HAL_TIM_IC_CaptureCallback+0x74>
				frequency_read = current_ppm_capture - last_ppm_capture;
 80035d8:	4b38      	ldr	r3, [pc, #224]	; (80036bc <HAL_TIM_IC_CaptureCallback+0x148>)
 80035da:	681a      	ldr	r2, [r3, #0]
 80035dc:	4b39      	ldr	r3, [pc, #228]	; (80036c4 <HAL_TIM_IC_CaptureCallback+0x150>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	1ad3      	subs	r3, r2, r3
 80035e2:	4a39      	ldr	r2, [pc, #228]	; (80036c8 <HAL_TIM_IC_CaptureCallback+0x154>)
 80035e4:	6013      	str	r3, [r2, #0]
 80035e6:	e00d      	b.n	8003604 <HAL_TIM_IC_CaptureCallback+0x90>
			else if (current_ppm_capture <= last_ppm_capture)
 80035e8:	4b34      	ldr	r3, [pc, #208]	; (80036bc <HAL_TIM_IC_CaptureCallback+0x148>)
 80035ea:	681a      	ldr	r2, [r3, #0]
 80035ec:	4b35      	ldr	r3, [pc, #212]	; (80036c4 <HAL_TIM_IC_CaptureCallback+0x150>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	429a      	cmp	r2, r3
 80035f2:	d807      	bhi.n	8003604 <HAL_TIM_IC_CaptureCallback+0x90>
				frequency_read = 0xFFFFFFFF + current_ppm_capture - last_ppm_capture;
 80035f4:	4b31      	ldr	r3, [pc, #196]	; (80036bc <HAL_TIM_IC_CaptureCallback+0x148>)
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	4b32      	ldr	r3, [pc, #200]	; (80036c4 <HAL_TIM_IC_CaptureCallback+0x150>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	1ad3      	subs	r3, r2, r3
 80035fe:	3b01      	subs	r3, #1
 8003600:	4a31      	ldr	r2, [pc, #196]	; (80036c8 <HAL_TIM_IC_CaptureCallback+0x154>)
 8003602:	6013      	str	r3, [r2, #0]
			if(frequency_read > 3000)
 8003604:	4b30      	ldr	r3, [pc, #192]	; (80036c8 <HAL_TIM_IC_CaptureCallback+0x154>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800360c:	4293      	cmp	r3, r2
 800360e:	d903      	bls.n	8003618 <HAL_TIM_IC_CaptureCallback+0xa4>
				current_ppm_channel = 0;
 8003610:	4b2e      	ldr	r3, [pc, #184]	; (80036cc <HAL_TIM_IC_CaptureCallback+0x158>)
 8003612:	2200      	movs	r2, #0
 8003614:	701a      	strb	r2, [r3, #0]
 8003616:	e006      	b.n	8003626 <HAL_TIM_IC_CaptureCallback+0xb2>
				current_ppm_channel++;
 8003618:	4b2c      	ldr	r3, [pc, #176]	; (80036cc <HAL_TIM_IC_CaptureCallback+0x158>)
 800361a:	781b      	ldrb	r3, [r3, #0]
 800361c:	b2db      	uxtb	r3, r3
 800361e:	3301      	adds	r3, #1
 8003620:	b2da      	uxtb	r2, r3
 8003622:	4b2a      	ldr	r3, [pc, #168]	; (80036cc <HAL_TIM_IC_CaptureCallback+0x158>)
 8003624:	701a      	strb	r2, [r3, #0]
			if(frequency_read > test_max_frequency)
 8003626:	4b28      	ldr	r3, [pc, #160]	; (80036c8 <HAL_TIM_IC_CaptureCallback+0x154>)
 8003628:	681a      	ldr	r2, [r3, #0]
 800362a:	4b29      	ldr	r3, [pc, #164]	; (80036d0 <HAL_TIM_IC_CaptureCallback+0x15c>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	429a      	cmp	r2, r3
 8003630:	d903      	bls.n	800363a <HAL_TIM_IC_CaptureCallback+0xc6>
				test_max_frequency = frequency_read;
 8003632:	4b25      	ldr	r3, [pc, #148]	; (80036c8 <HAL_TIM_IC_CaptureCallback+0x154>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4a26      	ldr	r2, [pc, #152]	; (80036d0 <HAL_TIM_IC_CaptureCallback+0x15c>)
 8003638:	6013      	str	r3, [r2, #0]
			frequency_read += 400;
 800363a:	4b23      	ldr	r3, [pc, #140]	; (80036c8 <HAL_TIM_IC_CaptureCallback+0x154>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 8003642:	4a21      	ldr	r2, [pc, #132]	; (80036c8 <HAL_TIM_IC_CaptureCallback+0x154>)
 8003644:	6013      	str	r3, [r2, #0]
			if(frequency_read < 1000)
 8003646:	4b20      	ldr	r3, [pc, #128]	; (80036c8 <HAL_TIM_IC_CaptureCallback+0x154>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800364e:	d204      	bcs.n	800365a <HAL_TIM_IC_CaptureCallback+0xe6>
				frequency_read = 1000;
 8003650:	4b1d      	ldr	r3, [pc, #116]	; (80036c8 <HAL_TIM_IC_CaptureCallback+0x154>)
 8003652:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003656:	601a      	str	r2, [r3, #0]
 8003658:	e008      	b.n	800366c <HAL_TIM_IC_CaptureCallback+0xf8>
			else if(frequency_read > 2000)
 800365a:	4b1b      	ldr	r3, [pc, #108]	; (80036c8 <HAL_TIM_IC_CaptureCallback+0x154>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003662:	d903      	bls.n	800366c <HAL_TIM_IC_CaptureCallback+0xf8>
				frequency_read = 2000;
 8003664:	4b18      	ldr	r3, [pc, #96]	; (80036c8 <HAL_TIM_IC_CaptureCallback+0x154>)
 8003666:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800366a:	601a      	str	r2, [r3, #0]
			if(current_ppm_channel >= 1 && current_ppm_channel <= 6)
 800366c:	4b17      	ldr	r3, [pc, #92]	; (80036cc <HAL_TIM_IC_CaptureCallback+0x158>)
 800366e:	781b      	ldrb	r3, [r3, #0]
 8003670:	b2db      	uxtb	r3, r3
 8003672:	2b00      	cmp	r3, #0
 8003674:	d00e      	beq.n	8003694 <HAL_TIM_IC_CaptureCallback+0x120>
 8003676:	4b15      	ldr	r3, [pc, #84]	; (80036cc <HAL_TIM_IC_CaptureCallback+0x158>)
 8003678:	781b      	ldrb	r3, [r3, #0]
 800367a:	b2db      	uxtb	r3, r3
 800367c:	2b06      	cmp	r3, #6
 800367e:	d809      	bhi.n	8003694 <HAL_TIM_IC_CaptureCallback+0x120>
				ppm_channels[current_ppm_channel - 1] = frequency_read;
 8003680:	4b11      	ldr	r3, [pc, #68]	; (80036c8 <HAL_TIM_IC_CaptureCallback+0x154>)
 8003682:	681a      	ldr	r2, [r3, #0]
 8003684:	4b11      	ldr	r3, [pc, #68]	; (80036cc <HAL_TIM_IC_CaptureCallback+0x158>)
 8003686:	781b      	ldrb	r3, [r3, #0]
 8003688:	b2db      	uxtb	r3, r3
 800368a:	3b01      	subs	r3, #1
 800368c:	4611      	mov	r1, r2
 800368e:	4a11      	ldr	r2, [pc, #68]	; (80036d4 <HAL_TIM_IC_CaptureCallback+0x160>)
 8003690:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			__HAL_TIM_SET_CAPTUREPOLARITY(&htim5, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8003694:	4b08      	ldr	r3, [pc, #32]	; (80036b8 <HAL_TIM_IC_CaptureCallback+0x144>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	6a1a      	ldr	r2, [r3, #32]
 800369a:	4b07      	ldr	r3, [pc, #28]	; (80036b8 <HAL_TIM_IC_CaptureCallback+0x144>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f022 020a 	bic.w	r2, r2, #10
 80036a2:	621a      	str	r2, [r3, #32]
 80036a4:	4b04      	ldr	r3, [pc, #16]	; (80036b8 <HAL_TIM_IC_CaptureCallback+0x144>)
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	4b03      	ldr	r3, [pc, #12]	; (80036b8 <HAL_TIM_IC_CaptureCallback+0x144>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	6a12      	ldr	r2, [r2, #32]
 80036ae:	621a      	str	r2, [r3, #32]
}
 80036b0:	bf00      	nop
 80036b2:	3708      	adds	r7, #8
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bd80      	pop	{r7, pc}
 80036b8:	20002404 	.word	0x20002404
 80036bc:	2000026c 	.word	0x2000026c
 80036c0:	40020000 	.word	0x40020000
 80036c4:	20000270 	.word	0x20000270
 80036c8:	2000001c 	.word	0x2000001c
 80036cc:	20000274 	.word	0x20000274
 80036d0:	20000278 	.word	0x20000278
 80036d4:	200008b8 	.word	0x200008b8

080036d8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80036d8:	b480      	push	{r7}
 80036da:	b083      	sub	sp, #12
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
	if(htim == &htim9)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	4a07      	ldr	r2, [pc, #28]	; (8003700 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d104      	bne.n	80036f2 <HAL_TIM_PeriodElapsedCallback+0x1a>
	{
		//micros_timer_base += 65000;//65536;
		millis_timer_base += 65;//Overflow doesn't matter unless board is running for more than 49 days
 80036e8:	4b06      	ldr	r3, [pc, #24]	; (8003704 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	3341      	adds	r3, #65	; 0x41
 80036ee:	4a05      	ldr	r2, [pc, #20]	; (8003704 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80036f0:	6013      	str	r3, [r2, #0]
	}
}
 80036f2:	bf00      	nop
 80036f4:	370c      	adds	r7, #12
 80036f6:	46bd      	mov	sp, r7
 80036f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fc:	4770      	bx	lr
 80036fe:	bf00      	nop
 8003700:	20002484 	.word	0x20002484
 8003704:	200008d4 	.word	0x200008d4

08003708 <GetMicros>:

uint32_t GetMicros()
{
 8003708:	b480      	push	{r7}
 800370a:	af00      	add	r7, sp, #0
	//return micros_timer_base + __HAL_TIM_GET_COUNTER(&htim4);
	return __HAL_TIM_GET_COUNTER(&htim9);
 800370c:	4b03      	ldr	r3, [pc, #12]	; (800371c <GetMicros+0x14>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8003712:	4618      	mov	r0, r3
 8003714:	46bd      	mov	sp, r7
 8003716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371a:	4770      	bx	lr
 800371c:	20002484 	.word	0x20002484

08003720 <GetMillis>:

uint32_t GetMillis()
{
 8003720:	b580      	push	{r7, lr}
 8003722:	af00      	add	r7, sp, #0
	return millis_timer_base + (GetMicros() / 1000);
 8003724:	f7ff fff0 	bl	8003708 <GetMicros>
 8003728:	4602      	mov	r2, r0
 800372a:	4b04      	ldr	r3, [pc, #16]	; (800373c <GetMillis+0x1c>)
 800372c:	fba3 2302 	umull	r2, r3, r3, r2
 8003730:	099a      	lsrs	r2, r3, #6
 8003732:	4b03      	ldr	r3, [pc, #12]	; (8003740 <GetMillis+0x20>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4413      	add	r3, r2
}
 8003738:	4618      	mov	r0, r3
 800373a:	bd80      	pop	{r7, pc}
 800373c:	10624dd3 	.word	0x10624dd3
 8003740:	200008d4 	.word	0x200008d4

08003744 <GetMillisDifference>:

uint32_t GetMillisDifference(uint32_t *timer_counter_to_use)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b082      	sub	sp, #8
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
	return GetMillis() - *timer_counter_to_use;
 800374c:	f7ff ffe8 	bl	8003720 <GetMillis>
 8003750:	4602      	mov	r2, r0
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	1ad3      	subs	r3, r2, r3
}
 8003758:	4618      	mov	r0, r3
 800375a:	3708      	adds	r7, #8
 800375c:	46bd      	mov	sp, r7
 800375e:	bd80      	pop	{r7, pc}

08003760 <GetMicrosDifference>:

uint32_t GetMicrosDifference(uint32_t *timer_counter_to_use)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b084      	sub	sp, #16
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
	uint32_t current_micros = GetMicros();
 8003768:	f7ff ffce 	bl	8003708 <GetMicros>
 800376c:	60b8      	str	r0, [r7, #8]
	uint32_t micros_difference = 0;
 800376e:	2300      	movs	r3, #0
 8003770:	60fb      	str	r3, [r7, #12]

	if(current_micros > *timer_counter_to_use)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	68ba      	ldr	r2, [r7, #8]
 8003778:	429a      	cmp	r2, r3
 800377a:	d905      	bls.n	8003788 <GetMicrosDifference+0x28>
	{
		micros_difference = current_micros - *timer_counter_to_use;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	68ba      	ldr	r2, [r7, #8]
 8003782:	1ad3      	subs	r3, r2, r3
 8003784:	60fb      	str	r3, [r7, #12]
 8003786:	e00c      	b.n	80037a2 <GetMicrosDifference+0x42>
	}
	else if(current_micros < *timer_counter_to_use)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	68ba      	ldr	r2, [r7, #8]
 800378e:	429a      	cmp	r2, r3
 8003790:	d207      	bcs.n	80037a2 <GetMicrosDifference+0x42>
	{
		micros_difference = 65000 + current_micros - *timer_counter_to_use;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	68ba      	ldr	r2, [r7, #8]
 8003798:	1ad3      	subs	r3, r2, r3
 800379a:	f503 437d 	add.w	r3, r3, #64768	; 0xfd00
 800379e:	33e8      	adds	r3, #232	; 0xe8
 80037a0:	60fb      	str	r3, [r7, #12]
	}

	return micros_difference;
 80037a2:	68fb      	ldr	r3, [r7, #12]
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	3710      	adds	r7, #16
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}

080037ac <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b083      	sub	sp, #12
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
}
 80037b4:	bf00      	nop
 80037b6:	370c      	adds	r7, #12
 80037b8:	46bd      	mov	sp, r7
 80037ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037be:	4770      	bx	lr

080037c0 <HAL_I2C_MasterTxCpltCallback>:

void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80037c0:	b480      	push	{r7}
 80037c2:	b083      	sub	sp, #12
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
	if(hi2c == &hi2c2)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	4a06      	ldr	r2, [pc, #24]	; (80037e4 <HAL_I2C_MasterTxCpltCallback+0x24>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d102      	bne.n	80037d6 <HAL_I2C_MasterTxCpltCallback+0x16>
	{
		tx_done = 1;
 80037d0:	4b05      	ldr	r3, [pc, #20]	; (80037e8 <HAL_I2C_MasterTxCpltCallback+0x28>)
 80037d2:	2201      	movs	r2, #1
 80037d4:	701a      	strb	r2, [r3, #0]
	}
}
 80037d6:	bf00      	nop
 80037d8:	370c      	adds	r7, #12
 80037da:	46bd      	mov	sp, r7
 80037dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e0:	4770      	bx	lr
 80037e2:	bf00      	nop
 80037e4:	20000678 	.word	0x20000678
 80037e8:	2000028c 	.word	0x2000028c

080037ec <HAL_I2C_MasterRxCpltCallback>:

void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80037ec:	b480      	push	{r7}
 80037ee:	b083      	sub	sp, #12
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
	if(hi2c == &hi2c2)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	4a08      	ldr	r2, [pc, #32]	; (8003818 <HAL_I2C_MasterRxCpltCallback+0x2c>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d107      	bne.n	800380c <HAL_I2C_MasterRxCpltCallback+0x20>
	{
		rx_done = 1;
 80037fc:	4b07      	ldr	r3, [pc, #28]	; (800381c <HAL_I2C_MasterRxCpltCallback+0x30>)
 80037fe:	2201      	movs	r2, #1
 8003800:	701a      	strb	r2, [r3, #0]
		acks_counted++;
 8003802:	4b07      	ldr	r3, [pc, #28]	; (8003820 <HAL_I2C_MasterRxCpltCallback+0x34>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	3301      	adds	r3, #1
 8003808:	4a05      	ldr	r2, [pc, #20]	; (8003820 <HAL_I2C_MasterRxCpltCallback+0x34>)
 800380a:	6013      	str	r3, [r2, #0]
	}
}
 800380c:	bf00      	nop
 800380e:	370c      	adds	r7, #12
 8003810:	46bd      	mov	sp, r7
 8003812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003816:	4770      	bx	lr
 8003818:	20000678 	.word	0x20000678
 800381c:	2000028b 	.word	0x2000028b
 8003820:	2000091c 	.word	0x2000091c

08003824 <HAL_I2C_AbortCpltCallback>:

void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003824:	b480      	push	{r7}
 8003826:	b083      	sub	sp, #12
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
	if(hi2c == &hi2c2)
	{
	}
}
 800382c:	bf00      	nop
 800382e:	370c      	adds	r7, #12
 8003830:	46bd      	mov	sp, r7
 8003832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003836:	4770      	bx	lr

08003838 <HAL_I2C_ErrorCallback>:



void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003838:	b480      	push	{r7}
 800383a:	b083      	sub	sp, #12
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
	if(hi2c == &hi2c2)
	{
	}
}
 8003840:	bf00      	nop
 8003842:	370c      	adds	r7, #12
 8003844:	46bd      	mov	sp, r7
 8003846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384a:	4770      	bx	lr

0800384c <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800384c:	b480      	push	{r7}
 800384e:	b083      	sub	sp, #12
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]

}
 8003854:	bf00      	nop
 8003856:	370c      	adds	r7, #12
 8003858:	46bd      	mov	sp, r7
 800385a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385e:	4770      	bx	lr

08003860 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003860:	b480      	push	{r7}
 8003862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003864:	bf00      	nop
 8003866:	46bd      	mov	sp, r7
 8003868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386c:	4770      	bx	lr
	...

08003870 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	af00      	add	r7, sp, #0

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003874:	4b0f      	ldr	r3, [pc, #60]	; (80038b4 <MX_RTC_Init+0x44>)
 8003876:	4a10      	ldr	r2, [pc, #64]	; (80038b8 <MX_RTC_Init+0x48>)
 8003878:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800387a:	4b0e      	ldr	r3, [pc, #56]	; (80038b4 <MX_RTC_Init+0x44>)
 800387c:	2200      	movs	r2, #0
 800387e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8003880:	4b0c      	ldr	r3, [pc, #48]	; (80038b4 <MX_RTC_Init+0x44>)
 8003882:	227f      	movs	r2, #127	; 0x7f
 8003884:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8003886:	4b0b      	ldr	r3, [pc, #44]	; (80038b4 <MX_RTC_Init+0x44>)
 8003888:	22ff      	movs	r2, #255	; 0xff
 800388a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800388c:	4b09      	ldr	r3, [pc, #36]	; (80038b4 <MX_RTC_Init+0x44>)
 800388e:	2200      	movs	r2, #0
 8003890:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003892:	4b08      	ldr	r3, [pc, #32]	; (80038b4 <MX_RTC_Init+0x44>)
 8003894:	2200      	movs	r2, #0
 8003896:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003898:	4b06      	ldr	r3, [pc, #24]	; (80038b4 <MX_RTC_Init+0x44>)
 800389a:	2200      	movs	r2, #0
 800389c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800389e:	4805      	ldr	r0, [pc, #20]	; (80038b4 <MX_RTC_Init+0x44>)
 80038a0:	f006 fb5c 	bl	8009f5c <HAL_RTC_Init>
 80038a4:	4603      	mov	r3, r0
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d001      	beq.n	80038ae <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 80038aa:	f7ff ffd9 	bl	8003860 <Error_Handler>
  }

}
 80038ae:	bf00      	nop
 80038b0:	bd80      	pop	{r7, pc}
 80038b2:	bf00      	nop
 80038b4:	200008dc 	.word	0x200008dc
 80038b8:	40002800 	.word	0x40002800

080038bc <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80038bc:	b480      	push	{r7}
 80038be:	b083      	sub	sp, #12
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a05      	ldr	r2, [pc, #20]	; (80038e0 <HAL_RTC_MspInit+0x24>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d102      	bne.n	80038d4 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80038ce:	4b05      	ldr	r3, [pc, #20]	; (80038e4 <HAL_RTC_MspInit+0x28>)
 80038d0:	2201      	movs	r2, #1
 80038d2:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80038d4:	bf00      	nop
 80038d6:	370c      	adds	r7, #12
 80038d8:	46bd      	mov	sp, r7
 80038da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038de:	4770      	bx	lr
 80038e0:	40002800 	.word	0x40002800
 80038e4:	42470e3c 	.word	0x42470e3c

080038e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b083      	sub	sp, #12
 80038ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038ee:	2300      	movs	r3, #0
 80038f0:	607b      	str	r3, [r7, #4]
 80038f2:	4b10      	ldr	r3, [pc, #64]	; (8003934 <HAL_MspInit+0x4c>)
 80038f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038f6:	4a0f      	ldr	r2, [pc, #60]	; (8003934 <HAL_MspInit+0x4c>)
 80038f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80038fc:	6453      	str	r3, [r2, #68]	; 0x44
 80038fe:	4b0d      	ldr	r3, [pc, #52]	; (8003934 <HAL_MspInit+0x4c>)
 8003900:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003902:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003906:	607b      	str	r3, [r7, #4]
 8003908:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800390a:	2300      	movs	r3, #0
 800390c:	603b      	str	r3, [r7, #0]
 800390e:	4b09      	ldr	r3, [pc, #36]	; (8003934 <HAL_MspInit+0x4c>)
 8003910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003912:	4a08      	ldr	r2, [pc, #32]	; (8003934 <HAL_MspInit+0x4c>)
 8003914:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003918:	6413      	str	r3, [r2, #64]	; 0x40
 800391a:	4b06      	ldr	r3, [pc, #24]	; (8003934 <HAL_MspInit+0x4c>)
 800391c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800391e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003922:	603b      	str	r3, [r7, #0]
 8003924:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003926:	bf00      	nop
 8003928:	370c      	adds	r7, #12
 800392a:	46bd      	mov	sp, r7
 800392c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003930:	4770      	bx	lr
 8003932:	bf00      	nop
 8003934:	40023800 	.word	0x40023800

08003938 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003938:	b480      	push	{r7}
 800393a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800393c:	bf00      	nop
 800393e:	46bd      	mov	sp, r7
 8003940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003944:	4770      	bx	lr

08003946 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003946:	b480      	push	{r7}
 8003948:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800394a:	e7fe      	b.n	800394a <HardFault_Handler+0x4>

0800394c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800394c:	b480      	push	{r7}
 800394e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003950:	e7fe      	b.n	8003950 <MemManage_Handler+0x4>

08003952 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003952:	b480      	push	{r7}
 8003954:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003956:	e7fe      	b.n	8003956 <BusFault_Handler+0x4>

08003958 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003958:	b480      	push	{r7}
 800395a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800395c:	e7fe      	b.n	800395c <UsageFault_Handler+0x4>

0800395e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800395e:	b480      	push	{r7}
 8003960:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003962:	bf00      	nop
 8003964:	46bd      	mov	sp, r7
 8003966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396a:	4770      	bx	lr

0800396c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800396c:	b480      	push	{r7}
 800396e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003970:	bf00      	nop
 8003972:	46bd      	mov	sp, r7
 8003974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003978:	4770      	bx	lr

0800397a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800397a:	b480      	push	{r7}
 800397c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800397e:	bf00      	nop
 8003980:	46bd      	mov	sp, r7
 8003982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003986:	4770      	bx	lr

08003988 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800398c:	f001 f8a2 	bl	8004ad4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003990:	bf00      	nop
 8003992:	bd80      	pop	{r7, pc}

08003994 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8003998:	4802      	ldr	r0, [pc, #8]	; (80039a4 <DMA1_Stream0_IRQHandler+0x10>)
 800399a:	f001 fabf 	bl	8004f1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800399e:	bf00      	nop
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	bf00      	nop
 80039a4:	2000078c 	.word	0x2000078c

080039a8 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 80039ac:	4802      	ldr	r0, [pc, #8]	; (80039b8 <DMA1_Stream3_IRQHandler+0x10>)
 80039ae:	f001 fab5 	bl	8004f1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80039b2:	bf00      	nop
 80039b4:	bd80      	pop	{r7, pc}
 80039b6:	bf00      	nop
 80039b8:	200006cc 	.word	0x200006cc

080039bc <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80039c0:	4802      	ldr	r0, [pc, #8]	; (80039cc <DMA1_Stream6_IRQHandler+0x10>)
 80039c2:	f001 faab 	bl	8004f1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80039c6:	bf00      	nop
 80039c8:	bd80      	pop	{r7, pc}
 80039ca:	bf00      	nop
 80039cc:	200005c4 	.word	0x200005c4

080039d0 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 80039d4:	4802      	ldr	r0, [pc, #8]	; (80039e0 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 80039d6:	f006 fcfd 	bl	800a3d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80039da:	bf00      	nop
 80039dc:	bd80      	pop	{r7, pc}
 80039de:	bf00      	nop
 80039e0:	20002484 	.word	0x20002484

080039e4 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80039e8:	4802      	ldr	r0, [pc, #8]	; (80039f4 <I2C1_EV_IRQHandler+0x10>)
 80039ea:	f002 fcd5 	bl	8006398 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80039ee:	bf00      	nop
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	20000624 	.word	0x20000624

080039f8 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 80039fc:	4802      	ldr	r0, [pc, #8]	; (8003a08 <I2C2_EV_IRQHandler+0x10>)
 80039fe:	f002 fccb 	bl	8006398 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8003a02:	bf00      	nop
 8003a04:	bd80      	pop	{r7, pc}
 8003a06:	bf00      	nop
 8003a08:	20000678 	.word	0x20000678

08003a0c <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8003a10:	4802      	ldr	r0, [pc, #8]	; (8003a1c <I2C2_ER_IRQHandler+0x10>)
 8003a12:	f002 fe27 	bl	8006664 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8003a16:	bf00      	nop
 8003a18:	bd80      	pop	{r7, pc}
 8003a1a:	bf00      	nop
 8003a1c:	20000678 	.word	0x20000678

08003a20 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_tx);
 8003a24:	4802      	ldr	r0, [pc, #8]	; (8003a30 <DMA1_Stream7_IRQHandler+0x10>)
 8003a26:	f001 fa79 	bl	8004f1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8003a2a:	bf00      	nop
 8003a2c:	bd80      	pop	{r7, pc}
 8003a2e:	bf00      	nop
 8003a30:	2000072c 	.word	0x2000072c

08003a34 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003a38:	4802      	ldr	r0, [pc, #8]	; (8003a44 <TIM5_IRQHandler+0x10>)
 8003a3a:	f006 fccb 	bl	800a3d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8003a3e:	bf00      	nop
 8003a40:	bd80      	pop	{r7, pc}
 8003a42:	bf00      	nop
 8003a44:	20002404 	.word	0x20002404

08003a48 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003a4c:	4802      	ldr	r0, [pc, #8]	; (8003a58 <OTG_FS_IRQHandler+0x10>)
 8003a4e:	f004 fd24 	bl	800849a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8003a52:	bf00      	nop
 8003a54:	bd80      	pop	{r7, pc}
 8003a56:	bf00      	nop
 8003a58:	20003998 	.word	0x20003998

08003a5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b086      	sub	sp, #24
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003a64:	4a14      	ldr	r2, [pc, #80]	; (8003ab8 <_sbrk+0x5c>)
 8003a66:	4b15      	ldr	r3, [pc, #84]	; (8003abc <_sbrk+0x60>)
 8003a68:	1ad3      	subs	r3, r2, r3
 8003a6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003a70:	4b13      	ldr	r3, [pc, #76]	; (8003ac0 <_sbrk+0x64>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d102      	bne.n	8003a7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003a78:	4b11      	ldr	r3, [pc, #68]	; (8003ac0 <_sbrk+0x64>)
 8003a7a:	4a12      	ldr	r2, [pc, #72]	; (8003ac4 <_sbrk+0x68>)
 8003a7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003a7e:	4b10      	ldr	r3, [pc, #64]	; (8003ac0 <_sbrk+0x64>)
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	4413      	add	r3, r2
 8003a86:	693a      	ldr	r2, [r7, #16]
 8003a88:	429a      	cmp	r2, r3
 8003a8a:	d207      	bcs.n	8003a9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003a8c:	f00b f902 	bl	800ec94 <__errno>
 8003a90:	4602      	mov	r2, r0
 8003a92:	230c      	movs	r3, #12
 8003a94:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8003a96:	f04f 33ff 	mov.w	r3, #4294967295
 8003a9a:	e009      	b.n	8003ab0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003a9c:	4b08      	ldr	r3, [pc, #32]	; (8003ac0 <_sbrk+0x64>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003aa2:	4b07      	ldr	r3, [pc, #28]	; (8003ac0 <_sbrk+0x64>)
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	4413      	add	r3, r2
 8003aaa:	4a05      	ldr	r2, [pc, #20]	; (8003ac0 <_sbrk+0x64>)
 8003aac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003aae:	68fb      	ldr	r3, [r7, #12]
}
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	3718      	adds	r7, #24
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	bd80      	pop	{r7, pc}
 8003ab8:	20020000 	.word	0x20020000
 8003abc:	00000400 	.word	0x00000400
 8003ac0:	20000280 	.word	0x20000280
 8003ac4:	20003da8 	.word	0x20003da8

08003ac8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003acc:	4b08      	ldr	r3, [pc, #32]	; (8003af0 <SystemInit+0x28>)
 8003ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ad2:	4a07      	ldr	r2, [pc, #28]	; (8003af0 <SystemInit+0x28>)
 8003ad4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003ad8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003adc:	4b04      	ldr	r3, [pc, #16]	; (8003af0 <SystemInit+0x28>)
 8003ade:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003ae2:	609a      	str	r2, [r3, #8]
#endif
}
 8003ae4:	bf00      	nop
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aec:	4770      	bx	lr
 8003aee:	bf00      	nop
 8003af0:	e000ed00 	.word	0xe000ed00

08003af4 <telem_loop>:
uint32_t acks_per_second;

uint32_t time_to_telem_timer, time_to_telem;

void telem_loop()
{
 8003af4:	b5b0      	push	{r4, r5, r7, lr}
 8003af6:	b08a      	sub	sp, #40	; 0x28
 8003af8:	af02      	add	r7, sp, #8
	if(GetMillisDifference(&acks_per_second_timer) >= 1000)
 8003afa:	48bd      	ldr	r0, [pc, #756]	; (8003df0 <telem_loop+0x2fc>)
 8003afc:	f7ff fe22 	bl	8003744 <GetMillisDifference>
 8003b00:	4603      	mov	r3, r0
 8003b02:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003b06:	d30b      	bcc.n	8003b20 <telem_loop+0x2c>
	{
		acks_per_second_timer = GetMillis();
 8003b08:	f7ff fe0a 	bl	8003720 <GetMillis>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	4bb8      	ldr	r3, [pc, #736]	; (8003df0 <telem_loop+0x2fc>)
 8003b10:	601a      	str	r2, [r3, #0]
		acks_per_second = acks_counted;
 8003b12:	4bb8      	ldr	r3, [pc, #736]	; (8003df4 <telem_loop+0x300>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4ab8      	ldr	r2, [pc, #736]	; (8003df8 <telem_loop+0x304>)
 8003b18:	6013      	str	r3, [r2, #0]
		acks_counted = 0;
 8003b1a:	4bb6      	ldr	r3, [pc, #728]	; (8003df4 <telem_loop+0x300>)
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	601a      	str	r2, [r3, #0]
	}

	if(HAL_I2C_GetState(&hi2c2) == HAL_I2C_STATE_READY)
 8003b20:	48b6      	ldr	r0, [pc, #728]	; (8003dfc <telem_loop+0x308>)
 8003b22:	f002 fe7c 	bl	800681e <HAL_I2C_GetState>
 8003b26:	4603      	mov	r3, r0
 8003b28:	2b20      	cmp	r3, #32
 8003b2a:	f040 8278 	bne.w	800401e <telem_loop+0x52a>
	{
		if(rx_done)
 8003b2e:	4bb4      	ldr	r3, [pc, #720]	; (8003e00 <telem_loop+0x30c>)
 8003b30:	781b      	ldrb	r3, [r3, #0]
 8003b32:	b2db      	uxtb	r3, r3
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	f000 80ed 	beq.w	8003d14 <telem_loop+0x220>
		{
			rx_done = 0;
 8003b3a:	4bb1      	ldr	r3, [pc, #708]	; (8003e00 <telem_loop+0x30c>)
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	701a      	strb	r2, [r3, #0]
			ack_rate_counter = 0;
 8003b40:	4bb0      	ldr	r3, [pc, #704]	; (8003e04 <telem_loop+0x310>)
 8003b42:	2200      	movs	r2, #0
 8003b44:	701a      	strb	r2, [r3, #0]

			switch(telem_receive_buffer[0])
 8003b46:	4bb0      	ldr	r3, [pc, #704]	; (8003e08 <telem_loop+0x314>)
 8003b48:	781b      	ldrb	r3, [r3, #0]
 8003b4a:	b2db      	uxtb	r3, r3
 8003b4c:	2bf3      	cmp	r3, #243	; 0xf3
 8003b4e:	d01e      	beq.n	8003b8e <telem_loop+0x9a>
 8003b50:	2bf3      	cmp	r3, #243	; 0xf3
 8003b52:	dc01      	bgt.n	8003b58 <telem_loop+0x64>
 8003b54:	2b00      	cmp	r3, #0
			{
			case 0x00:
				break;
 8003b56:	e0dd      	b.n	8003d14 <telem_loop+0x220>
			switch(telem_receive_buffer[0])
 8003b58:	2bf5      	cmp	r3, #245	; 0xf5
 8003b5a:	d05b      	beq.n	8003c14 <telem_loop+0x120>
 8003b5c:	2bf7      	cmp	r3, #247	; 0xf7
 8003b5e:	f040 80d9 	bne.w	8003d14 <telem_loop+0x220>
			case CALIBRATE_GYRO_REQUEST:
				Calibrate_BMP280();
 8003b62:	f7fd fe45 	bl	80017f0 <Calibrate_BMP280>
				Calibrate_IMU();
 8003b66:	f7fe feb3 	bl	80028d0 <Calibrate_IMU>
				ClearManualBuffer();
 8003b6a:	f000 fa75 	bl	8004058 <ClearManualBuffer>
				ClearPrintBuffer();
 8003b6e:	f000 faa5 	bl	80040bc <ClearPrintBuffer>
				sprintf((char *)print_text_buffer, "%s", "Gyro Calibrated.\n");
 8003b72:	4aa6      	ldr	r2, [pc, #664]	; (8003e0c <telem_loop+0x318>)
 8003b74:	4ba6      	ldr	r3, [pc, #664]	; (8003e10 <telem_loop+0x31c>)
 8003b76:	4615      	mov	r5, r2
 8003b78:	461c      	mov	r4, r3
 8003b7a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003b7c:	6028      	str	r0, [r5, #0]
 8003b7e:	6069      	str	r1, [r5, #4]
 8003b80:	60aa      	str	r2, [r5, #8]
 8003b82:	60eb      	str	r3, [r5, #12]
 8003b84:	8823      	ldrh	r3, [r4, #0]
 8003b86:	822b      	strh	r3, [r5, #16]
				PrintManualPacket();
 8003b88:	f000 fab2 	bl	80040f0 <PrintManualPacket>
				break;
 8003b8c:	e0c2      	b.n	8003d14 <telem_loop+0x220>
			case PID_GAIN_FIRST_REQUEST:
				//HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
				ClearManualBuffer();
 8003b8e:	f000 fa63 	bl	8004058 <ClearManualBuffer>
				manual_packet_buffer[manual_packet_count].width = 1;
 8003b92:	4ba0      	ldr	r3, [pc, #640]	; (8003e14 <telem_loop+0x320>)
 8003b94:	781b      	ldrb	r3, [r3, #0]
 8003b96:	461a      	mov	r2, r3
 8003b98:	499f      	ldr	r1, [pc, #636]	; (8003e18 <telem_loop+0x324>)
 8003b9a:	4613      	mov	r3, r2
 8003b9c:	00db      	lsls	r3, r3, #3
 8003b9e:	4413      	add	r3, r2
 8003ba0:	009b      	lsls	r3, r3, #2
 8003ba2:	4413      	add	r3, r2
 8003ba4:	440b      	add	r3, r1
 8003ba6:	3323      	adds	r3, #35	; 0x23
 8003ba8:	2201      	movs	r2, #1
 8003baa:	701a      	strb	r2, [r3, #0]
				manual_packet_buffer[manual_packet_count].reliable = 1;
 8003bac:	4b99      	ldr	r3, [pc, #612]	; (8003e14 <telem_loop+0x320>)
 8003bae:	781b      	ldrb	r3, [r3, #0]
 8003bb0:	461a      	mov	r2, r3
 8003bb2:	4999      	ldr	r1, [pc, #612]	; (8003e18 <telem_loop+0x324>)
 8003bb4:	4613      	mov	r3, r2
 8003bb6:	00db      	lsls	r3, r3, #3
 8003bb8:	4413      	add	r3, r2
 8003bba:	009b      	lsls	r3, r3, #2
 8003bbc:	4413      	add	r3, r2
 8003bbe:	440b      	add	r3, r1
 8003bc0:	3324      	adds	r3, #36	; 0x24
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	701a      	strb	r2, [r3, #0]
				AddIDToManualBuffer(PID_GAIN_FIRST_PACKET);
 8003bc6:	2003      	movs	r0, #3
 8003bc8:	f000 fb56 	bl	8004278 <AddIDToManualBuffer>
				AddToManualBuffer((uint8_t *)&kp_roll, 4);
 8003bcc:	2104      	movs	r1, #4
 8003bce:	4893      	ldr	r0, [pc, #588]	; (8003e1c <telem_loop+0x328>)
 8003bd0:	f000 fb6e 	bl	80042b0 <AddToManualBuffer>
				AddToManualBuffer((uint8_t *)&ki_roll, 4);
 8003bd4:	2104      	movs	r1, #4
 8003bd6:	4892      	ldr	r0, [pc, #584]	; (8003e20 <telem_loop+0x32c>)
 8003bd8:	f000 fb6a 	bl	80042b0 <AddToManualBuffer>
				AddToManualBuffer((uint8_t *)&kd_roll, 4);
 8003bdc:	2104      	movs	r1, #4
 8003bde:	4891      	ldr	r0, [pc, #580]	; (8003e24 <telem_loop+0x330>)
 8003be0:	f000 fb66 	bl	80042b0 <AddToManualBuffer>
				AddToManualBuffer((uint8_t *)&kp_yaw, 4);
 8003be4:	2104      	movs	r1, #4
 8003be6:	4890      	ldr	r0, [pc, #576]	; (8003e28 <telem_loop+0x334>)
 8003be8:	f000 fb62 	bl	80042b0 <AddToManualBuffer>
				AddToManualBuffer((uint8_t *)&ki_yaw, 4);
 8003bec:	2104      	movs	r1, #4
 8003bee:	488f      	ldr	r0, [pc, #572]	; (8003e2c <telem_loop+0x338>)
 8003bf0:	f000 fb5e 	bl	80042b0 <AddToManualBuffer>
				AddToManualBuffer((uint8_t *)&kd_yaw, 4);
 8003bf4:	2104      	movs	r1, #4
 8003bf6:	488e      	ldr	r0, [pc, #568]	; (8003e30 <telem_loop+0x33c>)
 8003bf8:	f000 fb5a 	bl	80042b0 <AddToManualBuffer>

				if(manual_packet_count < 31)
 8003bfc:	4b85      	ldr	r3, [pc, #532]	; (8003e14 <telem_loop+0x320>)
 8003bfe:	781b      	ldrb	r3, [r3, #0]
 8003c00:	2b1e      	cmp	r3, #30
 8003c02:	f200 8084 	bhi.w	8003d0e <telem_loop+0x21a>
					manual_packet_count++;
 8003c06:	4b83      	ldr	r3, [pc, #524]	; (8003e14 <telem_loop+0x320>)
 8003c08:	781b      	ldrb	r3, [r3, #0]
 8003c0a:	3301      	adds	r3, #1
 8003c0c:	b2da      	uxtb	r2, r3
 8003c0e:	4b81      	ldr	r3, [pc, #516]	; (8003e14 <telem_loop+0x320>)
 8003c10:	701a      	strb	r2, [r3, #0]
				break;
 8003c12:	e07c      	b.n	8003d0e <telem_loop+0x21a>
			case PID_GAIN_FIRST_UPDATE_REQUEST:
				telem_receive_read_index = 1;
 8003c14:	4b87      	ldr	r3, [pc, #540]	; (8003e34 <telem_loop+0x340>)
 8003c16:	2201      	movs	r2, #1
 8003c18:	701a      	strb	r2, [r3, #0]
				ReadReceiveBuffer((uint8_t *)&kp_roll, 4);
 8003c1a:	2104      	movs	r1, #4
 8003c1c:	487f      	ldr	r0, [pc, #508]	; (8003e1c <telem_loop+0x328>)
 8003c1e:	f000 fb9d 	bl	800435c <ReadReceiveBuffer>
				ReadReceiveBuffer((uint8_t *)&ki_roll, 4);
 8003c22:	2104      	movs	r1, #4
 8003c24:	487e      	ldr	r0, [pc, #504]	; (8003e20 <telem_loop+0x32c>)
 8003c26:	f000 fb99 	bl	800435c <ReadReceiveBuffer>
				ReadReceiveBuffer((uint8_t *)&kd_roll, 4);
 8003c2a:	2104      	movs	r1, #4
 8003c2c:	487d      	ldr	r0, [pc, #500]	; (8003e24 <telem_loop+0x330>)
 8003c2e:	f000 fb95 	bl	800435c <ReadReceiveBuffer>
				ReadReceiveBuffer((uint8_t *)&kp_yaw, 4);
 8003c32:	2104      	movs	r1, #4
 8003c34:	487c      	ldr	r0, [pc, #496]	; (8003e28 <telem_loop+0x334>)
 8003c36:	f000 fb91 	bl	800435c <ReadReceiveBuffer>
				ReadReceiveBuffer((uint8_t *)&ki_yaw, 4);
 8003c3a:	2104      	movs	r1, #4
 8003c3c:	487b      	ldr	r0, [pc, #492]	; (8003e2c <telem_loop+0x338>)
 8003c3e:	f000 fb8d 	bl	800435c <ReadReceiveBuffer>
				ReadReceiveBuffer((uint8_t *)&kd_yaw, 4);
 8003c42:	2104      	movs	r1, #4
 8003c44:	487a      	ldr	r0, [pc, #488]	; (8003e30 <telem_loop+0x33c>)
 8003c46:	f000 fb89 	bl	800435c <ReadReceiveBuffer>

				EEPROM_Clear_Buffer();
 8003c4a:	f7fe fb07 	bl	800225c <EEPROM_Clear_Buffer>
				eeprom_write_buffer_width = 2;
 8003c4e:	4b7a      	ldr	r3, [pc, #488]	; (8003e38 <telem_loop+0x344>)
 8003c50:	2202      	movs	r2, #2
 8003c52:	701a      	strb	r2, [r3, #0]
				EEPROM_Write_Buffer((uint8_t *)&kp_roll, 4);
 8003c54:	2104      	movs	r1, #4
 8003c56:	4871      	ldr	r0, [pc, #452]	; (8003e1c <telem_loop+0x328>)
 8003c58:	f7fe fb60 	bl	800231c <EEPROM_Write_Buffer>
				EEPROM_Write_Buffer((uint8_t *)&ki_roll, 4);
 8003c5c:	2104      	movs	r1, #4
 8003c5e:	4870      	ldr	r0, [pc, #448]	; (8003e20 <telem_loop+0x32c>)
 8003c60:	f7fe fb5c 	bl	800231c <EEPROM_Write_Buffer>
				EEPROM_Write_Buffer((uint8_t *)&kd_roll, 4);
 8003c64:	2104      	movs	r1, #4
 8003c66:	486f      	ldr	r0, [pc, #444]	; (8003e24 <telem_loop+0x330>)
 8003c68:	f7fe fb58 	bl	800231c <EEPROM_Write_Buffer>
				EEPROM_Write_Buffer((uint8_t *)&kp_yaw, 4);
 8003c6c:	2104      	movs	r1, #4
 8003c6e:	486e      	ldr	r0, [pc, #440]	; (8003e28 <telem_loop+0x334>)
 8003c70:	f7fe fb54 	bl	800231c <EEPROM_Write_Buffer>
				EEPROM_Write_Buffer((uint8_t *)&ki_yaw, 4);
 8003c74:	2104      	movs	r1, #4
 8003c76:	486d      	ldr	r0, [pc, #436]	; (8003e2c <telem_loop+0x338>)
 8003c78:	f7fe fb50 	bl	800231c <EEPROM_Write_Buffer>
				EEPROM_Write_Buffer((uint8_t *)&kd_yaw, 4);
 8003c7c:	2104      	movs	r1, #4
 8003c7e:	486c      	ldr	r0, [pc, #432]	; (8003e30 <telem_loop+0x33c>)
 8003c80:	f7fe fb4c 	bl	800231c <EEPROM_Write_Buffer>
				EEPROM_Save_Page(0);
 8003c84:	2000      	movs	r0, #0
 8003c86:	f7fe fb03 	bl	8002290 <EEPROM_Save_Page>

				ClearManualBuffer();
 8003c8a:	f000 f9e5 	bl	8004058 <ClearManualBuffer>
				manual_packet_buffer[manual_packet_count].width = 1;
 8003c8e:	4b61      	ldr	r3, [pc, #388]	; (8003e14 <telem_loop+0x320>)
 8003c90:	781b      	ldrb	r3, [r3, #0]
 8003c92:	461a      	mov	r2, r3
 8003c94:	4960      	ldr	r1, [pc, #384]	; (8003e18 <telem_loop+0x324>)
 8003c96:	4613      	mov	r3, r2
 8003c98:	00db      	lsls	r3, r3, #3
 8003c9a:	4413      	add	r3, r2
 8003c9c:	009b      	lsls	r3, r3, #2
 8003c9e:	4413      	add	r3, r2
 8003ca0:	440b      	add	r3, r1
 8003ca2:	3323      	adds	r3, #35	; 0x23
 8003ca4:	2201      	movs	r2, #1
 8003ca6:	701a      	strb	r2, [r3, #0]
				manual_packet_buffer[manual_packet_count].reliable = 1;
 8003ca8:	4b5a      	ldr	r3, [pc, #360]	; (8003e14 <telem_loop+0x320>)
 8003caa:	781b      	ldrb	r3, [r3, #0]
 8003cac:	461a      	mov	r2, r3
 8003cae:	495a      	ldr	r1, [pc, #360]	; (8003e18 <telem_loop+0x324>)
 8003cb0:	4613      	mov	r3, r2
 8003cb2:	00db      	lsls	r3, r3, #3
 8003cb4:	4413      	add	r3, r2
 8003cb6:	009b      	lsls	r3, r3, #2
 8003cb8:	4413      	add	r3, r2
 8003cba:	440b      	add	r3, r1
 8003cbc:	3324      	adds	r3, #36	; 0x24
 8003cbe:	2201      	movs	r2, #1
 8003cc0:	701a      	strb	r2, [r3, #0]
				AddIDToManualBuffer(PID_GAIN_FIRST_PACKET);
 8003cc2:	2003      	movs	r0, #3
 8003cc4:	f000 fad8 	bl	8004278 <AddIDToManualBuffer>
				AddToManualBuffer((uint8_t *)&kp_roll, 4);
 8003cc8:	2104      	movs	r1, #4
 8003cca:	4854      	ldr	r0, [pc, #336]	; (8003e1c <telem_loop+0x328>)
 8003ccc:	f000 faf0 	bl	80042b0 <AddToManualBuffer>
				AddToManualBuffer((uint8_t *)&ki_roll, 4);
 8003cd0:	2104      	movs	r1, #4
 8003cd2:	4853      	ldr	r0, [pc, #332]	; (8003e20 <telem_loop+0x32c>)
 8003cd4:	f000 faec 	bl	80042b0 <AddToManualBuffer>
				AddToManualBuffer((uint8_t *)&kd_roll, 4);
 8003cd8:	2104      	movs	r1, #4
 8003cda:	4852      	ldr	r0, [pc, #328]	; (8003e24 <telem_loop+0x330>)
 8003cdc:	f000 fae8 	bl	80042b0 <AddToManualBuffer>
				AddToManualBuffer((uint8_t *)&kp_yaw, 4);
 8003ce0:	2104      	movs	r1, #4
 8003ce2:	4851      	ldr	r0, [pc, #324]	; (8003e28 <telem_loop+0x334>)
 8003ce4:	f000 fae4 	bl	80042b0 <AddToManualBuffer>
				AddToManualBuffer((uint8_t *)&ki_yaw, 4);
 8003ce8:	2104      	movs	r1, #4
 8003cea:	4850      	ldr	r0, [pc, #320]	; (8003e2c <telem_loop+0x338>)
 8003cec:	f000 fae0 	bl	80042b0 <AddToManualBuffer>
				AddToManualBuffer((uint8_t *)&kd_yaw, 4);
 8003cf0:	2104      	movs	r1, #4
 8003cf2:	484f      	ldr	r0, [pc, #316]	; (8003e30 <telem_loop+0x33c>)
 8003cf4:	f000 fadc 	bl	80042b0 <AddToManualBuffer>

				if(manual_packet_count < 31)
 8003cf8:	4b46      	ldr	r3, [pc, #280]	; (8003e14 <telem_loop+0x320>)
 8003cfa:	781b      	ldrb	r3, [r3, #0]
 8003cfc:	2b1e      	cmp	r3, #30
 8003cfe:	d808      	bhi.n	8003d12 <telem_loop+0x21e>
					manual_packet_count++;
 8003d00:	4b44      	ldr	r3, [pc, #272]	; (8003e14 <telem_loop+0x320>)
 8003d02:	781b      	ldrb	r3, [r3, #0]
 8003d04:	3301      	adds	r3, #1
 8003d06:	b2da      	uxtb	r2, r3
 8003d08:	4b42      	ldr	r3, [pc, #264]	; (8003e14 <telem_loop+0x320>)
 8003d0a:	701a      	strb	r2, [r3, #0]
				break;
 8003d0c:	e001      	b.n	8003d12 <telem_loop+0x21e>
				break;
 8003d0e:	bf00      	nop
 8003d10:	e000      	b.n	8003d14 <telem_loop+0x220>
				break;
 8003d12:	bf00      	nop
			}
		}

		if(tx_done)
 8003d14:	4b49      	ldr	r3, [pc, #292]	; (8003e3c <telem_loop+0x348>)
 8003d16:	781b      	ldrb	r3, [r3, #0]
 8003d18:	b2db      	uxtb	r3, r3
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d039      	beq.n	8003d92 <telem_loop+0x29e>
		{
			tx_done = 0;
 8003d1e:	4b47      	ldr	r3, [pc, #284]	; (8003e3c <telem_loop+0x348>)
 8003d20:	2200      	movs	r2, #0
 8003d22:	701a      	strb	r2, [r3, #0]

			if(manual_packet_count > 0)
 8003d24:	4b3b      	ldr	r3, [pc, #236]	; (8003e14 <telem_loop+0x320>)
 8003d26:	781b      	ldrb	r3, [r3, #0]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d032      	beq.n	8003d92 <telem_loop+0x29e>
			{
				for(int i = 0; i < manual_packet_count - 1; i++)
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	61fb      	str	r3, [r7, #28]
 8003d30:	e023      	b.n	8003d7a <telem_loop+0x286>
				{
					for(int j = 0; j < 35; j++)
 8003d32:	2300      	movs	r3, #0
 8003d34:	61bb      	str	r3, [r7, #24]
 8003d36:	e01a      	b.n	8003d6e <telem_loop+0x27a>
					{
						manual_packet_buffer[i].payload[j] = manual_packet_buffer[i + 1].payload[j];
 8003d38:	69fb      	ldr	r3, [r7, #28]
 8003d3a:	1c5a      	adds	r2, r3, #1
 8003d3c:	4936      	ldr	r1, [pc, #216]	; (8003e18 <telem_loop+0x324>)
 8003d3e:	4613      	mov	r3, r2
 8003d40:	00db      	lsls	r3, r3, #3
 8003d42:	4413      	add	r3, r2
 8003d44:	009b      	lsls	r3, r3, #2
 8003d46:	4413      	add	r3, r2
 8003d48:	18ca      	adds	r2, r1, r3
 8003d4a:	69bb      	ldr	r3, [r7, #24]
 8003d4c:	4413      	add	r3, r2
 8003d4e:	7818      	ldrb	r0, [r3, #0]
 8003d50:	4931      	ldr	r1, [pc, #196]	; (8003e18 <telem_loop+0x324>)
 8003d52:	69fa      	ldr	r2, [r7, #28]
 8003d54:	4613      	mov	r3, r2
 8003d56:	00db      	lsls	r3, r3, #3
 8003d58:	4413      	add	r3, r2
 8003d5a:	009b      	lsls	r3, r3, #2
 8003d5c:	4413      	add	r3, r2
 8003d5e:	18ca      	adds	r2, r1, r3
 8003d60:	69bb      	ldr	r3, [r7, #24]
 8003d62:	4413      	add	r3, r2
 8003d64:	4602      	mov	r2, r0
 8003d66:	701a      	strb	r2, [r3, #0]
					for(int j = 0; j < 35; j++)
 8003d68:	69bb      	ldr	r3, [r7, #24]
 8003d6a:	3301      	adds	r3, #1
 8003d6c:	61bb      	str	r3, [r7, #24]
 8003d6e:	69bb      	ldr	r3, [r7, #24]
 8003d70:	2b22      	cmp	r3, #34	; 0x22
 8003d72:	dde1      	ble.n	8003d38 <telem_loop+0x244>
				for(int i = 0; i < manual_packet_count - 1; i++)
 8003d74:	69fb      	ldr	r3, [r7, #28]
 8003d76:	3301      	adds	r3, #1
 8003d78:	61fb      	str	r3, [r7, #28]
 8003d7a:	4b26      	ldr	r3, [pc, #152]	; (8003e14 <telem_loop+0x320>)
 8003d7c:	781b      	ldrb	r3, [r3, #0]
 8003d7e:	3b01      	subs	r3, #1
 8003d80:	69fa      	ldr	r2, [r7, #28]
 8003d82:	429a      	cmp	r2, r3
 8003d84:	dbd5      	blt.n	8003d32 <telem_loop+0x23e>
					}
				}

				manual_packet_count--;
 8003d86:	4b23      	ldr	r3, [pc, #140]	; (8003e14 <telem_loop+0x320>)
 8003d88:	781b      	ldrb	r3, [r3, #0]
 8003d8a:	3b01      	subs	r3, #1
 8003d8c:	b2da      	uxtb	r2, r3
 8003d8e:	4b21      	ldr	r3, [pc, #132]	; (8003e14 <telem_loop+0x320>)
 8003d90:	701a      	strb	r2, [r3, #0]
			}
		}

		if(waiting_to_rx)
 8003d92:	4b2b      	ldr	r3, [pc, #172]	; (8003e40 <telem_loop+0x34c>)
 8003d94:	781b      	ldrb	r3, [r3, #0]
 8003d96:	b2db      	uxtb	r3, r3
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d017      	beq.n	8003dcc <telem_loop+0x2d8>
		{
			if(HAL_I2C_Master_Seq_Receive_IT(&hi2c2, (uint8_t)(0x04 << 1), (uint8_t *)telem_receive_buffer, 34, I2C_LAST_FRAME) != HAL_OK)
 8003d9c:	2320      	movs	r3, #32
 8003d9e:	9300      	str	r3, [sp, #0]
 8003da0:	2322      	movs	r3, #34	; 0x22
 8003da2:	4a19      	ldr	r2, [pc, #100]	; (8003e08 <telem_loop+0x314>)
 8003da4:	2108      	movs	r1, #8
 8003da6:	4815      	ldr	r0, [pc, #84]	; (8003dfc <telem_loop+0x308>)
 8003da8:	f002 fa00 	bl	80061ac <HAL_I2C_Master_Seq_Receive_IT>
 8003dac:	4603      	mov	r3, r0
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d009      	beq.n	8003dc6 <telem_loop+0x2d2>
			{
				transmit_fail_flag = 1;
 8003db2:	4b24      	ldr	r3, [pc, #144]	; (8003e44 <telem_loop+0x350>)
 8003db4:	2201      	movs	r2, #1
 8003db6:	701a      	strb	r2, [r3, #0]
				ack_rate_counter = 0;
 8003db8:	4b12      	ldr	r3, [pc, #72]	; (8003e04 <telem_loop+0x310>)
 8003dba:	2200      	movs	r2, #0
 8003dbc:	701a      	strb	r2, [r3, #0]
				waiting_to_rx = 0;
 8003dbe:	4b20      	ldr	r3, [pc, #128]	; (8003e40 <telem_loop+0x34c>)
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	701a      	strb	r2, [r3, #0]
 8003dc4:	e002      	b.n	8003dcc <telem_loop+0x2d8>
			}
			else
			{
				waiting_to_rx = 0;
 8003dc6:	4b1e      	ldr	r3, [pc, #120]	; (8003e40 <telem_loop+0x34c>)
 8003dc8:	2200      	movs	r2, #0
 8003dca:	701a      	strb	r2, [r3, #0]
				//ack_rate_counter = 0;
			}
		}

		if(!waiting_to_rx && GetMicrosDifference(&telem_min_transmit_timer) >= 2500)
 8003dcc:	4b1c      	ldr	r3, [pc, #112]	; (8003e40 <telem_loop+0x34c>)
 8003dce:	781b      	ldrb	r3, [r3, #0]
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	f040 8123 	bne.w	800401e <telem_loop+0x52a>
 8003dd8:	481b      	ldr	r0, [pc, #108]	; (8003e48 <telem_loop+0x354>)
 8003dda:	f7ff fcc1 	bl	8003760 <GetMicrosDifference>
 8003dde:	4602      	mov	r2, r0
 8003de0:	f640 13c3 	movw	r3, #2499	; 0x9c3
 8003de4:	429a      	cmp	r2, r3
 8003de6:	f240 811a 	bls.w	800401e <telem_loop+0x52a>
		{
			for(int i = 0; i < 35; i++)
 8003dea:	2300      	movs	r3, #0
 8003dec:	617b      	str	r3, [r7, #20]
 8003dee:	e035      	b.n	8003e5c <telem_loop+0x368>
 8003df0:	200023c0 	.word	0x200023c0
 8003df4:	2000091c 	.word	0x2000091c
 8003df8:	2000236c 	.word	0x2000236c
 8003dfc:	20000678 	.word	0x20000678
 8003e00:	2000028b 	.word	0x2000028b
 8003e04:	20000288 	.word	0x20000288
 8003e08:	2000239c 	.word	0x2000239c
 8003e0c:	200008fc 	.word	0x200008fc
 8003e10:	08011b20 	.word	0x08011b20
 8003e14:	20000284 	.word	0x20000284
 8003e18:	20000920 	.word	0x20000920
 8003e1c:	20000234 	.word	0x20000234
 8003e20:	2000023c 	.word	0x2000023c
 8003e24:	20000244 	.word	0x20000244
 8003e28:	20000238 	.word	0x20000238
 8003e2c:	20000240 	.word	0x20000240
 8003e30:	20000248 	.word	0x20000248
 8003e34:	20000287 	.word	0x20000287
 8003e38:	20000018 	.word	0x20000018
 8003e3c:	2000028c 	.word	0x2000028c
 8003e40:	2000028a 	.word	0x2000028a
 8003e44:	20000289 	.word	0x20000289
 8003e48:	20000dc0 	.word	0x20000dc0
			{
				telem_send_buffer[i] = '\0';
 8003e4c:	4a76      	ldr	r2, [pc, #472]	; (8004028 <telem_loop+0x534>)
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	4413      	add	r3, r2
 8003e52:	2200      	movs	r2, #0
 8003e54:	701a      	strb	r2, [r3, #0]
			for(int i = 0; i < 35; i++)
 8003e56:	697b      	ldr	r3, [r7, #20]
 8003e58:	3301      	adds	r3, #1
 8003e5a:	617b      	str	r3, [r7, #20]
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	2b22      	cmp	r3, #34	; 0x22
 8003e60:	ddf4      	ble.n	8003e4c <telem_loop+0x358>
			}

			if(manual_packet_count > 0)
 8003e62:	4b72      	ldr	r3, [pc, #456]	; (800402c <telem_loop+0x538>)
 8003e64:	781b      	ldrb	r3, [r3, #0]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d026      	beq.n	8003eb8 <telem_loop+0x3c4>
			{

				for(int i = 0; i < manual_packet_buffer[0].width; i++)
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	613b      	str	r3, [r7, #16]
 8003e6e:	e00b      	b.n	8003e88 <telem_loop+0x394>
				{
					telem_send_buffer[i] = manual_packet_buffer[0].payload[i];
 8003e70:	4a6f      	ldr	r2, [pc, #444]	; (8004030 <telem_loop+0x53c>)
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	4413      	add	r3, r2
 8003e76:	7819      	ldrb	r1, [r3, #0]
 8003e78:	4a6b      	ldr	r2, [pc, #428]	; (8004028 <telem_loop+0x534>)
 8003e7a:	693b      	ldr	r3, [r7, #16]
 8003e7c:	4413      	add	r3, r2
 8003e7e:	460a      	mov	r2, r1
 8003e80:	701a      	strb	r2, [r3, #0]
				for(int i = 0; i < manual_packet_buffer[0].width; i++)
 8003e82:	693b      	ldr	r3, [r7, #16]
 8003e84:	3301      	adds	r3, #1
 8003e86:	613b      	str	r3, [r7, #16]
 8003e88:	4b69      	ldr	r3, [pc, #420]	; (8004030 <telem_loop+0x53c>)
 8003e8a:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8003e8e:	461a      	mov	r2, r3
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	4293      	cmp	r3, r2
 8003e94:	dbec      	blt.n	8003e70 <telem_loop+0x37c>
				}

				telem_send_buffer[32] = manual_packet_buffer[0].width;
 8003e96:	4b66      	ldr	r3, [pc, #408]	; (8004030 <telem_loop+0x53c>)
 8003e98:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 8003e9c:	4b62      	ldr	r3, [pc, #392]	; (8004028 <telem_loop+0x534>)
 8003e9e:	f883 2020 	strb.w	r2, [r3, #32]
				telem_send_buffer[33] = manual_packet_buffer[0].reliable;//Unreliable
 8003ea2:	4b63      	ldr	r3, [pc, #396]	; (8004030 <telem_loop+0x53c>)
 8003ea4:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8003ea8:	4b5f      	ldr	r3, [pc, #380]	; (8004028 <telem_loop+0x534>)
 8003eaa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				telem_send_buffer[34] = 0;//No data
 8003eae:	4b5e      	ldr	r3, [pc, #376]	; (8004028 <telem_loop+0x534>)
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8003eb6:	e06b      	b.n	8003f90 <telem_loop+0x49c>
			}
			else
			{
				telem_send_buffer[0] = auto_packet_buffer[auto_packet_counter].id;
 8003eb8:	4b5e      	ldr	r3, [pc, #376]	; (8004034 <telem_loop+0x540>)
 8003eba:	781b      	ldrb	r3, [r3, #0]
 8003ebc:	4619      	mov	r1, r3
 8003ebe:	4a5e      	ldr	r2, [pc, #376]	; (8004038 <telem_loop+0x544>)
 8003ec0:	23ac      	movs	r3, #172	; 0xac
 8003ec2:	fb03 f301 	mul.w	r3, r3, r1
 8003ec6:	4413      	add	r3, r2
 8003ec8:	781a      	ldrb	r2, [r3, #0]
 8003eca:	4b57      	ldr	r3, [pc, #348]	; (8004028 <telem_loop+0x534>)
 8003ecc:	701a      	strb	r2, [r3, #0]
				uint8_t var_index = 1;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	73fb      	strb	r3, [r7, #15]

				for(int i = 0; i < auto_packet_buffer[auto_packet_counter].var_count; i++)
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	60bb      	str	r3, [r7, #8]
 8003ed6:	e02d      	b.n	8003f34 <telem_loop+0x440>
				{
					for(int j = 0; j < auto_packet_buffer[auto_packet_counter].width[i]; j++)
 8003ed8:	2300      	movs	r3, #0
 8003eda:	607b      	str	r3, [r7, #4]
 8003edc:	e017      	b.n	8003f0e <telem_loop+0x41a>
					{
						telem_send_buffer[var_index] = *((uint8_t *)(auto_packet_buffer[auto_packet_counter].payload[i]) + j);
 8003ede:	4b55      	ldr	r3, [pc, #340]	; (8004034 <telem_loop+0x540>)
 8003ee0:	781b      	ldrb	r3, [r3, #0]
 8003ee2:	461a      	mov	r2, r3
 8003ee4:	4954      	ldr	r1, [pc, #336]	; (8004038 <telem_loop+0x544>)
 8003ee6:	232b      	movs	r3, #43	; 0x2b
 8003ee8:	fb03 f202 	mul.w	r2, r3, r2
 8003eec:	68bb      	ldr	r3, [r7, #8]
 8003eee:	4413      	add	r3, r2
 8003ef0:	009b      	lsls	r3, r3, #2
 8003ef2:	440b      	add	r3, r1
 8003ef4:	685a      	ldr	r2, [r3, #4]
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	441a      	add	r2, r3
 8003efa:	7bfb      	ldrb	r3, [r7, #15]
 8003efc:	7811      	ldrb	r1, [r2, #0]
 8003efe:	4a4a      	ldr	r2, [pc, #296]	; (8004028 <telem_loop+0x534>)
 8003f00:	54d1      	strb	r1, [r2, r3]

						var_index++;
 8003f02:	7bfb      	ldrb	r3, [r7, #15]
 8003f04:	3301      	adds	r3, #1
 8003f06:	73fb      	strb	r3, [r7, #15]
					for(int j = 0; j < auto_packet_buffer[auto_packet_counter].width[i]; j++)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	3301      	adds	r3, #1
 8003f0c:	607b      	str	r3, [r7, #4]
 8003f0e:	4b49      	ldr	r3, [pc, #292]	; (8004034 <telem_loop+0x540>)
 8003f10:	781b      	ldrb	r3, [r3, #0]
 8003f12:	4619      	mov	r1, r3
 8003f14:	4a48      	ldr	r2, [pc, #288]	; (8004038 <telem_loop+0x544>)
 8003f16:	23ac      	movs	r3, #172	; 0xac
 8003f18:	fb03 f301 	mul.w	r3, r3, r1
 8003f1c:	441a      	add	r2, r3
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	4413      	add	r3, r2
 8003f22:	3384      	adds	r3, #132	; 0x84
 8003f24:	781b      	ldrb	r3, [r3, #0]
 8003f26:	461a      	mov	r2, r3
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	dbd7      	blt.n	8003ede <telem_loop+0x3ea>
				for(int i = 0; i < auto_packet_buffer[auto_packet_counter].var_count; i++)
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	3301      	adds	r3, #1
 8003f32:	60bb      	str	r3, [r7, #8]
 8003f34:	4b3f      	ldr	r3, [pc, #252]	; (8004034 <telem_loop+0x540>)
 8003f36:	781b      	ldrb	r3, [r3, #0]
 8003f38:	4619      	mov	r1, r3
 8003f3a:	4a3f      	ldr	r2, [pc, #252]	; (8004038 <telem_loop+0x544>)
 8003f3c:	23ac      	movs	r3, #172	; 0xac
 8003f3e:	fb03 f301 	mul.w	r3, r3, r1
 8003f42:	4413      	add	r3, r2
 8003f44:	33a5      	adds	r3, #165	; 0xa5
 8003f46:	781b      	ldrb	r3, [r3, #0]
 8003f48:	461a      	mov	r2, r3
 8003f4a:	68bb      	ldr	r3, [r7, #8]
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	dbc3      	blt.n	8003ed8 <telem_loop+0x3e4>
					}
				}

				telem_send_buffer[32] = var_index;
 8003f50:	4a35      	ldr	r2, [pc, #212]	; (8004028 <telem_loop+0x534>)
 8003f52:	7bfb      	ldrb	r3, [r7, #15]
 8003f54:	f882 3020 	strb.w	r3, [r2, #32]
				telem_send_buffer[33] = auto_packet_buffer[auto_packet_counter].reliable;
 8003f58:	4b36      	ldr	r3, [pc, #216]	; (8004034 <telem_loop+0x540>)
 8003f5a:	781b      	ldrb	r3, [r3, #0]
 8003f5c:	4619      	mov	r1, r3
 8003f5e:	4a36      	ldr	r2, [pc, #216]	; (8004038 <telem_loop+0x544>)
 8003f60:	23ac      	movs	r3, #172	; 0xac
 8003f62:	fb03 f301 	mul.w	r3, r3, r1
 8003f66:	4413      	add	r3, r2
 8003f68:	33a4      	adds	r3, #164	; 0xa4
 8003f6a:	781a      	ldrb	r2, [r3, #0]
 8003f6c:	4b2e      	ldr	r3, [pc, #184]	; (8004028 <telem_loop+0x534>)
 8003f6e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

				auto_packet_counter++;
 8003f72:	4b30      	ldr	r3, [pc, #192]	; (8004034 <telem_loop+0x540>)
 8003f74:	781b      	ldrb	r3, [r3, #0]
 8003f76:	3301      	adds	r3, #1
 8003f78:	b2da      	uxtb	r2, r3
 8003f7a:	4b2e      	ldr	r3, [pc, #184]	; (8004034 <telem_loop+0x540>)
 8003f7c:	701a      	strb	r2, [r3, #0]

				if(auto_packet_counter >= auto_packet_count)
 8003f7e:	4b2d      	ldr	r3, [pc, #180]	; (8004034 <telem_loop+0x540>)
 8003f80:	781a      	ldrb	r2, [r3, #0]
 8003f82:	4b2e      	ldr	r3, [pc, #184]	; (800403c <telem_loop+0x548>)
 8003f84:	781b      	ldrb	r3, [r3, #0]
 8003f86:	429a      	cmp	r2, r3
 8003f88:	d302      	bcc.n	8003f90 <telem_loop+0x49c>
					auto_packet_counter = 0;
 8003f8a:	4b2a      	ldr	r3, [pc, #168]	; (8004034 <telem_loop+0x540>)
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	701a      	strb	r2, [r3, #0]

			//sprintf((char*)telem_send_buffer, "%lu%s%ld%lu%s", how_long_to_loop/*ppm_channels[2]*/, ":", ((int32_t)gyro_x), (uint32_t)abs((gyro_x - ((int32_t)gyro_x)) * 10), "\r\n");//uint32_t
			//sprintf((char*)telem_send_buffer, "%c%c%lu%s%ld%lu%s", 0x09 , strlen((char*)telem_send_buffer), how_long_to_loop/*ppm_channels[2]*/, ":", ((int32_t)gyro_x), (uint32_t)abs((gyro_x - ((int32_t)gyro_x)) * 10), "\r\n");//uint32_t


			if(ack_rate_counter < 0xFF)
 8003f90:	4b2b      	ldr	r3, [pc, #172]	; (8004040 <telem_loop+0x54c>)
 8003f92:	781b      	ldrb	r3, [r3, #0]
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	2bff      	cmp	r3, #255	; 0xff
 8003f98:	d006      	beq.n	8003fa8 <telem_loop+0x4b4>
				ack_rate_counter++;
 8003f9a:	4b29      	ldr	r3, [pc, #164]	; (8004040 <telem_loop+0x54c>)
 8003f9c:	781b      	ldrb	r3, [r3, #0]
 8003f9e:	b2db      	uxtb	r3, r3
 8003fa0:	3301      	adds	r3, #1
 8003fa2:	b2da      	uxtb	r2, r3
 8003fa4:	4b26      	ldr	r3, [pc, #152]	; (8004040 <telem_loop+0x54c>)
 8003fa6:	701a      	strb	r2, [r3, #0]

			telem_send_buffer[33] = 0;//Unreliable
 8003fa8:	4b1f      	ldr	r3, [pc, #124]	; (8004028 <telem_loop+0x534>)
 8003faa:	2200      	movs	r2, #0
 8003fac:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			telem_send_buffer[34] = 0;//No data
 8003fb0:	4b1d      	ldr	r3, [pc, #116]	; (8004028 <telem_loop+0x534>)
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

			//ack_rate_counter = 0;

			if(ack_rate_counter == ack_rate)
 8003fb8:	4b21      	ldr	r3, [pc, #132]	; (8004040 <telem_loop+0x54c>)
 8003fba:	781b      	ldrb	r3, [r3, #0]
 8003fbc:	b2da      	uxtb	r2, r3
 8003fbe:	4b21      	ldr	r3, [pc, #132]	; (8004044 <telem_loop+0x550>)
 8003fc0:	781b      	ldrb	r3, [r3, #0]
 8003fc2:	429a      	cmp	r2, r3
 8003fc4:	d115      	bne.n	8003ff2 <telem_loop+0x4fe>
			{
				//telem_send_buffer[34] = 1;

				if(HAL_I2C_Master_Seq_Transmit_IT(&hi2c2, (uint8_t)(0x04 << 1), (uint8_t *)telem_send_buffer, 35, I2C_FIRST_FRAME) != HAL_OK)
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	9300      	str	r3, [sp, #0]
 8003fca:	2323      	movs	r3, #35	; 0x23
 8003fcc:	4a16      	ldr	r2, [pc, #88]	; (8004028 <telem_loop+0x534>)
 8003fce:	2108      	movs	r1, #8
 8003fd0:	481d      	ldr	r0, [pc, #116]	; (8004048 <telem_loop+0x554>)
 8003fd2:	f002 f82d 	bl	8006030 <HAL_I2C_Master_Seq_Transmit_IT>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d006      	beq.n	8003fea <telem_loop+0x4f6>
				{
					transmit_fail_flag = 1;
 8003fdc:	4b1b      	ldr	r3, [pc, #108]	; (800404c <telem_loop+0x558>)
 8003fde:	2201      	movs	r2, #1
 8003fe0:	701a      	strb	r2, [r3, #0]
					ack_rate_counter = 0;
 8003fe2:	4b17      	ldr	r3, [pc, #92]	; (8004040 <telem_loop+0x54c>)
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	701a      	strb	r2, [r3, #0]
 8003fe8:	e014      	b.n	8004014 <telem_loop+0x520>
				}
				else
				{
					waiting_to_rx = 1;
 8003fea:	4b19      	ldr	r3, [pc, #100]	; (8004050 <telem_loop+0x55c>)
 8003fec:	2201      	movs	r2, #1
 8003fee:	701a      	strb	r2, [r3, #0]
 8003ff0:	e010      	b.n	8004014 <telem_loop+0x520>
			}
			else
			{
				//telem_send_buffer[34] = 0;

				if(HAL_I2C_Master_Seq_Transmit_IT(&hi2c2, (uint8_t)(0x04 << 1), (uint8_t *)telem_send_buffer, 35, I2C_FIRST_AND_LAST_FRAME) != HAL_OK)
 8003ff2:	2308      	movs	r3, #8
 8003ff4:	9300      	str	r3, [sp, #0]
 8003ff6:	2323      	movs	r3, #35	; 0x23
 8003ff8:	4a0b      	ldr	r2, [pc, #44]	; (8004028 <telem_loop+0x534>)
 8003ffa:	2108      	movs	r1, #8
 8003ffc:	4812      	ldr	r0, [pc, #72]	; (8004048 <telem_loop+0x554>)
 8003ffe:	f002 f817 	bl	8006030 <HAL_I2C_Master_Seq_Transmit_IT>
 8004002:	4603      	mov	r3, r0
 8004004:	2b00      	cmp	r3, #0
 8004006:	d005      	beq.n	8004014 <telem_loop+0x520>
				{
					transmit_fail_flag = 1;
 8004008:	4b10      	ldr	r3, [pc, #64]	; (800404c <telem_loop+0x558>)
 800400a:	2201      	movs	r2, #1
 800400c:	701a      	strb	r2, [r3, #0]
					ack_rate_counter = 0;
 800400e:	4b0c      	ldr	r3, [pc, #48]	; (8004040 <telem_loop+0x54c>)
 8004010:	2200      	movs	r2, #0
 8004012:	701a      	strb	r2, [r3, #0]
				}
			}

			telem_min_transmit_timer = GetMicros();
 8004014:	f7ff fb78 	bl	8003708 <GetMicros>
 8004018:	4602      	mov	r2, r0
 800401a:	4b0e      	ldr	r3, [pc, #56]	; (8004054 <telem_loop+0x560>)
 800401c:	601a      	str	r2, [r3, #0]

			//HAL_I2C_Master_Transmit_DMA(&hi2c2, (uint8_t)(0x04 << 1), (uint8_t *)telem_send_buffer, 35);
		}
	}
}
 800401e:	bf00      	nop
 8004020:	3720      	adds	r7, #32
 8004022:	46bd      	mov	sp, r7
 8004024:	bdb0      	pop	{r4, r5, r7, pc}
 8004026:	bf00      	nop
 8004028:	20000dc4 	.word	0x20000dc4
 800402c:	20000284 	.word	0x20000284
 8004030:	20000920 	.word	0x20000920
 8004034:	20000286 	.word	0x20000286
 8004038:	20000dec 	.word	0x20000dec
 800403c:	20000285 	.word	0x20000285
 8004040:	20000288 	.word	0x20000288
 8004044:	2000002c 	.word	0x2000002c
 8004048:	20000678 	.word	0x20000678
 800404c:	20000289 	.word	0x20000289
 8004050:	2000028a 	.word	0x2000028a
 8004054:	20000dc0 	.word	0x20000dc0

08004058 <ClearManualBuffer>:

void ClearManualBuffer()
{
 8004058:	b480      	push	{r7}
 800405a:	b083      	sub	sp, #12
 800405c:	af00      	add	r7, sp, #0
	manual_packet_buffer[manual_packet_count].reliable = 0;
 800405e:	4b15      	ldr	r3, [pc, #84]	; (80040b4 <ClearManualBuffer+0x5c>)
 8004060:	781b      	ldrb	r3, [r3, #0]
 8004062:	461a      	mov	r2, r3
 8004064:	4914      	ldr	r1, [pc, #80]	; (80040b8 <ClearManualBuffer+0x60>)
 8004066:	4613      	mov	r3, r2
 8004068:	00db      	lsls	r3, r3, #3
 800406a:	4413      	add	r3, r2
 800406c:	009b      	lsls	r3, r3, #2
 800406e:	4413      	add	r3, r2
 8004070:	440b      	add	r3, r1
 8004072:	3324      	adds	r3, #36	; 0x24
 8004074:	2200      	movs	r2, #0
 8004076:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 35; i++)
 8004078:	2300      	movs	r3, #0
 800407a:	607b      	str	r3, [r7, #4]
 800407c:	e010      	b.n	80040a0 <ClearManualBuffer+0x48>
	{
		manual_packet_buffer[manual_packet_count].payload[i] = '\0';
 800407e:	4b0d      	ldr	r3, [pc, #52]	; (80040b4 <ClearManualBuffer+0x5c>)
 8004080:	781b      	ldrb	r3, [r3, #0]
 8004082:	461a      	mov	r2, r3
 8004084:	490c      	ldr	r1, [pc, #48]	; (80040b8 <ClearManualBuffer+0x60>)
 8004086:	4613      	mov	r3, r2
 8004088:	00db      	lsls	r3, r3, #3
 800408a:	4413      	add	r3, r2
 800408c:	009b      	lsls	r3, r3, #2
 800408e:	4413      	add	r3, r2
 8004090:	18ca      	adds	r2, r1, r3
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	4413      	add	r3, r2
 8004096:	2200      	movs	r2, #0
 8004098:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 35; i++)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	3301      	adds	r3, #1
 800409e:	607b      	str	r3, [r7, #4]
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2b22      	cmp	r3, #34	; 0x22
 80040a4:	ddeb      	ble.n	800407e <ClearManualBuffer+0x26>
	}
}
 80040a6:	bf00      	nop
 80040a8:	370c      	adds	r7, #12
 80040aa:	46bd      	mov	sp, r7
 80040ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b0:	4770      	bx	lr
 80040b2:	bf00      	nop
 80040b4:	20000284 	.word	0x20000284
 80040b8:	20000920 	.word	0x20000920

080040bc <ClearPrintBuffer>:

void ClearPrintBuffer()
{
 80040bc:	b480      	push	{r7}
 80040be:	b083      	sub	sp, #12
 80040c0:	af00      	add	r7, sp, #0
	for(int i = 0; i < 32; i++)
 80040c2:	2300      	movs	r3, #0
 80040c4:	607b      	str	r3, [r7, #4]
 80040c6:	e007      	b.n	80040d8 <ClearPrintBuffer+0x1c>
	{
		print_text_buffer[i] = '\0';
 80040c8:	4a08      	ldr	r2, [pc, #32]	; (80040ec <ClearPrintBuffer+0x30>)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	4413      	add	r3, r2
 80040ce:	2200      	movs	r2, #0
 80040d0:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 32; i++)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	3301      	adds	r3, #1
 80040d6:	607b      	str	r3, [r7, #4]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2b1f      	cmp	r3, #31
 80040dc:	ddf4      	ble.n	80040c8 <ClearPrintBuffer+0xc>
	}
}
 80040de:	bf00      	nop
 80040e0:	370c      	adds	r7, #12
 80040e2:	46bd      	mov	sp, r7
 80040e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e8:	4770      	bx	lr
 80040ea:	bf00      	nop
 80040ec:	200008fc 	.word	0x200008fc

080040f0 <PrintManualPacket>:

//Used to write text to console
void PrintManualPacket()
{
 80040f0:	b590      	push	{r4, r7, lr}
 80040f2:	b083      	sub	sp, #12
 80040f4:	af02      	add	r7, sp, #8
	ClearManualBuffer();
 80040f6:	f7ff ffaf 	bl	8004058 <ClearManualBuffer>

	sprintf((char*)(manual_packet_buffer[manual_packet_count].payload), "%s", print_text_buffer);//uint32_t
 80040fa:	4b2c      	ldr	r3, [pc, #176]	; (80041ac <PrintManualPacket+0xbc>)
 80040fc:	781b      	ldrb	r3, [r3, #0]
 80040fe:	461a      	mov	r2, r3
 8004100:	4613      	mov	r3, r2
 8004102:	00db      	lsls	r3, r3, #3
 8004104:	4413      	add	r3, r2
 8004106:	009b      	lsls	r3, r3, #2
 8004108:	4413      	add	r3, r2
 800410a:	4a29      	ldr	r2, [pc, #164]	; (80041b0 <PrintManualPacket+0xc0>)
 800410c:	4413      	add	r3, r2
 800410e:	4929      	ldr	r1, [pc, #164]	; (80041b4 <PrintManualPacket+0xc4>)
 8004110:	4618      	mov	r0, r3
 8004112:	f00a fed9 	bl	800eec8 <strcpy>
	sprintf((char*)(manual_packet_buffer[manual_packet_count].payload), "%c%c%s", 0x09 , strlen((char*)(manual_packet_buffer[manual_packet_count].payload)), print_text_buffer);
 8004116:	4b25      	ldr	r3, [pc, #148]	; (80041ac <PrintManualPacket+0xbc>)
 8004118:	781b      	ldrb	r3, [r3, #0]
 800411a:	461a      	mov	r2, r3
 800411c:	4613      	mov	r3, r2
 800411e:	00db      	lsls	r3, r3, #3
 8004120:	4413      	add	r3, r2
 8004122:	009b      	lsls	r3, r3, #2
 8004124:	4413      	add	r3, r2
 8004126:	4a22      	ldr	r2, [pc, #136]	; (80041b0 <PrintManualPacket+0xc0>)
 8004128:	189c      	adds	r4, r3, r2
 800412a:	4b20      	ldr	r3, [pc, #128]	; (80041ac <PrintManualPacket+0xbc>)
 800412c:	781b      	ldrb	r3, [r3, #0]
 800412e:	461a      	mov	r2, r3
 8004130:	4613      	mov	r3, r2
 8004132:	00db      	lsls	r3, r3, #3
 8004134:	4413      	add	r3, r2
 8004136:	009b      	lsls	r3, r3, #2
 8004138:	4413      	add	r3, r2
 800413a:	4a1d      	ldr	r2, [pc, #116]	; (80041b0 <PrintManualPacket+0xc0>)
 800413c:	4413      	add	r3, r2
 800413e:	4618      	mov	r0, r3
 8004140:	f7fc f846 	bl	80001d0 <strlen>
 8004144:	4602      	mov	r2, r0
 8004146:	4b1b      	ldr	r3, [pc, #108]	; (80041b4 <PrintManualPacket+0xc4>)
 8004148:	9300      	str	r3, [sp, #0]
 800414a:	4613      	mov	r3, r2
 800414c:	2209      	movs	r2, #9
 800414e:	491a      	ldr	r1, [pc, #104]	; (80041b8 <PrintManualPacket+0xc8>)
 8004150:	4620      	mov	r0, r4
 8004152:	f00a fe99 	bl	800ee88 <siprintf>

	manual_packet_buffer[manual_packet_count].width = strlen((char *)(manual_packet_buffer[manual_packet_count].payload));
 8004156:	4b15      	ldr	r3, [pc, #84]	; (80041ac <PrintManualPacket+0xbc>)
 8004158:	781b      	ldrb	r3, [r3, #0]
 800415a:	461a      	mov	r2, r3
 800415c:	4613      	mov	r3, r2
 800415e:	00db      	lsls	r3, r3, #3
 8004160:	4413      	add	r3, r2
 8004162:	009b      	lsls	r3, r3, #2
 8004164:	4413      	add	r3, r2
 8004166:	4a12      	ldr	r2, [pc, #72]	; (80041b0 <PrintManualPacket+0xc0>)
 8004168:	4413      	add	r3, r2
 800416a:	4618      	mov	r0, r3
 800416c:	f7fc f830 	bl	80001d0 <strlen>
 8004170:	4601      	mov	r1, r0
 8004172:	4b0e      	ldr	r3, [pc, #56]	; (80041ac <PrintManualPacket+0xbc>)
 8004174:	781b      	ldrb	r3, [r3, #0]
 8004176:	461a      	mov	r2, r3
 8004178:	b2c8      	uxtb	r0, r1
 800417a:	490d      	ldr	r1, [pc, #52]	; (80041b0 <PrintManualPacket+0xc0>)
 800417c:	4613      	mov	r3, r2
 800417e:	00db      	lsls	r3, r3, #3
 8004180:	4413      	add	r3, r2
 8004182:	009b      	lsls	r3, r3, #2
 8004184:	4413      	add	r3, r2
 8004186:	440b      	add	r3, r1
 8004188:	3323      	adds	r3, #35	; 0x23
 800418a:	4602      	mov	r2, r0
 800418c:	701a      	strb	r2, [r3, #0]

	if(manual_packet_count < 31)
 800418e:	4b07      	ldr	r3, [pc, #28]	; (80041ac <PrintManualPacket+0xbc>)
 8004190:	781b      	ldrb	r3, [r3, #0]
 8004192:	2b1e      	cmp	r3, #30
 8004194:	d805      	bhi.n	80041a2 <PrintManualPacket+0xb2>
		manual_packet_count++;
 8004196:	4b05      	ldr	r3, [pc, #20]	; (80041ac <PrintManualPacket+0xbc>)
 8004198:	781b      	ldrb	r3, [r3, #0]
 800419a:	3301      	adds	r3, #1
 800419c:	b2da      	uxtb	r2, r3
 800419e:	4b03      	ldr	r3, [pc, #12]	; (80041ac <PrintManualPacket+0xbc>)
 80041a0:	701a      	strb	r2, [r3, #0]
}
 80041a2:	bf00      	nop
 80041a4:	3704      	adds	r7, #4
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bd90      	pop	{r4, r7, pc}
 80041aa:	bf00      	nop
 80041ac:	20000284 	.word	0x20000284
 80041b0:	20000920 	.word	0x20000920
 80041b4:	200008fc 	.word	0x200008fc
 80041b8:	08011b34 	.word	0x08011b34

080041bc <AddToAutoBuffer>:

void AddToAutoBuffer(uint8_t buf_index, uint8_t *num, uint8_t size)
{
 80041bc:	b480      	push	{r7}
 80041be:	b083      	sub	sp, #12
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	4603      	mov	r3, r0
 80041c4:	6039      	str	r1, [r7, #0]
 80041c6:	71fb      	strb	r3, [r7, #7]
 80041c8:	4613      	mov	r3, r2
 80041ca:	71bb      	strb	r3, [r7, #6]
	auto_packet_buffer[buf_index].payload[auto_packet_buffer[buf_index].var_count] = (uint8_t *)num;
 80041cc:	79fb      	ldrb	r3, [r7, #7]
 80041ce:	79fa      	ldrb	r2, [r7, #7]
 80041d0:	4928      	ldr	r1, [pc, #160]	; (8004274 <AddToAutoBuffer+0xb8>)
 80041d2:	20ac      	movs	r0, #172	; 0xac
 80041d4:	fb00 f202 	mul.w	r2, r0, r2
 80041d8:	440a      	add	r2, r1
 80041da:	32a5      	adds	r2, #165	; 0xa5
 80041dc:	7812      	ldrb	r2, [r2, #0]
 80041de:	4610      	mov	r0, r2
 80041e0:	4a24      	ldr	r2, [pc, #144]	; (8004274 <AddToAutoBuffer+0xb8>)
 80041e2:	212b      	movs	r1, #43	; 0x2b
 80041e4:	fb01 f303 	mul.w	r3, r1, r3
 80041e8:	4403      	add	r3, r0
 80041ea:	009b      	lsls	r3, r3, #2
 80041ec:	4413      	add	r3, r2
 80041ee:	683a      	ldr	r2, [r7, #0]
 80041f0:	605a      	str	r2, [r3, #4]
	auto_packet_buffer[buf_index].width[auto_packet_buffer[buf_index].var_count] = size;
 80041f2:	79fb      	ldrb	r3, [r7, #7]
 80041f4:	79fa      	ldrb	r2, [r7, #7]
 80041f6:	491f      	ldr	r1, [pc, #124]	; (8004274 <AddToAutoBuffer+0xb8>)
 80041f8:	20ac      	movs	r0, #172	; 0xac
 80041fa:	fb00 f202 	mul.w	r2, r0, r2
 80041fe:	440a      	add	r2, r1
 8004200:	32a5      	adds	r2, #165	; 0xa5
 8004202:	7812      	ldrb	r2, [r2, #0]
 8004204:	4610      	mov	r0, r2
 8004206:	4a1b      	ldr	r2, [pc, #108]	; (8004274 <AddToAutoBuffer+0xb8>)
 8004208:	21ac      	movs	r1, #172	; 0xac
 800420a:	fb01 f303 	mul.w	r3, r1, r3
 800420e:	4413      	add	r3, r2
 8004210:	4403      	add	r3, r0
 8004212:	3384      	adds	r3, #132	; 0x84
 8004214:	79ba      	ldrb	r2, [r7, #6]
 8004216:	701a      	strb	r2, [r3, #0]
	auto_packet_buffer[buf_index].total_width += size;
 8004218:	79fb      	ldrb	r3, [r7, #7]
 800421a:	4a16      	ldr	r2, [pc, #88]	; (8004274 <AddToAutoBuffer+0xb8>)
 800421c:	21ac      	movs	r1, #172	; 0xac
 800421e:	fb01 f303 	mul.w	r3, r1, r3
 8004222:	4413      	add	r3, r2
 8004224:	33a6      	adds	r3, #166	; 0xa6
 8004226:	7819      	ldrb	r1, [r3, #0]
 8004228:	79fb      	ldrb	r3, [r7, #7]
 800422a:	79ba      	ldrb	r2, [r7, #6]
 800422c:	440a      	add	r2, r1
 800422e:	b2d0      	uxtb	r0, r2
 8004230:	4a10      	ldr	r2, [pc, #64]	; (8004274 <AddToAutoBuffer+0xb8>)
 8004232:	21ac      	movs	r1, #172	; 0xac
 8004234:	fb01 f303 	mul.w	r3, r1, r3
 8004238:	4413      	add	r3, r2
 800423a:	33a6      	adds	r3, #166	; 0xa6
 800423c:	4602      	mov	r2, r0
 800423e:	701a      	strb	r2, [r3, #0]
	auto_packet_buffer[buf_index].var_count += 1;
 8004240:	79fb      	ldrb	r3, [r7, #7]
 8004242:	4a0c      	ldr	r2, [pc, #48]	; (8004274 <AddToAutoBuffer+0xb8>)
 8004244:	21ac      	movs	r1, #172	; 0xac
 8004246:	fb01 f303 	mul.w	r3, r1, r3
 800424a:	4413      	add	r3, r2
 800424c:	33a5      	adds	r3, #165	; 0xa5
 800424e:	781a      	ldrb	r2, [r3, #0]
 8004250:	79fb      	ldrb	r3, [r7, #7]
 8004252:	3201      	adds	r2, #1
 8004254:	b2d0      	uxtb	r0, r2
 8004256:	4a07      	ldr	r2, [pc, #28]	; (8004274 <AddToAutoBuffer+0xb8>)
 8004258:	21ac      	movs	r1, #172	; 0xac
 800425a:	fb01 f303 	mul.w	r3, r1, r3
 800425e:	4413      	add	r3, r2
 8004260:	33a5      	adds	r3, #165	; 0xa5
 8004262:	4602      	mov	r2, r0
 8004264:	701a      	strb	r2, [r3, #0]
}
 8004266:	bf00      	nop
 8004268:	370c      	adds	r7, #12
 800426a:	46bd      	mov	sp, r7
 800426c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004270:	4770      	bx	lr
 8004272:	bf00      	nop
 8004274:	20000dec 	.word	0x20000dec

08004278 <AddIDToManualBuffer>:

void AddIDToManualBuffer(uint8_t packet_id)
{
 8004278:	b480      	push	{r7}
 800427a:	b083      	sub	sp, #12
 800427c:	af00      	add	r7, sp, #0
 800427e:	4603      	mov	r3, r0
 8004280:	71fb      	strb	r3, [r7, #7]
	manual_packet_buffer[manual_packet_count].payload[0] = packet_id;
 8004282:	4b09      	ldr	r3, [pc, #36]	; (80042a8 <AddIDToManualBuffer+0x30>)
 8004284:	781b      	ldrb	r3, [r3, #0]
 8004286:	461a      	mov	r2, r3
 8004288:	4908      	ldr	r1, [pc, #32]	; (80042ac <AddIDToManualBuffer+0x34>)
 800428a:	4613      	mov	r3, r2
 800428c:	00db      	lsls	r3, r3, #3
 800428e:	4413      	add	r3, r2
 8004290:	009b      	lsls	r3, r3, #2
 8004292:	4413      	add	r3, r2
 8004294:	440b      	add	r3, r1
 8004296:	79fa      	ldrb	r2, [r7, #7]
 8004298:	701a      	strb	r2, [r3, #0]
}
 800429a:	bf00      	nop
 800429c:	370c      	adds	r7, #12
 800429e:	46bd      	mov	sp, r7
 80042a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a4:	4770      	bx	lr
 80042a6:	bf00      	nop
 80042a8:	20000284 	.word	0x20000284
 80042ac:	20000920 	.word	0x20000920

080042b0 <AddToManualBuffer>:

void AddToManualBuffer(uint8_t *num, uint8_t size)
{
 80042b0:	b490      	push	{r4, r7}
 80042b2:	b084      	sub	sp, #16
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
 80042b8:	460b      	mov	r3, r1
 80042ba:	70fb      	strb	r3, [r7, #3]
	for(int i = 0; i < size; i++)
 80042bc:	2300      	movs	r3, #0
 80042be:	60fb      	str	r3, [r7, #12]
 80042c0:	e022      	b.n	8004308 <AddToManualBuffer+0x58>
	{
		manual_packet_buffer[manual_packet_count].payload[manual_packet_buffer[manual_packet_count].width + i] = *(((uint8_t *)num) + i);
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	687a      	ldr	r2, [r7, #4]
 80042c6:	18d0      	adds	r0, r2, r3
 80042c8:	4b22      	ldr	r3, [pc, #136]	; (8004354 <AddToManualBuffer+0xa4>)
 80042ca:	781b      	ldrb	r3, [r3, #0]
 80042cc:	461a      	mov	r2, r3
 80042ce:	4b21      	ldr	r3, [pc, #132]	; (8004354 <AddToManualBuffer+0xa4>)
 80042d0:	781b      	ldrb	r3, [r3, #0]
 80042d2:	4619      	mov	r1, r3
 80042d4:	4c20      	ldr	r4, [pc, #128]	; (8004358 <AddToManualBuffer+0xa8>)
 80042d6:	460b      	mov	r3, r1
 80042d8:	00db      	lsls	r3, r3, #3
 80042da:	440b      	add	r3, r1
 80042dc:	009b      	lsls	r3, r3, #2
 80042de:	440b      	add	r3, r1
 80042e0:	4423      	add	r3, r4
 80042e2:	3323      	adds	r3, #35	; 0x23
 80042e4:	781b      	ldrb	r3, [r3, #0]
 80042e6:	4619      	mov	r1, r3
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	4419      	add	r1, r3
 80042ec:	7804      	ldrb	r4, [r0, #0]
 80042ee:	481a      	ldr	r0, [pc, #104]	; (8004358 <AddToManualBuffer+0xa8>)
 80042f0:	4613      	mov	r3, r2
 80042f2:	00db      	lsls	r3, r3, #3
 80042f4:	4413      	add	r3, r2
 80042f6:	009b      	lsls	r3, r3, #2
 80042f8:	4413      	add	r3, r2
 80042fa:	4403      	add	r3, r0
 80042fc:	440b      	add	r3, r1
 80042fe:	4622      	mov	r2, r4
 8004300:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < size; i++)
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	3301      	adds	r3, #1
 8004306:	60fb      	str	r3, [r7, #12]
 8004308:	78fb      	ldrb	r3, [r7, #3]
 800430a:	68fa      	ldr	r2, [r7, #12]
 800430c:	429a      	cmp	r2, r3
 800430e:	dbd8      	blt.n	80042c2 <AddToManualBuffer+0x12>
	}

	manual_packet_buffer[manual_packet_count].width += size;
 8004310:	4b10      	ldr	r3, [pc, #64]	; (8004354 <AddToManualBuffer+0xa4>)
 8004312:	781b      	ldrb	r3, [r3, #0]
 8004314:	461a      	mov	r2, r3
 8004316:	4910      	ldr	r1, [pc, #64]	; (8004358 <AddToManualBuffer+0xa8>)
 8004318:	4613      	mov	r3, r2
 800431a:	00db      	lsls	r3, r3, #3
 800431c:	4413      	add	r3, r2
 800431e:	009b      	lsls	r3, r3, #2
 8004320:	4413      	add	r3, r2
 8004322:	440b      	add	r3, r1
 8004324:	3323      	adds	r3, #35	; 0x23
 8004326:	7819      	ldrb	r1, [r3, #0]
 8004328:	4b0a      	ldr	r3, [pc, #40]	; (8004354 <AddToManualBuffer+0xa4>)
 800432a:	781b      	ldrb	r3, [r3, #0]
 800432c:	461a      	mov	r2, r3
 800432e:	78fb      	ldrb	r3, [r7, #3]
 8004330:	440b      	add	r3, r1
 8004332:	b2d8      	uxtb	r0, r3
 8004334:	4908      	ldr	r1, [pc, #32]	; (8004358 <AddToManualBuffer+0xa8>)
 8004336:	4613      	mov	r3, r2
 8004338:	00db      	lsls	r3, r3, #3
 800433a:	4413      	add	r3, r2
 800433c:	009b      	lsls	r3, r3, #2
 800433e:	4413      	add	r3, r2
 8004340:	440b      	add	r3, r1
 8004342:	3323      	adds	r3, #35	; 0x23
 8004344:	4602      	mov	r2, r0
 8004346:	701a      	strb	r2, [r3, #0]
}
 8004348:	bf00      	nop
 800434a:	3710      	adds	r7, #16
 800434c:	46bd      	mov	sp, r7
 800434e:	bc90      	pop	{r4, r7}
 8004350:	4770      	bx	lr
 8004352:	bf00      	nop
 8004354:	20000284 	.word	0x20000284
 8004358:	20000920 	.word	0x20000920

0800435c <ReadReceiveBuffer>:

void ReadReceiveBuffer(uint8_t *output, uint8_t size)
{
 800435c:	b480      	push	{r7}
 800435e:	b085      	sub	sp, #20
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
 8004364:	460b      	mov	r3, r1
 8004366:	70fb      	strb	r3, [r7, #3]
	for(int i = 0; i < size; i++)
 8004368:	2300      	movs	r3, #0
 800436a:	60fb      	str	r3, [r7, #12]
 800436c:	e00e      	b.n	800438c <ReadReceiveBuffer+0x30>
	{
		*(((uint8_t *)output) + i) = telem_receive_buffer[telem_receive_read_index + i];
 800436e:	4b10      	ldr	r3, [pc, #64]	; (80043b0 <ReadReceiveBuffer+0x54>)
 8004370:	781b      	ldrb	r3, [r3, #0]
 8004372:	461a      	mov	r2, r3
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	441a      	add	r2, r3
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	6879      	ldr	r1, [r7, #4]
 800437c:	440b      	add	r3, r1
 800437e:	490d      	ldr	r1, [pc, #52]	; (80043b4 <ReadReceiveBuffer+0x58>)
 8004380:	5c8a      	ldrb	r2, [r1, r2]
 8004382:	b2d2      	uxtb	r2, r2
 8004384:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < size; i++)
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	3301      	adds	r3, #1
 800438a:	60fb      	str	r3, [r7, #12]
 800438c:	78fb      	ldrb	r3, [r7, #3]
 800438e:	68fa      	ldr	r2, [r7, #12]
 8004390:	429a      	cmp	r2, r3
 8004392:	dbec      	blt.n	800436e <ReadReceiveBuffer+0x12>
	}

	telem_receive_read_index += size;
 8004394:	4b06      	ldr	r3, [pc, #24]	; (80043b0 <ReadReceiveBuffer+0x54>)
 8004396:	781a      	ldrb	r2, [r3, #0]
 8004398:	78fb      	ldrb	r3, [r7, #3]
 800439a:	4413      	add	r3, r2
 800439c:	b2da      	uxtb	r2, r3
 800439e:	4b04      	ldr	r3, [pc, #16]	; (80043b0 <ReadReceiveBuffer+0x54>)
 80043a0:	701a      	strb	r2, [r3, #0]
}
 80043a2:	bf00      	nop
 80043a4:	3714      	adds	r7, #20
 80043a6:	46bd      	mov	sp, r7
 80043a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ac:	4770      	bx	lr
 80043ae:	bf00      	nop
 80043b0:	20000287 	.word	0x20000287
 80043b4:	2000239c 	.word	0x2000239c

080043b8 <MX_TIM3_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim9;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b08a      	sub	sp, #40	; 0x28
 80043bc:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80043be:	f107 0320 	add.w	r3, r7, #32
 80043c2:	2200      	movs	r2, #0
 80043c4:	601a      	str	r2, [r3, #0]
 80043c6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80043c8:	1d3b      	adds	r3, r7, #4
 80043ca:	2200      	movs	r2, #0
 80043cc:	601a      	str	r2, [r3, #0]
 80043ce:	605a      	str	r2, [r3, #4]
 80043d0:	609a      	str	r2, [r3, #8]
 80043d2:	60da      	str	r2, [r3, #12]
 80043d4:	611a      	str	r2, [r3, #16]
 80043d6:	615a      	str	r2, [r3, #20]
 80043d8:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 80043da:	4b33      	ldr	r3, [pc, #204]	; (80044a8 <MX_TIM3_Init+0xf0>)
 80043dc:	4a33      	ldr	r2, [pc, #204]	; (80044ac <MX_TIM3_Init+0xf4>)
 80043de:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 80043e0:	4b31      	ldr	r3, [pc, #196]	; (80044a8 <MX_TIM3_Init+0xf0>)
 80043e2:	2253      	movs	r2, #83	; 0x53
 80043e4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80043e6:	4b30      	ldr	r3, [pc, #192]	; (80044a8 <MX_TIM3_Init+0xf0>)
 80043e8:	2200      	movs	r2, #0
 80043ea:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4999;
 80043ec:	4b2e      	ldr	r3, [pc, #184]	; (80044a8 <MX_TIM3_Init+0xf0>)
 80043ee:	f241 3287 	movw	r2, #4999	; 0x1387
 80043f2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80043f4:	4b2c      	ldr	r3, [pc, #176]	; (80044a8 <MX_TIM3_Init+0xf0>)
 80043f6:	2200      	movs	r2, #0
 80043f8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80043fa:	4b2b      	ldr	r3, [pc, #172]	; (80044a8 <MX_TIM3_Init+0xf0>)
 80043fc:	2200      	movs	r2, #0
 80043fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004400:	4829      	ldr	r0, [pc, #164]	; (80044a8 <MX_TIM3_Init+0xf0>)
 8004402:	f005 fedf 	bl	800a1c4 <HAL_TIM_PWM_Init>
 8004406:	4603      	mov	r3, r0
 8004408:	2b00      	cmp	r3, #0
 800440a:	d001      	beq.n	8004410 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 800440c:	f7ff fa28 	bl	8003860 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004410:	2300      	movs	r3, #0
 8004412:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004414:	2300      	movs	r3, #0
 8004416:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004418:	f107 0320 	add.w	r3, r7, #32
 800441c:	4619      	mov	r1, r3
 800441e:	4822      	ldr	r0, [pc, #136]	; (80044a8 <MX_TIM3_Init+0xf0>)
 8004420:	f006 ff8c 	bl	800b33c <HAL_TIMEx_MasterConfigSynchronization>
 8004424:	4603      	mov	r3, r0
 8004426:	2b00      	cmp	r3, #0
 8004428:	d001      	beq.n	800442e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800442a:	f7ff fa19 	bl	8003860 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800442e:	2360      	movs	r3, #96	; 0x60
 8004430:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1000;
 8004432:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004436:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004438:	2300      	movs	r3, #0
 800443a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800443c:	2300      	movs	r3, #0
 800443e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004440:	1d3b      	adds	r3, r7, #4
 8004442:	2200      	movs	r2, #0
 8004444:	4619      	mov	r1, r3
 8004446:	4818      	ldr	r0, [pc, #96]	; (80044a8 <MX_TIM3_Init+0xf0>)
 8004448:	f006 f968 	bl	800a71c <HAL_TIM_PWM_ConfigChannel>
 800444c:	4603      	mov	r3, r0
 800444e:	2b00      	cmp	r3, #0
 8004450:	d001      	beq.n	8004456 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8004452:	f7ff fa05 	bl	8003860 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004456:	1d3b      	adds	r3, r7, #4
 8004458:	2204      	movs	r2, #4
 800445a:	4619      	mov	r1, r3
 800445c:	4812      	ldr	r0, [pc, #72]	; (80044a8 <MX_TIM3_Init+0xf0>)
 800445e:	f006 f95d 	bl	800a71c <HAL_TIM_PWM_ConfigChannel>
 8004462:	4603      	mov	r3, r0
 8004464:	2b00      	cmp	r3, #0
 8004466:	d001      	beq.n	800446c <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8004468:	f7ff f9fa 	bl	8003860 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800446c:	1d3b      	adds	r3, r7, #4
 800446e:	2208      	movs	r2, #8
 8004470:	4619      	mov	r1, r3
 8004472:	480d      	ldr	r0, [pc, #52]	; (80044a8 <MX_TIM3_Init+0xf0>)
 8004474:	f006 f952 	bl	800a71c <HAL_TIM_PWM_ConfigChannel>
 8004478:	4603      	mov	r3, r0
 800447a:	2b00      	cmp	r3, #0
 800447c:	d001      	beq.n	8004482 <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 800447e:	f7ff f9ef 	bl	8003860 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004482:	1d3b      	adds	r3, r7, #4
 8004484:	220c      	movs	r2, #12
 8004486:	4619      	mov	r1, r3
 8004488:	4807      	ldr	r0, [pc, #28]	; (80044a8 <MX_TIM3_Init+0xf0>)
 800448a:	f006 f947 	bl	800a71c <HAL_TIM_PWM_ConfigChannel>
 800448e:	4603      	mov	r3, r0
 8004490:	2b00      	cmp	r3, #0
 8004492:	d001      	beq.n	8004498 <MX_TIM3_Init+0xe0>
  {
    Error_Handler();
 8004494:	f7ff f9e4 	bl	8003860 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 8004498:	4803      	ldr	r0, [pc, #12]	; (80044a8 <MX_TIM3_Init+0xf0>)
 800449a:	f000 fa1d 	bl	80048d8 <HAL_TIM_MspPostInit>

}
 800449e:	bf00      	nop
 80044a0:	3728      	adds	r7, #40	; 0x28
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}
 80044a6:	bf00      	nop
 80044a8:	20002444 	.word	0x20002444
 80044ac:	40000400 	.word	0x40000400

080044b0 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b08a      	sub	sp, #40	; 0x28
 80044b4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80044b6:	f107 0318 	add.w	r3, r7, #24
 80044ba:	2200      	movs	r2, #0
 80044bc:	601a      	str	r2, [r3, #0]
 80044be:	605a      	str	r2, [r3, #4]
 80044c0:	609a      	str	r2, [r3, #8]
 80044c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80044c4:	f107 0310 	add.w	r3, r7, #16
 80044c8:	2200      	movs	r2, #0
 80044ca:	601a      	str	r2, [r3, #0]
 80044cc:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80044ce:	463b      	mov	r3, r7
 80044d0:	2200      	movs	r2, #0
 80044d2:	601a      	str	r2, [r3, #0]
 80044d4:	605a      	str	r2, [r3, #4]
 80044d6:	609a      	str	r2, [r3, #8]
 80044d8:	60da      	str	r2, [r3, #12]

  htim5.Instance = TIM5;
 80044da:	4b2b      	ldr	r3, [pc, #172]	; (8004588 <MX_TIM5_Init+0xd8>)
 80044dc:	4a2b      	ldr	r2, [pc, #172]	; (800458c <MX_TIM5_Init+0xdc>)
 80044de:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 83;
 80044e0:	4b29      	ldr	r3, [pc, #164]	; (8004588 <MX_TIM5_Init+0xd8>)
 80044e2:	2253      	movs	r2, #83	; 0x53
 80044e4:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80044e6:	4b28      	ldr	r3, [pc, #160]	; (8004588 <MX_TIM5_Init+0xd8>)
 80044e8:	2200      	movs	r2, #0
 80044ea:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80044ec:	4b26      	ldr	r3, [pc, #152]	; (8004588 <MX_TIM5_Init+0xd8>)
 80044ee:	f04f 32ff 	mov.w	r2, #4294967295
 80044f2:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80044f4:	4b24      	ldr	r3, [pc, #144]	; (8004588 <MX_TIM5_Init+0xd8>)
 80044f6:	2200      	movs	r2, #0
 80044f8:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80044fa:	4b23      	ldr	r3, [pc, #140]	; (8004588 <MX_TIM5_Init+0xd8>)
 80044fc:	2200      	movs	r2, #0
 80044fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8004500:	4821      	ldr	r0, [pc, #132]	; (8004588 <MX_TIM5_Init+0xd8>)
 8004502:	f005 fe10 	bl	800a126 <HAL_TIM_Base_Init>
 8004506:	4603      	mov	r3, r0
 8004508:	2b00      	cmp	r3, #0
 800450a:	d001      	beq.n	8004510 <MX_TIM5_Init+0x60>
  {
    Error_Handler();
 800450c:	f7ff f9a8 	bl	8003860 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004510:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004514:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8004516:	f107 0318 	add.w	r3, r7, #24
 800451a:	4619      	mov	r1, r3
 800451c:	481a      	ldr	r0, [pc, #104]	; (8004588 <MX_TIM5_Init+0xd8>)
 800451e:	f006 f9c3 	bl	800a8a8 <HAL_TIM_ConfigClockSource>
 8004522:	4603      	mov	r3, r0
 8004524:	2b00      	cmp	r3, #0
 8004526:	d001      	beq.n	800452c <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8004528:	f7ff f99a 	bl	8003860 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 800452c:	4816      	ldr	r0, [pc, #88]	; (8004588 <MX_TIM5_Init+0xd8>)
 800452e:	f005 feb3 	bl	800a298 <HAL_TIM_IC_Init>
 8004532:	4603      	mov	r3, r0
 8004534:	2b00      	cmp	r3, #0
 8004536:	d001      	beq.n	800453c <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8004538:	f7ff f992 	bl	8003860 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800453c:	2300      	movs	r3, #0
 800453e:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004540:	2300      	movs	r3, #0
 8004542:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8004544:	f107 0310 	add.w	r3, r7, #16
 8004548:	4619      	mov	r1, r3
 800454a:	480f      	ldr	r0, [pc, #60]	; (8004588 <MX_TIM5_Init+0xd8>)
 800454c:	f006 fef6 	bl	800b33c <HAL_TIMEx_MasterConfigSynchronization>
 8004550:	4603      	mov	r3, r0
 8004552:	2b00      	cmp	r3, #0
 8004554:	d001      	beq.n	800455a <MX_TIM5_Init+0xaa>
  {
    Error_Handler();
 8004556:	f7ff f983 	bl	8003860 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800455a:	2300      	movs	r3, #0
 800455c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800455e:	2301      	movs	r3, #1
 8004560:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8004562:	2300      	movs	r3, #0
 8004564:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8004566:	2300      	movs	r3, #0
 8004568:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800456a:	463b      	mov	r3, r7
 800456c:	2200      	movs	r2, #0
 800456e:	4619      	mov	r1, r3
 8004570:	4805      	ldr	r0, [pc, #20]	; (8004588 <MX_TIM5_Init+0xd8>)
 8004572:	f006 f837 	bl	800a5e4 <HAL_TIM_IC_ConfigChannel>
 8004576:	4603      	mov	r3, r0
 8004578:	2b00      	cmp	r3, #0
 800457a:	d001      	beq.n	8004580 <MX_TIM5_Init+0xd0>
  {
    Error_Handler();
 800457c:	f7ff f970 	bl	8003860 <Error_Handler>
  }

}
 8004580:	bf00      	nop
 8004582:	3728      	adds	r7, #40	; 0x28
 8004584:	46bd      	mov	sp, r7
 8004586:	bd80      	pop	{r7, pc}
 8004588:	20002404 	.word	0x20002404
 800458c:	40000c00 	.word	0x40000c00

08004590 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b096      	sub	sp, #88	; 0x58
 8004594:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004596:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800459a:	2200      	movs	r2, #0
 800459c:	601a      	str	r2, [r3, #0]
 800459e:	605a      	str	r2, [r3, #4]
 80045a0:	609a      	str	r2, [r3, #8]
 80045a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80045a4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80045a8:	2200      	movs	r2, #0
 80045aa:	601a      	str	r2, [r3, #0]
 80045ac:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80045ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80045b2:	2200      	movs	r2, #0
 80045b4:	601a      	str	r2, [r3, #0]
 80045b6:	605a      	str	r2, [r3, #4]
 80045b8:	609a      	str	r2, [r3, #8]
 80045ba:	60da      	str	r2, [r3, #12]
 80045bc:	611a      	str	r2, [r3, #16]
 80045be:	615a      	str	r2, [r3, #20]
 80045c0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80045c2:	1d3b      	adds	r3, r7, #4
 80045c4:	2220      	movs	r2, #32
 80045c6:	2100      	movs	r1, #0
 80045c8:	4618      	mov	r0, r3
 80045ca:	f00a fb9d 	bl	800ed08 <memset>

  htim8.Instance = TIM8;
 80045ce:	4b50      	ldr	r3, [pc, #320]	; (8004710 <MX_TIM8_Init+0x180>)
 80045d0:	4a50      	ldr	r2, [pc, #320]	; (8004714 <MX_TIM8_Init+0x184>)
 80045d2:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 167;
 80045d4:	4b4e      	ldr	r3, [pc, #312]	; (8004710 <MX_TIM8_Init+0x180>)
 80045d6:	22a7      	movs	r2, #167	; 0xa7
 80045d8:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80045da:	4b4d      	ldr	r3, [pc, #308]	; (8004710 <MX_TIM8_Init+0x180>)
 80045dc:	2200      	movs	r2, #0
 80045de:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 3999;
 80045e0:	4b4b      	ldr	r3, [pc, #300]	; (8004710 <MX_TIM8_Init+0x180>)
 80045e2:	f640 729f 	movw	r2, #3999	; 0xf9f
 80045e6:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80045e8:	4b49      	ldr	r3, [pc, #292]	; (8004710 <MX_TIM8_Init+0x180>)
 80045ea:	2200      	movs	r2, #0
 80045ec:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80045ee:	4b48      	ldr	r3, [pc, #288]	; (8004710 <MX_TIM8_Init+0x180>)
 80045f0:	2200      	movs	r2, #0
 80045f2:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80045f4:	4b46      	ldr	r3, [pc, #280]	; (8004710 <MX_TIM8_Init+0x180>)
 80045f6:	2200      	movs	r2, #0
 80045f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80045fa:	4845      	ldr	r0, [pc, #276]	; (8004710 <MX_TIM8_Init+0x180>)
 80045fc:	f005 fd93 	bl	800a126 <HAL_TIM_Base_Init>
 8004600:	4603      	mov	r3, r0
 8004602:	2b00      	cmp	r3, #0
 8004604:	d001      	beq.n	800460a <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8004606:	f7ff f92b 	bl	8003860 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800460a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800460e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8004610:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004614:	4619      	mov	r1, r3
 8004616:	483e      	ldr	r0, [pc, #248]	; (8004710 <MX_TIM8_Init+0x180>)
 8004618:	f006 f946 	bl	800a8a8 <HAL_TIM_ConfigClockSource>
 800461c:	4603      	mov	r3, r0
 800461e:	2b00      	cmp	r3, #0
 8004620:	d001      	beq.n	8004626 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8004622:	f7ff f91d 	bl	8003860 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8004626:	483a      	ldr	r0, [pc, #232]	; (8004710 <MX_TIM8_Init+0x180>)
 8004628:	f005 fdcc 	bl	800a1c4 <HAL_TIM_PWM_Init>
 800462c:	4603      	mov	r3, r0
 800462e:	2b00      	cmp	r3, #0
 8004630:	d001      	beq.n	8004636 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8004632:	f7ff f915 	bl	8003860 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004636:	2300      	movs	r3, #0
 8004638:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800463a:	2300      	movs	r3, #0
 800463c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800463e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004642:	4619      	mov	r1, r3
 8004644:	4832      	ldr	r0, [pc, #200]	; (8004710 <MX_TIM8_Init+0x180>)
 8004646:	f006 fe79 	bl	800b33c <HAL_TIMEx_MasterConfigSynchronization>
 800464a:	4603      	mov	r3, r0
 800464c:	2b00      	cmp	r3, #0
 800464e:	d001      	beq.n	8004654 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8004650:	f7ff f906 	bl	8003860 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004654:	2360      	movs	r3, #96	; 0x60
 8004656:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 125;
 8004658:	237d      	movs	r3, #125	; 0x7d
 800465a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800465c:	2300      	movs	r3, #0
 800465e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004660:	2300      	movs	r3, #0
 8004662:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004664:	2300      	movs	r3, #0
 8004666:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004668:	2300      	movs	r3, #0
 800466a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800466c:	2300      	movs	r3, #0
 800466e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004670:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004674:	2200      	movs	r2, #0
 8004676:	4619      	mov	r1, r3
 8004678:	4825      	ldr	r0, [pc, #148]	; (8004710 <MX_TIM8_Init+0x180>)
 800467a:	f006 f84f 	bl	800a71c <HAL_TIM_PWM_ConfigChannel>
 800467e:	4603      	mov	r3, r0
 8004680:	2b00      	cmp	r3, #0
 8004682:	d001      	beq.n	8004688 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8004684:	f7ff f8ec 	bl	8003860 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004688:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800468c:	2204      	movs	r2, #4
 800468e:	4619      	mov	r1, r3
 8004690:	481f      	ldr	r0, [pc, #124]	; (8004710 <MX_TIM8_Init+0x180>)
 8004692:	f006 f843 	bl	800a71c <HAL_TIM_PWM_ConfigChannel>
 8004696:	4603      	mov	r3, r0
 8004698:	2b00      	cmp	r3, #0
 800469a:	d001      	beq.n	80046a0 <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 800469c:	f7ff f8e0 	bl	8003860 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80046a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80046a4:	2208      	movs	r2, #8
 80046a6:	4619      	mov	r1, r3
 80046a8:	4819      	ldr	r0, [pc, #100]	; (8004710 <MX_TIM8_Init+0x180>)
 80046aa:	f006 f837 	bl	800a71c <HAL_TIM_PWM_ConfigChannel>
 80046ae:	4603      	mov	r3, r0
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d001      	beq.n	80046b8 <MX_TIM8_Init+0x128>
  {
    Error_Handler();
 80046b4:	f7ff f8d4 	bl	8003860 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80046b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80046bc:	220c      	movs	r2, #12
 80046be:	4619      	mov	r1, r3
 80046c0:	4813      	ldr	r0, [pc, #76]	; (8004710 <MX_TIM8_Init+0x180>)
 80046c2:	f006 f82b 	bl	800a71c <HAL_TIM_PWM_ConfigChannel>
 80046c6:	4603      	mov	r3, r0
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d001      	beq.n	80046d0 <MX_TIM8_Init+0x140>
  {
    Error_Handler();
 80046cc:	f7ff f8c8 	bl	8003860 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80046d0:	2300      	movs	r3, #0
 80046d2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80046d4:	2300      	movs	r3, #0
 80046d6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80046d8:	2300      	movs	r3, #0
 80046da:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80046dc:	2300      	movs	r3, #0
 80046de:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80046e0:	2300      	movs	r3, #0
 80046e2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80046e4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80046e8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80046ea:	2300      	movs	r3, #0
 80046ec:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80046ee:	1d3b      	adds	r3, r7, #4
 80046f0:	4619      	mov	r1, r3
 80046f2:	4807      	ldr	r0, [pc, #28]	; (8004710 <MX_TIM8_Init+0x180>)
 80046f4:	f006 fe9e 	bl	800b434 <HAL_TIMEx_ConfigBreakDeadTime>
 80046f8:	4603      	mov	r3, r0
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d001      	beq.n	8004702 <MX_TIM8_Init+0x172>
  {
    Error_Handler();
 80046fe:	f7ff f8af 	bl	8003860 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim8);
 8004702:	4803      	ldr	r0, [pc, #12]	; (8004710 <MX_TIM8_Init+0x180>)
 8004704:	f000 f8e8 	bl	80048d8 <HAL_TIM_MspPostInit>

}
 8004708:	bf00      	nop
 800470a:	3758      	adds	r7, #88	; 0x58
 800470c:	46bd      	mov	sp, r7
 800470e:	bd80      	pop	{r7, pc}
 8004710:	200023c4 	.word	0x200023c4
 8004714:	40010400 	.word	0x40010400

08004718 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b084      	sub	sp, #16
 800471c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800471e:	463b      	mov	r3, r7
 8004720:	2200      	movs	r2, #0
 8004722:	601a      	str	r2, [r3, #0]
 8004724:	605a      	str	r2, [r3, #4]
 8004726:	609a      	str	r2, [r3, #8]
 8004728:	60da      	str	r2, [r3, #12]

  htim9.Instance = TIM9;
 800472a:	4b16      	ldr	r3, [pc, #88]	; (8004784 <MX_TIM9_Init+0x6c>)
 800472c:	4a16      	ldr	r2, [pc, #88]	; (8004788 <MX_TIM9_Init+0x70>)
 800472e:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 167;
 8004730:	4b14      	ldr	r3, [pc, #80]	; (8004784 <MX_TIM9_Init+0x6c>)
 8004732:	22a7      	movs	r2, #167	; 0xa7
 8004734:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004736:	4b13      	ldr	r3, [pc, #76]	; (8004784 <MX_TIM9_Init+0x6c>)
 8004738:	2200      	movs	r2, #0
 800473a:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 64999;
 800473c:	4b11      	ldr	r3, [pc, #68]	; (8004784 <MX_TIM9_Init+0x6c>)
 800473e:	f64f 52e7 	movw	r2, #64999	; 0xfde7
 8004742:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004744:	4b0f      	ldr	r3, [pc, #60]	; (8004784 <MX_TIM9_Init+0x6c>)
 8004746:	2200      	movs	r2, #0
 8004748:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800474a:	4b0e      	ldr	r3, [pc, #56]	; (8004784 <MX_TIM9_Init+0x6c>)
 800474c:	2200      	movs	r2, #0
 800474e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8004750:	480c      	ldr	r0, [pc, #48]	; (8004784 <MX_TIM9_Init+0x6c>)
 8004752:	f005 fce8 	bl	800a126 <HAL_TIM_Base_Init>
 8004756:	4603      	mov	r3, r0
 8004758:	2b00      	cmp	r3, #0
 800475a:	d001      	beq.n	8004760 <MX_TIM9_Init+0x48>
  {
    Error_Handler();
 800475c:	f7ff f880 	bl	8003860 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004760:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004764:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8004766:	463b      	mov	r3, r7
 8004768:	4619      	mov	r1, r3
 800476a:	4806      	ldr	r0, [pc, #24]	; (8004784 <MX_TIM9_Init+0x6c>)
 800476c:	f006 f89c 	bl	800a8a8 <HAL_TIM_ConfigClockSource>
 8004770:	4603      	mov	r3, r0
 8004772:	2b00      	cmp	r3, #0
 8004774:	d001      	beq.n	800477a <MX_TIM9_Init+0x62>
  {
    Error_Handler();
 8004776:	f7ff f873 	bl	8003860 <Error_Handler>
  }

}
 800477a:	bf00      	nop
 800477c:	3710      	adds	r7, #16
 800477e:	46bd      	mov	sp, r7
 8004780:	bd80      	pop	{r7, pc}
 8004782:	bf00      	nop
 8004784:	20002484 	.word	0x20002484
 8004788:	40014000 	.word	0x40014000

0800478c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800478c:	b480      	push	{r7}
 800478e:	b085      	sub	sp, #20
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a0b      	ldr	r2, [pc, #44]	; (80047c8 <HAL_TIM_PWM_MspInit+0x3c>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d10d      	bne.n	80047ba <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800479e:	2300      	movs	r3, #0
 80047a0:	60fb      	str	r3, [r7, #12]
 80047a2:	4b0a      	ldr	r3, [pc, #40]	; (80047cc <HAL_TIM_PWM_MspInit+0x40>)
 80047a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047a6:	4a09      	ldr	r2, [pc, #36]	; (80047cc <HAL_TIM_PWM_MspInit+0x40>)
 80047a8:	f043 0302 	orr.w	r3, r3, #2
 80047ac:	6413      	str	r3, [r2, #64]	; 0x40
 80047ae:	4b07      	ldr	r3, [pc, #28]	; (80047cc <HAL_TIM_PWM_MspInit+0x40>)
 80047b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047b2:	f003 0302 	and.w	r3, r3, #2
 80047b6:	60fb      	str	r3, [r7, #12]
 80047b8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80047ba:	bf00      	nop
 80047bc:	3714      	adds	r7, #20
 80047be:	46bd      	mov	sp, r7
 80047c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c4:	4770      	bx	lr
 80047c6:	bf00      	nop
 80047c8:	40000400 	.word	0x40000400
 80047cc:	40023800 	.word	0x40023800

080047d0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b08c      	sub	sp, #48	; 0x30
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047d8:	f107 031c 	add.w	r3, r7, #28
 80047dc:	2200      	movs	r2, #0
 80047de:	601a      	str	r2, [r3, #0]
 80047e0:	605a      	str	r2, [r3, #4]
 80047e2:	609a      	str	r2, [r3, #8]
 80047e4:	60da      	str	r2, [r3, #12]
 80047e6:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM5)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a35      	ldr	r2, [pc, #212]	; (80048c4 <HAL_TIM_Base_MspInit+0xf4>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d134      	bne.n	800485c <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 80047f2:	2300      	movs	r3, #0
 80047f4:	61bb      	str	r3, [r7, #24]
 80047f6:	4b34      	ldr	r3, [pc, #208]	; (80048c8 <HAL_TIM_Base_MspInit+0xf8>)
 80047f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047fa:	4a33      	ldr	r2, [pc, #204]	; (80048c8 <HAL_TIM_Base_MspInit+0xf8>)
 80047fc:	f043 0308 	orr.w	r3, r3, #8
 8004800:	6413      	str	r3, [r2, #64]	; 0x40
 8004802:	4b31      	ldr	r3, [pc, #196]	; (80048c8 <HAL_TIM_Base_MspInit+0xf8>)
 8004804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004806:	f003 0308 	and.w	r3, r3, #8
 800480a:	61bb      	str	r3, [r7, #24]
 800480c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800480e:	2300      	movs	r3, #0
 8004810:	617b      	str	r3, [r7, #20]
 8004812:	4b2d      	ldr	r3, [pc, #180]	; (80048c8 <HAL_TIM_Base_MspInit+0xf8>)
 8004814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004816:	4a2c      	ldr	r2, [pc, #176]	; (80048c8 <HAL_TIM_Base_MspInit+0xf8>)
 8004818:	f043 0301 	orr.w	r3, r3, #1
 800481c:	6313      	str	r3, [r2, #48]	; 0x30
 800481e:	4b2a      	ldr	r3, [pc, #168]	; (80048c8 <HAL_TIM_Base_MspInit+0xf8>)
 8004820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004822:	f003 0301 	and.w	r3, r3, #1
 8004826:	617b      	str	r3, [r7, #20]
 8004828:	697b      	ldr	r3, [r7, #20]
    /**TIM5 GPIO Configuration
    PA0-WKUP     ------> TIM5_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800482a:	2301      	movs	r3, #1
 800482c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800482e:	2302      	movs	r3, #2
 8004830:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004832:	2300      	movs	r3, #0
 8004834:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004836:	2300      	movs	r3, #0
 8004838:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800483a:	2302      	movs	r3, #2
 800483c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800483e:	f107 031c 	add.w	r3, r7, #28
 8004842:	4619      	mov	r1, r3
 8004844:	4821      	ldr	r0, [pc, #132]	; (80048cc <HAL_TIM_Base_MspInit+0xfc>)
 8004846:	f000 fdb1 	bl	80053ac <HAL_GPIO_Init>

    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 800484a:	2200      	movs	r2, #0
 800484c:	2100      	movs	r1, #0
 800484e:	2032      	movs	r0, #50	; 0x32
 8004850:	f000 fa5d 	bl	8004d0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8004854:	2032      	movs	r0, #50	; 0x32
 8004856:	f000 fa76 	bl	8004d46 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 800485a:	e02e      	b.n	80048ba <HAL_TIM_Base_MspInit+0xea>
  else if(tim_baseHandle->Instance==TIM8)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a1b      	ldr	r2, [pc, #108]	; (80048d0 <HAL_TIM_Base_MspInit+0x100>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d10e      	bne.n	8004884 <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004866:	2300      	movs	r3, #0
 8004868:	613b      	str	r3, [r7, #16]
 800486a:	4b17      	ldr	r3, [pc, #92]	; (80048c8 <HAL_TIM_Base_MspInit+0xf8>)
 800486c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800486e:	4a16      	ldr	r2, [pc, #88]	; (80048c8 <HAL_TIM_Base_MspInit+0xf8>)
 8004870:	f043 0302 	orr.w	r3, r3, #2
 8004874:	6453      	str	r3, [r2, #68]	; 0x44
 8004876:	4b14      	ldr	r3, [pc, #80]	; (80048c8 <HAL_TIM_Base_MspInit+0xf8>)
 8004878:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800487a:	f003 0302 	and.w	r3, r3, #2
 800487e:	613b      	str	r3, [r7, #16]
 8004880:	693b      	ldr	r3, [r7, #16]
}
 8004882:	e01a      	b.n	80048ba <HAL_TIM_Base_MspInit+0xea>
  else if(tim_baseHandle->Instance==TIM9)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a12      	ldr	r2, [pc, #72]	; (80048d4 <HAL_TIM_Base_MspInit+0x104>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d115      	bne.n	80048ba <HAL_TIM_Base_MspInit+0xea>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800488e:	2300      	movs	r3, #0
 8004890:	60fb      	str	r3, [r7, #12]
 8004892:	4b0d      	ldr	r3, [pc, #52]	; (80048c8 <HAL_TIM_Base_MspInit+0xf8>)
 8004894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004896:	4a0c      	ldr	r2, [pc, #48]	; (80048c8 <HAL_TIM_Base_MspInit+0xf8>)
 8004898:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800489c:	6453      	str	r3, [r2, #68]	; 0x44
 800489e:	4b0a      	ldr	r3, [pc, #40]	; (80048c8 <HAL_TIM_Base_MspInit+0xf8>)
 80048a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048a6:	60fb      	str	r3, [r7, #12]
 80048a8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80048aa:	2200      	movs	r2, #0
 80048ac:	2100      	movs	r1, #0
 80048ae:	2018      	movs	r0, #24
 80048b0:	f000 fa2d 	bl	8004d0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80048b4:	2018      	movs	r0, #24
 80048b6:	f000 fa46 	bl	8004d46 <HAL_NVIC_EnableIRQ>
}
 80048ba:	bf00      	nop
 80048bc:	3730      	adds	r7, #48	; 0x30
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}
 80048c2:	bf00      	nop
 80048c4:	40000c00 	.word	0x40000c00
 80048c8:	40023800 	.word	0x40023800
 80048cc:	40020000 	.word	0x40020000
 80048d0:	40010400 	.word	0x40010400
 80048d4:	40014000 	.word	0x40014000

080048d8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b08a      	sub	sp, #40	; 0x28
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048e0:	f107 0314 	add.w	r3, r7, #20
 80048e4:	2200      	movs	r2, #0
 80048e6:	601a      	str	r2, [r3, #0]
 80048e8:	605a      	str	r2, [r3, #4]
 80048ea:	609a      	str	r2, [r3, #8]
 80048ec:	60da      	str	r2, [r3, #12]
 80048ee:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a33      	ldr	r2, [pc, #204]	; (80049c4 <HAL_TIM_MspPostInit+0xec>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d13c      	bne.n	8004974 <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048fa:	2300      	movs	r3, #0
 80048fc:	613b      	str	r3, [r7, #16]
 80048fe:	4b32      	ldr	r3, [pc, #200]	; (80049c8 <HAL_TIM_MspPostInit+0xf0>)
 8004900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004902:	4a31      	ldr	r2, [pc, #196]	; (80049c8 <HAL_TIM_MspPostInit+0xf0>)
 8004904:	f043 0301 	orr.w	r3, r3, #1
 8004908:	6313      	str	r3, [r2, #48]	; 0x30
 800490a:	4b2f      	ldr	r3, [pc, #188]	; (80049c8 <HAL_TIM_MspPostInit+0xf0>)
 800490c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800490e:	f003 0301 	and.w	r3, r3, #1
 8004912:	613b      	str	r3, [r7, #16]
 8004914:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004916:	2300      	movs	r3, #0
 8004918:	60fb      	str	r3, [r7, #12]
 800491a:	4b2b      	ldr	r3, [pc, #172]	; (80049c8 <HAL_TIM_MspPostInit+0xf0>)
 800491c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800491e:	4a2a      	ldr	r2, [pc, #168]	; (80049c8 <HAL_TIM_MspPostInit+0xf0>)
 8004920:	f043 0302 	orr.w	r3, r3, #2
 8004924:	6313      	str	r3, [r2, #48]	; 0x30
 8004926:	4b28      	ldr	r3, [pc, #160]	; (80049c8 <HAL_TIM_MspPostInit+0xf0>)
 8004928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800492a:	f003 0302 	and.w	r3, r3, #2
 800492e:	60fb      	str	r3, [r7, #12]
 8004930:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004932:	23c0      	movs	r3, #192	; 0xc0
 8004934:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004936:	2302      	movs	r3, #2
 8004938:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800493a:	2300      	movs	r3, #0
 800493c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800493e:	2300      	movs	r3, #0
 8004940:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004942:	2302      	movs	r3, #2
 8004944:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004946:	f107 0314 	add.w	r3, r7, #20
 800494a:	4619      	mov	r1, r3
 800494c:	481f      	ldr	r0, [pc, #124]	; (80049cc <HAL_TIM_MspPostInit+0xf4>)
 800494e:	f000 fd2d 	bl	80053ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004952:	2303      	movs	r3, #3
 8004954:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004956:	2302      	movs	r3, #2
 8004958:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800495a:	2300      	movs	r3, #0
 800495c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800495e:	2300      	movs	r3, #0
 8004960:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004962:	2302      	movs	r3, #2
 8004964:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004966:	f107 0314 	add.w	r3, r7, #20
 800496a:	4619      	mov	r1, r3
 800496c:	4818      	ldr	r0, [pc, #96]	; (80049d0 <HAL_TIM_MspPostInit+0xf8>)
 800496e:	f000 fd1d 	bl	80053ac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8004972:	e023      	b.n	80049bc <HAL_TIM_MspPostInit+0xe4>
  else if(timHandle->Instance==TIM8)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4a16      	ldr	r2, [pc, #88]	; (80049d4 <HAL_TIM_MspPostInit+0xfc>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d11e      	bne.n	80049bc <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800497e:	2300      	movs	r3, #0
 8004980:	60bb      	str	r3, [r7, #8]
 8004982:	4b11      	ldr	r3, [pc, #68]	; (80049c8 <HAL_TIM_MspPostInit+0xf0>)
 8004984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004986:	4a10      	ldr	r2, [pc, #64]	; (80049c8 <HAL_TIM_MspPostInit+0xf0>)
 8004988:	f043 0304 	orr.w	r3, r3, #4
 800498c:	6313      	str	r3, [r2, #48]	; 0x30
 800498e:	4b0e      	ldr	r3, [pc, #56]	; (80049c8 <HAL_TIM_MspPostInit+0xf0>)
 8004990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004992:	f003 0304 	and.w	r3, r3, #4
 8004996:	60bb      	str	r3, [r7, #8]
 8004998:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800499a:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800499e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049a0:	2302      	movs	r3, #2
 80049a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049a4:	2300      	movs	r3, #0
 80049a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049a8:	2300      	movs	r3, #0
 80049aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80049ac:	2303      	movs	r3, #3
 80049ae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80049b0:	f107 0314 	add.w	r3, r7, #20
 80049b4:	4619      	mov	r1, r3
 80049b6:	4808      	ldr	r0, [pc, #32]	; (80049d8 <HAL_TIM_MspPostInit+0x100>)
 80049b8:	f000 fcf8 	bl	80053ac <HAL_GPIO_Init>
}
 80049bc:	bf00      	nop
 80049be:	3728      	adds	r7, #40	; 0x28
 80049c0:	46bd      	mov	sp, r7
 80049c2:	bd80      	pop	{r7, pc}
 80049c4:	40000400 	.word	0x40000400
 80049c8:	40023800 	.word	0x40023800
 80049cc:	40020000 	.word	0x40020000
 80049d0:	40020400 	.word	0x40020400
 80049d4:	40010400 	.word	0x40010400
 80049d8:	40020800 	.word	0x40020800

080049dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80049dc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004a14 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80049e0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80049e2:	e003      	b.n	80049ec <LoopCopyDataInit>

080049e4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80049e4:	4b0c      	ldr	r3, [pc, #48]	; (8004a18 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80049e6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80049e8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80049ea:	3104      	adds	r1, #4

080049ec <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80049ec:	480b      	ldr	r0, [pc, #44]	; (8004a1c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80049ee:	4b0c      	ldr	r3, [pc, #48]	; (8004a20 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80049f0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80049f2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80049f4:	d3f6      	bcc.n	80049e4 <CopyDataInit>
  ldr  r2, =_sbss
 80049f6:	4a0b      	ldr	r2, [pc, #44]	; (8004a24 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80049f8:	e002      	b.n	8004a00 <LoopFillZerobss>

080049fa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80049fa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80049fc:	f842 3b04 	str.w	r3, [r2], #4

08004a00 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004a00:	4b09      	ldr	r3, [pc, #36]	; (8004a28 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004a02:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004a04:	d3f9      	bcc.n	80049fa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004a06:	f7ff f85f 	bl	8003ac8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004a0a:	f00a f949 	bl	800eca0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004a0e:	f7fe f88b 	bl	8002b28 <main>
  bx  lr    
 8004a12:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004a14:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8004a18:	08011e10 	.word	0x08011e10
  ldr  r0, =_sdata
 8004a1c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004a20:	20000214 	.word	0x20000214
  ldr  r2, =_sbss
 8004a24:	20000218 	.word	0x20000218
  ldr  r3, = _ebss
 8004a28:	20003da4 	.word	0x20003da4

08004a2c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004a2c:	e7fe      	b.n	8004a2c <ADC_IRQHandler>
	...

08004a30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004a34:	4b0e      	ldr	r3, [pc, #56]	; (8004a70 <HAL_Init+0x40>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4a0d      	ldr	r2, [pc, #52]	; (8004a70 <HAL_Init+0x40>)
 8004a3a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004a3e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004a40:	4b0b      	ldr	r3, [pc, #44]	; (8004a70 <HAL_Init+0x40>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a0a      	ldr	r2, [pc, #40]	; (8004a70 <HAL_Init+0x40>)
 8004a46:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004a4a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004a4c:	4b08      	ldr	r3, [pc, #32]	; (8004a70 <HAL_Init+0x40>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a07      	ldr	r2, [pc, #28]	; (8004a70 <HAL_Init+0x40>)
 8004a52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a56:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004a58:	2003      	movs	r0, #3
 8004a5a:	f000 f94d 	bl	8004cf8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004a5e:	2000      	movs	r0, #0
 8004a60:	f000 f808 	bl	8004a74 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004a64:	f7fe ff40 	bl	80038e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004a68:	2300      	movs	r3, #0
}
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	bd80      	pop	{r7, pc}
 8004a6e:	bf00      	nop
 8004a70:	40023c00 	.word	0x40023c00

08004a74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b082      	sub	sp, #8
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004a7c:	4b12      	ldr	r3, [pc, #72]	; (8004ac8 <HAL_InitTick+0x54>)
 8004a7e:	681a      	ldr	r2, [r3, #0]
 8004a80:	4b12      	ldr	r3, [pc, #72]	; (8004acc <HAL_InitTick+0x58>)
 8004a82:	781b      	ldrb	r3, [r3, #0]
 8004a84:	4619      	mov	r1, r3
 8004a86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004a8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8004a8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a92:	4618      	mov	r0, r3
 8004a94:	f000 f965 	bl	8004d62 <HAL_SYSTICK_Config>
 8004a98:	4603      	mov	r3, r0
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d001      	beq.n	8004aa2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	e00e      	b.n	8004ac0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2b0f      	cmp	r3, #15
 8004aa6:	d80a      	bhi.n	8004abe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	6879      	ldr	r1, [r7, #4]
 8004aac:	f04f 30ff 	mov.w	r0, #4294967295
 8004ab0:	f000 f92d 	bl	8004d0e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004ab4:	4a06      	ldr	r2, [pc, #24]	; (8004ad0 <HAL_InitTick+0x5c>)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004aba:	2300      	movs	r3, #0
 8004abc:	e000      	b.n	8004ac0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004abe:	2301      	movs	r3, #1
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	3708      	adds	r7, #8
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bd80      	pop	{r7, pc}
 8004ac8:	20000028 	.word	0x20000028
 8004acc:	20000034 	.word	0x20000034
 8004ad0:	20000030 	.word	0x20000030

08004ad4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004ad8:	4b06      	ldr	r3, [pc, #24]	; (8004af4 <HAL_IncTick+0x20>)
 8004ada:	781b      	ldrb	r3, [r3, #0]
 8004adc:	461a      	mov	r2, r3
 8004ade:	4b06      	ldr	r3, [pc, #24]	; (8004af8 <HAL_IncTick+0x24>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	4413      	add	r3, r2
 8004ae4:	4a04      	ldr	r2, [pc, #16]	; (8004af8 <HAL_IncTick+0x24>)
 8004ae6:	6013      	str	r3, [r2, #0]
}
 8004ae8:	bf00      	nop
 8004aea:	46bd      	mov	sp, r7
 8004aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af0:	4770      	bx	lr
 8004af2:	bf00      	nop
 8004af4:	20000034 	.word	0x20000034
 8004af8:	200024c4 	.word	0x200024c4

08004afc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004afc:	b480      	push	{r7}
 8004afe:	af00      	add	r7, sp, #0
  return uwTick;
 8004b00:	4b03      	ldr	r3, [pc, #12]	; (8004b10 <HAL_GetTick+0x14>)
 8004b02:	681b      	ldr	r3, [r3, #0]
}
 8004b04:	4618      	mov	r0, r3
 8004b06:	46bd      	mov	sp, r7
 8004b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0c:	4770      	bx	lr
 8004b0e:	bf00      	nop
 8004b10:	200024c4 	.word	0x200024c4

08004b14 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b084      	sub	sp, #16
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004b1c:	f7ff ffee 	bl	8004afc <HAL_GetTick>
 8004b20:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b2c:	d005      	beq.n	8004b3a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004b2e:	4b09      	ldr	r3, [pc, #36]	; (8004b54 <HAL_Delay+0x40>)
 8004b30:	781b      	ldrb	r3, [r3, #0]
 8004b32:	461a      	mov	r2, r3
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	4413      	add	r3, r2
 8004b38:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004b3a:	bf00      	nop
 8004b3c:	f7ff ffde 	bl	8004afc <HAL_GetTick>
 8004b40:	4602      	mov	r2, r0
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	1ad3      	subs	r3, r2, r3
 8004b46:	68fa      	ldr	r2, [r7, #12]
 8004b48:	429a      	cmp	r2, r3
 8004b4a:	d8f7      	bhi.n	8004b3c <HAL_Delay+0x28>
  {
  }
}
 8004b4c:	bf00      	nop
 8004b4e:	3710      	adds	r7, #16
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bd80      	pop	{r7, pc}
 8004b54:	20000034 	.word	0x20000034

08004b58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b085      	sub	sp, #20
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	f003 0307 	and.w	r3, r3, #7
 8004b66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004b68:	4b0c      	ldr	r3, [pc, #48]	; (8004b9c <__NVIC_SetPriorityGrouping+0x44>)
 8004b6a:	68db      	ldr	r3, [r3, #12]
 8004b6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004b6e:	68ba      	ldr	r2, [r7, #8]
 8004b70:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004b74:	4013      	ands	r3, r2
 8004b76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004b80:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004b84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004b88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004b8a:	4a04      	ldr	r2, [pc, #16]	; (8004b9c <__NVIC_SetPriorityGrouping+0x44>)
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	60d3      	str	r3, [r2, #12]
}
 8004b90:	bf00      	nop
 8004b92:	3714      	adds	r7, #20
 8004b94:	46bd      	mov	sp, r7
 8004b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9a:	4770      	bx	lr
 8004b9c:	e000ed00 	.word	0xe000ed00

08004ba0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004ba4:	4b04      	ldr	r3, [pc, #16]	; (8004bb8 <__NVIC_GetPriorityGrouping+0x18>)
 8004ba6:	68db      	ldr	r3, [r3, #12]
 8004ba8:	0a1b      	lsrs	r3, r3, #8
 8004baa:	f003 0307 	and.w	r3, r3, #7
}
 8004bae:	4618      	mov	r0, r3
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb6:	4770      	bx	lr
 8004bb8:	e000ed00 	.word	0xe000ed00

08004bbc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	b083      	sub	sp, #12
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004bc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	db0b      	blt.n	8004be6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004bce:	79fb      	ldrb	r3, [r7, #7]
 8004bd0:	f003 021f 	and.w	r2, r3, #31
 8004bd4:	4907      	ldr	r1, [pc, #28]	; (8004bf4 <__NVIC_EnableIRQ+0x38>)
 8004bd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bda:	095b      	lsrs	r3, r3, #5
 8004bdc:	2001      	movs	r0, #1
 8004bde:	fa00 f202 	lsl.w	r2, r0, r2
 8004be2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004be6:	bf00      	nop
 8004be8:	370c      	adds	r7, #12
 8004bea:	46bd      	mov	sp, r7
 8004bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf0:	4770      	bx	lr
 8004bf2:	bf00      	nop
 8004bf4:	e000e100 	.word	0xe000e100

08004bf8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b083      	sub	sp, #12
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	4603      	mov	r3, r0
 8004c00:	6039      	str	r1, [r7, #0]
 8004c02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004c04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	db0a      	blt.n	8004c22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	b2da      	uxtb	r2, r3
 8004c10:	490c      	ldr	r1, [pc, #48]	; (8004c44 <__NVIC_SetPriority+0x4c>)
 8004c12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c16:	0112      	lsls	r2, r2, #4
 8004c18:	b2d2      	uxtb	r2, r2
 8004c1a:	440b      	add	r3, r1
 8004c1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004c20:	e00a      	b.n	8004c38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	b2da      	uxtb	r2, r3
 8004c26:	4908      	ldr	r1, [pc, #32]	; (8004c48 <__NVIC_SetPriority+0x50>)
 8004c28:	79fb      	ldrb	r3, [r7, #7]
 8004c2a:	f003 030f 	and.w	r3, r3, #15
 8004c2e:	3b04      	subs	r3, #4
 8004c30:	0112      	lsls	r2, r2, #4
 8004c32:	b2d2      	uxtb	r2, r2
 8004c34:	440b      	add	r3, r1
 8004c36:	761a      	strb	r2, [r3, #24]
}
 8004c38:	bf00      	nop
 8004c3a:	370c      	adds	r7, #12
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c42:	4770      	bx	lr
 8004c44:	e000e100 	.word	0xe000e100
 8004c48:	e000ed00 	.word	0xe000ed00

08004c4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b089      	sub	sp, #36	; 0x24
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	60f8      	str	r0, [r7, #12]
 8004c54:	60b9      	str	r1, [r7, #8]
 8004c56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	f003 0307 	and.w	r3, r3, #7
 8004c5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004c60:	69fb      	ldr	r3, [r7, #28]
 8004c62:	f1c3 0307 	rsb	r3, r3, #7
 8004c66:	2b04      	cmp	r3, #4
 8004c68:	bf28      	it	cs
 8004c6a:	2304      	movcs	r3, #4
 8004c6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004c6e:	69fb      	ldr	r3, [r7, #28]
 8004c70:	3304      	adds	r3, #4
 8004c72:	2b06      	cmp	r3, #6
 8004c74:	d902      	bls.n	8004c7c <NVIC_EncodePriority+0x30>
 8004c76:	69fb      	ldr	r3, [r7, #28]
 8004c78:	3b03      	subs	r3, #3
 8004c7a:	e000      	b.n	8004c7e <NVIC_EncodePriority+0x32>
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c80:	f04f 32ff 	mov.w	r2, #4294967295
 8004c84:	69bb      	ldr	r3, [r7, #24]
 8004c86:	fa02 f303 	lsl.w	r3, r2, r3
 8004c8a:	43da      	mvns	r2, r3
 8004c8c:	68bb      	ldr	r3, [r7, #8]
 8004c8e:	401a      	ands	r2, r3
 8004c90:	697b      	ldr	r3, [r7, #20]
 8004c92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004c94:	f04f 31ff 	mov.w	r1, #4294967295
 8004c98:	697b      	ldr	r3, [r7, #20]
 8004c9a:	fa01 f303 	lsl.w	r3, r1, r3
 8004c9e:	43d9      	mvns	r1, r3
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ca4:	4313      	orrs	r3, r2
         );
}
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	3724      	adds	r7, #36	; 0x24
 8004caa:	46bd      	mov	sp, r7
 8004cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb0:	4770      	bx	lr
	...

08004cb4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b082      	sub	sp, #8
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	3b01      	subs	r3, #1
 8004cc0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004cc4:	d301      	bcc.n	8004cca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	e00f      	b.n	8004cea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004cca:	4a0a      	ldr	r2, [pc, #40]	; (8004cf4 <SysTick_Config+0x40>)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	3b01      	subs	r3, #1
 8004cd0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004cd2:	210f      	movs	r1, #15
 8004cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8004cd8:	f7ff ff8e 	bl	8004bf8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004cdc:	4b05      	ldr	r3, [pc, #20]	; (8004cf4 <SysTick_Config+0x40>)
 8004cde:	2200      	movs	r2, #0
 8004ce0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004ce2:	4b04      	ldr	r3, [pc, #16]	; (8004cf4 <SysTick_Config+0x40>)
 8004ce4:	2207      	movs	r2, #7
 8004ce6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004ce8:	2300      	movs	r3, #0
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3708      	adds	r7, #8
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}
 8004cf2:	bf00      	nop
 8004cf4:	e000e010 	.word	0xe000e010

08004cf8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b082      	sub	sp, #8
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004d00:	6878      	ldr	r0, [r7, #4]
 8004d02:	f7ff ff29 	bl	8004b58 <__NVIC_SetPriorityGrouping>
}
 8004d06:	bf00      	nop
 8004d08:	3708      	adds	r7, #8
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}

08004d0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004d0e:	b580      	push	{r7, lr}
 8004d10:	b086      	sub	sp, #24
 8004d12:	af00      	add	r7, sp, #0
 8004d14:	4603      	mov	r3, r0
 8004d16:	60b9      	str	r1, [r7, #8]
 8004d18:	607a      	str	r2, [r7, #4]
 8004d1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004d20:	f7ff ff3e 	bl	8004ba0 <__NVIC_GetPriorityGrouping>
 8004d24:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004d26:	687a      	ldr	r2, [r7, #4]
 8004d28:	68b9      	ldr	r1, [r7, #8]
 8004d2a:	6978      	ldr	r0, [r7, #20]
 8004d2c:	f7ff ff8e 	bl	8004c4c <NVIC_EncodePriority>
 8004d30:	4602      	mov	r2, r0
 8004d32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d36:	4611      	mov	r1, r2
 8004d38:	4618      	mov	r0, r3
 8004d3a:	f7ff ff5d 	bl	8004bf8 <__NVIC_SetPriority>
}
 8004d3e:	bf00      	nop
 8004d40:	3718      	adds	r7, #24
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bd80      	pop	{r7, pc}

08004d46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004d46:	b580      	push	{r7, lr}
 8004d48:	b082      	sub	sp, #8
 8004d4a:	af00      	add	r7, sp, #0
 8004d4c:	4603      	mov	r3, r0
 8004d4e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004d50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d54:	4618      	mov	r0, r3
 8004d56:	f7ff ff31 	bl	8004bbc <__NVIC_EnableIRQ>
}
 8004d5a:	bf00      	nop
 8004d5c:	3708      	adds	r7, #8
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bd80      	pop	{r7, pc}

08004d62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004d62:	b580      	push	{r7, lr}
 8004d64:	b082      	sub	sp, #8
 8004d66:	af00      	add	r7, sp, #0
 8004d68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004d6a:	6878      	ldr	r0, [r7, #4]
 8004d6c:	f7ff ffa2 	bl	8004cb4 <SysTick_Config>
 8004d70:	4603      	mov	r3, r0
}
 8004d72:	4618      	mov	r0, r3
 8004d74:	3708      	adds	r7, #8
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}
	...

08004d7c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b086      	sub	sp, #24
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004d84:	2300      	movs	r3, #0
 8004d86:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004d88:	f7ff feb8 	bl	8004afc <HAL_GetTick>
 8004d8c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d101      	bne.n	8004d98 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004d94:	2301      	movs	r3, #1
 8004d96:	e099      	b.n	8004ecc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2202      	movs	r2, #2
 8004da4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	681a      	ldr	r2, [r3, #0]
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f022 0201 	bic.w	r2, r2, #1
 8004db6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004db8:	e00f      	b.n	8004dda <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004dba:	f7ff fe9f 	bl	8004afc <HAL_GetTick>
 8004dbe:	4602      	mov	r2, r0
 8004dc0:	693b      	ldr	r3, [r7, #16]
 8004dc2:	1ad3      	subs	r3, r2, r3
 8004dc4:	2b05      	cmp	r3, #5
 8004dc6:	d908      	bls.n	8004dda <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2220      	movs	r2, #32
 8004dcc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2203      	movs	r2, #3
 8004dd2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004dd6:	2303      	movs	r3, #3
 8004dd8:	e078      	b.n	8004ecc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f003 0301 	and.w	r3, r3, #1
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d1e8      	bne.n	8004dba <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004df0:	697a      	ldr	r2, [r7, #20]
 8004df2:	4b38      	ldr	r3, [pc, #224]	; (8004ed4 <HAL_DMA_Init+0x158>)
 8004df4:	4013      	ands	r3, r2
 8004df6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	685a      	ldr	r2, [r3, #4]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	689b      	ldr	r3, [r3, #8]
 8004e00:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004e06:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	691b      	ldr	r3, [r3, #16]
 8004e0c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e12:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	699b      	ldr	r3, [r3, #24]
 8004e18:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e1e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6a1b      	ldr	r3, [r3, #32]
 8004e24:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004e26:	697a      	ldr	r2, [r7, #20]
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e30:	2b04      	cmp	r3, #4
 8004e32:	d107      	bne.n	8004e44 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	697a      	ldr	r2, [r7, #20]
 8004e40:	4313      	orrs	r3, r2
 8004e42:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	697a      	ldr	r2, [r7, #20]
 8004e4a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	695b      	ldr	r3, [r3, #20]
 8004e52:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004e54:	697b      	ldr	r3, [r7, #20]
 8004e56:	f023 0307 	bic.w	r3, r3, #7
 8004e5a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e60:	697a      	ldr	r2, [r7, #20]
 8004e62:	4313      	orrs	r3, r2
 8004e64:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e6a:	2b04      	cmp	r3, #4
 8004e6c:	d117      	bne.n	8004e9e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e72:	697a      	ldr	r2, [r7, #20]
 8004e74:	4313      	orrs	r3, r2
 8004e76:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d00e      	beq.n	8004e9e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004e80:	6878      	ldr	r0, [r7, #4]
 8004e82:	f000 fa19 	bl	80052b8 <DMA_CheckFifoParam>
 8004e86:	4603      	mov	r3, r0
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d008      	beq.n	8004e9e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2240      	movs	r2, #64	; 0x40
 8004e90:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2201      	movs	r2, #1
 8004e96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	e016      	b.n	8004ecc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	697a      	ldr	r2, [r7, #20]
 8004ea4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004ea6:	6878      	ldr	r0, [r7, #4]
 8004ea8:	f000 f9d0 	bl	800524c <DMA_CalcBaseAndBitshift>
 8004eac:	4603      	mov	r3, r0
 8004eae:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004eb4:	223f      	movs	r2, #63	; 0x3f
 8004eb6:	409a      	lsls	r2, r3
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004eca:	2300      	movs	r3, #0
}
 8004ecc:	4618      	mov	r0, r3
 8004ece:	3718      	adds	r7, #24
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	bd80      	pop	{r7, pc}
 8004ed4:	f010803f 	.word	0xf010803f

08004ed8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b083      	sub	sp, #12
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004ee6:	b2db      	uxtb	r3, r3
 8004ee8:	2b02      	cmp	r3, #2
 8004eea:	d004      	beq.n	8004ef6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2280      	movs	r2, #128	; 0x80
 8004ef0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	e00c      	b.n	8004f10 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2205      	movs	r2, #5
 8004efa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	681a      	ldr	r2, [r3, #0]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f022 0201 	bic.w	r2, r2, #1
 8004f0c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004f0e:	2300      	movs	r3, #0
}
 8004f10:	4618      	mov	r0, r3
 8004f12:	370c      	adds	r7, #12
 8004f14:	46bd      	mov	sp, r7
 8004f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1a:	4770      	bx	lr

08004f1c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b086      	sub	sp, #24
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004f24:	2300      	movs	r3, #0
 8004f26:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004f28:	4b92      	ldr	r3, [pc, #584]	; (8005174 <HAL_DMA_IRQHandler+0x258>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4a92      	ldr	r2, [pc, #584]	; (8005178 <HAL_DMA_IRQHandler+0x25c>)
 8004f2e:	fba2 2303 	umull	r2, r3, r2, r3
 8004f32:	0a9b      	lsrs	r3, r3, #10
 8004f34:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f3a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f46:	2208      	movs	r2, #8
 8004f48:	409a      	lsls	r2, r3
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	4013      	ands	r3, r2
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d01a      	beq.n	8004f88 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f003 0304 	and.w	r3, r3, #4
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d013      	beq.n	8004f88 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	681a      	ldr	r2, [r3, #0]
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f022 0204 	bic.w	r2, r2, #4
 8004f6e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f74:	2208      	movs	r2, #8
 8004f76:	409a      	lsls	r2, r3
 8004f78:	693b      	ldr	r3, [r7, #16]
 8004f7a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f80:	f043 0201 	orr.w	r2, r3, #1
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f8c:	2201      	movs	r2, #1
 8004f8e:	409a      	lsls	r2, r3
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	4013      	ands	r3, r2
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d012      	beq.n	8004fbe <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	695b      	ldr	r3, [r3, #20]
 8004f9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d00b      	beq.n	8004fbe <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004faa:	2201      	movs	r2, #1
 8004fac:	409a      	lsls	r2, r3
 8004fae:	693b      	ldr	r3, [r7, #16]
 8004fb0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fb6:	f043 0202 	orr.w	r2, r3, #2
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fc2:	2204      	movs	r2, #4
 8004fc4:	409a      	lsls	r2, r3
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	4013      	ands	r3, r2
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d012      	beq.n	8004ff4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f003 0302 	and.w	r3, r3, #2
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d00b      	beq.n	8004ff4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fe0:	2204      	movs	r2, #4
 8004fe2:	409a      	lsls	r2, r3
 8004fe4:	693b      	ldr	r3, [r7, #16]
 8004fe6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fec:	f043 0204 	orr.w	r2, r3, #4
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ff8:	2210      	movs	r2, #16
 8004ffa:	409a      	lsls	r2, r3
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	4013      	ands	r3, r2
 8005000:	2b00      	cmp	r3, #0
 8005002:	d043      	beq.n	800508c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f003 0308 	and.w	r3, r3, #8
 800500e:	2b00      	cmp	r3, #0
 8005010:	d03c      	beq.n	800508c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005016:	2210      	movs	r2, #16
 8005018:	409a      	lsls	r2, r3
 800501a:	693b      	ldr	r3, [r7, #16]
 800501c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005028:	2b00      	cmp	r3, #0
 800502a:	d018      	beq.n	800505e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005036:	2b00      	cmp	r3, #0
 8005038:	d108      	bne.n	800504c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800503e:	2b00      	cmp	r3, #0
 8005040:	d024      	beq.n	800508c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005046:	6878      	ldr	r0, [r7, #4]
 8005048:	4798      	blx	r3
 800504a:	e01f      	b.n	800508c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005050:	2b00      	cmp	r3, #0
 8005052:	d01b      	beq.n	800508c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005058:	6878      	ldr	r0, [r7, #4]
 800505a:	4798      	blx	r3
 800505c:	e016      	b.n	800508c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005068:	2b00      	cmp	r3, #0
 800506a:	d107      	bne.n	800507c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	681a      	ldr	r2, [r3, #0]
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f022 0208 	bic.w	r2, r2, #8
 800507a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005080:	2b00      	cmp	r3, #0
 8005082:	d003      	beq.n	800508c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005088:	6878      	ldr	r0, [r7, #4]
 800508a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005090:	2220      	movs	r2, #32
 8005092:	409a      	lsls	r2, r3
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	4013      	ands	r3, r2
 8005098:	2b00      	cmp	r3, #0
 800509a:	f000 808e 	beq.w	80051ba <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f003 0310 	and.w	r3, r3, #16
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	f000 8086 	beq.w	80051ba <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050b2:	2220      	movs	r2, #32
 80050b4:	409a      	lsls	r2, r3
 80050b6:	693b      	ldr	r3, [r7, #16]
 80050b8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80050c0:	b2db      	uxtb	r3, r3
 80050c2:	2b05      	cmp	r3, #5
 80050c4:	d136      	bne.n	8005134 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	681a      	ldr	r2, [r3, #0]
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f022 0216 	bic.w	r2, r2, #22
 80050d4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	695a      	ldr	r2, [r3, #20]
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80050e4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d103      	bne.n	80050f6 <HAL_DMA_IRQHandler+0x1da>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d007      	beq.n	8005106 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	681a      	ldr	r2, [r3, #0]
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f022 0208 	bic.w	r2, r2, #8
 8005104:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800510a:	223f      	movs	r2, #63	; 0x3f
 800510c:	409a      	lsls	r2, r3
 800510e:	693b      	ldr	r3, [r7, #16]
 8005110:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2200      	movs	r2, #0
 8005116:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2201      	movs	r2, #1
 800511e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005126:	2b00      	cmp	r3, #0
 8005128:	d07d      	beq.n	8005226 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800512e:	6878      	ldr	r0, [r7, #4]
 8005130:	4798      	blx	r3
        }
        return;
 8005132:	e078      	b.n	8005226 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800513e:	2b00      	cmp	r3, #0
 8005140:	d01c      	beq.n	800517c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800514c:	2b00      	cmp	r3, #0
 800514e:	d108      	bne.n	8005162 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005154:	2b00      	cmp	r3, #0
 8005156:	d030      	beq.n	80051ba <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800515c:	6878      	ldr	r0, [r7, #4]
 800515e:	4798      	blx	r3
 8005160:	e02b      	b.n	80051ba <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005166:	2b00      	cmp	r3, #0
 8005168:	d027      	beq.n	80051ba <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800516e:	6878      	ldr	r0, [r7, #4]
 8005170:	4798      	blx	r3
 8005172:	e022      	b.n	80051ba <HAL_DMA_IRQHandler+0x29e>
 8005174:	20000028 	.word	0x20000028
 8005178:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005186:	2b00      	cmp	r3, #0
 8005188:	d10f      	bne.n	80051aa <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	681a      	ldr	r2, [r3, #0]
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f022 0210 	bic.w	r2, r2, #16
 8005198:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2200      	movs	r2, #0
 800519e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2201      	movs	r2, #1
 80051a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d003      	beq.n	80051ba <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051b6:	6878      	ldr	r0, [r7, #4]
 80051b8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d032      	beq.n	8005228 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051c6:	f003 0301 	and.w	r3, r3, #1
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d022      	beq.n	8005214 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2205      	movs	r2, #5
 80051d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	681a      	ldr	r2, [r3, #0]
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f022 0201 	bic.w	r2, r2, #1
 80051e4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80051e6:	68bb      	ldr	r3, [r7, #8]
 80051e8:	3301      	adds	r3, #1
 80051ea:	60bb      	str	r3, [r7, #8]
 80051ec:	697a      	ldr	r2, [r7, #20]
 80051ee:	429a      	cmp	r2, r3
 80051f0:	d307      	bcc.n	8005202 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f003 0301 	and.w	r3, r3, #1
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d1f2      	bne.n	80051e6 <HAL_DMA_IRQHandler+0x2ca>
 8005200:	e000      	b.n	8005204 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8005202:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2200      	movs	r2, #0
 8005208:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2201      	movs	r2, #1
 8005210:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005218:	2b00      	cmp	r3, #0
 800521a:	d005      	beq.n	8005228 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005220:	6878      	ldr	r0, [r7, #4]
 8005222:	4798      	blx	r3
 8005224:	e000      	b.n	8005228 <HAL_DMA_IRQHandler+0x30c>
        return;
 8005226:	bf00      	nop
    }
  }
}
 8005228:	3718      	adds	r7, #24
 800522a:	46bd      	mov	sp, r7
 800522c:	bd80      	pop	{r7, pc}
 800522e:	bf00      	nop

08005230 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8005230:	b480      	push	{r7}
 8005232:	b083      	sub	sp, #12
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800523e:	b2db      	uxtb	r3, r3
}
 8005240:	4618      	mov	r0, r3
 8005242:	370c      	adds	r7, #12
 8005244:	46bd      	mov	sp, r7
 8005246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524a:	4770      	bx	lr

0800524c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800524c:	b480      	push	{r7}
 800524e:	b085      	sub	sp, #20
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	b2db      	uxtb	r3, r3
 800525a:	3b10      	subs	r3, #16
 800525c:	4a14      	ldr	r2, [pc, #80]	; (80052b0 <DMA_CalcBaseAndBitshift+0x64>)
 800525e:	fba2 2303 	umull	r2, r3, r2, r3
 8005262:	091b      	lsrs	r3, r3, #4
 8005264:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005266:	4a13      	ldr	r2, [pc, #76]	; (80052b4 <DMA_CalcBaseAndBitshift+0x68>)
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	4413      	add	r3, r2
 800526c:	781b      	ldrb	r3, [r3, #0]
 800526e:	461a      	mov	r2, r3
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2b03      	cmp	r3, #3
 8005278:	d909      	bls.n	800528e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005282:	f023 0303 	bic.w	r3, r3, #3
 8005286:	1d1a      	adds	r2, r3, #4
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	659a      	str	r2, [r3, #88]	; 0x58
 800528c:	e007      	b.n	800529e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005296:	f023 0303 	bic.w	r3, r3, #3
 800529a:	687a      	ldr	r2, [r7, #4]
 800529c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80052a2:	4618      	mov	r0, r3
 80052a4:	3714      	adds	r7, #20
 80052a6:	46bd      	mov	sp, r7
 80052a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ac:	4770      	bx	lr
 80052ae:	bf00      	nop
 80052b0:	aaaaaaab 	.word	0xaaaaaaab
 80052b4:	08011b9c 	.word	0x08011b9c

080052b8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b085      	sub	sp, #20
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80052c0:	2300      	movs	r3, #0
 80052c2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052c8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	699b      	ldr	r3, [r3, #24]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d11f      	bne.n	8005312 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80052d2:	68bb      	ldr	r3, [r7, #8]
 80052d4:	2b03      	cmp	r3, #3
 80052d6:	d855      	bhi.n	8005384 <DMA_CheckFifoParam+0xcc>
 80052d8:	a201      	add	r2, pc, #4	; (adr r2, 80052e0 <DMA_CheckFifoParam+0x28>)
 80052da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052de:	bf00      	nop
 80052e0:	080052f1 	.word	0x080052f1
 80052e4:	08005303 	.word	0x08005303
 80052e8:	080052f1 	.word	0x080052f1
 80052ec:	08005385 	.word	0x08005385
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d045      	beq.n	8005388 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80052fc:	2301      	movs	r3, #1
 80052fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005300:	e042      	b.n	8005388 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005306:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800530a:	d13f      	bne.n	800538c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800530c:	2301      	movs	r3, #1
 800530e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005310:	e03c      	b.n	800538c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	699b      	ldr	r3, [r3, #24]
 8005316:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800531a:	d121      	bne.n	8005360 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800531c:	68bb      	ldr	r3, [r7, #8]
 800531e:	2b03      	cmp	r3, #3
 8005320:	d836      	bhi.n	8005390 <DMA_CheckFifoParam+0xd8>
 8005322:	a201      	add	r2, pc, #4	; (adr r2, 8005328 <DMA_CheckFifoParam+0x70>)
 8005324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005328:	08005339 	.word	0x08005339
 800532c:	0800533f 	.word	0x0800533f
 8005330:	08005339 	.word	0x08005339
 8005334:	08005351 	.word	0x08005351
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005338:	2301      	movs	r3, #1
 800533a:	73fb      	strb	r3, [r7, #15]
      break;
 800533c:	e02f      	b.n	800539e <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005342:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005346:	2b00      	cmp	r3, #0
 8005348:	d024      	beq.n	8005394 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800534a:	2301      	movs	r3, #1
 800534c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800534e:	e021      	b.n	8005394 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005354:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005358:	d11e      	bne.n	8005398 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800535a:	2301      	movs	r3, #1
 800535c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800535e:	e01b      	b.n	8005398 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	2b02      	cmp	r3, #2
 8005364:	d902      	bls.n	800536c <DMA_CheckFifoParam+0xb4>
 8005366:	2b03      	cmp	r3, #3
 8005368:	d003      	beq.n	8005372 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800536a:	e018      	b.n	800539e <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800536c:	2301      	movs	r3, #1
 800536e:	73fb      	strb	r3, [r7, #15]
      break;
 8005370:	e015      	b.n	800539e <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005376:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800537a:	2b00      	cmp	r3, #0
 800537c:	d00e      	beq.n	800539c <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	73fb      	strb	r3, [r7, #15]
      break;
 8005382:	e00b      	b.n	800539c <DMA_CheckFifoParam+0xe4>
      break;
 8005384:	bf00      	nop
 8005386:	e00a      	b.n	800539e <DMA_CheckFifoParam+0xe6>
      break;
 8005388:	bf00      	nop
 800538a:	e008      	b.n	800539e <DMA_CheckFifoParam+0xe6>
      break;
 800538c:	bf00      	nop
 800538e:	e006      	b.n	800539e <DMA_CheckFifoParam+0xe6>
      break;
 8005390:	bf00      	nop
 8005392:	e004      	b.n	800539e <DMA_CheckFifoParam+0xe6>
      break;
 8005394:	bf00      	nop
 8005396:	e002      	b.n	800539e <DMA_CheckFifoParam+0xe6>
      break;   
 8005398:	bf00      	nop
 800539a:	e000      	b.n	800539e <DMA_CheckFifoParam+0xe6>
      break;
 800539c:	bf00      	nop
    }
  } 
  
  return status; 
 800539e:	7bfb      	ldrb	r3, [r7, #15]
}
 80053a0:	4618      	mov	r0, r3
 80053a2:	3714      	adds	r7, #20
 80053a4:	46bd      	mov	sp, r7
 80053a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053aa:	4770      	bx	lr

080053ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80053ac:	b480      	push	{r7}
 80053ae:	b089      	sub	sp, #36	; 0x24
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
 80053b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80053b6:	2300      	movs	r3, #0
 80053b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80053ba:	2300      	movs	r3, #0
 80053bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80053be:	2300      	movs	r3, #0
 80053c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80053c2:	2300      	movs	r3, #0
 80053c4:	61fb      	str	r3, [r7, #28]
 80053c6:	e16b      	b.n	80056a0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80053c8:	2201      	movs	r2, #1
 80053ca:	69fb      	ldr	r3, [r7, #28]
 80053cc:	fa02 f303 	lsl.w	r3, r2, r3
 80053d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	697a      	ldr	r2, [r7, #20]
 80053d8:	4013      	ands	r3, r2
 80053da:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80053dc:	693a      	ldr	r2, [r7, #16]
 80053de:	697b      	ldr	r3, [r7, #20]
 80053e0:	429a      	cmp	r2, r3
 80053e2:	f040 815a 	bne.w	800569a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	685b      	ldr	r3, [r3, #4]
 80053ea:	2b01      	cmp	r3, #1
 80053ec:	d00b      	beq.n	8005406 <HAL_GPIO_Init+0x5a>
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	2b02      	cmp	r3, #2
 80053f4:	d007      	beq.n	8005406 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80053fa:	2b11      	cmp	r3, #17
 80053fc:	d003      	beq.n	8005406 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	685b      	ldr	r3, [r3, #4]
 8005402:	2b12      	cmp	r3, #18
 8005404:	d130      	bne.n	8005468 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	689b      	ldr	r3, [r3, #8]
 800540a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800540c:	69fb      	ldr	r3, [r7, #28]
 800540e:	005b      	lsls	r3, r3, #1
 8005410:	2203      	movs	r2, #3
 8005412:	fa02 f303 	lsl.w	r3, r2, r3
 8005416:	43db      	mvns	r3, r3
 8005418:	69ba      	ldr	r2, [r7, #24]
 800541a:	4013      	ands	r3, r2
 800541c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	68da      	ldr	r2, [r3, #12]
 8005422:	69fb      	ldr	r3, [r7, #28]
 8005424:	005b      	lsls	r3, r3, #1
 8005426:	fa02 f303 	lsl.w	r3, r2, r3
 800542a:	69ba      	ldr	r2, [r7, #24]
 800542c:	4313      	orrs	r3, r2
 800542e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	69ba      	ldr	r2, [r7, #24]
 8005434:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800543c:	2201      	movs	r2, #1
 800543e:	69fb      	ldr	r3, [r7, #28]
 8005440:	fa02 f303 	lsl.w	r3, r2, r3
 8005444:	43db      	mvns	r3, r3
 8005446:	69ba      	ldr	r2, [r7, #24]
 8005448:	4013      	ands	r3, r2
 800544a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	091b      	lsrs	r3, r3, #4
 8005452:	f003 0201 	and.w	r2, r3, #1
 8005456:	69fb      	ldr	r3, [r7, #28]
 8005458:	fa02 f303 	lsl.w	r3, r2, r3
 800545c:	69ba      	ldr	r2, [r7, #24]
 800545e:	4313      	orrs	r3, r2
 8005460:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	69ba      	ldr	r2, [r7, #24]
 8005466:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	68db      	ldr	r3, [r3, #12]
 800546c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800546e:	69fb      	ldr	r3, [r7, #28]
 8005470:	005b      	lsls	r3, r3, #1
 8005472:	2203      	movs	r2, #3
 8005474:	fa02 f303 	lsl.w	r3, r2, r3
 8005478:	43db      	mvns	r3, r3
 800547a:	69ba      	ldr	r2, [r7, #24]
 800547c:	4013      	ands	r3, r2
 800547e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	689a      	ldr	r2, [r3, #8]
 8005484:	69fb      	ldr	r3, [r7, #28]
 8005486:	005b      	lsls	r3, r3, #1
 8005488:	fa02 f303 	lsl.w	r3, r2, r3
 800548c:	69ba      	ldr	r2, [r7, #24]
 800548e:	4313      	orrs	r3, r2
 8005490:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	69ba      	ldr	r2, [r7, #24]
 8005496:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	685b      	ldr	r3, [r3, #4]
 800549c:	2b02      	cmp	r3, #2
 800549e:	d003      	beq.n	80054a8 <HAL_GPIO_Init+0xfc>
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	685b      	ldr	r3, [r3, #4]
 80054a4:	2b12      	cmp	r3, #18
 80054a6:	d123      	bne.n	80054f0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80054a8:	69fb      	ldr	r3, [r7, #28]
 80054aa:	08da      	lsrs	r2, r3, #3
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	3208      	adds	r2, #8
 80054b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80054b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80054b6:	69fb      	ldr	r3, [r7, #28]
 80054b8:	f003 0307 	and.w	r3, r3, #7
 80054bc:	009b      	lsls	r3, r3, #2
 80054be:	220f      	movs	r2, #15
 80054c0:	fa02 f303 	lsl.w	r3, r2, r3
 80054c4:	43db      	mvns	r3, r3
 80054c6:	69ba      	ldr	r2, [r7, #24]
 80054c8:	4013      	ands	r3, r2
 80054ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	691a      	ldr	r2, [r3, #16]
 80054d0:	69fb      	ldr	r3, [r7, #28]
 80054d2:	f003 0307 	and.w	r3, r3, #7
 80054d6:	009b      	lsls	r3, r3, #2
 80054d8:	fa02 f303 	lsl.w	r3, r2, r3
 80054dc:	69ba      	ldr	r2, [r7, #24]
 80054de:	4313      	orrs	r3, r2
 80054e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80054e2:	69fb      	ldr	r3, [r7, #28]
 80054e4:	08da      	lsrs	r2, r3, #3
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	3208      	adds	r2, #8
 80054ea:	69b9      	ldr	r1, [r7, #24]
 80054ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80054f6:	69fb      	ldr	r3, [r7, #28]
 80054f8:	005b      	lsls	r3, r3, #1
 80054fa:	2203      	movs	r2, #3
 80054fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005500:	43db      	mvns	r3, r3
 8005502:	69ba      	ldr	r2, [r7, #24]
 8005504:	4013      	ands	r3, r2
 8005506:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	685b      	ldr	r3, [r3, #4]
 800550c:	f003 0203 	and.w	r2, r3, #3
 8005510:	69fb      	ldr	r3, [r7, #28]
 8005512:	005b      	lsls	r3, r3, #1
 8005514:	fa02 f303 	lsl.w	r3, r2, r3
 8005518:	69ba      	ldr	r2, [r7, #24]
 800551a:	4313      	orrs	r3, r2
 800551c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	69ba      	ldr	r2, [r7, #24]
 8005522:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800552c:	2b00      	cmp	r3, #0
 800552e:	f000 80b4 	beq.w	800569a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005532:	2300      	movs	r3, #0
 8005534:	60fb      	str	r3, [r7, #12]
 8005536:	4b5f      	ldr	r3, [pc, #380]	; (80056b4 <HAL_GPIO_Init+0x308>)
 8005538:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800553a:	4a5e      	ldr	r2, [pc, #376]	; (80056b4 <HAL_GPIO_Init+0x308>)
 800553c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005540:	6453      	str	r3, [r2, #68]	; 0x44
 8005542:	4b5c      	ldr	r3, [pc, #368]	; (80056b4 <HAL_GPIO_Init+0x308>)
 8005544:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005546:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800554a:	60fb      	str	r3, [r7, #12]
 800554c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800554e:	4a5a      	ldr	r2, [pc, #360]	; (80056b8 <HAL_GPIO_Init+0x30c>)
 8005550:	69fb      	ldr	r3, [r7, #28]
 8005552:	089b      	lsrs	r3, r3, #2
 8005554:	3302      	adds	r3, #2
 8005556:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800555a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800555c:	69fb      	ldr	r3, [r7, #28]
 800555e:	f003 0303 	and.w	r3, r3, #3
 8005562:	009b      	lsls	r3, r3, #2
 8005564:	220f      	movs	r2, #15
 8005566:	fa02 f303 	lsl.w	r3, r2, r3
 800556a:	43db      	mvns	r3, r3
 800556c:	69ba      	ldr	r2, [r7, #24]
 800556e:	4013      	ands	r3, r2
 8005570:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	4a51      	ldr	r2, [pc, #324]	; (80056bc <HAL_GPIO_Init+0x310>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d02b      	beq.n	80055d2 <HAL_GPIO_Init+0x226>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	4a50      	ldr	r2, [pc, #320]	; (80056c0 <HAL_GPIO_Init+0x314>)
 800557e:	4293      	cmp	r3, r2
 8005580:	d025      	beq.n	80055ce <HAL_GPIO_Init+0x222>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	4a4f      	ldr	r2, [pc, #316]	; (80056c4 <HAL_GPIO_Init+0x318>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d01f      	beq.n	80055ca <HAL_GPIO_Init+0x21e>
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	4a4e      	ldr	r2, [pc, #312]	; (80056c8 <HAL_GPIO_Init+0x31c>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d019      	beq.n	80055c6 <HAL_GPIO_Init+0x21a>
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	4a4d      	ldr	r2, [pc, #308]	; (80056cc <HAL_GPIO_Init+0x320>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d013      	beq.n	80055c2 <HAL_GPIO_Init+0x216>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	4a4c      	ldr	r2, [pc, #304]	; (80056d0 <HAL_GPIO_Init+0x324>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d00d      	beq.n	80055be <HAL_GPIO_Init+0x212>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	4a4b      	ldr	r2, [pc, #300]	; (80056d4 <HAL_GPIO_Init+0x328>)
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d007      	beq.n	80055ba <HAL_GPIO_Init+0x20e>
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	4a4a      	ldr	r2, [pc, #296]	; (80056d8 <HAL_GPIO_Init+0x32c>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d101      	bne.n	80055b6 <HAL_GPIO_Init+0x20a>
 80055b2:	2307      	movs	r3, #7
 80055b4:	e00e      	b.n	80055d4 <HAL_GPIO_Init+0x228>
 80055b6:	2308      	movs	r3, #8
 80055b8:	e00c      	b.n	80055d4 <HAL_GPIO_Init+0x228>
 80055ba:	2306      	movs	r3, #6
 80055bc:	e00a      	b.n	80055d4 <HAL_GPIO_Init+0x228>
 80055be:	2305      	movs	r3, #5
 80055c0:	e008      	b.n	80055d4 <HAL_GPIO_Init+0x228>
 80055c2:	2304      	movs	r3, #4
 80055c4:	e006      	b.n	80055d4 <HAL_GPIO_Init+0x228>
 80055c6:	2303      	movs	r3, #3
 80055c8:	e004      	b.n	80055d4 <HAL_GPIO_Init+0x228>
 80055ca:	2302      	movs	r3, #2
 80055cc:	e002      	b.n	80055d4 <HAL_GPIO_Init+0x228>
 80055ce:	2301      	movs	r3, #1
 80055d0:	e000      	b.n	80055d4 <HAL_GPIO_Init+0x228>
 80055d2:	2300      	movs	r3, #0
 80055d4:	69fa      	ldr	r2, [r7, #28]
 80055d6:	f002 0203 	and.w	r2, r2, #3
 80055da:	0092      	lsls	r2, r2, #2
 80055dc:	4093      	lsls	r3, r2
 80055de:	69ba      	ldr	r2, [r7, #24]
 80055e0:	4313      	orrs	r3, r2
 80055e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80055e4:	4934      	ldr	r1, [pc, #208]	; (80056b8 <HAL_GPIO_Init+0x30c>)
 80055e6:	69fb      	ldr	r3, [r7, #28]
 80055e8:	089b      	lsrs	r3, r3, #2
 80055ea:	3302      	adds	r3, #2
 80055ec:	69ba      	ldr	r2, [r7, #24]
 80055ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80055f2:	4b3a      	ldr	r3, [pc, #232]	; (80056dc <HAL_GPIO_Init+0x330>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80055f8:	693b      	ldr	r3, [r7, #16]
 80055fa:	43db      	mvns	r3, r3
 80055fc:	69ba      	ldr	r2, [r7, #24]
 80055fe:	4013      	ands	r3, r2
 8005600:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800560a:	2b00      	cmp	r3, #0
 800560c:	d003      	beq.n	8005616 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800560e:	69ba      	ldr	r2, [r7, #24]
 8005610:	693b      	ldr	r3, [r7, #16]
 8005612:	4313      	orrs	r3, r2
 8005614:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005616:	4a31      	ldr	r2, [pc, #196]	; (80056dc <HAL_GPIO_Init+0x330>)
 8005618:	69bb      	ldr	r3, [r7, #24]
 800561a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800561c:	4b2f      	ldr	r3, [pc, #188]	; (80056dc <HAL_GPIO_Init+0x330>)
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	43db      	mvns	r3, r3
 8005626:	69ba      	ldr	r2, [r7, #24]
 8005628:	4013      	ands	r3, r2
 800562a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	685b      	ldr	r3, [r3, #4]
 8005630:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005634:	2b00      	cmp	r3, #0
 8005636:	d003      	beq.n	8005640 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005638:	69ba      	ldr	r2, [r7, #24]
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	4313      	orrs	r3, r2
 800563e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005640:	4a26      	ldr	r2, [pc, #152]	; (80056dc <HAL_GPIO_Init+0x330>)
 8005642:	69bb      	ldr	r3, [r7, #24]
 8005644:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005646:	4b25      	ldr	r3, [pc, #148]	; (80056dc <HAL_GPIO_Init+0x330>)
 8005648:	689b      	ldr	r3, [r3, #8]
 800564a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800564c:	693b      	ldr	r3, [r7, #16]
 800564e:	43db      	mvns	r3, r3
 8005650:	69ba      	ldr	r2, [r7, #24]
 8005652:	4013      	ands	r3, r2
 8005654:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800565e:	2b00      	cmp	r3, #0
 8005660:	d003      	beq.n	800566a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005662:	69ba      	ldr	r2, [r7, #24]
 8005664:	693b      	ldr	r3, [r7, #16]
 8005666:	4313      	orrs	r3, r2
 8005668:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800566a:	4a1c      	ldr	r2, [pc, #112]	; (80056dc <HAL_GPIO_Init+0x330>)
 800566c:	69bb      	ldr	r3, [r7, #24]
 800566e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005670:	4b1a      	ldr	r3, [pc, #104]	; (80056dc <HAL_GPIO_Init+0x330>)
 8005672:	68db      	ldr	r3, [r3, #12]
 8005674:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005676:	693b      	ldr	r3, [r7, #16]
 8005678:	43db      	mvns	r3, r3
 800567a:	69ba      	ldr	r2, [r7, #24]
 800567c:	4013      	ands	r3, r2
 800567e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005688:	2b00      	cmp	r3, #0
 800568a:	d003      	beq.n	8005694 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800568c:	69ba      	ldr	r2, [r7, #24]
 800568e:	693b      	ldr	r3, [r7, #16]
 8005690:	4313      	orrs	r3, r2
 8005692:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005694:	4a11      	ldr	r2, [pc, #68]	; (80056dc <HAL_GPIO_Init+0x330>)
 8005696:	69bb      	ldr	r3, [r7, #24]
 8005698:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800569a:	69fb      	ldr	r3, [r7, #28]
 800569c:	3301      	adds	r3, #1
 800569e:	61fb      	str	r3, [r7, #28]
 80056a0:	69fb      	ldr	r3, [r7, #28]
 80056a2:	2b0f      	cmp	r3, #15
 80056a4:	f67f ae90 	bls.w	80053c8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80056a8:	bf00      	nop
 80056aa:	3724      	adds	r7, #36	; 0x24
 80056ac:	46bd      	mov	sp, r7
 80056ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b2:	4770      	bx	lr
 80056b4:	40023800 	.word	0x40023800
 80056b8:	40013800 	.word	0x40013800
 80056bc:	40020000 	.word	0x40020000
 80056c0:	40020400 	.word	0x40020400
 80056c4:	40020800 	.word	0x40020800
 80056c8:	40020c00 	.word	0x40020c00
 80056cc:	40021000 	.word	0x40021000
 80056d0:	40021400 	.word	0x40021400
 80056d4:	40021800 	.word	0x40021800
 80056d8:	40021c00 	.word	0x40021c00
 80056dc:	40013c00 	.word	0x40013c00

080056e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80056e0:	b480      	push	{r7}
 80056e2:	b085      	sub	sp, #20
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
 80056e8:	460b      	mov	r3, r1
 80056ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	691a      	ldr	r2, [r3, #16]
 80056f0:	887b      	ldrh	r3, [r7, #2]
 80056f2:	4013      	ands	r3, r2
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d002      	beq.n	80056fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80056f8:	2301      	movs	r3, #1
 80056fa:	73fb      	strb	r3, [r7, #15]
 80056fc:	e001      	b.n	8005702 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80056fe:	2300      	movs	r3, #0
 8005700:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005702:	7bfb      	ldrb	r3, [r7, #15]
}
 8005704:	4618      	mov	r0, r3
 8005706:	3714      	adds	r7, #20
 8005708:	46bd      	mov	sp, r7
 800570a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570e:	4770      	bx	lr

08005710 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005710:	b480      	push	{r7}
 8005712:	b083      	sub	sp, #12
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
 8005718:	460b      	mov	r3, r1
 800571a:	807b      	strh	r3, [r7, #2]
 800571c:	4613      	mov	r3, r2
 800571e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005720:	787b      	ldrb	r3, [r7, #1]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d003      	beq.n	800572e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005726:	887a      	ldrh	r2, [r7, #2]
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800572c:	e003      	b.n	8005736 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800572e:	887b      	ldrh	r3, [r7, #2]
 8005730:	041a      	lsls	r2, r3, #16
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	619a      	str	r2, [r3, #24]
}
 8005736:	bf00      	nop
 8005738:	370c      	adds	r7, #12
 800573a:	46bd      	mov	sp, r7
 800573c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005740:	4770      	bx	lr

08005742 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005742:	b480      	push	{r7}
 8005744:	b083      	sub	sp, #12
 8005746:	af00      	add	r7, sp, #0
 8005748:	6078      	str	r0, [r7, #4]
 800574a:	460b      	mov	r3, r1
 800574c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	695a      	ldr	r2, [r3, #20]
 8005752:	887b      	ldrh	r3, [r7, #2]
 8005754:	401a      	ands	r2, r3
 8005756:	887b      	ldrh	r3, [r7, #2]
 8005758:	429a      	cmp	r2, r3
 800575a:	d104      	bne.n	8005766 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800575c:	887b      	ldrh	r3, [r7, #2]
 800575e:	041a      	lsls	r2, r3, #16
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8005764:	e002      	b.n	800576c <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8005766:	887a      	ldrh	r2, [r7, #2]
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	619a      	str	r2, [r3, #24]
}
 800576c:	bf00      	nop
 800576e:	370c      	adds	r7, #12
 8005770:	46bd      	mov	sp, r7
 8005772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005776:	4770      	bx	lr

08005778 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b084      	sub	sp, #16
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d101      	bne.n	800578a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005786:	2301      	movs	r3, #1
 8005788:	e11f      	b.n	80059ca <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005790:	b2db      	uxtb	r3, r3
 8005792:	2b00      	cmp	r3, #0
 8005794:	d106      	bne.n	80057a4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2200      	movs	r2, #0
 800579a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	f7fc fee6 	bl	8002570 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2224      	movs	r2, #36	; 0x24
 80057a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	681a      	ldr	r2, [r3, #0]
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f022 0201 	bic.w	r2, r2, #1
 80057ba:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	681a      	ldr	r2, [r3, #0]
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80057ca:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	681a      	ldr	r2, [r3, #0]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80057da:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80057dc:	f004 fac8 	bl	8009d70 <HAL_RCC_GetPCLK1Freq>
 80057e0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	685b      	ldr	r3, [r3, #4]
 80057e6:	4a7b      	ldr	r2, [pc, #492]	; (80059d4 <HAL_I2C_Init+0x25c>)
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d807      	bhi.n	80057fc <HAL_I2C_Init+0x84>
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	4a7a      	ldr	r2, [pc, #488]	; (80059d8 <HAL_I2C_Init+0x260>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	bf94      	ite	ls
 80057f4:	2301      	movls	r3, #1
 80057f6:	2300      	movhi	r3, #0
 80057f8:	b2db      	uxtb	r3, r3
 80057fa:	e006      	b.n	800580a <HAL_I2C_Init+0x92>
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	4a77      	ldr	r2, [pc, #476]	; (80059dc <HAL_I2C_Init+0x264>)
 8005800:	4293      	cmp	r3, r2
 8005802:	bf94      	ite	ls
 8005804:	2301      	movls	r3, #1
 8005806:	2300      	movhi	r3, #0
 8005808:	b2db      	uxtb	r3, r3
 800580a:	2b00      	cmp	r3, #0
 800580c:	d001      	beq.n	8005812 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800580e:	2301      	movs	r3, #1
 8005810:	e0db      	b.n	80059ca <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	4a72      	ldr	r2, [pc, #456]	; (80059e0 <HAL_I2C_Init+0x268>)
 8005816:	fba2 2303 	umull	r2, r3, r2, r3
 800581a:	0c9b      	lsrs	r3, r3, #18
 800581c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	685b      	ldr	r3, [r3, #4]
 8005824:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	68ba      	ldr	r2, [r7, #8]
 800582e:	430a      	orrs	r2, r1
 8005830:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	6a1b      	ldr	r3, [r3, #32]
 8005838:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	4a64      	ldr	r2, [pc, #400]	; (80059d4 <HAL_I2C_Init+0x25c>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d802      	bhi.n	800584c <HAL_I2C_Init+0xd4>
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	3301      	adds	r3, #1
 800584a:	e009      	b.n	8005860 <HAL_I2C_Init+0xe8>
 800584c:	68bb      	ldr	r3, [r7, #8]
 800584e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005852:	fb02 f303 	mul.w	r3, r2, r3
 8005856:	4a63      	ldr	r2, [pc, #396]	; (80059e4 <HAL_I2C_Init+0x26c>)
 8005858:	fba2 2303 	umull	r2, r3, r2, r3
 800585c:	099b      	lsrs	r3, r3, #6
 800585e:	3301      	adds	r3, #1
 8005860:	687a      	ldr	r2, [r7, #4]
 8005862:	6812      	ldr	r2, [r2, #0]
 8005864:	430b      	orrs	r3, r1
 8005866:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	69db      	ldr	r3, [r3, #28]
 800586e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005872:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	685b      	ldr	r3, [r3, #4]
 800587a:	4956      	ldr	r1, [pc, #344]	; (80059d4 <HAL_I2C_Init+0x25c>)
 800587c:	428b      	cmp	r3, r1
 800587e:	d80d      	bhi.n	800589c <HAL_I2C_Init+0x124>
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	1e59      	subs	r1, r3, #1
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	685b      	ldr	r3, [r3, #4]
 8005888:	005b      	lsls	r3, r3, #1
 800588a:	fbb1 f3f3 	udiv	r3, r1, r3
 800588e:	3301      	adds	r3, #1
 8005890:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005894:	2b04      	cmp	r3, #4
 8005896:	bf38      	it	cc
 8005898:	2304      	movcc	r3, #4
 800589a:	e04f      	b.n	800593c <HAL_I2C_Init+0x1c4>
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	689b      	ldr	r3, [r3, #8]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d111      	bne.n	80058c8 <HAL_I2C_Init+0x150>
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	1e58      	subs	r0, r3, #1
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6859      	ldr	r1, [r3, #4]
 80058ac:	460b      	mov	r3, r1
 80058ae:	005b      	lsls	r3, r3, #1
 80058b0:	440b      	add	r3, r1
 80058b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80058b6:	3301      	adds	r3, #1
 80058b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80058bc:	2b00      	cmp	r3, #0
 80058be:	bf0c      	ite	eq
 80058c0:	2301      	moveq	r3, #1
 80058c2:	2300      	movne	r3, #0
 80058c4:	b2db      	uxtb	r3, r3
 80058c6:	e012      	b.n	80058ee <HAL_I2C_Init+0x176>
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	1e58      	subs	r0, r3, #1
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6859      	ldr	r1, [r3, #4]
 80058d0:	460b      	mov	r3, r1
 80058d2:	009b      	lsls	r3, r3, #2
 80058d4:	440b      	add	r3, r1
 80058d6:	0099      	lsls	r1, r3, #2
 80058d8:	440b      	add	r3, r1
 80058da:	fbb0 f3f3 	udiv	r3, r0, r3
 80058de:	3301      	adds	r3, #1
 80058e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	bf0c      	ite	eq
 80058e8:	2301      	moveq	r3, #1
 80058ea:	2300      	movne	r3, #0
 80058ec:	b2db      	uxtb	r3, r3
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d001      	beq.n	80058f6 <HAL_I2C_Init+0x17e>
 80058f2:	2301      	movs	r3, #1
 80058f4:	e022      	b.n	800593c <HAL_I2C_Init+0x1c4>
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	689b      	ldr	r3, [r3, #8]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d10e      	bne.n	800591c <HAL_I2C_Init+0x1a4>
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	1e58      	subs	r0, r3, #1
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6859      	ldr	r1, [r3, #4]
 8005906:	460b      	mov	r3, r1
 8005908:	005b      	lsls	r3, r3, #1
 800590a:	440b      	add	r3, r1
 800590c:	fbb0 f3f3 	udiv	r3, r0, r3
 8005910:	3301      	adds	r3, #1
 8005912:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005916:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800591a:	e00f      	b.n	800593c <HAL_I2C_Init+0x1c4>
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	1e58      	subs	r0, r3, #1
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6859      	ldr	r1, [r3, #4]
 8005924:	460b      	mov	r3, r1
 8005926:	009b      	lsls	r3, r3, #2
 8005928:	440b      	add	r3, r1
 800592a:	0099      	lsls	r1, r3, #2
 800592c:	440b      	add	r3, r1
 800592e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005932:	3301      	adds	r3, #1
 8005934:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005938:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800593c:	6879      	ldr	r1, [r7, #4]
 800593e:	6809      	ldr	r1, [r1, #0]
 8005940:	4313      	orrs	r3, r2
 8005942:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	69da      	ldr	r2, [r3, #28]
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6a1b      	ldr	r3, [r3, #32]
 8005956:	431a      	orrs	r2, r3
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	430a      	orrs	r2, r1
 800595e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	689b      	ldr	r3, [r3, #8]
 8005966:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800596a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800596e:	687a      	ldr	r2, [r7, #4]
 8005970:	6911      	ldr	r1, [r2, #16]
 8005972:	687a      	ldr	r2, [r7, #4]
 8005974:	68d2      	ldr	r2, [r2, #12]
 8005976:	4311      	orrs	r1, r2
 8005978:	687a      	ldr	r2, [r7, #4]
 800597a:	6812      	ldr	r2, [r2, #0]
 800597c:	430b      	orrs	r3, r1
 800597e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	68db      	ldr	r3, [r3, #12]
 8005986:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	695a      	ldr	r2, [r3, #20]
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	699b      	ldr	r3, [r3, #24]
 8005992:	431a      	orrs	r2, r3
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	430a      	orrs	r2, r1
 800599a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	681a      	ldr	r2, [r3, #0]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f042 0201 	orr.w	r2, r2, #1
 80059aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2200      	movs	r2, #0
 80059b0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2220      	movs	r2, #32
 80059b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2200      	movs	r2, #0
 80059be:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2200      	movs	r2, #0
 80059c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80059c8:	2300      	movs	r3, #0
}
 80059ca:	4618      	mov	r0, r3
 80059cc:	3710      	adds	r7, #16
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bd80      	pop	{r7, pc}
 80059d2:	bf00      	nop
 80059d4:	000186a0 	.word	0x000186a0
 80059d8:	001e847f 	.word	0x001e847f
 80059dc:	003d08ff 	.word	0x003d08ff
 80059e0:	431bde83 	.word	0x431bde83
 80059e4:	10624dd3 	.word	0x10624dd3

080059e8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	b088      	sub	sp, #32
 80059ec:	af02      	add	r7, sp, #8
 80059ee:	60f8      	str	r0, [r7, #12]
 80059f0:	607a      	str	r2, [r7, #4]
 80059f2:	461a      	mov	r2, r3
 80059f4:	460b      	mov	r3, r1
 80059f6:	817b      	strh	r3, [r7, #10]
 80059f8:	4613      	mov	r3, r2
 80059fa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80059fc:	f7ff f87e 	bl	8004afc <HAL_GetTick>
 8005a00:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a08:	b2db      	uxtb	r3, r3
 8005a0a:	2b20      	cmp	r3, #32
 8005a0c:	f040 80e0 	bne.w	8005bd0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005a10:	697b      	ldr	r3, [r7, #20]
 8005a12:	9300      	str	r3, [sp, #0]
 8005a14:	2319      	movs	r3, #25
 8005a16:	2201      	movs	r2, #1
 8005a18:	4970      	ldr	r1, [pc, #448]	; (8005bdc <HAL_I2C_Master_Transmit+0x1f4>)
 8005a1a:	68f8      	ldr	r0, [r7, #12]
 8005a1c:	f002 f9f5 	bl	8007e0a <I2C_WaitOnFlagUntilTimeout>
 8005a20:	4603      	mov	r3, r0
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d001      	beq.n	8005a2a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005a26:	2302      	movs	r3, #2
 8005a28:	e0d3      	b.n	8005bd2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a30:	2b01      	cmp	r3, #1
 8005a32:	d101      	bne.n	8005a38 <HAL_I2C_Master_Transmit+0x50>
 8005a34:	2302      	movs	r3, #2
 8005a36:	e0cc      	b.n	8005bd2 <HAL_I2C_Master_Transmit+0x1ea>
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	2201      	movs	r2, #1
 8005a3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f003 0301 	and.w	r3, r3, #1
 8005a4a:	2b01      	cmp	r3, #1
 8005a4c:	d007      	beq.n	8005a5e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	681a      	ldr	r2, [r3, #0]
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f042 0201 	orr.w	r2, r2, #1
 8005a5c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	681a      	ldr	r2, [r3, #0]
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005a6c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2221      	movs	r2, #33	; 0x21
 8005a72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	2210      	movs	r2, #16
 8005a7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	2200      	movs	r2, #0
 8005a82:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	687a      	ldr	r2, [r7, #4]
 8005a88:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	893a      	ldrh	r2, [r7, #8]
 8005a8e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a94:	b29a      	uxth	r2, r3
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	4a50      	ldr	r2, [pc, #320]	; (8005be0 <HAL_I2C_Master_Transmit+0x1f8>)
 8005a9e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005aa0:	8979      	ldrh	r1, [r7, #10]
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	6a3a      	ldr	r2, [r7, #32]
 8005aa6:	68f8      	ldr	r0, [r7, #12]
 8005aa8:	f001 ffc8 	bl	8007a3c <I2C_MasterRequestWrite>
 8005aac:	4603      	mov	r3, r0
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d001      	beq.n	8005ab6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	e08d      	b.n	8005bd2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	613b      	str	r3, [r7, #16]
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	695b      	ldr	r3, [r3, #20]
 8005ac0:	613b      	str	r3, [r7, #16]
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	699b      	ldr	r3, [r3, #24]
 8005ac8:	613b      	str	r3, [r7, #16]
 8005aca:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005acc:	e066      	b.n	8005b9c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ace:	697a      	ldr	r2, [r7, #20]
 8005ad0:	6a39      	ldr	r1, [r7, #32]
 8005ad2:	68f8      	ldr	r0, [r7, #12]
 8005ad4:	f002 fa6f 	bl	8007fb6 <I2C_WaitOnTXEFlagUntilTimeout>
 8005ad8:	4603      	mov	r3, r0
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d00d      	beq.n	8005afa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ae2:	2b04      	cmp	r3, #4
 8005ae4:	d107      	bne.n	8005af6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	681a      	ldr	r2, [r3, #0]
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005af4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005af6:	2301      	movs	r3, #1
 8005af8:	e06b      	b.n	8005bd2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005afe:	781a      	ldrb	r2, [r3, #0]
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b0a:	1c5a      	adds	r2, r3, #1
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b14:	b29b      	uxth	r3, r3
 8005b16:	3b01      	subs	r3, #1
 8005b18:	b29a      	uxth	r2, r3
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b22:	3b01      	subs	r3, #1
 8005b24:	b29a      	uxth	r2, r3
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	695b      	ldr	r3, [r3, #20]
 8005b30:	f003 0304 	and.w	r3, r3, #4
 8005b34:	2b04      	cmp	r3, #4
 8005b36:	d11b      	bne.n	8005b70 <HAL_I2C_Master_Transmit+0x188>
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d017      	beq.n	8005b70 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b44:	781a      	ldrb	r2, [r3, #0]
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b50:	1c5a      	adds	r2, r3, #1
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b5a:	b29b      	uxth	r3, r3
 8005b5c:	3b01      	subs	r3, #1
 8005b5e:	b29a      	uxth	r2, r3
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b68:	3b01      	subs	r3, #1
 8005b6a:	b29a      	uxth	r2, r3
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005b70:	697a      	ldr	r2, [r7, #20]
 8005b72:	6a39      	ldr	r1, [r7, #32]
 8005b74:	68f8      	ldr	r0, [r7, #12]
 8005b76:	f002 fa5f 	bl	8008038 <I2C_WaitOnBTFFlagUntilTimeout>
 8005b7a:	4603      	mov	r3, r0
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d00d      	beq.n	8005b9c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b84:	2b04      	cmp	r3, #4
 8005b86:	d107      	bne.n	8005b98 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	681a      	ldr	r2, [r3, #0]
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b96:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005b98:	2301      	movs	r3, #1
 8005b9a:	e01a      	b.n	8005bd2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d194      	bne.n	8005ace <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	681a      	ldr	r2, [r3, #0]
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005bb2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	2220      	movs	r2, #32
 8005bb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005bcc:	2300      	movs	r3, #0
 8005bce:	e000      	b.n	8005bd2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005bd0:	2302      	movs	r3, #2
  }
}
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	3718      	adds	r7, #24
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bd80      	pop	{r7, pc}
 8005bda:	bf00      	nop
 8005bdc:	00100002 	.word	0x00100002
 8005be0:	ffff0000 	.word	0xffff0000

08005be4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b08c      	sub	sp, #48	; 0x30
 8005be8:	af02      	add	r7, sp, #8
 8005bea:	60f8      	str	r0, [r7, #12]
 8005bec:	4608      	mov	r0, r1
 8005bee:	4611      	mov	r1, r2
 8005bf0:	461a      	mov	r2, r3
 8005bf2:	4603      	mov	r3, r0
 8005bf4:	817b      	strh	r3, [r7, #10]
 8005bf6:	460b      	mov	r3, r1
 8005bf8:	813b      	strh	r3, [r7, #8]
 8005bfa:	4613      	mov	r3, r2
 8005bfc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005bfe:	f7fe ff7d 	bl	8004afc <HAL_GetTick>
 8005c02:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c0a:	b2db      	uxtb	r3, r3
 8005c0c:	2b20      	cmp	r3, #32
 8005c0e:	f040 8208 	bne.w	8006022 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c14:	9300      	str	r3, [sp, #0]
 8005c16:	2319      	movs	r3, #25
 8005c18:	2201      	movs	r2, #1
 8005c1a:	497b      	ldr	r1, [pc, #492]	; (8005e08 <HAL_I2C_Mem_Read+0x224>)
 8005c1c:	68f8      	ldr	r0, [r7, #12]
 8005c1e:	f002 f8f4 	bl	8007e0a <I2C_WaitOnFlagUntilTimeout>
 8005c22:	4603      	mov	r3, r0
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d001      	beq.n	8005c2c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005c28:	2302      	movs	r3, #2
 8005c2a:	e1fb      	b.n	8006024 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c32:	2b01      	cmp	r3, #1
 8005c34:	d101      	bne.n	8005c3a <HAL_I2C_Mem_Read+0x56>
 8005c36:	2302      	movs	r3, #2
 8005c38:	e1f4      	b.n	8006024 <HAL_I2C_Mem_Read+0x440>
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	2201      	movs	r2, #1
 8005c3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f003 0301 	and.w	r3, r3, #1
 8005c4c:	2b01      	cmp	r3, #1
 8005c4e:	d007      	beq.n	8005c60 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	681a      	ldr	r2, [r3, #0]
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f042 0201 	orr.w	r2, r2, #1
 8005c5e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	681a      	ldr	r2, [r3, #0]
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c6e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	2222      	movs	r2, #34	; 0x22
 8005c74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	2240      	movs	r2, #64	; 0x40
 8005c7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	2200      	movs	r2, #0
 8005c84:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c8a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005c90:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c96:	b29a      	uxth	r2, r3
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	4a5b      	ldr	r2, [pc, #364]	; (8005e0c <HAL_I2C_Mem_Read+0x228>)
 8005ca0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005ca2:	88f8      	ldrh	r0, [r7, #6]
 8005ca4:	893a      	ldrh	r2, [r7, #8]
 8005ca6:	8979      	ldrh	r1, [r7, #10]
 8005ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005caa:	9301      	str	r3, [sp, #4]
 8005cac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cae:	9300      	str	r3, [sp, #0]
 8005cb0:	4603      	mov	r3, r0
 8005cb2:	68f8      	ldr	r0, [r7, #12]
 8005cb4:	f001 ff44 	bl	8007b40 <I2C_RequestMemoryRead>
 8005cb8:	4603      	mov	r3, r0
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d001      	beq.n	8005cc2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	e1b0      	b.n	8006024 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d113      	bne.n	8005cf2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005cca:	2300      	movs	r3, #0
 8005ccc:	623b      	str	r3, [r7, #32]
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	695b      	ldr	r3, [r3, #20]
 8005cd4:	623b      	str	r3, [r7, #32]
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	699b      	ldr	r3, [r3, #24]
 8005cdc:	623b      	str	r3, [r7, #32]
 8005cde:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	681a      	ldr	r2, [r3, #0]
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005cee:	601a      	str	r2, [r3, #0]
 8005cf0:	e184      	b.n	8005ffc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cf6:	2b01      	cmp	r3, #1
 8005cf8:	d11b      	bne.n	8005d32 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	681a      	ldr	r2, [r3, #0]
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d08:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	61fb      	str	r3, [r7, #28]
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	695b      	ldr	r3, [r3, #20]
 8005d14:	61fb      	str	r3, [r7, #28]
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	699b      	ldr	r3, [r3, #24]
 8005d1c:	61fb      	str	r3, [r7, #28]
 8005d1e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	681a      	ldr	r2, [r3, #0]
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d2e:	601a      	str	r2, [r3, #0]
 8005d30:	e164      	b.n	8005ffc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d36:	2b02      	cmp	r3, #2
 8005d38:	d11b      	bne.n	8005d72 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	681a      	ldr	r2, [r3, #0]
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d48:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	681a      	ldr	r2, [r3, #0]
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005d58:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	61bb      	str	r3, [r7, #24]
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	695b      	ldr	r3, [r3, #20]
 8005d64:	61bb      	str	r3, [r7, #24]
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	699b      	ldr	r3, [r3, #24]
 8005d6c:	61bb      	str	r3, [r7, #24]
 8005d6e:	69bb      	ldr	r3, [r7, #24]
 8005d70:	e144      	b.n	8005ffc <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d72:	2300      	movs	r3, #0
 8005d74:	617b      	str	r3, [r7, #20]
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	695b      	ldr	r3, [r3, #20]
 8005d7c:	617b      	str	r3, [r7, #20]
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	699b      	ldr	r3, [r3, #24]
 8005d84:	617b      	str	r3, [r7, #20]
 8005d86:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005d88:	e138      	b.n	8005ffc <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d8e:	2b03      	cmp	r3, #3
 8005d90:	f200 80f1 	bhi.w	8005f76 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d98:	2b01      	cmp	r3, #1
 8005d9a:	d123      	bne.n	8005de4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d9e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005da0:	68f8      	ldr	r0, [r7, #12]
 8005da2:	f002 f98a 	bl	80080ba <I2C_WaitOnRXNEFlagUntilTimeout>
 8005da6:	4603      	mov	r3, r0
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d001      	beq.n	8005db0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005dac:	2301      	movs	r3, #1
 8005dae:	e139      	b.n	8006024 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	691a      	ldr	r2, [r3, #16]
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dba:	b2d2      	uxtb	r2, r2
 8005dbc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dc2:	1c5a      	adds	r2, r3, #1
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005dcc:	3b01      	subs	r3, #1
 8005dce:	b29a      	uxth	r2, r3
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005dd8:	b29b      	uxth	r3, r3
 8005dda:	3b01      	subs	r3, #1
 8005ddc:	b29a      	uxth	r2, r3
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005de2:	e10b      	b.n	8005ffc <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005de8:	2b02      	cmp	r3, #2
 8005dea:	d14e      	bne.n	8005e8a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dee:	9300      	str	r3, [sp, #0]
 8005df0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005df2:	2200      	movs	r2, #0
 8005df4:	4906      	ldr	r1, [pc, #24]	; (8005e10 <HAL_I2C_Mem_Read+0x22c>)
 8005df6:	68f8      	ldr	r0, [r7, #12]
 8005df8:	f002 f807 	bl	8007e0a <I2C_WaitOnFlagUntilTimeout>
 8005dfc:	4603      	mov	r3, r0
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d008      	beq.n	8005e14 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005e02:	2301      	movs	r3, #1
 8005e04:	e10e      	b.n	8006024 <HAL_I2C_Mem_Read+0x440>
 8005e06:	bf00      	nop
 8005e08:	00100002 	.word	0x00100002
 8005e0c:	ffff0000 	.word	0xffff0000
 8005e10:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	681a      	ldr	r2, [r3, #0]
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e22:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	691a      	ldr	r2, [r3, #16]
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e2e:	b2d2      	uxtb	r2, r2
 8005e30:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e36:	1c5a      	adds	r2, r3, #1
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e40:	3b01      	subs	r3, #1
 8005e42:	b29a      	uxth	r2, r3
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e4c:	b29b      	uxth	r3, r3
 8005e4e:	3b01      	subs	r3, #1
 8005e50:	b29a      	uxth	r2, r3
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	691a      	ldr	r2, [r3, #16]
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e60:	b2d2      	uxtb	r2, r2
 8005e62:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e68:	1c5a      	adds	r2, r3, #1
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e72:	3b01      	subs	r3, #1
 8005e74:	b29a      	uxth	r2, r3
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e7e:	b29b      	uxth	r3, r3
 8005e80:	3b01      	subs	r3, #1
 8005e82:	b29a      	uxth	r2, r3
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005e88:	e0b8      	b.n	8005ffc <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e8c:	9300      	str	r3, [sp, #0]
 8005e8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e90:	2200      	movs	r2, #0
 8005e92:	4966      	ldr	r1, [pc, #408]	; (800602c <HAL_I2C_Mem_Read+0x448>)
 8005e94:	68f8      	ldr	r0, [r7, #12]
 8005e96:	f001 ffb8 	bl	8007e0a <I2C_WaitOnFlagUntilTimeout>
 8005e9a:	4603      	mov	r3, r0
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d001      	beq.n	8005ea4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	e0bf      	b.n	8006024 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	681a      	ldr	r2, [r3, #0]
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005eb2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	691a      	ldr	r2, [r3, #16]
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ebe:	b2d2      	uxtb	r2, r2
 8005ec0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ec6:	1c5a      	adds	r2, r3, #1
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ed0:	3b01      	subs	r3, #1
 8005ed2:	b29a      	uxth	r2, r3
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005edc:	b29b      	uxth	r3, r3
 8005ede:	3b01      	subs	r3, #1
 8005ee0:	b29a      	uxth	r2, r3
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ee8:	9300      	str	r3, [sp, #0]
 8005eea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005eec:	2200      	movs	r2, #0
 8005eee:	494f      	ldr	r1, [pc, #316]	; (800602c <HAL_I2C_Mem_Read+0x448>)
 8005ef0:	68f8      	ldr	r0, [r7, #12]
 8005ef2:	f001 ff8a 	bl	8007e0a <I2C_WaitOnFlagUntilTimeout>
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d001      	beq.n	8005f00 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005efc:	2301      	movs	r3, #1
 8005efe:	e091      	b.n	8006024 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	681a      	ldr	r2, [r3, #0]
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f0e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	691a      	ldr	r2, [r3, #16]
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f1a:	b2d2      	uxtb	r2, r2
 8005f1c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f22:	1c5a      	adds	r2, r3, #1
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f2c:	3b01      	subs	r3, #1
 8005f2e:	b29a      	uxth	r2, r3
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f38:	b29b      	uxth	r3, r3
 8005f3a:	3b01      	subs	r3, #1
 8005f3c:	b29a      	uxth	r2, r3
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	691a      	ldr	r2, [r3, #16]
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f4c:	b2d2      	uxtb	r2, r2
 8005f4e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f54:	1c5a      	adds	r2, r3, #1
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f5e:	3b01      	subs	r3, #1
 8005f60:	b29a      	uxth	r2, r3
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f6a:	b29b      	uxth	r3, r3
 8005f6c:	3b01      	subs	r3, #1
 8005f6e:	b29a      	uxth	r2, r3
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005f74:	e042      	b.n	8005ffc <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f78:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005f7a:	68f8      	ldr	r0, [r7, #12]
 8005f7c:	f002 f89d 	bl	80080ba <I2C_WaitOnRXNEFlagUntilTimeout>
 8005f80:	4603      	mov	r3, r0
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d001      	beq.n	8005f8a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005f86:	2301      	movs	r3, #1
 8005f88:	e04c      	b.n	8006024 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	691a      	ldr	r2, [r3, #16]
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f94:	b2d2      	uxtb	r2, r2
 8005f96:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f9c:	1c5a      	adds	r2, r3, #1
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005fa6:	3b01      	subs	r3, #1
 8005fa8:	b29a      	uxth	r2, r3
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fb2:	b29b      	uxth	r3, r3
 8005fb4:	3b01      	subs	r3, #1
 8005fb6:	b29a      	uxth	r2, r3
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	695b      	ldr	r3, [r3, #20]
 8005fc2:	f003 0304 	and.w	r3, r3, #4
 8005fc6:	2b04      	cmp	r3, #4
 8005fc8:	d118      	bne.n	8005ffc <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	691a      	ldr	r2, [r3, #16]
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fd4:	b2d2      	uxtb	r2, r2
 8005fd6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fdc:	1c5a      	adds	r2, r3, #1
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005fe6:	3b01      	subs	r3, #1
 8005fe8:	b29a      	uxth	r2, r3
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ff2:	b29b      	uxth	r3, r3
 8005ff4:	3b01      	subs	r3, #1
 8005ff6:	b29a      	uxth	r2, r3
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006000:	2b00      	cmp	r3, #0
 8006002:	f47f aec2 	bne.w	8005d8a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	2220      	movs	r2, #32
 800600a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	2200      	movs	r2, #0
 8006012:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	2200      	movs	r2, #0
 800601a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800601e:	2300      	movs	r3, #0
 8006020:	e000      	b.n	8006024 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8006022:	2302      	movs	r3, #2
  }
}
 8006024:	4618      	mov	r0, r3
 8006026:	3728      	adds	r7, #40	; 0x28
 8006028:	46bd      	mov	sp, r7
 800602a:	bd80      	pop	{r7, pc}
 800602c:	00010004 	.word	0x00010004

08006030 <HAL_I2C_Master_Seq_Transmit_IT>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 8006030:	b480      	push	{r7}
 8006032:	b087      	sub	sp, #28
 8006034:	af00      	add	r7, sp, #0
 8006036:	60f8      	str	r0, [r7, #12]
 8006038:	607a      	str	r2, [r7, #4]
 800603a:	461a      	mov	r2, r3
 800603c:	460b      	mov	r3, r1
 800603e:	817b      	strh	r3, [r7, #10]
 8006040:	4613      	mov	r3, r2
 8006042:	813b      	strh	r3, [r7, #8]
  __IO uint32_t Prev_State = 0x00U;
 8006044:	2300      	movs	r3, #0
 8006046:	617b      	str	r3, [r7, #20]
  __IO uint32_t count      = 0x00U;
 8006048:	2300      	movs	r3, #0
 800604a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006052:	b2db      	uxtb	r3, r3
 8006054:	2b20      	cmp	r3, #32
 8006056:	f040 809e 	bne.w	8006196 <HAL_I2C_Master_Seq_Transmit_IT+0x166>
  {
    /* Check Busy Flag only if FIRST call of Master interface */
    if ((XferOptions == I2C_FIRST_AND_LAST_FRAME) || (XferOptions == I2C_FIRST_FRAME))
 800605a:	6a3b      	ldr	r3, [r7, #32]
 800605c:	2b08      	cmp	r3, #8
 800605e:	d002      	beq.n	8006066 <HAL_I2C_Master_Seq_Transmit_IT+0x36>
 8006060:	6a3b      	ldr	r3, [r7, #32]
 8006062:	2b01      	cmp	r3, #1
 8006064:	d130      	bne.n	80060c8 <HAL_I2C_Master_Seq_Transmit_IT+0x98>
    {
      /* Wait until BUSY flag is reset */
      count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8006066:	4b4f      	ldr	r3, [pc, #316]	; (80061a4 <HAL_I2C_Master_Seq_Transmit_IT+0x174>)
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	08db      	lsrs	r3, r3, #3
 800606c:	4a4e      	ldr	r2, [pc, #312]	; (80061a8 <HAL_I2C_Master_Seq_Transmit_IT+0x178>)
 800606e:	fba2 2303 	umull	r2, r3, r2, r3
 8006072:	0a1a      	lsrs	r2, r3, #8
 8006074:	4613      	mov	r3, r2
 8006076:	009b      	lsls	r3, r3, #2
 8006078:	4413      	add	r3, r2
 800607a:	009a      	lsls	r2, r3, #2
 800607c:	4413      	add	r3, r2
 800607e:	613b      	str	r3, [r7, #16]
      do
      {
        count--;
 8006080:	693b      	ldr	r3, [r7, #16]
 8006082:	3b01      	subs	r3, #1
 8006084:	613b      	str	r3, [r7, #16]
        if (count == 0U)
 8006086:	693b      	ldr	r3, [r7, #16]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d116      	bne.n	80060ba <HAL_I2C_Master_Seq_Transmit_IT+0x8a>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	2200      	movs	r2, #0
 8006090:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	2220      	movs	r2, #32
 8006096:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	2200      	movs	r2, #0
 800609e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060a6:	f043 0220 	orr.w	r2, r3, #32
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	2200      	movs	r2, #0
 80060b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80060b6:	2301      	movs	r3, #1
 80060b8:	e06e      	b.n	8006198 <HAL_I2C_Master_Seq_Transmit_IT+0x168>
        }
      }
      while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	699b      	ldr	r3, [r3, #24]
 80060c0:	f003 0302 	and.w	r3, r3, #2
 80060c4:	2b02      	cmp	r3, #2
 80060c6:	d0db      	beq.n	8006080 <HAL_I2C_Master_Seq_Transmit_IT+0x50>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060ce:	2b01      	cmp	r3, #1
 80060d0:	d101      	bne.n	80060d6 <HAL_I2C_Master_Seq_Transmit_IT+0xa6>
 80060d2:	2302      	movs	r3, #2
 80060d4:	e060      	b.n	8006198 <HAL_I2C_Master_Seq_Transmit_IT+0x168>
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	2201      	movs	r2, #1
 80060da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f003 0301 	and.w	r3, r3, #1
 80060e8:	2b01      	cmp	r3, #1
 80060ea:	d007      	beq.n	80060fc <HAL_I2C_Master_Seq_Transmit_IT+0xcc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	681a      	ldr	r2, [r3, #0]
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f042 0201 	orr.w	r2, r2, #1
 80060fa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	681a      	ldr	r2, [r3, #0]
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800610a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	2221      	movs	r2, #33	; 0x21
 8006110:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	2210      	movs	r2, #16
 8006118:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	2200      	movs	r2, #0
 8006120:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	687a      	ldr	r2, [r7, #4]
 8006126:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	893a      	ldrh	r2, [r7, #8]
 800612c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006132:	b29a      	uxth	r2, r3
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	6a3a      	ldr	r2, [r7, #32]
 800613c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800613e:	897a      	ldrh	r2, [r7, #10]
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	645a      	str	r2, [r3, #68]	; 0x44

    Prev_State = hi2c->PreviousState;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006148:	617b      	str	r3, [r7, #20]

    /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */
    /* Mean Previous state is same as current state */
    if ((Prev_State != I2C_STATE_MASTER_BUSY_TX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 800614a:	697b      	ldr	r3, [r7, #20]
 800614c:	2b11      	cmp	r3, #17
 800614e:	d10c      	bne.n	800616a <HAL_I2C_Master_Seq_Transmit_IT+0x13a>
 8006150:	6a3b      	ldr	r3, [r7, #32]
 8006152:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006156:	d003      	beq.n	8006160 <HAL_I2C_Master_Seq_Transmit_IT+0x130>
 8006158:	6a3b      	ldr	r3, [r7, #32]
 800615a:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800615e:	d101      	bne.n	8006164 <HAL_I2C_Master_Seq_Transmit_IT+0x134>
 8006160:	2301      	movs	r3, #1
 8006162:	e000      	b.n	8006166 <HAL_I2C_Master_Seq_Transmit_IT+0x136>
 8006164:	2300      	movs	r3, #0
 8006166:	2b01      	cmp	r3, #1
 8006168:	d107      	bne.n	800617a <HAL_I2C_Master_Seq_Transmit_IT+0x14a>
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	681a      	ldr	r2, [r3, #0]
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006178:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	2200      	movs	r2, #0
 800617e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	685a      	ldr	r2, [r3, #4]
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8006190:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8006192:	2300      	movs	r3, #0
 8006194:	e000      	b.n	8006198 <HAL_I2C_Master_Seq_Transmit_IT+0x168>
  }
  else
  {
    return HAL_BUSY;
 8006196:	2302      	movs	r3, #2
  }
}
 8006198:	4618      	mov	r0, r3
 800619a:	371c      	adds	r7, #28
 800619c:	46bd      	mov	sp, r7
 800619e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a2:	4770      	bx	lr
 80061a4:	20000028 	.word	0x20000028
 80061a8:	14f8b589 	.word	0x14f8b589

080061ac <HAL_I2C_Master_Seq_Receive_IT>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 80061ac:	b480      	push	{r7}
 80061ae:	b089      	sub	sp, #36	; 0x24
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	60f8      	str	r0, [r7, #12]
 80061b4:	607a      	str	r2, [r7, #4]
 80061b6:	461a      	mov	r2, r3
 80061b8:	460b      	mov	r3, r1
 80061ba:	817b      	strh	r3, [r7, #10]
 80061bc:	4613      	mov	r3, r2
 80061be:	813b      	strh	r3, [r7, #8]
  __IO uint32_t Prev_State = 0x00U;
 80061c0:	2300      	movs	r3, #0
 80061c2:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80061c4:	2300      	movs	r3, #0
 80061c6:	617b      	str	r3, [r7, #20]
  uint32_t enableIT = (I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80061c8:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80061cc:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061d4:	b2db      	uxtb	r3, r3
 80061d6:	2b20      	cmp	r3, #32
 80061d8:	f040 80d2 	bne.w	8006380 <HAL_I2C_Master_Seq_Receive_IT+0x1d4>
  {
    /* Check Busy Flag only if FIRST call of Master interface */
    if ((XferOptions == I2C_FIRST_AND_LAST_FRAME) || (XferOptions == I2C_FIRST_FRAME))
 80061dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061de:	2b08      	cmp	r3, #8
 80061e0:	d002      	beq.n	80061e8 <HAL_I2C_Master_Seq_Receive_IT+0x3c>
 80061e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061e4:	2b01      	cmp	r3, #1
 80061e6:	d130      	bne.n	800624a <HAL_I2C_Master_Seq_Receive_IT+0x9e>
    {
      /* Wait until BUSY flag is reset */
      count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80061e8:	4b69      	ldr	r3, [pc, #420]	; (8006390 <HAL_I2C_Master_Seq_Receive_IT+0x1e4>)
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	08db      	lsrs	r3, r3, #3
 80061ee:	4a69      	ldr	r2, [pc, #420]	; (8006394 <HAL_I2C_Master_Seq_Receive_IT+0x1e8>)
 80061f0:	fba2 2303 	umull	r2, r3, r2, r3
 80061f4:	0a1a      	lsrs	r2, r3, #8
 80061f6:	4613      	mov	r3, r2
 80061f8:	009b      	lsls	r3, r3, #2
 80061fa:	4413      	add	r3, r2
 80061fc:	009a      	lsls	r2, r3, #2
 80061fe:	4413      	add	r3, r2
 8006200:	617b      	str	r3, [r7, #20]
      do
      {
        count--;
 8006202:	697b      	ldr	r3, [r7, #20]
 8006204:	3b01      	subs	r3, #1
 8006206:	617b      	str	r3, [r7, #20]
        if (count == 0U)
 8006208:	697b      	ldr	r3, [r7, #20]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d116      	bne.n	800623c <HAL_I2C_Master_Seq_Receive_IT+0x90>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	2200      	movs	r2, #0
 8006212:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	2220      	movs	r2, #32
 8006218:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2200      	movs	r2, #0
 8006220:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006228:	f043 0220 	orr.w	r2, r3, #32
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	2200      	movs	r2, #0
 8006234:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006238:	2301      	movs	r3, #1
 800623a:	e0a2      	b.n	8006382 <HAL_I2C_Master_Seq_Receive_IT+0x1d6>
        }
      }
      while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	699b      	ldr	r3, [r3, #24]
 8006242:	f003 0302 	and.w	r3, r3, #2
 8006246:	2b02      	cmp	r3, #2
 8006248:	d0db      	beq.n	8006202 <HAL_I2C_Master_Seq_Receive_IT+0x56>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006250:	2b01      	cmp	r3, #1
 8006252:	d101      	bne.n	8006258 <HAL_I2C_Master_Seq_Receive_IT+0xac>
 8006254:	2302      	movs	r3, #2
 8006256:	e094      	b.n	8006382 <HAL_I2C_Master_Seq_Receive_IT+0x1d6>
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	2201      	movs	r2, #1
 800625c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f003 0301 	and.w	r3, r3, #1
 800626a:	2b01      	cmp	r3, #1
 800626c:	d007      	beq.n	800627e <HAL_I2C_Master_Seq_Receive_IT+0xd2>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	681a      	ldr	r2, [r3, #0]
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f042 0201 	orr.w	r2, r2, #1
 800627c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	681a      	ldr	r2, [r3, #0]
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800628c:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	2222      	movs	r2, #34	; 0x22
 8006292:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	2210      	movs	r2, #16
 800629a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	2200      	movs	r2, #0
 80062a2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	687a      	ldr	r2, [r7, #4]
 80062a8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	893a      	ldrh	r2, [r7, #8]
 80062ae:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062b4:	b29a      	uxth	r2, r3
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80062be:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 80062c0:	897a      	ldrh	r2, [r7, #10]
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	645a      	str	r2, [r3, #68]	; 0x44

    Prev_State = hi2c->PreviousState;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062ca:	61bb      	str	r3, [r7, #24]

    if ((hi2c->XferCount == 2U) && ((XferOptions == I2C_LAST_FRAME) || (XferOptions == I2C_LAST_FRAME_NO_STOP)))
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062d0:	b29b      	uxth	r3, r3
 80062d2:	2b02      	cmp	r3, #2
 80062d4:	d126      	bne.n	8006324 <HAL_I2C_Master_Seq_Receive_IT+0x178>
 80062d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062d8:	2b20      	cmp	r3, #32
 80062da:	d002      	beq.n	80062e2 <HAL_I2C_Master_Seq_Receive_IT+0x136>
 80062dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062de:	2b10      	cmp	r3, #16
 80062e0:	d120      	bne.n	8006324 <HAL_I2C_Master_Seq_Receive_IT+0x178>
    {
      if (Prev_State == I2C_STATE_MASTER_BUSY_RX)
 80062e2:	69bb      	ldr	r3, [r7, #24]
 80062e4:	2b12      	cmp	r3, #18
 80062e6:	d114      	bne.n	8006312 <HAL_I2C_Master_Seq_Receive_IT+0x166>
      {
        /* Disable Acknowledge */
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	681a      	ldr	r2, [r3, #0]
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80062f6:	601a      	str	r2, [r3, #0]

        /* Enable Pos */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	681a      	ldr	r2, [r3, #0]
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006306:	601a      	str	r2, [r3, #0]

        /* Remove Enabling of IT_BUF, mean RXNE treatment, treat the 2 bytes through BTF */
        enableIT &= ~I2C_IT_BUF;
 8006308:	69fb      	ldr	r3, [r7, #28]
 800630a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800630e:	61fb      	str	r3, [r7, #28]
      if (Prev_State == I2C_STATE_MASTER_BUSY_RX)
 8006310:	e010      	b.n	8006334 <HAL_I2C_Master_Seq_Receive_IT+0x188>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	681a      	ldr	r2, [r3, #0]
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006320:	601a      	str	r2, [r3, #0]
      if (Prev_State == I2C_STATE_MASTER_BUSY_RX)
 8006322:	e007      	b.n	8006334 <HAL_I2C_Master_Seq_Receive_IT+0x188>
      }
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	681a      	ldr	r2, [r3, #0]
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006332:	601a      	str	r2, [r3, #0]
    }

    /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */
    /* Mean Previous state is same as current state */
    if ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 8006334:	69bb      	ldr	r3, [r7, #24]
 8006336:	2b12      	cmp	r3, #18
 8006338:	d10c      	bne.n	8006354 <HAL_I2C_Master_Seq_Receive_IT+0x1a8>
 800633a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800633c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006340:	d003      	beq.n	800634a <HAL_I2C_Master_Seq_Receive_IT+0x19e>
 8006342:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006344:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006348:	d101      	bne.n	800634e <HAL_I2C_Master_Seq_Receive_IT+0x1a2>
 800634a:	2301      	movs	r3, #1
 800634c:	e000      	b.n	8006350 <HAL_I2C_Master_Seq_Receive_IT+0x1a4>
 800634e:	2300      	movs	r3, #0
 8006350:	2b01      	cmp	r3, #1
 8006352:	d107      	bne.n	8006364 <HAL_I2C_Master_Seq_Receive_IT+0x1b8>
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	681a      	ldr	r2, [r3, #0]
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006362:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	2200      	movs	r2, #0
 8006368:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable interrupts */
    __HAL_I2C_ENABLE_IT(hi2c, enableIT);
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	6859      	ldr	r1, [r3, #4]
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	69fa      	ldr	r2, [r7, #28]
 8006378:	430a      	orrs	r2, r1
 800637a:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 800637c:	2300      	movs	r3, #0
 800637e:	e000      	b.n	8006382 <HAL_I2C_Master_Seq_Receive_IT+0x1d6>
  }
  else
  {
    return HAL_BUSY;
 8006380:	2302      	movs	r3, #2
  }
}
 8006382:	4618      	mov	r0, r3
 8006384:	3724      	adds	r7, #36	; 0x24
 8006386:	46bd      	mov	sp, r7
 8006388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638c:	4770      	bx	lr
 800638e:	bf00      	nop
 8006390:	20000028 	.word	0x20000028
 8006394:	14f8b589 	.word	0x14f8b589

08006398 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b088      	sub	sp, #32
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80063a0:	2300      	movs	r3, #0
 80063a2:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	685b      	ldr	r3, [r3, #4]
 80063aa:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063b0:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80063b8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063c0:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80063c2:	7bfb      	ldrb	r3, [r7, #15]
 80063c4:	2b10      	cmp	r3, #16
 80063c6:	d003      	beq.n	80063d0 <HAL_I2C_EV_IRQHandler+0x38>
 80063c8:	7bfb      	ldrb	r3, [r7, #15]
 80063ca:	2b40      	cmp	r3, #64	; 0x40
 80063cc:	f040 80b6 	bne.w	800653c <HAL_I2C_EV_IRQHandler+0x1a4>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	699b      	ldr	r3, [r3, #24]
 80063d6:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	695b      	ldr	r3, [r3, #20]
 80063de:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80063e0:	69fb      	ldr	r3, [r7, #28]
 80063e2:	f003 0301 	and.w	r3, r3, #1
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d10d      	bne.n	8006406 <HAL_I2C_EV_IRQHandler+0x6e>
 80063ea:	693b      	ldr	r3, [r7, #16]
 80063ec:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80063f0:	d003      	beq.n	80063fa <HAL_I2C_EV_IRQHandler+0x62>
 80063f2:	693b      	ldr	r3, [r7, #16]
 80063f4:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80063f8:	d101      	bne.n	80063fe <HAL_I2C_EV_IRQHandler+0x66>
 80063fa:	2301      	movs	r3, #1
 80063fc:	e000      	b.n	8006400 <HAL_I2C_EV_IRQHandler+0x68>
 80063fe:	2300      	movs	r3, #0
 8006400:	2b01      	cmp	r3, #1
 8006402:	f000 8127 	beq.w	8006654 <HAL_I2C_EV_IRQHandler+0x2bc>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006406:	69fb      	ldr	r3, [r7, #28]
 8006408:	f003 0301 	and.w	r3, r3, #1
 800640c:	2b00      	cmp	r3, #0
 800640e:	d00c      	beq.n	800642a <HAL_I2C_EV_IRQHandler+0x92>
 8006410:	697b      	ldr	r3, [r7, #20]
 8006412:	0a5b      	lsrs	r3, r3, #9
 8006414:	f003 0301 	and.w	r3, r3, #1
 8006418:	2b00      	cmp	r3, #0
 800641a:	d006      	beq.n	800642a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800641c:	6878      	ldr	r0, [r7, #4]
 800641e:	f001 fed1 	bl	80081c4 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f000 fcf8 	bl	8006e18 <I2C_Master_SB>
 8006428:	e087      	b.n	800653a <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800642a:	69fb      	ldr	r3, [r7, #28]
 800642c:	08db      	lsrs	r3, r3, #3
 800642e:	f003 0301 	and.w	r3, r3, #1
 8006432:	2b00      	cmp	r3, #0
 8006434:	d009      	beq.n	800644a <HAL_I2C_EV_IRQHandler+0xb2>
 8006436:	697b      	ldr	r3, [r7, #20]
 8006438:	0a5b      	lsrs	r3, r3, #9
 800643a:	f003 0301 	and.w	r3, r3, #1
 800643e:	2b00      	cmp	r3, #0
 8006440:	d003      	beq.n	800644a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8006442:	6878      	ldr	r0, [r7, #4]
 8006444:	f000 fd6e 	bl	8006f24 <I2C_Master_ADD10>
 8006448:	e077      	b.n	800653a <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800644a:	69fb      	ldr	r3, [r7, #28]
 800644c:	085b      	lsrs	r3, r3, #1
 800644e:	f003 0301 	and.w	r3, r3, #1
 8006452:	2b00      	cmp	r3, #0
 8006454:	d009      	beq.n	800646a <HAL_I2C_EV_IRQHandler+0xd2>
 8006456:	697b      	ldr	r3, [r7, #20]
 8006458:	0a5b      	lsrs	r3, r3, #9
 800645a:	f003 0301 	and.w	r3, r3, #1
 800645e:	2b00      	cmp	r3, #0
 8006460:	d003      	beq.n	800646a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8006462:	6878      	ldr	r0, [r7, #4]
 8006464:	f000 fd88 	bl	8006f78 <I2C_Master_ADDR>
 8006468:	e067      	b.n	800653a <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800646a:	69bb      	ldr	r3, [r7, #24]
 800646c:	089b      	lsrs	r3, r3, #2
 800646e:	f003 0301 	and.w	r3, r3, #1
 8006472:	2b00      	cmp	r3, #0
 8006474:	d030      	beq.n	80064d8 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006480:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006484:	f000 80e8 	beq.w	8006658 <HAL_I2C_EV_IRQHandler+0x2c0>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006488:	69fb      	ldr	r3, [r7, #28]
 800648a:	09db      	lsrs	r3, r3, #7
 800648c:	f003 0301 	and.w	r3, r3, #1
 8006490:	2b00      	cmp	r3, #0
 8006492:	d00f      	beq.n	80064b4 <HAL_I2C_EV_IRQHandler+0x11c>
 8006494:	697b      	ldr	r3, [r7, #20]
 8006496:	0a9b      	lsrs	r3, r3, #10
 8006498:	f003 0301 	and.w	r3, r3, #1
 800649c:	2b00      	cmp	r3, #0
 800649e:	d009      	beq.n	80064b4 <HAL_I2C_EV_IRQHandler+0x11c>
 80064a0:	69fb      	ldr	r3, [r7, #28]
 80064a2:	089b      	lsrs	r3, r3, #2
 80064a4:	f003 0301 	and.w	r3, r3, #1
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d103      	bne.n	80064b4 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80064ac:	6878      	ldr	r0, [r7, #4]
 80064ae:	f000 f9c4 	bl	800683a <I2C_MasterTransmit_TXE>
 80064b2:	e042      	b.n	800653a <HAL_I2C_EV_IRQHandler+0x1a2>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80064b4:	69fb      	ldr	r3, [r7, #28]
 80064b6:	089b      	lsrs	r3, r3, #2
 80064b8:	f003 0301 	and.w	r3, r3, #1
 80064bc:	2b00      	cmp	r3, #0
 80064be:	f000 80cb 	beq.w	8006658 <HAL_I2C_EV_IRQHandler+0x2c0>
 80064c2:	697b      	ldr	r3, [r7, #20]
 80064c4:	0a5b      	lsrs	r3, r3, #9
 80064c6:	f003 0301 	and.w	r3, r3, #1
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	f000 80c4 	beq.w	8006658 <HAL_I2C_EV_IRQHandler+0x2c0>
        {
          I2C_MasterTransmit_BTF(hi2c);
 80064d0:	6878      	ldr	r0, [r7, #4]
 80064d2:	f000 fa4e 	bl	8006972 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80064d6:	e0bf      	b.n	8006658 <HAL_I2C_EV_IRQHandler+0x2c0>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	685b      	ldr	r3, [r3, #4]
 80064de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80064e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80064e6:	f000 80b7 	beq.w	8006658 <HAL_I2C_EV_IRQHandler+0x2c0>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80064ea:	69fb      	ldr	r3, [r7, #28]
 80064ec:	099b      	lsrs	r3, r3, #6
 80064ee:	f003 0301 	and.w	r3, r3, #1
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d00f      	beq.n	8006516 <HAL_I2C_EV_IRQHandler+0x17e>
 80064f6:	697b      	ldr	r3, [r7, #20]
 80064f8:	0a9b      	lsrs	r3, r3, #10
 80064fa:	f003 0301 	and.w	r3, r3, #1
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d009      	beq.n	8006516 <HAL_I2C_EV_IRQHandler+0x17e>
 8006502:	69fb      	ldr	r3, [r7, #28]
 8006504:	089b      	lsrs	r3, r3, #2
 8006506:	f003 0301 	and.w	r3, r3, #1
 800650a:	2b00      	cmp	r3, #0
 800650c:	d103      	bne.n	8006516 <HAL_I2C_EV_IRQHandler+0x17e>
        {
          I2C_MasterReceive_RXNE(hi2c);
 800650e:	6878      	ldr	r0, [r7, #4]
 8006510:	f000 fb16 	bl	8006b40 <I2C_MasterReceive_RXNE>
 8006514:	e011      	b.n	800653a <HAL_I2C_EV_IRQHandler+0x1a2>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006516:	69fb      	ldr	r3, [r7, #28]
 8006518:	089b      	lsrs	r3, r3, #2
 800651a:	f003 0301 	and.w	r3, r3, #1
 800651e:	2b00      	cmp	r3, #0
 8006520:	f000 809a 	beq.w	8006658 <HAL_I2C_EV_IRQHandler+0x2c0>
 8006524:	697b      	ldr	r3, [r7, #20]
 8006526:	0a5b      	lsrs	r3, r3, #9
 8006528:	f003 0301 	and.w	r3, r3, #1
 800652c:	2b00      	cmp	r3, #0
 800652e:	f000 8093 	beq.w	8006658 <HAL_I2C_EV_IRQHandler+0x2c0>
        {
          I2C_MasterReceive_BTF(hi2c);
 8006532:	6878      	ldr	r0, [r7, #4]
 8006534:	f000 fb86 	bl	8006c44 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006538:	e08e      	b.n	8006658 <HAL_I2C_EV_IRQHandler+0x2c0>
 800653a:	e08d      	b.n	8006658 <HAL_I2C_EV_IRQHandler+0x2c0>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006540:	2b00      	cmp	r3, #0
 8006542:	d004      	beq.n	800654e <HAL_I2C_EV_IRQHandler+0x1b6>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	695b      	ldr	r3, [r3, #20]
 800654a:	61fb      	str	r3, [r7, #28]
 800654c:	e007      	b.n	800655e <HAL_I2C_EV_IRQHandler+0x1c6>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	699b      	ldr	r3, [r3, #24]
 8006554:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	695b      	ldr	r3, [r3, #20]
 800655c:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800655e:	69fb      	ldr	r3, [r7, #28]
 8006560:	085b      	lsrs	r3, r3, #1
 8006562:	f003 0301 	and.w	r3, r3, #1
 8006566:	2b00      	cmp	r3, #0
 8006568:	d012      	beq.n	8006590 <HAL_I2C_EV_IRQHandler+0x1f8>
 800656a:	697b      	ldr	r3, [r7, #20]
 800656c:	0a5b      	lsrs	r3, r3, #9
 800656e:	f003 0301 	and.w	r3, r3, #1
 8006572:	2b00      	cmp	r3, #0
 8006574:	d00c      	beq.n	8006590 <HAL_I2C_EV_IRQHandler+0x1f8>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800657a:	2b00      	cmp	r3, #0
 800657c:	d003      	beq.n	8006586 <HAL_I2C_EV_IRQHandler+0x1ee>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	699b      	ldr	r3, [r3, #24]
 8006584:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8006586:	69b9      	ldr	r1, [r7, #24]
 8006588:	6878      	ldr	r0, [r7, #4]
 800658a:	f000 ff44 	bl	8007416 <I2C_Slave_ADDR>
 800658e:	e066      	b.n	800665e <HAL_I2C_EV_IRQHandler+0x2c6>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006590:	69fb      	ldr	r3, [r7, #28]
 8006592:	091b      	lsrs	r3, r3, #4
 8006594:	f003 0301 	and.w	r3, r3, #1
 8006598:	2b00      	cmp	r3, #0
 800659a:	d009      	beq.n	80065b0 <HAL_I2C_EV_IRQHandler+0x218>
 800659c:	697b      	ldr	r3, [r7, #20]
 800659e:	0a5b      	lsrs	r3, r3, #9
 80065a0:	f003 0301 	and.w	r3, r3, #1
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d003      	beq.n	80065b0 <HAL_I2C_EV_IRQHandler+0x218>
    {
      I2C_Slave_STOPF(hi2c);
 80065a8:	6878      	ldr	r0, [r7, #4]
 80065aa:	f000 ff79 	bl	80074a0 <I2C_Slave_STOPF>
 80065ae:	e056      	b.n	800665e <HAL_I2C_EV_IRQHandler+0x2c6>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80065b0:	7bbb      	ldrb	r3, [r7, #14]
 80065b2:	2b21      	cmp	r3, #33	; 0x21
 80065b4:	d002      	beq.n	80065bc <HAL_I2C_EV_IRQHandler+0x224>
 80065b6:	7bbb      	ldrb	r3, [r7, #14]
 80065b8:	2b29      	cmp	r3, #41	; 0x29
 80065ba:	d125      	bne.n	8006608 <HAL_I2C_EV_IRQHandler+0x270>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80065bc:	69fb      	ldr	r3, [r7, #28]
 80065be:	09db      	lsrs	r3, r3, #7
 80065c0:	f003 0301 	and.w	r3, r3, #1
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d00f      	beq.n	80065e8 <HAL_I2C_EV_IRQHandler+0x250>
 80065c8:	697b      	ldr	r3, [r7, #20]
 80065ca:	0a9b      	lsrs	r3, r3, #10
 80065cc:	f003 0301 	and.w	r3, r3, #1
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d009      	beq.n	80065e8 <HAL_I2C_EV_IRQHandler+0x250>
 80065d4:	69fb      	ldr	r3, [r7, #28]
 80065d6:	089b      	lsrs	r3, r3, #2
 80065d8:	f003 0301 	and.w	r3, r3, #1
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d103      	bne.n	80065e8 <HAL_I2C_EV_IRQHandler+0x250>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80065e0:	6878      	ldr	r0, [r7, #4]
 80065e2:	f000 fe5a 	bl	800729a <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80065e6:	e039      	b.n	800665c <HAL_I2C_EV_IRQHandler+0x2c4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80065e8:	69fb      	ldr	r3, [r7, #28]
 80065ea:	089b      	lsrs	r3, r3, #2
 80065ec:	f003 0301 	and.w	r3, r3, #1
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d033      	beq.n	800665c <HAL_I2C_EV_IRQHandler+0x2c4>
 80065f4:	697b      	ldr	r3, [r7, #20]
 80065f6:	0a5b      	lsrs	r3, r3, #9
 80065f8:	f003 0301 	and.w	r3, r3, #1
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d02d      	beq.n	800665c <HAL_I2C_EV_IRQHandler+0x2c4>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8006600:	6878      	ldr	r0, [r7, #4]
 8006602:	f000 fe87 	bl	8007314 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006606:	e029      	b.n	800665c <HAL_I2C_EV_IRQHandler+0x2c4>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006608:	69fb      	ldr	r3, [r7, #28]
 800660a:	099b      	lsrs	r3, r3, #6
 800660c:	f003 0301 	and.w	r3, r3, #1
 8006610:	2b00      	cmp	r3, #0
 8006612:	d00f      	beq.n	8006634 <HAL_I2C_EV_IRQHandler+0x29c>
 8006614:	697b      	ldr	r3, [r7, #20]
 8006616:	0a9b      	lsrs	r3, r3, #10
 8006618:	f003 0301 	and.w	r3, r3, #1
 800661c:	2b00      	cmp	r3, #0
 800661e:	d009      	beq.n	8006634 <HAL_I2C_EV_IRQHandler+0x29c>
 8006620:	69fb      	ldr	r3, [r7, #28]
 8006622:	089b      	lsrs	r3, r3, #2
 8006624:	f003 0301 	and.w	r3, r3, #1
 8006628:	2b00      	cmp	r3, #0
 800662a:	d103      	bne.n	8006634 <HAL_I2C_EV_IRQHandler+0x29c>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800662c:	6878      	ldr	r0, [r7, #4]
 800662e:	f000 fe92 	bl	8007356 <I2C_SlaveReceive_RXNE>
 8006632:	e014      	b.n	800665e <HAL_I2C_EV_IRQHandler+0x2c6>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006634:	69fb      	ldr	r3, [r7, #28]
 8006636:	089b      	lsrs	r3, r3, #2
 8006638:	f003 0301 	and.w	r3, r3, #1
 800663c:	2b00      	cmp	r3, #0
 800663e:	d00e      	beq.n	800665e <HAL_I2C_EV_IRQHandler+0x2c6>
 8006640:	697b      	ldr	r3, [r7, #20]
 8006642:	0a5b      	lsrs	r3, r3, #9
 8006644:	f003 0301 	and.w	r3, r3, #1
 8006648:	2b00      	cmp	r3, #0
 800664a:	d008      	beq.n	800665e <HAL_I2C_EV_IRQHandler+0x2c6>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800664c:	6878      	ldr	r0, [r7, #4]
 800664e:	f000 fec0 	bl	80073d2 <I2C_SlaveReceive_BTF>
 8006652:	e004      	b.n	800665e <HAL_I2C_EV_IRQHandler+0x2c6>
      return;
 8006654:	bf00      	nop
 8006656:	e002      	b.n	800665e <HAL_I2C_EV_IRQHandler+0x2c6>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006658:	bf00      	nop
 800665a:	e000      	b.n	800665e <HAL_I2C_EV_IRQHandler+0x2c6>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800665c:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 800665e:	3720      	adds	r7, #32
 8006660:	46bd      	mov	sp, r7
 8006662:	bd80      	pop	{r7, pc}

08006664 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b08a      	sub	sp, #40	; 0x28
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	695b      	ldr	r3, [r3, #20]
 8006672:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	685b      	ldr	r3, [r3, #4]
 800667a:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 800667c:	2300      	movs	r3, #0
 800667e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006686:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006688:	6a3b      	ldr	r3, [r7, #32]
 800668a:	0a1b      	lsrs	r3, r3, #8
 800668c:	f003 0301 	and.w	r3, r3, #1
 8006690:	2b00      	cmp	r3, #0
 8006692:	d00e      	beq.n	80066b2 <HAL_I2C_ER_IRQHandler+0x4e>
 8006694:	69fb      	ldr	r3, [r7, #28]
 8006696:	0a1b      	lsrs	r3, r3, #8
 8006698:	f003 0301 	and.w	r3, r3, #1
 800669c:	2b00      	cmp	r3, #0
 800669e:	d008      	beq.n	80066b2 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80066a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066a2:	f043 0301 	orr.w	r3, r3, #1
 80066a6:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80066b0:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80066b2:	6a3b      	ldr	r3, [r7, #32]
 80066b4:	0a5b      	lsrs	r3, r3, #9
 80066b6:	f003 0301 	and.w	r3, r3, #1
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d00e      	beq.n	80066dc <HAL_I2C_ER_IRQHandler+0x78>
 80066be:	69fb      	ldr	r3, [r7, #28]
 80066c0:	0a1b      	lsrs	r3, r3, #8
 80066c2:	f003 0301 	and.w	r3, r3, #1
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d008      	beq.n	80066dc <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 80066ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066cc:	f043 0302 	orr.w	r3, r3, #2
 80066d0:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f46f 7200 	mvn.w	r2, #512	; 0x200
 80066da:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80066dc:	6a3b      	ldr	r3, [r7, #32]
 80066de:	0a9b      	lsrs	r3, r3, #10
 80066e0:	f003 0301 	and.w	r3, r3, #1
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d03f      	beq.n	8006768 <HAL_I2C_ER_IRQHandler+0x104>
 80066e8:	69fb      	ldr	r3, [r7, #28]
 80066ea:	0a1b      	lsrs	r3, r3, #8
 80066ec:	f003 0301 	and.w	r3, r3, #1
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d039      	beq.n	8006768 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 80066f4:	7efb      	ldrb	r3, [r7, #27]
 80066f6:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066fc:	b29b      	uxth	r3, r3
 80066fe:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006706:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800670c:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800670e:	7ebb      	ldrb	r3, [r7, #26]
 8006710:	2b20      	cmp	r3, #32
 8006712:	d112      	bne.n	800673a <HAL_I2C_ER_IRQHandler+0xd6>
 8006714:	697b      	ldr	r3, [r7, #20]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d10f      	bne.n	800673a <HAL_I2C_ER_IRQHandler+0xd6>
 800671a:	7cfb      	ldrb	r3, [r7, #19]
 800671c:	2b21      	cmp	r3, #33	; 0x21
 800671e:	d008      	beq.n	8006732 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8006720:	7cfb      	ldrb	r3, [r7, #19]
 8006722:	2b29      	cmp	r3, #41	; 0x29
 8006724:	d005      	beq.n	8006732 <HAL_I2C_ER_IRQHandler+0xce>
 8006726:	7cfb      	ldrb	r3, [r7, #19]
 8006728:	2b28      	cmp	r3, #40	; 0x28
 800672a:	d106      	bne.n	800673a <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	2b21      	cmp	r3, #33	; 0x21
 8006730:	d103      	bne.n	800673a <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8006732:	6878      	ldr	r0, [r7, #4]
 8006734:	f000 ffe4 	bl	8007700 <I2C_Slave_AF>
 8006738:	e016      	b.n	8006768 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006742:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8006744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006746:	f043 0304 	orr.w	r3, r3, #4
 800674a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800674c:	7efb      	ldrb	r3, [r7, #27]
 800674e:	2b10      	cmp	r3, #16
 8006750:	d002      	beq.n	8006758 <HAL_I2C_ER_IRQHandler+0xf4>
 8006752:	7efb      	ldrb	r3, [r7, #27]
 8006754:	2b40      	cmp	r3, #64	; 0x40
 8006756:	d107      	bne.n	8006768 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	681a      	ldr	r2, [r3, #0]
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006766:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006768:	6a3b      	ldr	r3, [r7, #32]
 800676a:	0adb      	lsrs	r3, r3, #11
 800676c:	f003 0301 	and.w	r3, r3, #1
 8006770:	2b00      	cmp	r3, #0
 8006772:	d00e      	beq.n	8006792 <HAL_I2C_ER_IRQHandler+0x12e>
 8006774:	69fb      	ldr	r3, [r7, #28]
 8006776:	0a1b      	lsrs	r3, r3, #8
 8006778:	f003 0301 	and.w	r3, r3, #1
 800677c:	2b00      	cmp	r3, #0
 800677e:	d008      	beq.n	8006792 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8006780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006782:	f043 0308 	orr.w	r3, r3, #8
 8006786:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8006790:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8006792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006794:	2b00      	cmp	r3, #0
 8006796:	d008      	beq.n	80067aa <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800679c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800679e:	431a      	orrs	r2, r3
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 80067a4:	6878      	ldr	r0, [r7, #4]
 80067a6:	f001 f81b 	bl	80077e0 <I2C_ITError>
  }
}
 80067aa:	bf00      	nop
 80067ac:	3728      	adds	r7, #40	; 0x28
 80067ae:	46bd      	mov	sp, r7
 80067b0:	bd80      	pop	{r7, pc}

080067b2 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80067b2:	b480      	push	{r7}
 80067b4:	b083      	sub	sp, #12
 80067b6:	af00      	add	r7, sp, #0
 80067b8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80067ba:	bf00      	nop
 80067bc:	370c      	adds	r7, #12
 80067be:	46bd      	mov	sp, r7
 80067c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c4:	4770      	bx	lr

080067c6 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80067c6:	b480      	push	{r7}
 80067c8:	b083      	sub	sp, #12
 80067ca:	af00      	add	r7, sp, #0
 80067cc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80067ce:	bf00      	nop
 80067d0:	370c      	adds	r7, #12
 80067d2:	46bd      	mov	sp, r7
 80067d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d8:	4770      	bx	lr

080067da <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80067da:	b480      	push	{r7}
 80067dc:	b083      	sub	sp, #12
 80067de:	af00      	add	r7, sp, #0
 80067e0:	6078      	str	r0, [r7, #4]
 80067e2:	460b      	mov	r3, r1
 80067e4:	70fb      	strb	r3, [r7, #3]
 80067e6:	4613      	mov	r3, r2
 80067e8:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80067ea:	bf00      	nop
 80067ec:	370c      	adds	r7, #12
 80067ee:	46bd      	mov	sp, r7
 80067f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f4:	4770      	bx	lr

080067f6 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80067f6:	b480      	push	{r7}
 80067f8:	b083      	sub	sp, #12
 80067fa:	af00      	add	r7, sp, #0
 80067fc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80067fe:	bf00      	nop
 8006800:	370c      	adds	r7, #12
 8006802:	46bd      	mov	sp, r7
 8006804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006808:	4770      	bx	lr

0800680a <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800680a:	b480      	push	{r7}
 800680c:	b083      	sub	sp, #12
 800680e:	af00      	add	r7, sp, #0
 8006810:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8006812:	bf00      	nop
 8006814:	370c      	adds	r7, #12
 8006816:	46bd      	mov	sp, r7
 8006818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681c:	4770      	bx	lr

0800681e <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 800681e:	b480      	push	{r7}
 8006820:	b083      	sub	sp, #12
 8006822:	af00      	add	r7, sp, #0
 8006824:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800682c:	b2db      	uxtb	r3, r3
}
 800682e:	4618      	mov	r0, r3
 8006830:	370c      	adds	r7, #12
 8006832:	46bd      	mov	sp, r7
 8006834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006838:	4770      	bx	lr

0800683a <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800683a:	b580      	push	{r7, lr}
 800683c:	b084      	sub	sp, #16
 800683e:	af00      	add	r7, sp, #0
 8006840:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006848:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006850:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006856:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800685c:	2b00      	cmp	r3, #0
 800685e:	d150      	bne.n	8006902 <I2C_MasterTransmit_TXE+0xc8>
 8006860:	7bfb      	ldrb	r3, [r7, #15]
 8006862:	2b21      	cmp	r3, #33	; 0x21
 8006864:	d14d      	bne.n	8006902 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006866:	68bb      	ldr	r3, [r7, #8]
 8006868:	2b08      	cmp	r3, #8
 800686a:	d01d      	beq.n	80068a8 <I2C_MasterTransmit_TXE+0x6e>
 800686c:	68bb      	ldr	r3, [r7, #8]
 800686e:	2b20      	cmp	r3, #32
 8006870:	d01a      	beq.n	80068a8 <I2C_MasterTransmit_TXE+0x6e>
 8006872:	68bb      	ldr	r3, [r7, #8]
 8006874:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006878:	d016      	beq.n	80068a8 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	685a      	ldr	r2, [r3, #4]
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006888:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	2211      	movs	r2, #17
 800688e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2200      	movs	r2, #0
 8006894:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2220      	movs	r2, #32
 800689c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80068a0:	6878      	ldr	r0, [r7, #4]
 80068a2:	f7fc ff8d 	bl	80037c0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80068a6:	e060      	b.n	800696a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	685a      	ldr	r2, [r3, #4]
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80068b6:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	681a      	ldr	r2, [r3, #0]
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80068c6:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2200      	movs	r2, #0
 80068cc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2220      	movs	r2, #32
 80068d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80068dc:	b2db      	uxtb	r3, r3
 80068de:	2b40      	cmp	r3, #64	; 0x40
 80068e0:	d107      	bne.n	80068f2 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	2200      	movs	r2, #0
 80068e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80068ea:	6878      	ldr	r0, [r7, #4]
 80068ec:	f7ff ff8d 	bl	800680a <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80068f0:	e03b      	b.n	800696a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2200      	movs	r2, #0
 80068f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80068fa:	6878      	ldr	r0, [r7, #4]
 80068fc:	f7fc ff60 	bl	80037c0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006900:	e033      	b.n	800696a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8006902:	7bfb      	ldrb	r3, [r7, #15]
 8006904:	2b21      	cmp	r3, #33	; 0x21
 8006906:	d005      	beq.n	8006914 <I2C_MasterTransmit_TXE+0xda>
 8006908:	7bbb      	ldrb	r3, [r7, #14]
 800690a:	2b40      	cmp	r3, #64	; 0x40
 800690c:	d12d      	bne.n	800696a <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800690e:	7bfb      	ldrb	r3, [r7, #15]
 8006910:	2b22      	cmp	r3, #34	; 0x22
 8006912:	d12a      	bne.n	800696a <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006918:	b29b      	uxth	r3, r3
 800691a:	2b00      	cmp	r3, #0
 800691c:	d108      	bne.n	8006930 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	685a      	ldr	r2, [r3, #4]
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800692c:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800692e:	e01c      	b.n	800696a <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006936:	b2db      	uxtb	r3, r3
 8006938:	2b40      	cmp	r3, #64	; 0x40
 800693a:	d103      	bne.n	8006944 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800693c:	6878      	ldr	r0, [r7, #4]
 800693e:	f000 f898 	bl	8006a72 <I2C_MemoryTransmit_TXE_BTF>
}
 8006942:	e012      	b.n	800696a <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006948:	781a      	ldrb	r2, [r3, #0]
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006954:	1c5a      	adds	r2, r3, #1
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800695e:	b29b      	uxth	r3, r3
 8006960:	3b01      	subs	r3, #1
 8006962:	b29a      	uxth	r2, r3
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006968:	e7ff      	b.n	800696a <I2C_MasterTransmit_TXE+0x130>
 800696a:	bf00      	nop
 800696c:	3710      	adds	r7, #16
 800696e:	46bd      	mov	sp, r7
 8006970:	bd80      	pop	{r7, pc}

08006972 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006972:	b580      	push	{r7, lr}
 8006974:	b084      	sub	sp, #16
 8006976:	af00      	add	r7, sp, #0
 8006978:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800697e:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006986:	b2db      	uxtb	r3, r3
 8006988:	2b21      	cmp	r3, #33	; 0x21
 800698a:	d165      	bne.n	8006a58 <I2C_MasterTransmit_BTF+0xe6>
  {
    if (hi2c->XferCount != 0U)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006990:	b29b      	uxth	r3, r3
 8006992:	2b00      	cmp	r3, #0
 8006994:	d012      	beq.n	80069bc <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800699a:	781a      	ldrb	r2, [r3, #0]
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069a6:	1c5a      	adds	r2, r3, #1
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069b0:	b29b      	uxth	r3, r3
 80069b2:	3b01      	subs	r3, #1
 80069b4:	b29a      	uxth	r2, r3
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80069ba:	e056      	b.n	8006a6a <I2C_MasterTransmit_BTF+0xf8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	2b08      	cmp	r3, #8
 80069c0:	d01d      	beq.n	80069fe <I2C_MasterTransmit_BTF+0x8c>
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	2b20      	cmp	r3, #32
 80069c6:	d01a      	beq.n	80069fe <I2C_MasterTransmit_BTF+0x8c>
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80069ce:	d016      	beq.n	80069fe <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	685a      	ldr	r2, [r3, #4]
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80069de:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2211      	movs	r2, #17
 80069e4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2200      	movs	r2, #0
 80069ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	2220      	movs	r2, #32
 80069f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80069f6:	6878      	ldr	r0, [r7, #4]
 80069f8:	f7fc fee2 	bl	80037c0 <HAL_I2C_MasterTxCpltCallback>
}
 80069fc:	e035      	b.n	8006a6a <I2C_MasterTransmit_BTF+0xf8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	685a      	ldr	r2, [r3, #4]
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006a0c:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	681a      	ldr	r2, [r3, #0]
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a1c:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2200      	movs	r2, #0
 8006a22:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2220      	movs	r2, #32
 8006a28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a32:	b2db      	uxtb	r3, r3
 8006a34:	2b40      	cmp	r3, #64	; 0x40
 8006a36:	d107      	bne.n	8006a48 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8006a40:	6878      	ldr	r0, [r7, #4]
 8006a42:	f7ff fee2 	bl	800680a <HAL_I2C_MemTxCpltCallback>
}
 8006a46:	e010      	b.n	8006a6a <I2C_MasterTransmit_BTF+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8006a50:	6878      	ldr	r0, [r7, #4]
 8006a52:	f7fc feb5 	bl	80037c0 <HAL_I2C_MasterTxCpltCallback>
}
 8006a56:	e008      	b.n	8006a6a <I2C_MasterTransmit_BTF+0xf8>
  else if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a5e:	b2db      	uxtb	r3, r3
 8006a60:	2b40      	cmp	r3, #64	; 0x40
 8006a62:	d102      	bne.n	8006a6a <I2C_MasterTransmit_BTF+0xf8>
    I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006a64:	6878      	ldr	r0, [r7, #4]
 8006a66:	f000 f804 	bl	8006a72 <I2C_MemoryTransmit_TXE_BTF>
}
 8006a6a:	bf00      	nop
 8006a6c:	3710      	adds	r7, #16
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	bd80      	pop	{r7, pc}

08006a72 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8006a72:	b480      	push	{r7}
 8006a74:	b083      	sub	sp, #12
 8006a76:	af00      	add	r7, sp, #0
 8006a78:	6078      	str	r0, [r7, #4]
  if (hi2c->EventCount == 0U)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d11d      	bne.n	8006abe <I2C_MemoryTransmit_TXE_BTF+0x4c>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a86:	2b01      	cmp	r3, #1
 8006a88:	d10b      	bne.n	8006aa2 <I2C_MemoryTransmit_TXE_BTF+0x30>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a8e:	b2da      	uxtb	r2, r3
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a9a:	1c9a      	adds	r2, r3, #2
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8006aa0:	e048      	b.n	8006b34 <I2C_MemoryTransmit_TXE_BTF+0xc2>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006aa6:	b29b      	uxth	r3, r3
 8006aa8:	121b      	asrs	r3, r3, #8
 8006aaa:	b2da      	uxtb	r2, r3
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ab6:	1c5a      	adds	r2, r3, #1
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006abc:	e03a      	b.n	8006b34 <I2C_MemoryTransmit_TXE_BTF+0xc2>
  else if (hi2c->EventCount == 1U)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ac2:	2b01      	cmp	r3, #1
 8006ac4:	d10b      	bne.n	8006ade <I2C_MemoryTransmit_TXE_BTF+0x6c>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006aca:	b2da      	uxtb	r2, r3
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ad6:	1c5a      	adds	r2, r3, #1
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006adc:	e02a      	b.n	8006b34 <I2C_MemoryTransmit_TXE_BTF+0xc2>
  else if (hi2c->EventCount == 2U)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ae2:	2b02      	cmp	r3, #2
 8006ae4:	d126      	bne.n	8006b34 <I2C_MemoryTransmit_TXE_BTF+0xc2>
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006aec:	b2db      	uxtb	r3, r3
 8006aee:	2b22      	cmp	r3, #34	; 0x22
 8006af0:	d108      	bne.n	8006b04 <I2C_MemoryTransmit_TXE_BTF+0x92>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	681a      	ldr	r2, [r3, #0]
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006b00:	601a      	str	r2, [r3, #0]
}
 8006b02:	e017      	b.n	8006b34 <I2C_MemoryTransmit_TXE_BTF+0xc2>
    else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b0a:	b2db      	uxtb	r3, r3
 8006b0c:	2b21      	cmp	r3, #33	; 0x21
 8006b0e:	d111      	bne.n	8006b34 <I2C_MemoryTransmit_TXE_BTF+0xc2>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b14:	781a      	ldrb	r2, [r3, #0]
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b20:	1c5a      	adds	r2, r3, #1
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b2a:	b29b      	uxth	r3, r3
 8006b2c:	3b01      	subs	r3, #1
 8006b2e:	b29a      	uxth	r2, r3
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006b34:	bf00      	nop
 8006b36:	370c      	adds	r7, #12
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3e:	4770      	bx	lr

08006b40 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b084      	sub	sp, #16
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b4e:	b2db      	uxtb	r3, r3
 8006b50:	2b22      	cmp	r3, #34	; 0x22
 8006b52:	d173      	bne.n	8006c3c <I2C_MasterReceive_RXNE+0xfc>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b58:	b29b      	uxth	r3, r3
 8006b5a:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	2b03      	cmp	r3, #3
 8006b60:	d920      	bls.n	8006ba4 <I2C_MasterReceive_RXNE+0x64>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	691a      	ldr	r2, [r3, #16]
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b6c:	b2d2      	uxtb	r2, r2
 8006b6e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b74:	1c5a      	adds	r2, r3, #1
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b7e:	b29b      	uxth	r3, r3
 8006b80:	3b01      	subs	r3, #1
 8006b82:	b29a      	uxth	r2, r3
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b8c:	b29b      	uxth	r3, r3
 8006b8e:	2b03      	cmp	r3, #3
 8006b90:	d154      	bne.n	8006c3c <I2C_MasterReceive_RXNE+0xfc>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	685a      	ldr	r2, [r3, #4]
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ba0:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8006ba2:	e04b      	b.n	8006c3c <I2C_MasterReceive_RXNE+0xfc>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ba8:	2b02      	cmp	r3, #2
 8006baa:	d047      	beq.n	8006c3c <I2C_MasterReceive_RXNE+0xfc>
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	2b01      	cmp	r3, #1
 8006bb0:	d002      	beq.n	8006bb8 <I2C_MasterReceive_RXNE+0x78>
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d141      	bne.n	8006c3c <I2C_MasterReceive_RXNE+0xfc>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	681a      	ldr	r2, [r3, #0]
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006bc6:	601a      	str	r2, [r3, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	685a      	ldr	r2, [r3, #4]
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006bd6:	605a      	str	r2, [r3, #4]
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	691a      	ldr	r2, [r3, #16]
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006be2:	b2d2      	uxtb	r2, r2
 8006be4:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bea:	1c5a      	adds	r2, r3, #1
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bf4:	b29b      	uxth	r3, r3
 8006bf6:	3b01      	subs	r3, #1
 8006bf8:	b29a      	uxth	r2, r3
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->State = HAL_I2C_STATE_READY;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	2220      	movs	r2, #32
 8006c02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006c0c:	b2db      	uxtb	r3, r3
 8006c0e:	2b40      	cmp	r3, #64	; 0x40
 8006c10:	d10a      	bne.n	8006c28 <I2C_MasterReceive_RXNE+0xe8>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2200      	movs	r2, #0
 8006c16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8006c20:	6878      	ldr	r0, [r7, #4]
 8006c22:	f7fc fdc3 	bl	80037ac <HAL_I2C_MemRxCpltCallback>
}
 8006c26:	e009      	b.n	8006c3c <I2C_MasterReceive_RXNE+0xfc>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2212      	movs	r2, #18
 8006c34:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8006c36:	6878      	ldr	r0, [r7, #4]
 8006c38:	f7fc fdd8 	bl	80037ec <HAL_I2C_MasterRxCpltCallback>
}
 8006c3c:	bf00      	nop
 8006c3e:	3710      	adds	r7, #16
 8006c40:	46bd      	mov	sp, r7
 8006c42:	bd80      	pop	{r7, pc}

08006c44 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006c44:	b580      	push	{r7, lr}
 8006c46:	b084      	sub	sp, #16
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c50:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c56:	b29b      	uxth	r3, r3
 8006c58:	2b04      	cmp	r3, #4
 8006c5a:	d11b      	bne.n	8006c94 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	685a      	ldr	r2, [r3, #4]
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c6a:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	691a      	ldr	r2, [r3, #16]
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c76:	b2d2      	uxtb	r2, r2
 8006c78:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c7e:	1c5a      	adds	r2, r3, #1
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c88:	b29b      	uxth	r3, r3
 8006c8a:	3b01      	subs	r3, #1
 8006c8c:	b29a      	uxth	r2, r3
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8006c92:	e0bd      	b.n	8006e10 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c98:	b29b      	uxth	r3, r3
 8006c9a:	2b03      	cmp	r3, #3
 8006c9c:	d129      	bne.n	8006cf2 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	685a      	ldr	r2, [r3, #4]
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006cac:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	2b04      	cmp	r3, #4
 8006cb2:	d00a      	beq.n	8006cca <I2C_MasterReceive_BTF+0x86>
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	2b02      	cmp	r3, #2
 8006cb8:	d007      	beq.n	8006cca <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	681a      	ldr	r2, [r3, #0]
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006cc8:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	691a      	ldr	r2, [r3, #16]
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cd4:	b2d2      	uxtb	r2, r2
 8006cd6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cdc:	1c5a      	adds	r2, r3, #1
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ce6:	b29b      	uxth	r3, r3
 8006ce8:	3b01      	subs	r3, #1
 8006cea:	b29a      	uxth	r2, r3
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006cf0:	e08e      	b.n	8006e10 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cf6:	b29b      	uxth	r3, r3
 8006cf8:	2b02      	cmp	r3, #2
 8006cfa:	d176      	bne.n	8006dea <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	2b01      	cmp	r3, #1
 8006d00:	d002      	beq.n	8006d08 <I2C_MasterReceive_BTF+0xc4>
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	2b10      	cmp	r3, #16
 8006d06:	d108      	bne.n	8006d1a <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	681a      	ldr	r2, [r3, #0]
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d16:	601a      	str	r2, [r3, #0]
 8006d18:	e019      	b.n	8006d4e <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	2b04      	cmp	r3, #4
 8006d1e:	d002      	beq.n	8006d26 <I2C_MasterReceive_BTF+0xe2>
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	2b02      	cmp	r3, #2
 8006d24:	d108      	bne.n	8006d38 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	681a      	ldr	r2, [r3, #0]
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006d34:	601a      	str	r2, [r3, #0]
 8006d36:	e00a      	b.n	8006d4e <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	2b10      	cmp	r3, #16
 8006d3c:	d007      	beq.n	8006d4e <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	681a      	ldr	r2, [r3, #0]
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d4c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	691a      	ldr	r2, [r3, #16]
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d58:	b2d2      	uxtb	r2, r2
 8006d5a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d60:	1c5a      	adds	r2, r3, #1
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d6a:	b29b      	uxth	r3, r3
 8006d6c:	3b01      	subs	r3, #1
 8006d6e:	b29a      	uxth	r2, r3
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	691a      	ldr	r2, [r3, #16]
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d7e:	b2d2      	uxtb	r2, r2
 8006d80:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d86:	1c5a      	adds	r2, r3, #1
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d90:	b29b      	uxth	r3, r3
 8006d92:	3b01      	subs	r3, #1
 8006d94:	b29a      	uxth	r2, r3
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	685a      	ldr	r2, [r3, #4]
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8006da8:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2220      	movs	r2, #32
 8006dae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006db8:	b2db      	uxtb	r3, r3
 8006dba:	2b40      	cmp	r3, #64	; 0x40
 8006dbc:	d10a      	bne.n	8006dd4 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	2200      	movs	r2, #0
 8006dca:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8006dcc:	6878      	ldr	r0, [r7, #4]
 8006dce:	f7fc fced 	bl	80037ac <HAL_I2C_MemRxCpltCallback>
}
 8006dd2:	e01d      	b.n	8006e10 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2212      	movs	r2, #18
 8006de0:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8006de2:	6878      	ldr	r0, [r7, #4]
 8006de4:	f7fc fd02 	bl	80037ec <HAL_I2C_MasterRxCpltCallback>
}
 8006de8:	e012      	b.n	8006e10 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	691a      	ldr	r2, [r3, #16]
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006df4:	b2d2      	uxtb	r2, r2
 8006df6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dfc:	1c5a      	adds	r2, r3, #1
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e06:	b29b      	uxth	r3, r3
 8006e08:	3b01      	subs	r3, #1
 8006e0a:	b29a      	uxth	r2, r3
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006e10:	bf00      	nop
 8006e12:	3710      	adds	r7, #16
 8006e14:	46bd      	mov	sp, r7
 8006e16:	bd80      	pop	{r7, pc}

08006e18 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8006e18:	b480      	push	{r7}
 8006e1a:	b083      	sub	sp, #12
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006e26:	b2db      	uxtb	r3, r3
 8006e28:	2b40      	cmp	r3, #64	; 0x40
 8006e2a:	d117      	bne.n	8006e5c <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d109      	bne.n	8006e48 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e38:	b2db      	uxtb	r3, r3
 8006e3a:	461a      	mov	r2, r3
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006e44:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8006e46:	e067      	b.n	8006f18 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e4c:	b2db      	uxtb	r3, r3
 8006e4e:	f043 0301 	orr.w	r3, r3, #1
 8006e52:	b2da      	uxtb	r2, r3
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	611a      	str	r2, [r3, #16]
}
 8006e5a:	e05d      	b.n	8006f18 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	691b      	ldr	r3, [r3, #16]
 8006e60:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006e64:	d133      	bne.n	8006ece <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e6c:	b2db      	uxtb	r3, r3
 8006e6e:	2b21      	cmp	r3, #33	; 0x21
 8006e70:	d109      	bne.n	8006e86 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e76:	b2db      	uxtb	r3, r3
 8006e78:	461a      	mov	r2, r3
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006e82:	611a      	str	r2, [r3, #16]
 8006e84:	e008      	b.n	8006e98 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e8a:	b2db      	uxtb	r3, r3
 8006e8c:	f043 0301 	orr.w	r3, r3, #1
 8006e90:	b2da      	uxtb	r2, r3
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d004      	beq.n	8006eaa <I2C_Master_SB+0x92>
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ea4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d108      	bne.n	8006ebc <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d032      	beq.n	8006f18 <I2C_Master_SB+0x100>
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d02d      	beq.n	8006f18 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	685a      	ldr	r2, [r3, #4]
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006eca:	605a      	str	r2, [r3, #4]
}
 8006ecc:	e024      	b.n	8006f18 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d10e      	bne.n	8006ef4 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006eda:	b29b      	uxth	r3, r3
 8006edc:	11db      	asrs	r3, r3, #7
 8006ede:	b2db      	uxtb	r3, r3
 8006ee0:	f003 0306 	and.w	r3, r3, #6
 8006ee4:	b2db      	uxtb	r3, r3
 8006ee6:	f063 030f 	orn	r3, r3, #15
 8006eea:	b2da      	uxtb	r2, r3
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	611a      	str	r2, [r3, #16]
}
 8006ef2:	e011      	b.n	8006f18 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ef8:	2b01      	cmp	r3, #1
 8006efa:	d10d      	bne.n	8006f18 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f00:	b29b      	uxth	r3, r3
 8006f02:	11db      	asrs	r3, r3, #7
 8006f04:	b2db      	uxtb	r3, r3
 8006f06:	f003 0306 	and.w	r3, r3, #6
 8006f0a:	b2db      	uxtb	r3, r3
 8006f0c:	f063 030e 	orn	r3, r3, #14
 8006f10:	b2da      	uxtb	r2, r3
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	611a      	str	r2, [r3, #16]
}
 8006f18:	bf00      	nop
 8006f1a:	370c      	adds	r7, #12
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f22:	4770      	bx	lr

08006f24 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8006f24:	b480      	push	{r7}
 8006f26:	b083      	sub	sp, #12
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f30:	b2da      	uxtb	r2, r3
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	611a      	str	r2, [r3, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d103      	bne.n	8006f48 <I2C_Master_ADD10+0x24>
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d011      	beq.n	8006f6c <I2C_Master_ADD10+0x48>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d104      	bne.n	8006f5c <I2C_Master_ADD10+0x38>
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d007      	beq.n	8006f6c <I2C_Master_ADD10+0x48>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	685a      	ldr	r2, [r3, #4]
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006f6a:	605a      	str	r2, [r3, #4]
    }
  }
}
 8006f6c:	bf00      	nop
 8006f6e:	370c      	adds	r7, #12
 8006f70:	46bd      	mov	sp, r7
 8006f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f76:	4770      	bx	lr

08006f78 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8006f78:	b480      	push	{r7}
 8006f7a:	b091      	sub	sp, #68	; 0x44
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006f86:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f8e:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f94:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f9c:	b2db      	uxtb	r3, r3
 8006f9e:	2b22      	cmp	r3, #34	; 0x22
 8006fa0:	f040 8169 	bne.w	8007276 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d10f      	bne.n	8006fcc <I2C_Master_ADDR+0x54>
 8006fac:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8006fb0:	2b40      	cmp	r3, #64	; 0x40
 8006fb2:	d10b      	bne.n	8006fcc <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	633b      	str	r3, [r7, #48]	; 0x30
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	695b      	ldr	r3, [r3, #20]
 8006fbe:	633b      	str	r3, [r7, #48]	; 0x30
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	699b      	ldr	r3, [r3, #24]
 8006fc6:	633b      	str	r3, [r7, #48]	; 0x30
 8006fc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fca:	e160      	b.n	800728e <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d11d      	bne.n	8007010 <I2C_Master_ADDR+0x98>
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	691b      	ldr	r3, [r3, #16]
 8006fd8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006fdc:	d118      	bne.n	8007010 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006fde:	2300      	movs	r3, #0
 8006fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	695b      	ldr	r3, [r3, #20]
 8006fe8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	699b      	ldr	r3, [r3, #24]
 8006ff0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006ff2:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	681a      	ldr	r2, [r3, #0]
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007002:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007008:	1c5a      	adds	r2, r3, #1
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	651a      	str	r2, [r3, #80]	; 0x50
 800700e:	e13e      	b.n	800728e <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007014:	b29b      	uxth	r3, r3
 8007016:	2b00      	cmp	r3, #0
 8007018:	d113      	bne.n	8007042 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800701a:	2300      	movs	r3, #0
 800701c:	62bb      	str	r3, [r7, #40]	; 0x28
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	695b      	ldr	r3, [r3, #20]
 8007024:	62bb      	str	r3, [r7, #40]	; 0x28
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	699b      	ldr	r3, [r3, #24]
 800702c:	62bb      	str	r3, [r7, #40]	; 0x28
 800702e:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	681a      	ldr	r2, [r3, #0]
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800703e:	601a      	str	r2, [r3, #0]
 8007040:	e115      	b.n	800726e <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007046:	b29b      	uxth	r3, r3
 8007048:	2b01      	cmp	r3, #1
 800704a:	f040 808a 	bne.w	8007162 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800704e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007050:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007054:	d137      	bne.n	80070c6 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	681a      	ldr	r2, [r3, #0]
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007064:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	685b      	ldr	r3, [r3, #4]
 800706c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007070:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007074:	d113      	bne.n	800709e <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	681a      	ldr	r2, [r3, #0]
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007084:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007086:	2300      	movs	r3, #0
 8007088:	627b      	str	r3, [r7, #36]	; 0x24
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	695b      	ldr	r3, [r3, #20]
 8007090:	627b      	str	r3, [r7, #36]	; 0x24
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	699b      	ldr	r3, [r3, #24]
 8007098:	627b      	str	r3, [r7, #36]	; 0x24
 800709a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800709c:	e0e7      	b.n	800726e <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800709e:	2300      	movs	r3, #0
 80070a0:	623b      	str	r3, [r7, #32]
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	695b      	ldr	r3, [r3, #20]
 80070a8:	623b      	str	r3, [r7, #32]
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	699b      	ldr	r3, [r3, #24]
 80070b0:	623b      	str	r3, [r7, #32]
 80070b2:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	681a      	ldr	r2, [r3, #0]
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80070c2:	601a      	str	r2, [r3, #0]
 80070c4:	e0d3      	b.n	800726e <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80070c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070c8:	2b08      	cmp	r3, #8
 80070ca:	d02e      	beq.n	800712a <I2C_Master_ADDR+0x1b2>
 80070cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070ce:	2b20      	cmp	r3, #32
 80070d0:	d02b      	beq.n	800712a <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80070d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070d4:	2b12      	cmp	r3, #18
 80070d6:	d102      	bne.n	80070de <I2C_Master_ADDR+0x166>
 80070d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070da:	2b01      	cmp	r3, #1
 80070dc:	d125      	bne.n	800712a <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80070de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070e0:	2b04      	cmp	r3, #4
 80070e2:	d00e      	beq.n	8007102 <I2C_Master_ADDR+0x18a>
 80070e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070e6:	2b02      	cmp	r3, #2
 80070e8:	d00b      	beq.n	8007102 <I2C_Master_ADDR+0x18a>
 80070ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070ec:	2b10      	cmp	r3, #16
 80070ee:	d008      	beq.n	8007102 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	681a      	ldr	r2, [r3, #0]
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80070fe:	601a      	str	r2, [r3, #0]
 8007100:	e007      	b.n	8007112 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	681a      	ldr	r2, [r3, #0]
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007110:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007112:	2300      	movs	r3, #0
 8007114:	61fb      	str	r3, [r7, #28]
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	695b      	ldr	r3, [r3, #20]
 800711c:	61fb      	str	r3, [r7, #28]
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	699b      	ldr	r3, [r3, #24]
 8007124:	61fb      	str	r3, [r7, #28]
 8007126:	69fb      	ldr	r3, [r7, #28]
 8007128:	e0a1      	b.n	800726e <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	681a      	ldr	r2, [r3, #0]
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007138:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800713a:	2300      	movs	r3, #0
 800713c:	61bb      	str	r3, [r7, #24]
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	695b      	ldr	r3, [r3, #20]
 8007144:	61bb      	str	r3, [r7, #24]
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	699b      	ldr	r3, [r3, #24]
 800714c:	61bb      	str	r3, [r7, #24]
 800714e:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	681a      	ldr	r2, [r3, #0]
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800715e:	601a      	str	r2, [r3, #0]
 8007160:	e085      	b.n	800726e <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007166:	b29b      	uxth	r3, r3
 8007168:	2b02      	cmp	r3, #2
 800716a:	d14d      	bne.n	8007208 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800716c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800716e:	2b04      	cmp	r3, #4
 8007170:	d016      	beq.n	80071a0 <I2C_Master_ADDR+0x228>
 8007172:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007174:	2b02      	cmp	r3, #2
 8007176:	d013      	beq.n	80071a0 <I2C_Master_ADDR+0x228>
 8007178:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800717a:	2b10      	cmp	r3, #16
 800717c:	d010      	beq.n	80071a0 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	681a      	ldr	r2, [r3, #0]
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800718c:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	681a      	ldr	r2, [r3, #0]
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800719c:	601a      	str	r2, [r3, #0]
 800719e:	e007      	b.n	80071b0 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	681a      	ldr	r2, [r3, #0]
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80071ae:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	685b      	ldr	r3, [r3, #4]
 80071b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80071ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80071be:	d117      	bne.n	80071f0 <I2C_Master_ADDR+0x278>
 80071c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071c2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80071c6:	d00b      	beq.n	80071e0 <I2C_Master_ADDR+0x268>
 80071c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071ca:	2b01      	cmp	r3, #1
 80071cc:	d008      	beq.n	80071e0 <I2C_Master_ADDR+0x268>
 80071ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071d0:	2b08      	cmp	r3, #8
 80071d2:	d005      	beq.n	80071e0 <I2C_Master_ADDR+0x268>
 80071d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071d6:	2b10      	cmp	r3, #16
 80071d8:	d002      	beq.n	80071e0 <I2C_Master_ADDR+0x268>
 80071da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071dc:	2b20      	cmp	r3, #32
 80071de:	d107      	bne.n	80071f0 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	685a      	ldr	r2, [r3, #4]
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80071ee:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80071f0:	2300      	movs	r3, #0
 80071f2:	617b      	str	r3, [r7, #20]
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	695b      	ldr	r3, [r3, #20]
 80071fa:	617b      	str	r3, [r7, #20]
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	699b      	ldr	r3, [r3, #24]
 8007202:	617b      	str	r3, [r7, #20]
 8007204:	697b      	ldr	r3, [r7, #20]
 8007206:	e032      	b.n	800726e <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	681a      	ldr	r2, [r3, #0]
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007216:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	685b      	ldr	r3, [r3, #4]
 800721e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007222:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007226:	d117      	bne.n	8007258 <I2C_Master_ADDR+0x2e0>
 8007228:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800722a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800722e:	d00b      	beq.n	8007248 <I2C_Master_ADDR+0x2d0>
 8007230:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007232:	2b01      	cmp	r3, #1
 8007234:	d008      	beq.n	8007248 <I2C_Master_ADDR+0x2d0>
 8007236:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007238:	2b08      	cmp	r3, #8
 800723a:	d005      	beq.n	8007248 <I2C_Master_ADDR+0x2d0>
 800723c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800723e:	2b10      	cmp	r3, #16
 8007240:	d002      	beq.n	8007248 <I2C_Master_ADDR+0x2d0>
 8007242:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007244:	2b20      	cmp	r3, #32
 8007246:	d107      	bne.n	8007258 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	685a      	ldr	r2, [r3, #4]
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007256:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007258:	2300      	movs	r3, #0
 800725a:	613b      	str	r3, [r7, #16]
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	695b      	ldr	r3, [r3, #20]
 8007262:	613b      	str	r3, [r7, #16]
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	699b      	ldr	r3, [r3, #24]
 800726a:	613b      	str	r3, [r7, #16]
 800726c:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	2200      	movs	r2, #0
 8007272:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8007274:	e00b      	b.n	800728e <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007276:	2300      	movs	r3, #0
 8007278:	60fb      	str	r3, [r7, #12]
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	695b      	ldr	r3, [r3, #20]
 8007280:	60fb      	str	r3, [r7, #12]
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	699b      	ldr	r3, [r3, #24]
 8007288:	60fb      	str	r3, [r7, #12]
 800728a:	68fb      	ldr	r3, [r7, #12]
}
 800728c:	e7ff      	b.n	800728e <I2C_Master_ADDR+0x316>
 800728e:	bf00      	nop
 8007290:	3744      	adds	r7, #68	; 0x44
 8007292:	46bd      	mov	sp, r7
 8007294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007298:	4770      	bx	lr

0800729a <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800729a:	b580      	push	{r7, lr}
 800729c:	b084      	sub	sp, #16
 800729e:	af00      	add	r7, sp, #0
 80072a0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80072a8:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072ae:	b29b      	uxth	r3, r3
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d02b      	beq.n	800730c <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072b8:	781a      	ldrb	r2, [r3, #0]
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072c4:	1c5a      	adds	r2, r3, #1
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072ce:	b29b      	uxth	r3, r3
 80072d0:	3b01      	subs	r3, #1
 80072d2:	b29a      	uxth	r2, r3
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072dc:	b29b      	uxth	r3, r3
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d114      	bne.n	800730c <I2C_SlaveTransmit_TXE+0x72>
 80072e2:	7bfb      	ldrb	r3, [r7, #15]
 80072e4:	2b29      	cmp	r3, #41	; 0x29
 80072e6:	d111      	bne.n	800730c <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	685a      	ldr	r2, [r3, #4]
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80072f6:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2221      	movs	r2, #33	; 0x21
 80072fc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	2228      	movs	r2, #40	; 0x28
 8007302:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	f7ff fa53 	bl	80067b2 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800730c:	bf00      	nop
 800730e:	3710      	adds	r7, #16
 8007310:	46bd      	mov	sp, r7
 8007312:	bd80      	pop	{r7, pc}

08007314 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8007314:	b480      	push	{r7}
 8007316:	b083      	sub	sp, #12
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007320:	b29b      	uxth	r3, r3
 8007322:	2b00      	cmp	r3, #0
 8007324:	d011      	beq.n	800734a <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800732a:	781a      	ldrb	r2, [r3, #0]
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007336:	1c5a      	adds	r2, r3, #1
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007340:	b29b      	uxth	r3, r3
 8007342:	3b01      	subs	r3, #1
 8007344:	b29a      	uxth	r2, r3
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800734a:	bf00      	nop
 800734c:	370c      	adds	r7, #12
 800734e:	46bd      	mov	sp, r7
 8007350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007354:	4770      	bx	lr

08007356 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8007356:	b580      	push	{r7, lr}
 8007358:	b084      	sub	sp, #16
 800735a:	af00      	add	r7, sp, #0
 800735c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007364:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800736a:	b29b      	uxth	r3, r3
 800736c:	2b00      	cmp	r3, #0
 800736e:	d02c      	beq.n	80073ca <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	691a      	ldr	r2, [r3, #16]
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800737a:	b2d2      	uxtb	r2, r2
 800737c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007382:	1c5a      	adds	r2, r3, #1
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800738c:	b29b      	uxth	r3, r3
 800738e:	3b01      	subs	r3, #1
 8007390:	b29a      	uxth	r2, r3
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800739a:	b29b      	uxth	r3, r3
 800739c:	2b00      	cmp	r3, #0
 800739e:	d114      	bne.n	80073ca <I2C_SlaveReceive_RXNE+0x74>
 80073a0:	7bfb      	ldrb	r3, [r7, #15]
 80073a2:	2b2a      	cmp	r3, #42	; 0x2a
 80073a4:	d111      	bne.n	80073ca <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	685a      	ldr	r2, [r3, #4]
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80073b4:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	2222      	movs	r2, #34	; 0x22
 80073ba:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2228      	movs	r2, #40	; 0x28
 80073c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80073c4:	6878      	ldr	r0, [r7, #4]
 80073c6:	f7ff f9fe 	bl	80067c6 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80073ca:	bf00      	nop
 80073cc:	3710      	adds	r7, #16
 80073ce:	46bd      	mov	sp, r7
 80073d0:	bd80      	pop	{r7, pc}

080073d2 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80073d2:	b480      	push	{r7}
 80073d4:	b083      	sub	sp, #12
 80073d6:	af00      	add	r7, sp, #0
 80073d8:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073de:	b29b      	uxth	r3, r3
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d012      	beq.n	800740a <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	691a      	ldr	r2, [r3, #16]
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073ee:	b2d2      	uxtb	r2, r2
 80073f0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073f6:	1c5a      	adds	r2, r3, #1
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007400:	b29b      	uxth	r3, r3
 8007402:	3b01      	subs	r3, #1
 8007404:	b29a      	uxth	r2, r3
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800740a:	bf00      	nop
 800740c:	370c      	adds	r7, #12
 800740e:	46bd      	mov	sp, r7
 8007410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007414:	4770      	bx	lr

08007416 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8007416:	b580      	push	{r7, lr}
 8007418:	b084      	sub	sp, #16
 800741a:	af00      	add	r7, sp, #0
 800741c:	6078      	str	r0, [r7, #4]
 800741e:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8007420:	2300      	movs	r3, #0
 8007422:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800742a:	b2db      	uxtb	r3, r3
 800742c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007430:	2b28      	cmp	r3, #40	; 0x28
 8007432:	d127      	bne.n	8007484 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	685a      	ldr	r2, [r3, #4]
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007442:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	089b      	lsrs	r3, r3, #2
 8007448:	f003 0301 	and.w	r3, r3, #1
 800744c:	2b00      	cmp	r3, #0
 800744e:	d101      	bne.n	8007454 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8007450:	2301      	movs	r3, #1
 8007452:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8007454:	683b      	ldr	r3, [r7, #0]
 8007456:	09db      	lsrs	r3, r3, #7
 8007458:	f003 0301 	and.w	r3, r3, #1
 800745c:	2b00      	cmp	r3, #0
 800745e:	d103      	bne.n	8007468 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	68db      	ldr	r3, [r3, #12]
 8007464:	81bb      	strh	r3, [r7, #12]
 8007466:	e002      	b.n	800746e <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	699b      	ldr	r3, [r3, #24]
 800746c:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	2200      	movs	r2, #0
 8007472:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8007476:	89ba      	ldrh	r2, [r7, #12]
 8007478:	7bfb      	ldrb	r3, [r7, #15]
 800747a:	4619      	mov	r1, r3
 800747c:	6878      	ldr	r0, [r7, #4]
 800747e:	f7ff f9ac 	bl	80067da <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8007482:	e008      	b.n	8007496 <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f06f 0202 	mvn.w	r2, #2
 800748c:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	2200      	movs	r2, #0
 8007492:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8007496:	bf00      	nop
 8007498:	3710      	adds	r7, #16
 800749a:	46bd      	mov	sp, r7
 800749c:	bd80      	pop	{r7, pc}
	...

080074a0 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b084      	sub	sp, #16
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074ae:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	685a      	ldr	r2, [r3, #4]
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80074be:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80074c0:	2300      	movs	r3, #0
 80074c2:	60bb      	str	r3, [r7, #8]
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	695b      	ldr	r3, [r3, #20]
 80074ca:	60bb      	str	r3, [r7, #8]
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	681a      	ldr	r2, [r3, #0]
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f042 0201 	orr.w	r2, r2, #1
 80074da:	601a      	str	r2, [r3, #0]
 80074dc:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	681a      	ldr	r2, [r3, #0]
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80074ec:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	685b      	ldr	r3, [r3, #4]
 80074f4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80074f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80074fc:	d172      	bne.n	80075e4 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80074fe:	7bfb      	ldrb	r3, [r7, #15]
 8007500:	2b22      	cmp	r3, #34	; 0x22
 8007502:	d002      	beq.n	800750a <I2C_Slave_STOPF+0x6a>
 8007504:	7bfb      	ldrb	r3, [r7, #15]
 8007506:	2b2a      	cmp	r3, #42	; 0x2a
 8007508:	d135      	bne.n	8007576 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	685b      	ldr	r3, [r3, #4]
 8007512:	b29a      	uxth	r2, r3
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800751c:	b29b      	uxth	r3, r3
 800751e:	2b00      	cmp	r3, #0
 8007520:	d005      	beq.n	800752e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007526:	f043 0204 	orr.w	r2, r3, #4
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	685a      	ldr	r2, [r3, #4]
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800753c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007542:	4618      	mov	r0, r3
 8007544:	f7fd fe74 	bl	8005230 <HAL_DMA_GetState>
 8007548:	4603      	mov	r3, r0
 800754a:	2b01      	cmp	r3, #1
 800754c:	d049      	beq.n	80075e2 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007552:	4a69      	ldr	r2, [pc, #420]	; (80076f8 <I2C_Slave_STOPF+0x258>)
 8007554:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800755a:	4618      	mov	r0, r3
 800755c:	f7fd fcbc 	bl	8004ed8 <HAL_DMA_Abort_IT>
 8007560:	4603      	mov	r3, r0
 8007562:	2b00      	cmp	r3, #0
 8007564:	d03d      	beq.n	80075e2 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800756a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800756c:	687a      	ldr	r2, [r7, #4]
 800756e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007570:	4610      	mov	r0, r2
 8007572:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007574:	e035      	b.n	80075e2 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	685b      	ldr	r3, [r3, #4]
 800757e:	b29a      	uxth	r2, r3
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007588:	b29b      	uxth	r3, r3
 800758a:	2b00      	cmp	r3, #0
 800758c:	d005      	beq.n	800759a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007592:	f043 0204 	orr.w	r2, r3, #4
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	685a      	ldr	r2, [r3, #4]
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80075a8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075ae:	4618      	mov	r0, r3
 80075b0:	f7fd fe3e 	bl	8005230 <HAL_DMA_GetState>
 80075b4:	4603      	mov	r3, r0
 80075b6:	2b01      	cmp	r3, #1
 80075b8:	d014      	beq.n	80075e4 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075be:	4a4e      	ldr	r2, [pc, #312]	; (80076f8 <I2C_Slave_STOPF+0x258>)
 80075c0:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075c6:	4618      	mov	r0, r3
 80075c8:	f7fd fc86 	bl	8004ed8 <HAL_DMA_Abort_IT>
 80075cc:	4603      	mov	r3, r0
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d008      	beq.n	80075e4 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075d8:	687a      	ldr	r2, [r7, #4]
 80075da:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80075dc:	4610      	mov	r0, r2
 80075de:	4798      	blx	r3
 80075e0:	e000      	b.n	80075e4 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80075e2:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075e8:	b29b      	uxth	r3, r3
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d03e      	beq.n	800766c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	695b      	ldr	r3, [r3, #20]
 80075f4:	f003 0304 	and.w	r3, r3, #4
 80075f8:	2b04      	cmp	r3, #4
 80075fa:	d112      	bne.n	8007622 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	691a      	ldr	r2, [r3, #16]
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007606:	b2d2      	uxtb	r2, r2
 8007608:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800760e:	1c5a      	adds	r2, r3, #1
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007618:	b29b      	uxth	r3, r3
 800761a:	3b01      	subs	r3, #1
 800761c:	b29a      	uxth	r2, r3
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	695b      	ldr	r3, [r3, #20]
 8007628:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800762c:	2b40      	cmp	r3, #64	; 0x40
 800762e:	d112      	bne.n	8007656 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	691a      	ldr	r2, [r3, #16]
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800763a:	b2d2      	uxtb	r2, r2
 800763c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007642:	1c5a      	adds	r2, r3, #1
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800764c:	b29b      	uxth	r3, r3
 800764e:	3b01      	subs	r3, #1
 8007650:	b29a      	uxth	r2, r3
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800765a:	b29b      	uxth	r3, r3
 800765c:	2b00      	cmp	r3, #0
 800765e:	d005      	beq.n	800766c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007664:	f043 0204 	orr.w	r2, r3, #4
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007670:	2b00      	cmp	r3, #0
 8007672:	d003      	beq.n	800767c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8007674:	6878      	ldr	r0, [r7, #4]
 8007676:	f000 f8b3 	bl	80077e0 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800767a:	e039      	b.n	80076f0 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800767c:	7bfb      	ldrb	r3, [r7, #15]
 800767e:	2b2a      	cmp	r3, #42	; 0x2a
 8007680:	d109      	bne.n	8007696 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	2200      	movs	r2, #0
 8007686:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	2228      	movs	r2, #40	; 0x28
 800768c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007690:	6878      	ldr	r0, [r7, #4]
 8007692:	f7ff f898 	bl	80067c6 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800769c:	b2db      	uxtb	r3, r3
 800769e:	2b28      	cmp	r3, #40	; 0x28
 80076a0:	d111      	bne.n	80076c6 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	4a15      	ldr	r2, [pc, #84]	; (80076fc <I2C_Slave_STOPF+0x25c>)
 80076a6:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2200      	movs	r2, #0
 80076ac:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2220      	movs	r2, #32
 80076b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2200      	movs	r2, #0
 80076ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80076be:	6878      	ldr	r0, [r7, #4]
 80076c0:	f7ff f899 	bl	80067f6 <HAL_I2C_ListenCpltCallback>
}
 80076c4:	e014      	b.n	80076f0 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076ca:	2b22      	cmp	r3, #34	; 0x22
 80076cc:	d002      	beq.n	80076d4 <I2C_Slave_STOPF+0x234>
 80076ce:	7bfb      	ldrb	r3, [r7, #15]
 80076d0:	2b22      	cmp	r3, #34	; 0x22
 80076d2:	d10d      	bne.n	80076f0 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2200      	movs	r2, #0
 80076d8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	2220      	movs	r2, #32
 80076de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	2200      	movs	r2, #0
 80076e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	f7ff f86b 	bl	80067c6 <HAL_I2C_SlaveRxCpltCallback>
}
 80076f0:	bf00      	nop
 80076f2:	3710      	adds	r7, #16
 80076f4:	46bd      	mov	sp, r7
 80076f6:	bd80      	pop	{r7, pc}
 80076f8:	08007d0d 	.word	0x08007d0d
 80076fc:	ffff0000 	.word	0xffff0000

08007700 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8007700:	b580      	push	{r7, lr}
 8007702:	b084      	sub	sp, #16
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800770e:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007714:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8007716:	68bb      	ldr	r3, [r7, #8]
 8007718:	2b08      	cmp	r3, #8
 800771a:	d002      	beq.n	8007722 <I2C_Slave_AF+0x22>
 800771c:	68bb      	ldr	r3, [r7, #8]
 800771e:	2b20      	cmp	r3, #32
 8007720:	d129      	bne.n	8007776 <I2C_Slave_AF+0x76>
 8007722:	7bfb      	ldrb	r3, [r7, #15]
 8007724:	2b28      	cmp	r3, #40	; 0x28
 8007726:	d126      	bne.n	8007776 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	4a2c      	ldr	r2, [pc, #176]	; (80077dc <I2C_Slave_AF+0xdc>)
 800772c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	685a      	ldr	r2, [r3, #4]
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800773c:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007746:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	681a      	ldr	r2, [r3, #0]
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007756:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2200      	movs	r2, #0
 800775c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2220      	movs	r2, #32
 8007762:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	2200      	movs	r2, #0
 800776a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800776e:	6878      	ldr	r0, [r7, #4]
 8007770:	f7ff f841 	bl	80067f6 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8007774:	e02e      	b.n	80077d4 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8007776:	7bfb      	ldrb	r3, [r7, #15]
 8007778:	2b21      	cmp	r3, #33	; 0x21
 800777a:	d126      	bne.n	80077ca <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	4a17      	ldr	r2, [pc, #92]	; (80077dc <I2C_Slave_AF+0xdc>)
 8007780:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	2221      	movs	r2, #33	; 0x21
 8007786:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2220      	movs	r2, #32
 800778c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2200      	movs	r2, #0
 8007794:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	685a      	ldr	r2, [r3, #4]
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80077a6:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80077b0:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	681a      	ldr	r2, [r3, #0]
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80077c0:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80077c2:	6878      	ldr	r0, [r7, #4]
 80077c4:	f7fe fff5 	bl	80067b2 <HAL_I2C_SlaveTxCpltCallback>
}
 80077c8:	e004      	b.n	80077d4 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80077d2:	615a      	str	r2, [r3, #20]
}
 80077d4:	bf00      	nop
 80077d6:	3710      	adds	r7, #16
 80077d8:	46bd      	mov	sp, r7
 80077da:	bd80      	pop	{r7, pc}
 80077dc:	ffff0000 	.word	0xffff0000

080077e0 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b084      	sub	sp, #16
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80077ee:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentError;

  if ((hi2c->Mode == HAL_I2C_MODE_MASTER) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80077f6:	b2db      	uxtb	r3, r3
 80077f8:	2b10      	cmp	r3, #16
 80077fa:	d10a      	bne.n	8007812 <I2C_ITError+0x32>
 80077fc:	7bfb      	ldrb	r3, [r7, #15]
 80077fe:	2b22      	cmp	r3, #34	; 0x22
 8007800:	d107      	bne.n	8007812 <I2C_ITError+0x32>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	681a      	ldr	r2, [r3, #0]
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007810:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007812:	7bfb      	ldrb	r3, [r7, #15]
 8007814:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007818:	2b28      	cmp	r3, #40	; 0x28
 800781a:	d107      	bne.n	800782c <I2C_ITError+0x4c>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2200      	movs	r2, #0
 8007820:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	2228      	movs	r2, #40	; 0x28
 8007826:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800782a:	e015      	b.n	8007858 <I2C_ITError+0x78>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	685b      	ldr	r3, [r3, #4]
 8007832:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007836:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800783a:	d006      	beq.n	800784a <I2C_ITError+0x6a>
 800783c:	7bfb      	ldrb	r3, [r7, #15]
 800783e:	2b60      	cmp	r3, #96	; 0x60
 8007840:	d003      	beq.n	800784a <I2C_ITError+0x6a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	2220      	movs	r2, #32
 8007846:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	2200      	movs	r2, #0
 800784e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	2200      	movs	r2, #0
 8007854:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	685b      	ldr	r3, [r3, #4]
 800785e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007862:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007866:	d162      	bne.n	800792e <I2C_ITError+0x14e>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	685a      	ldr	r2, [r3, #4]
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007876:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800787c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007880:	b2db      	uxtb	r3, r3
 8007882:	2b01      	cmp	r3, #1
 8007884:	d020      	beq.n	80078c8 <I2C_ITError+0xe8>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800788a:	4a6a      	ldr	r2, [pc, #424]	; (8007a34 <I2C_ITError+0x254>)
 800788c:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007892:	4618      	mov	r0, r3
 8007894:	f7fd fb20 	bl	8004ed8 <HAL_DMA_Abort_IT>
 8007898:	4603      	mov	r3, r0
 800789a:	2b00      	cmp	r3, #0
 800789c:	f000 8089 	beq.w	80079b2 <I2C_ITError+0x1d2>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	681a      	ldr	r2, [r3, #0]
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	f022 0201 	bic.w	r2, r2, #1
 80078ae:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	2220      	movs	r2, #32
 80078b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80078be:	687a      	ldr	r2, [r7, #4]
 80078c0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80078c2:	4610      	mov	r0, r2
 80078c4:	4798      	blx	r3
 80078c6:	e074      	b.n	80079b2 <I2C_ITError+0x1d2>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078cc:	4a59      	ldr	r2, [pc, #356]	; (8007a34 <I2C_ITError+0x254>)
 80078ce:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078d4:	4618      	mov	r0, r3
 80078d6:	f7fd faff 	bl	8004ed8 <HAL_DMA_Abort_IT>
 80078da:	4603      	mov	r3, r0
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d068      	beq.n	80079b2 <I2C_ITError+0x1d2>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	695b      	ldr	r3, [r3, #20]
 80078e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078ea:	2b40      	cmp	r3, #64	; 0x40
 80078ec:	d10b      	bne.n	8007906 <I2C_ITError+0x126>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	691a      	ldr	r2, [r3, #16]
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078f8:	b2d2      	uxtb	r2, r2
 80078fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007900:	1c5a      	adds	r2, r3, #1
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	681a      	ldr	r2, [r3, #0]
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	f022 0201 	bic.w	r2, r2, #1
 8007914:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	2220      	movs	r2, #32
 800791a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007922:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007924:	687a      	ldr	r2, [r7, #4]
 8007926:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007928:	4610      	mov	r0, r2
 800792a:	4798      	blx	r3
 800792c:	e041      	b.n	80079b2 <I2C_ITError+0x1d2>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007934:	b2db      	uxtb	r3, r3
 8007936:	2b60      	cmp	r3, #96	; 0x60
 8007938:	d125      	bne.n	8007986 <I2C_ITError+0x1a6>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2220      	movs	r2, #32
 800793e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	2200      	movs	r2, #0
 8007946:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	695b      	ldr	r3, [r3, #20]
 800794e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007952:	2b40      	cmp	r3, #64	; 0x40
 8007954:	d10b      	bne.n	800796e <I2C_ITError+0x18e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	691a      	ldr	r2, [r3, #16]
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007960:	b2d2      	uxtb	r2, r2
 8007962:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007968:	1c5a      	adds	r2, r3, #1
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	681a      	ldr	r2, [r3, #0]
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	f022 0201 	bic.w	r2, r2, #1
 800797c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	f7fb ff50 	bl	8003824 <HAL_I2C_AbortCpltCallback>
 8007984:	e015      	b.n	80079b2 <I2C_ITError+0x1d2>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	695b      	ldr	r3, [r3, #20]
 800798c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007990:	2b40      	cmp	r3, #64	; 0x40
 8007992:	d10b      	bne.n	80079ac <I2C_ITError+0x1cc>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	691a      	ldr	r2, [r3, #16]
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800799e:	b2d2      	uxtb	r2, r2
 80079a0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079a6:	1c5a      	adds	r2, r3, #1
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80079ac:	6878      	ldr	r0, [r7, #4]
 80079ae:	f7fb ff43 	bl	8003838 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079b6:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	f003 0301 	and.w	r3, r3, #1
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d10e      	bne.n	80079e0 <I2C_ITError+0x200>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80079c2:	68bb      	ldr	r3, [r7, #8]
 80079c4:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d109      	bne.n	80079e0 <I2C_ITError+0x200>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80079cc:	68bb      	ldr	r3, [r7, #8]
 80079ce:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d104      	bne.n	80079e0 <I2C_ITError+0x200>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80079d6:	68bb      	ldr	r3, [r7, #8]
 80079d8:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d007      	beq.n	80079f0 <I2C_ITError+0x210>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	685a      	ldr	r2, [r3, #4]
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80079ee:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80079f6:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079fc:	f003 0304 	and.w	r3, r3, #4
 8007a00:	2b04      	cmp	r3, #4
 8007a02:	d113      	bne.n	8007a2c <I2C_ITError+0x24c>
 8007a04:	7bfb      	ldrb	r3, [r7, #15]
 8007a06:	2b28      	cmp	r3, #40	; 0x28
 8007a08:	d110      	bne.n	8007a2c <I2C_ITError+0x24c>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	4a0a      	ldr	r2, [pc, #40]	; (8007a38 <I2C_ITError+0x258>)
 8007a0e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	2200      	movs	r2, #0
 8007a14:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	2220      	movs	r2, #32
 8007a1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	2200      	movs	r2, #0
 8007a22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8007a26:	6878      	ldr	r0, [r7, #4]
 8007a28:	f7fe fee5 	bl	80067f6 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007a2c:	bf00      	nop
 8007a2e:	3710      	adds	r7, #16
 8007a30:	46bd      	mov	sp, r7
 8007a32:	bd80      	pop	{r7, pc}
 8007a34:	08007d0d 	.word	0x08007d0d
 8007a38:	ffff0000 	.word	0xffff0000

08007a3c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	b088      	sub	sp, #32
 8007a40:	af02      	add	r7, sp, #8
 8007a42:	60f8      	str	r0, [r7, #12]
 8007a44:	607a      	str	r2, [r7, #4]
 8007a46:	603b      	str	r3, [r7, #0]
 8007a48:	460b      	mov	r3, r1
 8007a4a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a50:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007a52:	697b      	ldr	r3, [r7, #20]
 8007a54:	2b08      	cmp	r3, #8
 8007a56:	d006      	beq.n	8007a66 <I2C_MasterRequestWrite+0x2a>
 8007a58:	697b      	ldr	r3, [r7, #20]
 8007a5a:	2b01      	cmp	r3, #1
 8007a5c:	d003      	beq.n	8007a66 <I2C_MasterRequestWrite+0x2a>
 8007a5e:	697b      	ldr	r3, [r7, #20]
 8007a60:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007a64:	d108      	bne.n	8007a78 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	681a      	ldr	r2, [r3, #0]
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007a74:	601a      	str	r2, [r3, #0]
 8007a76:	e00b      	b.n	8007a90 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a7c:	2b12      	cmp	r3, #18
 8007a7e:	d107      	bne.n	8007a90 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	681a      	ldr	r2, [r3, #0]
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007a8e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	9300      	str	r3, [sp, #0]
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	2200      	movs	r2, #0
 8007a98:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007a9c:	68f8      	ldr	r0, [r7, #12]
 8007a9e:	f000 f9b4 	bl	8007e0a <I2C_WaitOnFlagUntilTimeout>
 8007aa2:	4603      	mov	r3, r0
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d00c      	beq.n	8007ac2 <I2C_MasterRequestWrite+0x86>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d003      	beq.n	8007abe <I2C_MasterRequestWrite+0x82>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007abc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007abe:	2303      	movs	r3, #3
 8007ac0:	e035      	b.n	8007b2e <I2C_MasterRequestWrite+0xf2>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	691b      	ldr	r3, [r3, #16]
 8007ac6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007aca:	d108      	bne.n	8007ade <I2C_MasterRequestWrite+0xa2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007acc:	897b      	ldrh	r3, [r7, #10]
 8007ace:	b2db      	uxtb	r3, r3
 8007ad0:	461a      	mov	r2, r3
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007ada:	611a      	str	r2, [r3, #16]
 8007adc:	e01b      	b.n	8007b16 <I2C_MasterRequestWrite+0xda>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007ade:	897b      	ldrh	r3, [r7, #10]
 8007ae0:	11db      	asrs	r3, r3, #7
 8007ae2:	b2db      	uxtb	r3, r3
 8007ae4:	f003 0306 	and.w	r3, r3, #6
 8007ae8:	b2db      	uxtb	r3, r3
 8007aea:	f063 030f 	orn	r3, r3, #15
 8007aee:	b2da      	uxtb	r2, r3
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007af6:	683b      	ldr	r3, [r7, #0]
 8007af8:	687a      	ldr	r2, [r7, #4]
 8007afa:	490f      	ldr	r1, [pc, #60]	; (8007b38 <I2C_MasterRequestWrite+0xfc>)
 8007afc:	68f8      	ldr	r0, [r7, #12]
 8007afe:	f000 f9db 	bl	8007eb8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007b02:	4603      	mov	r3, r0
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d001      	beq.n	8007b0c <I2C_MasterRequestWrite+0xd0>
    {
      return HAL_ERROR;
 8007b08:	2301      	movs	r3, #1
 8007b0a:	e010      	b.n	8007b2e <I2C_MasterRequestWrite+0xf2>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007b0c:	897b      	ldrh	r3, [r7, #10]
 8007b0e:	b2da      	uxtb	r2, r3
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	687a      	ldr	r2, [r7, #4]
 8007b1a:	4908      	ldr	r1, [pc, #32]	; (8007b3c <I2C_MasterRequestWrite+0x100>)
 8007b1c:	68f8      	ldr	r0, [r7, #12]
 8007b1e:	f000 f9cb 	bl	8007eb8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007b22:	4603      	mov	r3, r0
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d001      	beq.n	8007b2c <I2C_MasterRequestWrite+0xf0>
  {
    return HAL_ERROR;
 8007b28:	2301      	movs	r3, #1
 8007b2a:	e000      	b.n	8007b2e <I2C_MasterRequestWrite+0xf2>
  }

  return HAL_OK;
 8007b2c:	2300      	movs	r3, #0
}
 8007b2e:	4618      	mov	r0, r3
 8007b30:	3718      	adds	r7, #24
 8007b32:	46bd      	mov	sp, r7
 8007b34:	bd80      	pop	{r7, pc}
 8007b36:	bf00      	nop
 8007b38:	00010008 	.word	0x00010008
 8007b3c:	00010002 	.word	0x00010002

08007b40 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007b40:	b580      	push	{r7, lr}
 8007b42:	b088      	sub	sp, #32
 8007b44:	af02      	add	r7, sp, #8
 8007b46:	60f8      	str	r0, [r7, #12]
 8007b48:	4608      	mov	r0, r1
 8007b4a:	4611      	mov	r1, r2
 8007b4c:	461a      	mov	r2, r3
 8007b4e:	4603      	mov	r3, r0
 8007b50:	817b      	strh	r3, [r7, #10]
 8007b52:	460b      	mov	r3, r1
 8007b54:	813b      	strh	r3, [r7, #8]
 8007b56:	4613      	mov	r3, r2
 8007b58:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	681a      	ldr	r2, [r3, #0]
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007b68:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	681a      	ldr	r2, [r3, #0]
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007b78:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b7c:	9300      	str	r3, [sp, #0]
 8007b7e:	6a3b      	ldr	r3, [r7, #32]
 8007b80:	2200      	movs	r2, #0
 8007b82:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007b86:	68f8      	ldr	r0, [r7, #12]
 8007b88:	f000 f93f 	bl	8007e0a <I2C_WaitOnFlagUntilTimeout>
 8007b8c:	4603      	mov	r3, r0
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d00c      	beq.n	8007bac <I2C_RequestMemoryRead+0x6c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d003      	beq.n	8007ba8 <I2C_RequestMemoryRead+0x68>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007ba6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007ba8:	2303      	movs	r3, #3
 8007baa:	e0a9      	b.n	8007d00 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007bac:	897b      	ldrh	r3, [r7, #10]
 8007bae:	b2db      	uxtb	r3, r3
 8007bb0:	461a      	mov	r2, r3
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007bba:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bbe:	6a3a      	ldr	r2, [r7, #32]
 8007bc0:	4951      	ldr	r1, [pc, #324]	; (8007d08 <I2C_RequestMemoryRead+0x1c8>)
 8007bc2:	68f8      	ldr	r0, [r7, #12]
 8007bc4:	f000 f978 	bl	8007eb8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007bc8:	4603      	mov	r3, r0
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d001      	beq.n	8007bd2 <I2C_RequestMemoryRead+0x92>
  {
    return HAL_ERROR;
 8007bce:	2301      	movs	r3, #1
 8007bd0:	e096      	b.n	8007d00 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	617b      	str	r3, [r7, #20]
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	695b      	ldr	r3, [r3, #20]
 8007bdc:	617b      	str	r3, [r7, #20]
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	699b      	ldr	r3, [r3, #24]
 8007be4:	617b      	str	r3, [r7, #20]
 8007be6:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007be8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007bea:	6a39      	ldr	r1, [r7, #32]
 8007bec:	68f8      	ldr	r0, [r7, #12]
 8007bee:	f000 f9e2 	bl	8007fb6 <I2C_WaitOnTXEFlagUntilTimeout>
 8007bf2:	4603      	mov	r3, r0
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d00d      	beq.n	8007c14 <I2C_RequestMemoryRead+0xd4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bfc:	2b04      	cmp	r3, #4
 8007bfe:	d107      	bne.n	8007c10 <I2C_RequestMemoryRead+0xd0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	681a      	ldr	r2, [r3, #0]
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007c0e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007c10:	2301      	movs	r3, #1
 8007c12:	e075      	b.n	8007d00 <I2C_RequestMemoryRead+0x1c0>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007c14:	88fb      	ldrh	r3, [r7, #6]
 8007c16:	2b01      	cmp	r3, #1
 8007c18:	d105      	bne.n	8007c26 <I2C_RequestMemoryRead+0xe6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007c1a:	893b      	ldrh	r3, [r7, #8]
 8007c1c:	b2da      	uxtb	r2, r3
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	611a      	str	r2, [r3, #16]
 8007c24:	e021      	b.n	8007c6a <I2C_RequestMemoryRead+0x12a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007c26:	893b      	ldrh	r3, [r7, #8]
 8007c28:	0a1b      	lsrs	r3, r3, #8
 8007c2a:	b29b      	uxth	r3, r3
 8007c2c:	b2da      	uxtb	r2, r3
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007c34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c36:	6a39      	ldr	r1, [r7, #32]
 8007c38:	68f8      	ldr	r0, [r7, #12]
 8007c3a:	f000 f9bc 	bl	8007fb6 <I2C_WaitOnTXEFlagUntilTimeout>
 8007c3e:	4603      	mov	r3, r0
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d00d      	beq.n	8007c60 <I2C_RequestMemoryRead+0x120>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c48:	2b04      	cmp	r3, #4
 8007c4a:	d107      	bne.n	8007c5c <I2C_RequestMemoryRead+0x11c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	681a      	ldr	r2, [r3, #0]
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007c5a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007c5c:	2301      	movs	r3, #1
 8007c5e:	e04f      	b.n	8007d00 <I2C_RequestMemoryRead+0x1c0>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007c60:	893b      	ldrh	r3, [r7, #8]
 8007c62:	b2da      	uxtb	r2, r3
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007c6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c6c:	6a39      	ldr	r1, [r7, #32]
 8007c6e:	68f8      	ldr	r0, [r7, #12]
 8007c70:	f000 f9a1 	bl	8007fb6 <I2C_WaitOnTXEFlagUntilTimeout>
 8007c74:	4603      	mov	r3, r0
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d00d      	beq.n	8007c96 <I2C_RequestMemoryRead+0x156>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c7e:	2b04      	cmp	r3, #4
 8007c80:	d107      	bne.n	8007c92 <I2C_RequestMemoryRead+0x152>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	681a      	ldr	r2, [r3, #0]
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007c90:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007c92:	2301      	movs	r3, #1
 8007c94:	e034      	b.n	8007d00 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	681a      	ldr	r2, [r3, #0]
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007ca4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ca8:	9300      	str	r3, [sp, #0]
 8007caa:	6a3b      	ldr	r3, [r7, #32]
 8007cac:	2200      	movs	r2, #0
 8007cae:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007cb2:	68f8      	ldr	r0, [r7, #12]
 8007cb4:	f000 f8a9 	bl	8007e0a <I2C_WaitOnFlagUntilTimeout>
 8007cb8:	4603      	mov	r3, r0
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d00c      	beq.n	8007cd8 <I2C_RequestMemoryRead+0x198>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d003      	beq.n	8007cd4 <I2C_RequestMemoryRead+0x194>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007cd2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007cd4:	2303      	movs	r3, #3
 8007cd6:	e013      	b.n	8007d00 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007cd8:	897b      	ldrh	r3, [r7, #10]
 8007cda:	b2db      	uxtb	r3, r3
 8007cdc:	f043 0301 	orr.w	r3, r3, #1
 8007ce0:	b2da      	uxtb	r2, r3
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cea:	6a3a      	ldr	r2, [r7, #32]
 8007cec:	4906      	ldr	r1, [pc, #24]	; (8007d08 <I2C_RequestMemoryRead+0x1c8>)
 8007cee:	68f8      	ldr	r0, [r7, #12]
 8007cf0:	f000 f8e2 	bl	8007eb8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007cf4:	4603      	mov	r3, r0
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d001      	beq.n	8007cfe <I2C_RequestMemoryRead+0x1be>
  {
    return HAL_ERROR;
 8007cfa:	2301      	movs	r3, #1
 8007cfc:	e000      	b.n	8007d00 <I2C_RequestMemoryRead+0x1c0>
  }

  return HAL_OK;
 8007cfe:	2300      	movs	r3, #0
}
 8007d00:	4618      	mov	r0, r3
 8007d02:	3718      	adds	r7, #24
 8007d04:	46bd      	mov	sp, r7
 8007d06:	bd80      	pop	{r7, pc}
 8007d08:	00010002 	.word	0x00010002

08007d0c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b084      	sub	sp, #16
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d18:	60fb      	str	r3, [r7, #12]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d20:	72fb      	strb	r3, [r7, #11]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d003      	beq.n	8007d32 <I2C_DMAAbort+0x26>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d2e:	2200      	movs	r2, #0
 8007d30:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d003      	beq.n	8007d42 <I2C_DMAAbort+0x36>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d3e:	2200      	movs	r2, #0
 8007d40:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	681a      	ldr	r2, [r3, #0]
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007d50:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	2200      	movs	r2, #0
 8007d56:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d003      	beq.n	8007d68 <I2C_DMAAbort+0x5c>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d64:	2200      	movs	r2, #0
 8007d66:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d003      	beq.n	8007d78 <I2C_DMAAbort+0x6c>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d74:	2200      	movs	r2, #0
 8007d76:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	681a      	ldr	r2, [r3, #0]
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	f022 0201 	bic.w	r2, r2, #1
 8007d86:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d8e:	b2db      	uxtb	r3, r3
 8007d90:	2b60      	cmp	r3, #96	; 0x60
 8007d92:	d10e      	bne.n	8007db2 <I2C_DMAAbort+0xa6>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	2220      	movs	r2, #32
 8007d98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	2200      	movs	r2, #0
 8007da0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	2200      	movs	r2, #0
 8007da8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007daa:	68f8      	ldr	r0, [r7, #12]
 8007dac:	f7fb fd3a 	bl	8003824 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007db0:	e027      	b.n	8007e02 <I2C_DMAAbort+0xf6>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007db2:	7afb      	ldrb	r3, [r7, #11]
 8007db4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007db8:	2b28      	cmp	r3, #40	; 0x28
 8007dba:	d117      	bne.n	8007dec <I2C_DMAAbort+0xe0>
      __HAL_I2C_ENABLE(hi2c);
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	681a      	ldr	r2, [r3, #0]
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	f042 0201 	orr.w	r2, r2, #1
 8007dca:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	681a      	ldr	r2, [r3, #0]
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007dda:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	2200      	movs	r2, #0
 8007de0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	2228      	movs	r2, #40	; 0x28
 8007de6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8007dea:	e007      	b.n	8007dfc <I2C_DMAAbort+0xf0>
      hi2c->State = HAL_I2C_STATE_READY;
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	2220      	movs	r2, #32
 8007df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	2200      	movs	r2, #0
 8007df8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8007dfc:	68f8      	ldr	r0, [r7, #12]
 8007dfe:	f7fb fd1b 	bl	8003838 <HAL_I2C_ErrorCallback>
}
 8007e02:	bf00      	nop
 8007e04:	3710      	adds	r7, #16
 8007e06:	46bd      	mov	sp, r7
 8007e08:	bd80      	pop	{r7, pc}

08007e0a <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007e0a:	b580      	push	{r7, lr}
 8007e0c:	b084      	sub	sp, #16
 8007e0e:	af00      	add	r7, sp, #0
 8007e10:	60f8      	str	r0, [r7, #12]
 8007e12:	60b9      	str	r1, [r7, #8]
 8007e14:	603b      	str	r3, [r7, #0]
 8007e16:	4613      	mov	r3, r2
 8007e18:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007e1a:	e025      	b.n	8007e68 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e22:	d021      	beq.n	8007e68 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e24:	f7fc fe6a 	bl	8004afc <HAL_GetTick>
 8007e28:	4602      	mov	r2, r0
 8007e2a:	69bb      	ldr	r3, [r7, #24]
 8007e2c:	1ad3      	subs	r3, r2, r3
 8007e2e:	683a      	ldr	r2, [r7, #0]
 8007e30:	429a      	cmp	r2, r3
 8007e32:	d302      	bcc.n	8007e3a <I2C_WaitOnFlagUntilTimeout+0x30>
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d116      	bne.n	8007e68 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	2220      	movs	r2, #32
 8007e44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e54:	f043 0220 	orr.w	r2, r3, #32
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	2200      	movs	r2, #0
 8007e60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007e64:	2301      	movs	r3, #1
 8007e66:	e023      	b.n	8007eb0 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007e68:	68bb      	ldr	r3, [r7, #8]
 8007e6a:	0c1b      	lsrs	r3, r3, #16
 8007e6c:	b2db      	uxtb	r3, r3
 8007e6e:	2b01      	cmp	r3, #1
 8007e70:	d10d      	bne.n	8007e8e <I2C_WaitOnFlagUntilTimeout+0x84>
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	695b      	ldr	r3, [r3, #20]
 8007e78:	43da      	mvns	r2, r3
 8007e7a:	68bb      	ldr	r3, [r7, #8]
 8007e7c:	4013      	ands	r3, r2
 8007e7e:	b29b      	uxth	r3, r3
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	bf0c      	ite	eq
 8007e84:	2301      	moveq	r3, #1
 8007e86:	2300      	movne	r3, #0
 8007e88:	b2db      	uxtb	r3, r3
 8007e8a:	461a      	mov	r2, r3
 8007e8c:	e00c      	b.n	8007ea8 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	699b      	ldr	r3, [r3, #24]
 8007e94:	43da      	mvns	r2, r3
 8007e96:	68bb      	ldr	r3, [r7, #8]
 8007e98:	4013      	ands	r3, r2
 8007e9a:	b29b      	uxth	r3, r3
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	bf0c      	ite	eq
 8007ea0:	2301      	moveq	r3, #1
 8007ea2:	2300      	movne	r3, #0
 8007ea4:	b2db      	uxtb	r3, r3
 8007ea6:	461a      	mov	r2, r3
 8007ea8:	79fb      	ldrb	r3, [r7, #7]
 8007eaa:	429a      	cmp	r2, r3
 8007eac:	d0b6      	beq.n	8007e1c <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007eae:	2300      	movs	r3, #0
}
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	3710      	adds	r7, #16
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	bd80      	pop	{r7, pc}

08007eb8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007eb8:	b580      	push	{r7, lr}
 8007eba:	b084      	sub	sp, #16
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	60f8      	str	r0, [r7, #12]
 8007ec0:	60b9      	str	r1, [r7, #8]
 8007ec2:	607a      	str	r2, [r7, #4]
 8007ec4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007ec6:	e051      	b.n	8007f6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	695b      	ldr	r3, [r3, #20]
 8007ece:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007ed2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ed6:	d123      	bne.n	8007f20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	681a      	ldr	r2, [r3, #0]
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007ee6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007ef0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	2220      	movs	r2, #32
 8007efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	2200      	movs	r2, #0
 8007f04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f0c:	f043 0204 	orr.w	r2, r3, #4
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	2200      	movs	r2, #0
 8007f18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007f1c:	2301      	movs	r3, #1
 8007f1e:	e046      	b.n	8007fae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f26:	d021      	beq.n	8007f6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f28:	f7fc fde8 	bl	8004afc <HAL_GetTick>
 8007f2c:	4602      	mov	r2, r0
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	1ad3      	subs	r3, r2, r3
 8007f32:	687a      	ldr	r2, [r7, #4]
 8007f34:	429a      	cmp	r2, r3
 8007f36:	d302      	bcc.n	8007f3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d116      	bne.n	8007f6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	2200      	movs	r2, #0
 8007f42:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	2220      	movs	r2, #32
 8007f48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	2200      	movs	r2, #0
 8007f50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f58:	f043 0220 	orr.w	r2, r3, #32
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	2200      	movs	r2, #0
 8007f64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007f68:	2301      	movs	r3, #1
 8007f6a:	e020      	b.n	8007fae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007f6c:	68bb      	ldr	r3, [r7, #8]
 8007f6e:	0c1b      	lsrs	r3, r3, #16
 8007f70:	b2db      	uxtb	r3, r3
 8007f72:	2b01      	cmp	r3, #1
 8007f74:	d10c      	bne.n	8007f90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	695b      	ldr	r3, [r3, #20]
 8007f7c:	43da      	mvns	r2, r3
 8007f7e:	68bb      	ldr	r3, [r7, #8]
 8007f80:	4013      	ands	r3, r2
 8007f82:	b29b      	uxth	r3, r3
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	bf14      	ite	ne
 8007f88:	2301      	movne	r3, #1
 8007f8a:	2300      	moveq	r3, #0
 8007f8c:	b2db      	uxtb	r3, r3
 8007f8e:	e00b      	b.n	8007fa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	699b      	ldr	r3, [r3, #24]
 8007f96:	43da      	mvns	r2, r3
 8007f98:	68bb      	ldr	r3, [r7, #8]
 8007f9a:	4013      	ands	r3, r2
 8007f9c:	b29b      	uxth	r3, r3
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	bf14      	ite	ne
 8007fa2:	2301      	movne	r3, #1
 8007fa4:	2300      	moveq	r3, #0
 8007fa6:	b2db      	uxtb	r3, r3
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d18d      	bne.n	8007ec8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8007fac:	2300      	movs	r3, #0
}
 8007fae:	4618      	mov	r0, r3
 8007fb0:	3710      	adds	r7, #16
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	bd80      	pop	{r7, pc}

08007fb6 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007fb6:	b580      	push	{r7, lr}
 8007fb8:	b084      	sub	sp, #16
 8007fba:	af00      	add	r7, sp, #0
 8007fbc:	60f8      	str	r0, [r7, #12]
 8007fbe:	60b9      	str	r1, [r7, #8]
 8007fc0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007fc2:	e02d      	b.n	8008020 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007fc4:	68f8      	ldr	r0, [r7, #12]
 8007fc6:	f000 f8ce 	bl	8008166 <I2C_IsAcknowledgeFailed>
 8007fca:	4603      	mov	r3, r0
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d001      	beq.n	8007fd4 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007fd0:	2301      	movs	r3, #1
 8007fd2:	e02d      	b.n	8008030 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007fd4:	68bb      	ldr	r3, [r7, #8]
 8007fd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fda:	d021      	beq.n	8008020 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007fdc:	f7fc fd8e 	bl	8004afc <HAL_GetTick>
 8007fe0:	4602      	mov	r2, r0
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	1ad3      	subs	r3, r2, r3
 8007fe6:	68ba      	ldr	r2, [r7, #8]
 8007fe8:	429a      	cmp	r2, r3
 8007fea:	d302      	bcc.n	8007ff2 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007fec:	68bb      	ldr	r3, [r7, #8]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d116      	bne.n	8008020 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	2200      	movs	r2, #0
 8007ff6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	2220      	movs	r2, #32
 8007ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	2200      	movs	r2, #0
 8008004:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800800c:	f043 0220 	orr.w	r2, r3, #32
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	2200      	movs	r2, #0
 8008018:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800801c:	2301      	movs	r3, #1
 800801e:	e007      	b.n	8008030 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	695b      	ldr	r3, [r3, #20]
 8008026:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800802a:	2b80      	cmp	r3, #128	; 0x80
 800802c:	d1ca      	bne.n	8007fc4 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800802e:	2300      	movs	r3, #0
}
 8008030:	4618      	mov	r0, r3
 8008032:	3710      	adds	r7, #16
 8008034:	46bd      	mov	sp, r7
 8008036:	bd80      	pop	{r7, pc}

08008038 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008038:	b580      	push	{r7, lr}
 800803a:	b084      	sub	sp, #16
 800803c:	af00      	add	r7, sp, #0
 800803e:	60f8      	str	r0, [r7, #12]
 8008040:	60b9      	str	r1, [r7, #8]
 8008042:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008044:	e02d      	b.n	80080a2 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008046:	68f8      	ldr	r0, [r7, #12]
 8008048:	f000 f88d 	bl	8008166 <I2C_IsAcknowledgeFailed>
 800804c:	4603      	mov	r3, r0
 800804e:	2b00      	cmp	r3, #0
 8008050:	d001      	beq.n	8008056 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008052:	2301      	movs	r3, #1
 8008054:	e02d      	b.n	80080b2 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008056:	68bb      	ldr	r3, [r7, #8]
 8008058:	f1b3 3fff 	cmp.w	r3, #4294967295
 800805c:	d021      	beq.n	80080a2 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800805e:	f7fc fd4d 	bl	8004afc <HAL_GetTick>
 8008062:	4602      	mov	r2, r0
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	1ad3      	subs	r3, r2, r3
 8008068:	68ba      	ldr	r2, [r7, #8]
 800806a:	429a      	cmp	r2, r3
 800806c:	d302      	bcc.n	8008074 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800806e:	68bb      	ldr	r3, [r7, #8]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d116      	bne.n	80080a2 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	2200      	movs	r2, #0
 8008078:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	2220      	movs	r2, #32
 800807e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	2200      	movs	r2, #0
 8008086:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800808e:	f043 0220 	orr.w	r2, r3, #32
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	2200      	movs	r2, #0
 800809a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800809e:	2301      	movs	r3, #1
 80080a0:	e007      	b.n	80080b2 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	695b      	ldr	r3, [r3, #20]
 80080a8:	f003 0304 	and.w	r3, r3, #4
 80080ac:	2b04      	cmp	r3, #4
 80080ae:	d1ca      	bne.n	8008046 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80080b0:	2300      	movs	r3, #0
}
 80080b2:	4618      	mov	r0, r3
 80080b4:	3710      	adds	r7, #16
 80080b6:	46bd      	mov	sp, r7
 80080b8:	bd80      	pop	{r7, pc}

080080ba <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80080ba:	b580      	push	{r7, lr}
 80080bc:	b084      	sub	sp, #16
 80080be:	af00      	add	r7, sp, #0
 80080c0:	60f8      	str	r0, [r7, #12]
 80080c2:	60b9      	str	r1, [r7, #8]
 80080c4:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80080c6:	e042      	b.n	800814e <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	695b      	ldr	r3, [r3, #20]
 80080ce:	f003 0310 	and.w	r3, r3, #16
 80080d2:	2b10      	cmp	r3, #16
 80080d4:	d119      	bne.n	800810a <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	f06f 0210 	mvn.w	r2, #16
 80080de:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	2200      	movs	r2, #0
 80080e4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	2220      	movs	r2, #32
 80080ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	2200      	movs	r2, #0
 80080f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	2200      	movs	r2, #0
 8008102:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008106:	2301      	movs	r3, #1
 8008108:	e029      	b.n	800815e <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800810a:	f7fc fcf7 	bl	8004afc <HAL_GetTick>
 800810e:	4602      	mov	r2, r0
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	1ad3      	subs	r3, r2, r3
 8008114:	68ba      	ldr	r2, [r7, #8]
 8008116:	429a      	cmp	r2, r3
 8008118:	d302      	bcc.n	8008120 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800811a:	68bb      	ldr	r3, [r7, #8]
 800811c:	2b00      	cmp	r3, #0
 800811e:	d116      	bne.n	800814e <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	2200      	movs	r2, #0
 8008124:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	2220      	movs	r2, #32
 800812a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	2200      	movs	r2, #0
 8008132:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800813a:	f043 0220 	orr.w	r2, r3, #32
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	2200      	movs	r2, #0
 8008146:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800814a:	2301      	movs	r3, #1
 800814c:	e007      	b.n	800815e <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	695b      	ldr	r3, [r3, #20]
 8008154:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008158:	2b40      	cmp	r3, #64	; 0x40
 800815a:	d1b5      	bne.n	80080c8 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800815c:	2300      	movs	r3, #0
}
 800815e:	4618      	mov	r0, r3
 8008160:	3710      	adds	r7, #16
 8008162:	46bd      	mov	sp, r7
 8008164:	bd80      	pop	{r7, pc}

08008166 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8008166:	b480      	push	{r7}
 8008168:	b083      	sub	sp, #12
 800816a:	af00      	add	r7, sp, #0
 800816c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	695b      	ldr	r3, [r3, #20]
 8008174:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008178:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800817c:	d11b      	bne.n	80081b6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008186:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	2200      	movs	r2, #0
 800818c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	2220      	movs	r2, #32
 8008192:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	2200      	movs	r2, #0
 800819a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081a2:	f043 0204 	orr.w	r2, r3, #4
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	2200      	movs	r2, #0
 80081ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80081b2:	2301      	movs	r3, #1
 80081b4:	e000      	b.n	80081b8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80081b6:	2300      	movs	r3, #0
}
 80081b8:	4618      	mov	r0, r3
 80081ba:	370c      	adds	r7, #12
 80081bc:	46bd      	mov	sp, r7
 80081be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c2:	4770      	bx	lr

080081c4 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80081c4:	b480      	push	{r7}
 80081c6:	b083      	sub	sp, #12
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081d0:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80081d4:	d103      	bne.n	80081de <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	2201      	movs	r2, #1
 80081da:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80081dc:	e007      	b.n	80081ee <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081e2:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80081e6:	d102      	bne.n	80081ee <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	2208      	movs	r2, #8
 80081ec:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80081ee:	bf00      	nop
 80081f0:	370c      	adds	r7, #12
 80081f2:	46bd      	mov	sp, r7
 80081f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f8:	4770      	bx	lr

080081fa <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80081fa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80081fc:	b08f      	sub	sp, #60	; 0x3c
 80081fe:	af0a      	add	r7, sp, #40	; 0x28
 8008200:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	2b00      	cmp	r3, #0
 8008206:	d101      	bne.n	800820c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8008208:	2301      	movs	r3, #1
 800820a:	e10f      	b.n	800842c <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8008218:	b2db      	uxtb	r3, r3
 800821a:	2b00      	cmp	r3, #0
 800821c:	d106      	bne.n	800822c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	2200      	movs	r2, #0
 8008222:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8008226:	6878      	ldr	r0, [r7, #4]
 8008228:	f006 fa38 	bl	800e69c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	2203      	movs	r2, #3
 8008230:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8008234:	68bb      	ldr	r3, [r7, #8]
 8008236:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008238:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800823c:	2b00      	cmp	r3, #0
 800823e:	d102      	bne.n	8008246 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2200      	movs	r2, #0
 8008244:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	4618      	mov	r0, r3
 800824c:	f003 fa6d 	bl	800b72a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	603b      	str	r3, [r7, #0]
 8008256:	687e      	ldr	r6, [r7, #4]
 8008258:	466d      	mov	r5, sp
 800825a:	f106 0410 	add.w	r4, r6, #16
 800825e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008260:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008262:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008264:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008266:	e894 0003 	ldmia.w	r4, {r0, r1}
 800826a:	e885 0003 	stmia.w	r5, {r0, r1}
 800826e:	1d33      	adds	r3, r6, #4
 8008270:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008272:	6838      	ldr	r0, [r7, #0]
 8008274:	f003 f944 	bl	800b500 <USB_CoreInit>
 8008278:	4603      	mov	r3, r0
 800827a:	2b00      	cmp	r3, #0
 800827c:	d005      	beq.n	800828a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	2202      	movs	r2, #2
 8008282:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8008286:	2301      	movs	r3, #1
 8008288:	e0d0      	b.n	800842c <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	2100      	movs	r1, #0
 8008290:	4618      	mov	r0, r3
 8008292:	f003 fa5b 	bl	800b74c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008296:	2300      	movs	r3, #0
 8008298:	73fb      	strb	r3, [r7, #15]
 800829a:	e04a      	b.n	8008332 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800829c:	7bfa      	ldrb	r2, [r7, #15]
 800829e:	6879      	ldr	r1, [r7, #4]
 80082a0:	4613      	mov	r3, r2
 80082a2:	00db      	lsls	r3, r3, #3
 80082a4:	1a9b      	subs	r3, r3, r2
 80082a6:	009b      	lsls	r3, r3, #2
 80082a8:	440b      	add	r3, r1
 80082aa:	333d      	adds	r3, #61	; 0x3d
 80082ac:	2201      	movs	r2, #1
 80082ae:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80082b0:	7bfa      	ldrb	r2, [r7, #15]
 80082b2:	6879      	ldr	r1, [r7, #4]
 80082b4:	4613      	mov	r3, r2
 80082b6:	00db      	lsls	r3, r3, #3
 80082b8:	1a9b      	subs	r3, r3, r2
 80082ba:	009b      	lsls	r3, r3, #2
 80082bc:	440b      	add	r3, r1
 80082be:	333c      	adds	r3, #60	; 0x3c
 80082c0:	7bfa      	ldrb	r2, [r7, #15]
 80082c2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80082c4:	7bfa      	ldrb	r2, [r7, #15]
 80082c6:	7bfb      	ldrb	r3, [r7, #15]
 80082c8:	b298      	uxth	r0, r3
 80082ca:	6879      	ldr	r1, [r7, #4]
 80082cc:	4613      	mov	r3, r2
 80082ce:	00db      	lsls	r3, r3, #3
 80082d0:	1a9b      	subs	r3, r3, r2
 80082d2:	009b      	lsls	r3, r3, #2
 80082d4:	440b      	add	r3, r1
 80082d6:	3342      	adds	r3, #66	; 0x42
 80082d8:	4602      	mov	r2, r0
 80082da:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80082dc:	7bfa      	ldrb	r2, [r7, #15]
 80082de:	6879      	ldr	r1, [r7, #4]
 80082e0:	4613      	mov	r3, r2
 80082e2:	00db      	lsls	r3, r3, #3
 80082e4:	1a9b      	subs	r3, r3, r2
 80082e6:	009b      	lsls	r3, r3, #2
 80082e8:	440b      	add	r3, r1
 80082ea:	333f      	adds	r3, #63	; 0x3f
 80082ec:	2200      	movs	r2, #0
 80082ee:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80082f0:	7bfa      	ldrb	r2, [r7, #15]
 80082f2:	6879      	ldr	r1, [r7, #4]
 80082f4:	4613      	mov	r3, r2
 80082f6:	00db      	lsls	r3, r3, #3
 80082f8:	1a9b      	subs	r3, r3, r2
 80082fa:	009b      	lsls	r3, r3, #2
 80082fc:	440b      	add	r3, r1
 80082fe:	3344      	adds	r3, #68	; 0x44
 8008300:	2200      	movs	r2, #0
 8008302:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8008304:	7bfa      	ldrb	r2, [r7, #15]
 8008306:	6879      	ldr	r1, [r7, #4]
 8008308:	4613      	mov	r3, r2
 800830a:	00db      	lsls	r3, r3, #3
 800830c:	1a9b      	subs	r3, r3, r2
 800830e:	009b      	lsls	r3, r3, #2
 8008310:	440b      	add	r3, r1
 8008312:	3348      	adds	r3, #72	; 0x48
 8008314:	2200      	movs	r2, #0
 8008316:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8008318:	7bfa      	ldrb	r2, [r7, #15]
 800831a:	6879      	ldr	r1, [r7, #4]
 800831c:	4613      	mov	r3, r2
 800831e:	00db      	lsls	r3, r3, #3
 8008320:	1a9b      	subs	r3, r3, r2
 8008322:	009b      	lsls	r3, r3, #2
 8008324:	440b      	add	r3, r1
 8008326:	3350      	adds	r3, #80	; 0x50
 8008328:	2200      	movs	r2, #0
 800832a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800832c:	7bfb      	ldrb	r3, [r7, #15]
 800832e:	3301      	adds	r3, #1
 8008330:	73fb      	strb	r3, [r7, #15]
 8008332:	7bfa      	ldrb	r2, [r7, #15]
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	685b      	ldr	r3, [r3, #4]
 8008338:	429a      	cmp	r2, r3
 800833a:	d3af      	bcc.n	800829c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800833c:	2300      	movs	r3, #0
 800833e:	73fb      	strb	r3, [r7, #15]
 8008340:	e044      	b.n	80083cc <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8008342:	7bfa      	ldrb	r2, [r7, #15]
 8008344:	6879      	ldr	r1, [r7, #4]
 8008346:	4613      	mov	r3, r2
 8008348:	00db      	lsls	r3, r3, #3
 800834a:	1a9b      	subs	r3, r3, r2
 800834c:	009b      	lsls	r3, r3, #2
 800834e:	440b      	add	r3, r1
 8008350:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8008354:	2200      	movs	r2, #0
 8008356:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8008358:	7bfa      	ldrb	r2, [r7, #15]
 800835a:	6879      	ldr	r1, [r7, #4]
 800835c:	4613      	mov	r3, r2
 800835e:	00db      	lsls	r3, r3, #3
 8008360:	1a9b      	subs	r3, r3, r2
 8008362:	009b      	lsls	r3, r3, #2
 8008364:	440b      	add	r3, r1
 8008366:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800836a:	7bfa      	ldrb	r2, [r7, #15]
 800836c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800836e:	7bfa      	ldrb	r2, [r7, #15]
 8008370:	6879      	ldr	r1, [r7, #4]
 8008372:	4613      	mov	r3, r2
 8008374:	00db      	lsls	r3, r3, #3
 8008376:	1a9b      	subs	r3, r3, r2
 8008378:	009b      	lsls	r3, r3, #2
 800837a:	440b      	add	r3, r1
 800837c:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8008380:	2200      	movs	r2, #0
 8008382:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8008384:	7bfa      	ldrb	r2, [r7, #15]
 8008386:	6879      	ldr	r1, [r7, #4]
 8008388:	4613      	mov	r3, r2
 800838a:	00db      	lsls	r3, r3, #3
 800838c:	1a9b      	subs	r3, r3, r2
 800838e:	009b      	lsls	r3, r3, #2
 8008390:	440b      	add	r3, r1
 8008392:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8008396:	2200      	movs	r2, #0
 8008398:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800839a:	7bfa      	ldrb	r2, [r7, #15]
 800839c:	6879      	ldr	r1, [r7, #4]
 800839e:	4613      	mov	r3, r2
 80083a0:	00db      	lsls	r3, r3, #3
 80083a2:	1a9b      	subs	r3, r3, r2
 80083a4:	009b      	lsls	r3, r3, #2
 80083a6:	440b      	add	r3, r1
 80083a8:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80083ac:	2200      	movs	r2, #0
 80083ae:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80083b0:	7bfa      	ldrb	r2, [r7, #15]
 80083b2:	6879      	ldr	r1, [r7, #4]
 80083b4:	4613      	mov	r3, r2
 80083b6:	00db      	lsls	r3, r3, #3
 80083b8:	1a9b      	subs	r3, r3, r2
 80083ba:	009b      	lsls	r3, r3, #2
 80083bc:	440b      	add	r3, r1
 80083be:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80083c2:	2200      	movs	r2, #0
 80083c4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80083c6:	7bfb      	ldrb	r3, [r7, #15]
 80083c8:	3301      	adds	r3, #1
 80083ca:	73fb      	strb	r3, [r7, #15]
 80083cc:	7bfa      	ldrb	r2, [r7, #15]
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	685b      	ldr	r3, [r3, #4]
 80083d2:	429a      	cmp	r2, r3
 80083d4:	d3b5      	bcc.n	8008342 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	603b      	str	r3, [r7, #0]
 80083dc:	687e      	ldr	r6, [r7, #4]
 80083de:	466d      	mov	r5, sp
 80083e0:	f106 0410 	add.w	r4, r6, #16
 80083e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80083e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80083e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80083ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80083ec:	e894 0003 	ldmia.w	r4, {r0, r1}
 80083f0:	e885 0003 	stmia.w	r5, {r0, r1}
 80083f4:	1d33      	adds	r3, r6, #4
 80083f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80083f8:	6838      	ldr	r0, [r7, #0]
 80083fa:	f003 f9d1 	bl	800b7a0 <USB_DevInit>
 80083fe:	4603      	mov	r3, r0
 8008400:	2b00      	cmp	r3, #0
 8008402:	d005      	beq.n	8008410 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	2202      	movs	r2, #2
 8008408:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800840c:	2301      	movs	r3, #1
 800840e:	e00d      	b.n	800842c <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2200      	movs	r2, #0
 8008414:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2201      	movs	r2, #1
 800841c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
  #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	4618      	mov	r0, r3
 8008426:	f004 fa10 	bl	800c84a <USB_DevDisconnect>

  return HAL_OK;
 800842a:	2300      	movs	r3, #0
}
 800842c:	4618      	mov	r0, r3
 800842e:	3714      	adds	r7, #20
 8008430:	46bd      	mov	sp, r7
 8008432:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008434 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8008434:	b580      	push	{r7, lr}
 8008436:	b084      	sub	sp, #16
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_LOCK(hpcd);
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008448:	2b01      	cmp	r3, #1
 800844a:	d101      	bne.n	8008450 <HAL_PCD_Start+0x1c>
 800844c:	2302      	movs	r3, #2
 800844e:	e020      	b.n	8008492 <HAL_PCD_Start+0x5e>
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	2201      	movs	r2, #1
 8008454:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800845c:	2b01      	cmp	r3, #1
 800845e:	d109      	bne.n	8008474 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8008464:	2b01      	cmp	r3, #1
 8008466:	d005      	beq.n	8008474 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800846c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
  (void)USB_DevConnect(hpcd->Instance);
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	4618      	mov	r0, r3
 800847a:	f004 f9ce 	bl	800c81a <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	4618      	mov	r0, r3
 8008484:	f003 f940 	bl	800b708 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2200      	movs	r2, #0
 800848c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8008490:	2300      	movs	r3, #0
}
 8008492:	4618      	mov	r0, r3
 8008494:	3710      	adds	r7, #16
 8008496:	46bd      	mov	sp, r7
 8008498:	bd80      	pop	{r7, pc}

0800849a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800849a:	b590      	push	{r4, r7, lr}
 800849c:	b08d      	sub	sp, #52	; 0x34
 800849e:	af00      	add	r7, sp, #0
 80084a0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084a8:	6a3b      	ldr	r3, [r7, #32]
 80084aa:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	4618      	mov	r0, r3
 80084b2:	f004 fa75 	bl	800c9a0 <USB_GetMode>
 80084b6:	4603      	mov	r3, r0
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	f040 839d 	bne.w	8008bf8 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	4618      	mov	r0, r3
 80084c4:	f004 f9d9 	bl	800c87a <USB_ReadInterrupts>
 80084c8:	4603      	mov	r3, r0
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	f000 8393 	beq.w	8008bf6 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	4618      	mov	r0, r3
 80084d6:	f004 f9d0 	bl	800c87a <USB_ReadInterrupts>
 80084da:	4603      	mov	r3, r0
 80084dc:	f003 0302 	and.w	r3, r3, #2
 80084e0:	2b02      	cmp	r3, #2
 80084e2:	d107      	bne.n	80084f4 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	695a      	ldr	r2, [r3, #20]
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	f002 0202 	and.w	r2, r2, #2
 80084f2:	615a      	str	r2, [r3, #20]
    }

     /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	4618      	mov	r0, r3
 80084fa:	f004 f9be 	bl	800c87a <USB_ReadInterrupts>
 80084fe:	4603      	mov	r3, r0
 8008500:	f003 0310 	and.w	r3, r3, #16
 8008504:	2b10      	cmp	r3, #16
 8008506:	d161      	bne.n	80085cc <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	699a      	ldr	r2, [r3, #24]
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	f022 0210 	bic.w	r2, r2, #16
 8008516:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8008518:	6a3b      	ldr	r3, [r7, #32]
 800851a:	6a1b      	ldr	r3, [r3, #32]
 800851c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800851e:	69bb      	ldr	r3, [r7, #24]
 8008520:	f003 020f 	and.w	r2, r3, #15
 8008524:	4613      	mov	r3, r2
 8008526:	00db      	lsls	r3, r3, #3
 8008528:	1a9b      	subs	r3, r3, r2
 800852a:	009b      	lsls	r3, r3, #2
 800852c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8008530:	687a      	ldr	r2, [r7, #4]
 8008532:	4413      	add	r3, r2
 8008534:	3304      	adds	r3, #4
 8008536:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8008538:	69bb      	ldr	r3, [r7, #24]
 800853a:	0c5b      	lsrs	r3, r3, #17
 800853c:	f003 030f 	and.w	r3, r3, #15
 8008540:	2b02      	cmp	r3, #2
 8008542:	d124      	bne.n	800858e <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8008544:	69ba      	ldr	r2, [r7, #24]
 8008546:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800854a:	4013      	ands	r3, r2
 800854c:	2b00      	cmp	r3, #0
 800854e:	d035      	beq.n	80085bc <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8008550:	697b      	ldr	r3, [r7, #20]
 8008552:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8008554:	69bb      	ldr	r3, [r7, #24]
 8008556:	091b      	lsrs	r3, r3, #4
 8008558:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800855a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800855e:	b29b      	uxth	r3, r3
 8008560:	461a      	mov	r2, r3
 8008562:	6a38      	ldr	r0, [r7, #32]
 8008564:	f004 f836 	bl	800c5d4 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008568:	697b      	ldr	r3, [r7, #20]
 800856a:	68da      	ldr	r2, [r3, #12]
 800856c:	69bb      	ldr	r3, [r7, #24]
 800856e:	091b      	lsrs	r3, r3, #4
 8008570:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008574:	441a      	add	r2, r3
 8008576:	697b      	ldr	r3, [r7, #20]
 8008578:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800857a:	697b      	ldr	r3, [r7, #20]
 800857c:	699a      	ldr	r2, [r3, #24]
 800857e:	69bb      	ldr	r3, [r7, #24]
 8008580:	091b      	lsrs	r3, r3, #4
 8008582:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008586:	441a      	add	r2, r3
 8008588:	697b      	ldr	r3, [r7, #20]
 800858a:	619a      	str	r2, [r3, #24]
 800858c:	e016      	b.n	80085bc <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800858e:	69bb      	ldr	r3, [r7, #24]
 8008590:	0c5b      	lsrs	r3, r3, #17
 8008592:	f003 030f 	and.w	r3, r3, #15
 8008596:	2b06      	cmp	r3, #6
 8008598:	d110      	bne.n	80085bc <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80085a0:	2208      	movs	r2, #8
 80085a2:	4619      	mov	r1, r3
 80085a4:	6a38      	ldr	r0, [r7, #32]
 80085a6:	f004 f815 	bl	800c5d4 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80085aa:	697b      	ldr	r3, [r7, #20]
 80085ac:	699a      	ldr	r2, [r3, #24]
 80085ae:	69bb      	ldr	r3, [r7, #24]
 80085b0:	091b      	lsrs	r3, r3, #4
 80085b2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80085b6:	441a      	add	r2, r3
 80085b8:	697b      	ldr	r3, [r7, #20]
 80085ba:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	699a      	ldr	r2, [r3, #24]
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	f042 0210 	orr.w	r2, r2, #16
 80085ca:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	4618      	mov	r0, r3
 80085d2:	f004 f952 	bl	800c87a <USB_ReadInterrupts>
 80085d6:	4603      	mov	r3, r0
 80085d8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80085dc:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80085e0:	d16e      	bne.n	80086c0 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 80085e2:	2300      	movs	r3, #0
 80085e4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	4618      	mov	r0, r3
 80085ec:	f004 f958 	bl	800c8a0 <USB_ReadDevAllOutEpInterrupt>
 80085f0:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80085f2:	e062      	b.n	80086ba <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 80085f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085f6:	f003 0301 	and.w	r3, r3, #1
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d057      	beq.n	80086ae <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008604:	b2d2      	uxtb	r2, r2
 8008606:	4611      	mov	r1, r2
 8008608:	4618      	mov	r0, r3
 800860a:	f004 f97d 	bl	800c908 <USB_ReadDevOutEPInterrupt>
 800860e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8008610:	693b      	ldr	r3, [r7, #16]
 8008612:	f003 0301 	and.w	r3, r3, #1
 8008616:	2b00      	cmp	r3, #0
 8008618:	d00c      	beq.n	8008634 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800861a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800861c:	015a      	lsls	r2, r3, #5
 800861e:	69fb      	ldr	r3, [r7, #28]
 8008620:	4413      	add	r3, r2
 8008622:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008626:	461a      	mov	r2, r3
 8008628:	2301      	movs	r3, #1
 800862a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800862c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800862e:	6878      	ldr	r0, [r7, #4]
 8008630:	f000 fdb0 	bl	8009194 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8008634:	693b      	ldr	r3, [r7, #16]
 8008636:	f003 0308 	and.w	r3, r3, #8
 800863a:	2b00      	cmp	r3, #0
 800863c:	d00c      	beq.n	8008658 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800863e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008640:	015a      	lsls	r2, r3, #5
 8008642:	69fb      	ldr	r3, [r7, #28]
 8008644:	4413      	add	r3, r2
 8008646:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800864a:	461a      	mov	r2, r3
 800864c:	2308      	movs	r3, #8
 800864e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8008650:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008652:	6878      	ldr	r0, [r7, #4]
 8008654:	f000 feaa 	bl	80093ac <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8008658:	693b      	ldr	r3, [r7, #16]
 800865a:	f003 0310 	and.w	r3, r3, #16
 800865e:	2b00      	cmp	r3, #0
 8008660:	d008      	beq.n	8008674 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8008662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008664:	015a      	lsls	r2, r3, #5
 8008666:	69fb      	ldr	r3, [r7, #28]
 8008668:	4413      	add	r3, r2
 800866a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800866e:	461a      	mov	r2, r3
 8008670:	2310      	movs	r3, #16
 8008672:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8008674:	693b      	ldr	r3, [r7, #16]
 8008676:	f003 0320 	and.w	r3, r3, #32
 800867a:	2b00      	cmp	r3, #0
 800867c:	d008      	beq.n	8008690 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800867e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008680:	015a      	lsls	r2, r3, #5
 8008682:	69fb      	ldr	r3, [r7, #28]
 8008684:	4413      	add	r3, r2
 8008686:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800868a:	461a      	mov	r2, r3
 800868c:	2320      	movs	r3, #32
 800868e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8008690:	693b      	ldr	r3, [r7, #16]
 8008692:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008696:	2b00      	cmp	r3, #0
 8008698:	d009      	beq.n	80086ae <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800869a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800869c:	015a      	lsls	r2, r3, #5
 800869e:	69fb      	ldr	r3, [r7, #28]
 80086a0:	4413      	add	r3, r2
 80086a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086a6:	461a      	mov	r2, r3
 80086a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80086ac:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80086ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086b0:	3301      	adds	r3, #1
 80086b2:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80086b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086b6:	085b      	lsrs	r3, r3, #1
 80086b8:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80086ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d199      	bne.n	80085f4 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	4618      	mov	r0, r3
 80086c6:	f004 f8d8 	bl	800c87a <USB_ReadInterrupts>
 80086ca:	4603      	mov	r3, r0
 80086cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80086d0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80086d4:	f040 80c0 	bne.w	8008858 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	4618      	mov	r0, r3
 80086de:	f004 f8f9 	bl	800c8d4 <USB_ReadDevAllInEpInterrupt>
 80086e2:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80086e4:	2300      	movs	r3, #0
 80086e6:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80086e8:	e0b2      	b.n	8008850 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80086ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086ec:	f003 0301 	and.w	r3, r3, #1
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	f000 80a7 	beq.w	8008844 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80086fc:	b2d2      	uxtb	r2, r2
 80086fe:	4611      	mov	r1, r2
 8008700:	4618      	mov	r0, r3
 8008702:	f004 f91f 	bl	800c944 <USB_ReadDevInEPInterrupt>
 8008706:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8008708:	693b      	ldr	r3, [r7, #16]
 800870a:	f003 0301 	and.w	r3, r3, #1
 800870e:	2b00      	cmp	r3, #0
 8008710:	d057      	beq.n	80087c2 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008714:	f003 030f 	and.w	r3, r3, #15
 8008718:	2201      	movs	r2, #1
 800871a:	fa02 f303 	lsl.w	r3, r2, r3
 800871e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008720:	69fb      	ldr	r3, [r7, #28]
 8008722:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008726:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	43db      	mvns	r3, r3
 800872c:	69f9      	ldr	r1, [r7, #28]
 800872e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008732:	4013      	ands	r3, r2
 8008734:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8008736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008738:	015a      	lsls	r2, r3, #5
 800873a:	69fb      	ldr	r3, [r7, #28]
 800873c:	4413      	add	r3, r2
 800873e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008742:	461a      	mov	r2, r3
 8008744:	2301      	movs	r3, #1
 8008746:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	691b      	ldr	r3, [r3, #16]
 800874c:	2b01      	cmp	r3, #1
 800874e:	d132      	bne.n	80087b6 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8008750:	6879      	ldr	r1, [r7, #4]
 8008752:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008754:	4613      	mov	r3, r2
 8008756:	00db      	lsls	r3, r3, #3
 8008758:	1a9b      	subs	r3, r3, r2
 800875a:	009b      	lsls	r3, r3, #2
 800875c:	440b      	add	r3, r1
 800875e:	3348      	adds	r3, #72	; 0x48
 8008760:	6819      	ldr	r1, [r3, #0]
 8008762:	6878      	ldr	r0, [r7, #4]
 8008764:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008766:	4613      	mov	r3, r2
 8008768:	00db      	lsls	r3, r3, #3
 800876a:	1a9b      	subs	r3, r3, r2
 800876c:	009b      	lsls	r3, r3, #2
 800876e:	4403      	add	r3, r0
 8008770:	3344      	adds	r3, #68	; 0x44
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	4419      	add	r1, r3
 8008776:	6878      	ldr	r0, [r7, #4]
 8008778:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800877a:	4613      	mov	r3, r2
 800877c:	00db      	lsls	r3, r3, #3
 800877e:	1a9b      	subs	r3, r3, r2
 8008780:	009b      	lsls	r3, r3, #2
 8008782:	4403      	add	r3, r0
 8008784:	3348      	adds	r3, #72	; 0x48
 8008786:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8008788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800878a:	2b00      	cmp	r3, #0
 800878c:	d113      	bne.n	80087b6 <HAL_PCD_IRQHandler+0x31c>
 800878e:	6879      	ldr	r1, [r7, #4]
 8008790:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008792:	4613      	mov	r3, r2
 8008794:	00db      	lsls	r3, r3, #3
 8008796:	1a9b      	subs	r3, r3, r2
 8008798:	009b      	lsls	r3, r3, #2
 800879a:	440b      	add	r3, r1
 800879c:	3350      	adds	r3, #80	; 0x50
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d108      	bne.n	80087b6 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	6818      	ldr	r0, [r3, #0]
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80087ae:	461a      	mov	r2, r3
 80087b0:	2101      	movs	r1, #1
 80087b2:	f004 f927 	bl	800ca04 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80087b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087b8:	b2db      	uxtb	r3, r3
 80087ba:	4619      	mov	r1, r3
 80087bc:	6878      	ldr	r0, [r7, #4]
 80087be:	f005 ffee 	bl	800e79e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80087c2:	693b      	ldr	r3, [r7, #16]
 80087c4:	f003 0308 	and.w	r3, r3, #8
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d008      	beq.n	80087de <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80087cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087ce:	015a      	lsls	r2, r3, #5
 80087d0:	69fb      	ldr	r3, [r7, #28]
 80087d2:	4413      	add	r3, r2
 80087d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087d8:	461a      	mov	r2, r3
 80087da:	2308      	movs	r3, #8
 80087dc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80087de:	693b      	ldr	r3, [r7, #16]
 80087e0:	f003 0310 	and.w	r3, r3, #16
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d008      	beq.n	80087fa <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80087e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087ea:	015a      	lsls	r2, r3, #5
 80087ec:	69fb      	ldr	r3, [r7, #28]
 80087ee:	4413      	add	r3, r2
 80087f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087f4:	461a      	mov	r2, r3
 80087f6:	2310      	movs	r3, #16
 80087f8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80087fa:	693b      	ldr	r3, [r7, #16]
 80087fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008800:	2b00      	cmp	r3, #0
 8008802:	d008      	beq.n	8008816 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8008804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008806:	015a      	lsls	r2, r3, #5
 8008808:	69fb      	ldr	r3, [r7, #28]
 800880a:	4413      	add	r3, r2
 800880c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008810:	461a      	mov	r2, r3
 8008812:	2340      	movs	r3, #64	; 0x40
 8008814:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8008816:	693b      	ldr	r3, [r7, #16]
 8008818:	f003 0302 	and.w	r3, r3, #2
 800881c:	2b00      	cmp	r3, #0
 800881e:	d008      	beq.n	8008832 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8008820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008822:	015a      	lsls	r2, r3, #5
 8008824:	69fb      	ldr	r3, [r7, #28]
 8008826:	4413      	add	r3, r2
 8008828:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800882c:	461a      	mov	r2, r3
 800882e:	2302      	movs	r3, #2
 8008830:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8008832:	693b      	ldr	r3, [r7, #16]
 8008834:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008838:	2b00      	cmp	r3, #0
 800883a:	d003      	beq.n	8008844 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800883c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800883e:	6878      	ldr	r0, [r7, #4]
 8008840:	f000 fc1b 	bl	800907a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8008844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008846:	3301      	adds	r3, #1
 8008848:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800884a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800884c:	085b      	lsrs	r3, r3, #1
 800884e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8008850:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008852:	2b00      	cmp	r3, #0
 8008854:	f47f af49 	bne.w	80086ea <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	4618      	mov	r0, r3
 800885e:	f004 f80c 	bl	800c87a <USB_ReadInterrupts>
 8008862:	4603      	mov	r3, r0
 8008864:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008868:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800886c:	d122      	bne.n	80088b4 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800886e:	69fb      	ldr	r3, [r7, #28]
 8008870:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008874:	685b      	ldr	r3, [r3, #4]
 8008876:	69fa      	ldr	r2, [r7, #28]
 8008878:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800887c:	f023 0301 	bic.w	r3, r3, #1
 8008880:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8008888:	2b01      	cmp	r3, #1
 800888a:	d108      	bne.n	800889e <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	2200      	movs	r2, #0
 8008890:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8008894:	2100      	movs	r1, #0
 8008896:	6878      	ldr	r0, [r7, #4]
 8008898:	f000 fe26 	bl	80094e8 <HAL_PCDEx_LPM_Callback>
 800889c:	e002      	b.n	80088a4 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800889e:	6878      	ldr	r0, [r7, #4]
 80088a0:	f005 fff4 	bl	800e88c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	695a      	ldr	r2, [r3, #20]
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80088b2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	4618      	mov	r0, r3
 80088ba:	f003 ffde 	bl	800c87a <USB_ReadInterrupts>
 80088be:	4603      	mov	r3, r0
 80088c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80088c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80088c8:	d112      	bne.n	80088f0 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80088ca:	69fb      	ldr	r3, [r7, #28]
 80088cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80088d0:	689b      	ldr	r3, [r3, #8]
 80088d2:	f003 0301 	and.w	r3, r3, #1
 80088d6:	2b01      	cmp	r3, #1
 80088d8:	d102      	bne.n	80088e0 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80088da:	6878      	ldr	r0, [r7, #4]
 80088dc:	f005 ffb0 	bl	800e840 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	695a      	ldr	r2, [r3, #20]
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80088ee:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	4618      	mov	r0, r3
 80088f6:	f003 ffc0 	bl	800c87a <USB_ReadInterrupts>
 80088fa:	4603      	mov	r3, r0
 80088fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008900:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008904:	f040 80c7 	bne.w	8008a96 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008908:	69fb      	ldr	r3, [r7, #28]
 800890a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800890e:	685b      	ldr	r3, [r3, #4]
 8008910:	69fa      	ldr	r2, [r7, #28]
 8008912:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008916:	f023 0301 	bic.w	r3, r3, #1
 800891a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	2110      	movs	r1, #16
 8008922:	4618      	mov	r0, r3
 8008924:	f003 f8a0 	bl	800ba68 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008928:	2300      	movs	r3, #0
 800892a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800892c:	e056      	b.n	80089dc <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800892e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008930:	015a      	lsls	r2, r3, #5
 8008932:	69fb      	ldr	r3, [r7, #28]
 8008934:	4413      	add	r3, r2
 8008936:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800893a:	461a      	mov	r2, r3
 800893c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008940:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008942:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008944:	015a      	lsls	r2, r3, #5
 8008946:	69fb      	ldr	r3, [r7, #28]
 8008948:	4413      	add	r3, r2
 800894a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008952:	0151      	lsls	r1, r2, #5
 8008954:	69fa      	ldr	r2, [r7, #28]
 8008956:	440a      	add	r2, r1
 8008958:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800895c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008960:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008962:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008964:	015a      	lsls	r2, r3, #5
 8008966:	69fb      	ldr	r3, [r7, #28]
 8008968:	4413      	add	r3, r2
 800896a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008972:	0151      	lsls	r1, r2, #5
 8008974:	69fa      	ldr	r2, [r7, #28]
 8008976:	440a      	add	r2, r1
 8008978:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800897c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008980:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8008982:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008984:	015a      	lsls	r2, r3, #5
 8008986:	69fb      	ldr	r3, [r7, #28]
 8008988:	4413      	add	r3, r2
 800898a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800898e:	461a      	mov	r2, r3
 8008990:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008994:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008996:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008998:	015a      	lsls	r2, r3, #5
 800899a:	69fb      	ldr	r3, [r7, #28]
 800899c:	4413      	add	r3, r2
 800899e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80089a6:	0151      	lsls	r1, r2, #5
 80089a8:	69fa      	ldr	r2, [r7, #28]
 80089aa:	440a      	add	r2, r1
 80089ac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80089b0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80089b4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80089b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089b8:	015a      	lsls	r2, r3, #5
 80089ba:	69fb      	ldr	r3, [r7, #28]
 80089bc:	4413      	add	r3, r2
 80089be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80089c6:	0151      	lsls	r1, r2, #5
 80089c8:	69fa      	ldr	r2, [r7, #28]
 80089ca:	440a      	add	r2, r1
 80089cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80089d0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80089d4:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80089d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089d8:	3301      	adds	r3, #1
 80089da:	62fb      	str	r3, [r7, #44]	; 0x2c
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	685b      	ldr	r3, [r3, #4]
 80089e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80089e2:	429a      	cmp	r2, r3
 80089e4:	d3a3      	bcc.n	800892e <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80089e6:	69fb      	ldr	r3, [r7, #28]
 80089e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089ec:	69db      	ldr	r3, [r3, #28]
 80089ee:	69fa      	ldr	r2, [r7, #28]
 80089f0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80089f4:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80089f8:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d016      	beq.n	8008a30 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8008a02:	69fb      	ldr	r3, [r7, #28]
 8008a04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a08:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008a0c:	69fa      	ldr	r2, [r7, #28]
 8008a0e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008a12:	f043 030b 	orr.w	r3, r3, #11
 8008a16:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8008a1a:	69fb      	ldr	r3, [r7, #28]
 8008a1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a22:	69fa      	ldr	r2, [r7, #28]
 8008a24:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008a28:	f043 030b 	orr.w	r3, r3, #11
 8008a2c:	6453      	str	r3, [r2, #68]	; 0x44
 8008a2e:	e015      	b.n	8008a5c <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8008a30:	69fb      	ldr	r3, [r7, #28]
 8008a32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a36:	695b      	ldr	r3, [r3, #20]
 8008a38:	69fa      	ldr	r2, [r7, #28]
 8008a3a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008a3e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008a42:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8008a46:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8008a48:	69fb      	ldr	r3, [r7, #28]
 8008a4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a4e:	691b      	ldr	r3, [r3, #16]
 8008a50:	69fa      	ldr	r2, [r7, #28]
 8008a52:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008a56:	f043 030b 	orr.w	r3, r3, #11
 8008a5a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8008a5c:	69fb      	ldr	r3, [r7, #28]
 8008a5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	69fa      	ldr	r2, [r7, #28]
 8008a66:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008a6a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008a6e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	6818      	ldr	r0, [r3, #0]
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	691b      	ldr	r3, [r3, #16]
 8008a78:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008a80:	461a      	mov	r2, r3
 8008a82:	f003 ffbf 	bl	800ca04 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	695a      	ldr	r2, [r3, #20]
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8008a94:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	4618      	mov	r0, r3
 8008a9c:	f003 feed 	bl	800c87a <USB_ReadInterrupts>
 8008aa0:	4603      	mov	r3, r0
 8008aa2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008aa6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008aaa:	d124      	bne.n	8008af6 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	4618      	mov	r0, r3
 8008ab2:	f003 ff83 	bl	800c9bc <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	4618      	mov	r0, r3
 8008abc:	f003 f835 	bl	800bb2a <USB_GetDevSpeed>
 8008ac0:	4603      	mov	r3, r0
 8008ac2:	461a      	mov	r2, r3
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681c      	ldr	r4, [r3, #0]
 8008acc:	f001 f944 	bl	8009d58 <HAL_RCC_GetHCLKFreq>
 8008ad0:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008ad6:	b2db      	uxtb	r3, r3
 8008ad8:	461a      	mov	r2, r3
 8008ada:	4620      	mov	r0, r4
 8008adc:	f002 fd72 	bl	800b5c4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8008ae0:	6878      	ldr	r0, [r7, #4]
 8008ae2:	f005 fe84 	bl	800e7ee <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	695a      	ldr	r2, [r3, #20]
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8008af4:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	4618      	mov	r0, r3
 8008afc:	f003 febd 	bl	800c87a <USB_ReadInterrupts>
 8008b00:	4603      	mov	r3, r0
 8008b02:	f003 0308 	and.w	r3, r3, #8
 8008b06:	2b08      	cmp	r3, #8
 8008b08:	d10a      	bne.n	8008b20 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8008b0a:	6878      	ldr	r0, [r7, #4]
 8008b0c:	f005 fe61 	bl	800e7d2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	695a      	ldr	r2, [r3, #20]
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	f002 0208 	and.w	r2, r2, #8
 8008b1e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	4618      	mov	r0, r3
 8008b26:	f003 fea8 	bl	800c87a <USB_ReadInterrupts>
 8008b2a:	4603      	mov	r3, r0
 8008b2c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008b30:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008b34:	d10f      	bne.n	8008b56 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8008b36:	2300      	movs	r3, #0
 8008b38:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8008b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b3c:	b2db      	uxtb	r3, r3
 8008b3e:	4619      	mov	r1, r3
 8008b40:	6878      	ldr	r0, [r7, #4]
 8008b42:	f005 fec3 	bl	800e8cc <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	695a      	ldr	r2, [r3, #20]
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8008b54:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	f003 fe8d 	bl	800c87a <USB_ReadInterrupts>
 8008b60:	4603      	mov	r3, r0
 8008b62:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008b66:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008b6a:	d10f      	bne.n	8008b8c <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8008b6c:	2300      	movs	r3, #0
 8008b6e:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8008b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b72:	b2db      	uxtb	r3, r3
 8008b74:	4619      	mov	r1, r3
 8008b76:	6878      	ldr	r0, [r7, #4]
 8008b78:	f005 fe96 	bl	800e8a8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	695a      	ldr	r2, [r3, #20]
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8008b8a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	4618      	mov	r0, r3
 8008b92:	f003 fe72 	bl	800c87a <USB_ReadInterrupts>
 8008b96:	4603      	mov	r3, r0
 8008b98:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008b9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ba0:	d10a      	bne.n	8008bb8 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8008ba2:	6878      	ldr	r0, [r7, #4]
 8008ba4:	f005 fea4 	bl	800e8f0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	695a      	ldr	r2, [r3, #20]
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8008bb6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	4618      	mov	r0, r3
 8008bbe:	f003 fe5c 	bl	800c87a <USB_ReadInterrupts>
 8008bc2:	4603      	mov	r3, r0
 8008bc4:	f003 0304 	and.w	r3, r3, #4
 8008bc8:	2b04      	cmp	r3, #4
 8008bca:	d115      	bne.n	8008bf8 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	685b      	ldr	r3, [r3, #4]
 8008bd2:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8008bd4:	69bb      	ldr	r3, [r7, #24]
 8008bd6:	f003 0304 	and.w	r3, r3, #4
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d002      	beq.n	8008be4 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8008bde:	6878      	ldr	r0, [r7, #4]
 8008be0:	f005 fe94 	bl	800e90c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	6859      	ldr	r1, [r3, #4]
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	69ba      	ldr	r2, [r7, #24]
 8008bf0:	430a      	orrs	r2, r1
 8008bf2:	605a      	str	r2, [r3, #4]
 8008bf4:	e000      	b.n	8008bf8 <HAL_PCD_IRQHandler+0x75e>
      return;
 8008bf6:	bf00      	nop
    }
  }
}
 8008bf8:	3734      	adds	r7, #52	; 0x34
 8008bfa:	46bd      	mov	sp, r7
 8008bfc:	bd90      	pop	{r4, r7, pc}

08008bfe <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8008bfe:	b580      	push	{r7, lr}
 8008c00:	b082      	sub	sp, #8
 8008c02:	af00      	add	r7, sp, #0
 8008c04:	6078      	str	r0, [r7, #4]
 8008c06:	460b      	mov	r3, r1
 8008c08:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008c10:	2b01      	cmp	r3, #1
 8008c12:	d101      	bne.n	8008c18 <HAL_PCD_SetAddress+0x1a>
 8008c14:	2302      	movs	r3, #2
 8008c16:	e013      	b.n	8008c40 <HAL_PCD_SetAddress+0x42>
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	2201      	movs	r2, #1
 8008c1c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	78fa      	ldrb	r2, [r7, #3]
 8008c24:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	78fa      	ldrb	r2, [r7, #3]
 8008c2e:	4611      	mov	r1, r2
 8008c30:	4618      	mov	r0, r3
 8008c32:	f003 fdcc 	bl	800c7ce <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	2200      	movs	r2, #0
 8008c3a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8008c3e:	2300      	movs	r3, #0
}
 8008c40:	4618      	mov	r0, r3
 8008c42:	3708      	adds	r7, #8
 8008c44:	46bd      	mov	sp, r7
 8008c46:	bd80      	pop	{r7, pc}

08008c48 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8008c48:	b580      	push	{r7, lr}
 8008c4a:	b084      	sub	sp, #16
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	6078      	str	r0, [r7, #4]
 8008c50:	4608      	mov	r0, r1
 8008c52:	4611      	mov	r1, r2
 8008c54:	461a      	mov	r2, r3
 8008c56:	4603      	mov	r3, r0
 8008c58:	70fb      	strb	r3, [r7, #3]
 8008c5a:	460b      	mov	r3, r1
 8008c5c:	803b      	strh	r3, [r7, #0]
 8008c5e:	4613      	mov	r3, r2
 8008c60:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8008c62:	2300      	movs	r3, #0
 8008c64:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008c66:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	da0f      	bge.n	8008c8e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008c6e:	78fb      	ldrb	r3, [r7, #3]
 8008c70:	f003 020f 	and.w	r2, r3, #15
 8008c74:	4613      	mov	r3, r2
 8008c76:	00db      	lsls	r3, r3, #3
 8008c78:	1a9b      	subs	r3, r3, r2
 8008c7a:	009b      	lsls	r3, r3, #2
 8008c7c:	3338      	adds	r3, #56	; 0x38
 8008c7e:	687a      	ldr	r2, [r7, #4]
 8008c80:	4413      	add	r3, r2
 8008c82:	3304      	adds	r3, #4
 8008c84:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	2201      	movs	r2, #1
 8008c8a:	705a      	strb	r2, [r3, #1]
 8008c8c:	e00f      	b.n	8008cae <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008c8e:	78fb      	ldrb	r3, [r7, #3]
 8008c90:	f003 020f 	and.w	r2, r3, #15
 8008c94:	4613      	mov	r3, r2
 8008c96:	00db      	lsls	r3, r3, #3
 8008c98:	1a9b      	subs	r3, r3, r2
 8008c9a:	009b      	lsls	r3, r3, #2
 8008c9c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8008ca0:	687a      	ldr	r2, [r7, #4]
 8008ca2:	4413      	add	r3, r2
 8008ca4:	3304      	adds	r3, #4
 8008ca6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	2200      	movs	r2, #0
 8008cac:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8008cae:	78fb      	ldrb	r3, [r7, #3]
 8008cb0:	f003 030f 	and.w	r3, r3, #15
 8008cb4:	b2da      	uxtb	r2, r3
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8008cba:	883a      	ldrh	r2, [r7, #0]
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	78ba      	ldrb	r2, [r7, #2]
 8008cc4:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	785b      	ldrb	r3, [r3, #1]
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d004      	beq.n	8008cd8 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	781b      	ldrb	r3, [r3, #0]
 8008cd2:	b29a      	uxth	r2, r3
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8008cd8:	78bb      	ldrb	r3, [r7, #2]
 8008cda:	2b02      	cmp	r3, #2
 8008cdc:	d102      	bne.n	8008ce4 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	2200      	movs	r2, #0
 8008ce2:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008cea:	2b01      	cmp	r3, #1
 8008cec:	d101      	bne.n	8008cf2 <HAL_PCD_EP_Open+0xaa>
 8008cee:	2302      	movs	r3, #2
 8008cf0:	e00e      	b.n	8008d10 <HAL_PCD_EP_Open+0xc8>
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	2201      	movs	r2, #1
 8008cf6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	68f9      	ldr	r1, [r7, #12]
 8008d00:	4618      	mov	r0, r3
 8008d02:	f002 ff37 	bl	800bb74 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	2200      	movs	r2, #0
 8008d0a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8008d0e:	7afb      	ldrb	r3, [r7, #11]
}
 8008d10:	4618      	mov	r0, r3
 8008d12:	3710      	adds	r7, #16
 8008d14:	46bd      	mov	sp, r7
 8008d16:	bd80      	pop	{r7, pc}

08008d18 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008d18:	b580      	push	{r7, lr}
 8008d1a:	b084      	sub	sp, #16
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	6078      	str	r0, [r7, #4]
 8008d20:	460b      	mov	r3, r1
 8008d22:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008d24:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	da0f      	bge.n	8008d4c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008d2c:	78fb      	ldrb	r3, [r7, #3]
 8008d2e:	f003 020f 	and.w	r2, r3, #15
 8008d32:	4613      	mov	r3, r2
 8008d34:	00db      	lsls	r3, r3, #3
 8008d36:	1a9b      	subs	r3, r3, r2
 8008d38:	009b      	lsls	r3, r3, #2
 8008d3a:	3338      	adds	r3, #56	; 0x38
 8008d3c:	687a      	ldr	r2, [r7, #4]
 8008d3e:	4413      	add	r3, r2
 8008d40:	3304      	adds	r3, #4
 8008d42:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	2201      	movs	r2, #1
 8008d48:	705a      	strb	r2, [r3, #1]
 8008d4a:	e00f      	b.n	8008d6c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008d4c:	78fb      	ldrb	r3, [r7, #3]
 8008d4e:	f003 020f 	and.w	r2, r3, #15
 8008d52:	4613      	mov	r3, r2
 8008d54:	00db      	lsls	r3, r3, #3
 8008d56:	1a9b      	subs	r3, r3, r2
 8008d58:	009b      	lsls	r3, r3, #2
 8008d5a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8008d5e:	687a      	ldr	r2, [r7, #4]
 8008d60:	4413      	add	r3, r2
 8008d62:	3304      	adds	r3, #4
 8008d64:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	2200      	movs	r2, #0
 8008d6a:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8008d6c:	78fb      	ldrb	r3, [r7, #3]
 8008d6e:	f003 030f 	and.w	r3, r3, #15
 8008d72:	b2da      	uxtb	r2, r3
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008d7e:	2b01      	cmp	r3, #1
 8008d80:	d101      	bne.n	8008d86 <HAL_PCD_EP_Close+0x6e>
 8008d82:	2302      	movs	r3, #2
 8008d84:	e00e      	b.n	8008da4 <HAL_PCD_EP_Close+0x8c>
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	2201      	movs	r2, #1
 8008d8a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	68f9      	ldr	r1, [r7, #12]
 8008d94:	4618      	mov	r0, r3
 8008d96:	f002 ff75 	bl	800bc84 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	2200      	movs	r2, #0
 8008d9e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8008da2:	2300      	movs	r3, #0
}
 8008da4:	4618      	mov	r0, r3
 8008da6:	3710      	adds	r7, #16
 8008da8:	46bd      	mov	sp, r7
 8008daa:	bd80      	pop	{r7, pc}

08008dac <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008dac:	b580      	push	{r7, lr}
 8008dae:	b086      	sub	sp, #24
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	60f8      	str	r0, [r7, #12]
 8008db4:	607a      	str	r2, [r7, #4]
 8008db6:	603b      	str	r3, [r7, #0]
 8008db8:	460b      	mov	r3, r1
 8008dba:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008dbc:	7afb      	ldrb	r3, [r7, #11]
 8008dbe:	f003 020f 	and.w	r2, r3, #15
 8008dc2:	4613      	mov	r3, r2
 8008dc4:	00db      	lsls	r3, r3, #3
 8008dc6:	1a9b      	subs	r3, r3, r2
 8008dc8:	009b      	lsls	r3, r3, #2
 8008dca:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8008dce:	68fa      	ldr	r2, [r7, #12]
 8008dd0:	4413      	add	r3, r2
 8008dd2:	3304      	adds	r3, #4
 8008dd4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008dd6:	697b      	ldr	r3, [r7, #20]
 8008dd8:	687a      	ldr	r2, [r7, #4]
 8008dda:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8008ddc:	697b      	ldr	r3, [r7, #20]
 8008dde:	683a      	ldr	r2, [r7, #0]
 8008de0:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8008de2:	697b      	ldr	r3, [r7, #20]
 8008de4:	2200      	movs	r2, #0
 8008de6:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8008de8:	697b      	ldr	r3, [r7, #20]
 8008dea:	2200      	movs	r2, #0
 8008dec:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008dee:	7afb      	ldrb	r3, [r7, #11]
 8008df0:	f003 030f 	and.w	r3, r3, #15
 8008df4:	b2da      	uxtb	r2, r3
 8008df6:	697b      	ldr	r3, [r7, #20]
 8008df8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	691b      	ldr	r3, [r3, #16]
 8008dfe:	2b01      	cmp	r3, #1
 8008e00:	d102      	bne.n	8008e08 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8008e02:	687a      	ldr	r2, [r7, #4]
 8008e04:	697b      	ldr	r3, [r7, #20]
 8008e06:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8008e08:	7afb      	ldrb	r3, [r7, #11]
 8008e0a:	f003 030f 	and.w	r3, r3, #15
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d109      	bne.n	8008e26 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	6818      	ldr	r0, [r3, #0]
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	691b      	ldr	r3, [r3, #16]
 8008e1a:	b2db      	uxtb	r3, r3
 8008e1c:	461a      	mov	r2, r3
 8008e1e:	6979      	ldr	r1, [r7, #20]
 8008e20:	f003 fa50 	bl	800c2c4 <USB_EP0StartXfer>
 8008e24:	e008      	b.n	8008e38 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	6818      	ldr	r0, [r3, #0]
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	691b      	ldr	r3, [r3, #16]
 8008e2e:	b2db      	uxtb	r3, r3
 8008e30:	461a      	mov	r2, r3
 8008e32:	6979      	ldr	r1, [r7, #20]
 8008e34:	f003 f802 	bl	800be3c <USB_EPStartXfer>
  }

  return HAL_OK;
 8008e38:	2300      	movs	r3, #0
}
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	3718      	adds	r7, #24
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	bd80      	pop	{r7, pc}

08008e42 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008e42:	b480      	push	{r7}
 8008e44:	b083      	sub	sp, #12
 8008e46:	af00      	add	r7, sp, #0
 8008e48:	6078      	str	r0, [r7, #4]
 8008e4a:	460b      	mov	r3, r1
 8008e4c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8008e4e:	78fb      	ldrb	r3, [r7, #3]
 8008e50:	f003 020f 	and.w	r2, r3, #15
 8008e54:	6879      	ldr	r1, [r7, #4]
 8008e56:	4613      	mov	r3, r2
 8008e58:	00db      	lsls	r3, r3, #3
 8008e5a:	1a9b      	subs	r3, r3, r2
 8008e5c:	009b      	lsls	r3, r3, #2
 8008e5e:	440b      	add	r3, r1
 8008e60:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8008e64:	681b      	ldr	r3, [r3, #0]
}
 8008e66:	4618      	mov	r0, r3
 8008e68:	370c      	adds	r7, #12
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e70:	4770      	bx	lr

08008e72 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008e72:	b580      	push	{r7, lr}
 8008e74:	b086      	sub	sp, #24
 8008e76:	af00      	add	r7, sp, #0
 8008e78:	60f8      	str	r0, [r7, #12]
 8008e7a:	607a      	str	r2, [r7, #4]
 8008e7c:	603b      	str	r3, [r7, #0]
 8008e7e:	460b      	mov	r3, r1
 8008e80:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008e82:	7afb      	ldrb	r3, [r7, #11]
 8008e84:	f003 020f 	and.w	r2, r3, #15
 8008e88:	4613      	mov	r3, r2
 8008e8a:	00db      	lsls	r3, r3, #3
 8008e8c:	1a9b      	subs	r3, r3, r2
 8008e8e:	009b      	lsls	r3, r3, #2
 8008e90:	3338      	adds	r3, #56	; 0x38
 8008e92:	68fa      	ldr	r2, [r7, #12]
 8008e94:	4413      	add	r3, r2
 8008e96:	3304      	adds	r3, #4
 8008e98:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008e9a:	697b      	ldr	r3, [r7, #20]
 8008e9c:	687a      	ldr	r2, [r7, #4]
 8008e9e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8008ea0:	697b      	ldr	r3, [r7, #20]
 8008ea2:	683a      	ldr	r2, [r7, #0]
 8008ea4:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8008ea6:	697b      	ldr	r3, [r7, #20]
 8008ea8:	2200      	movs	r2, #0
 8008eaa:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8008eac:	697b      	ldr	r3, [r7, #20]
 8008eae:	2201      	movs	r2, #1
 8008eb0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008eb2:	7afb      	ldrb	r3, [r7, #11]
 8008eb4:	f003 030f 	and.w	r3, r3, #15
 8008eb8:	b2da      	uxtb	r2, r3
 8008eba:	697b      	ldr	r3, [r7, #20]
 8008ebc:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	691b      	ldr	r3, [r3, #16]
 8008ec2:	2b01      	cmp	r3, #1
 8008ec4:	d102      	bne.n	8008ecc <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8008ec6:	687a      	ldr	r2, [r7, #4]
 8008ec8:	697b      	ldr	r3, [r7, #20]
 8008eca:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8008ecc:	7afb      	ldrb	r3, [r7, #11]
 8008ece:	f003 030f 	and.w	r3, r3, #15
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d109      	bne.n	8008eea <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	6818      	ldr	r0, [r3, #0]
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	691b      	ldr	r3, [r3, #16]
 8008ede:	b2db      	uxtb	r3, r3
 8008ee0:	461a      	mov	r2, r3
 8008ee2:	6979      	ldr	r1, [r7, #20]
 8008ee4:	f003 f9ee 	bl	800c2c4 <USB_EP0StartXfer>
 8008ee8:	e008      	b.n	8008efc <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	6818      	ldr	r0, [r3, #0]
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	691b      	ldr	r3, [r3, #16]
 8008ef2:	b2db      	uxtb	r3, r3
 8008ef4:	461a      	mov	r2, r3
 8008ef6:	6979      	ldr	r1, [r7, #20]
 8008ef8:	f002 ffa0 	bl	800be3c <USB_EPStartXfer>
  }

  return HAL_OK;
 8008efc:	2300      	movs	r3, #0
}
 8008efe:	4618      	mov	r0, r3
 8008f00:	3718      	adds	r7, #24
 8008f02:	46bd      	mov	sp, r7
 8008f04:	bd80      	pop	{r7, pc}

08008f06 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008f06:	b580      	push	{r7, lr}
 8008f08:	b084      	sub	sp, #16
 8008f0a:	af00      	add	r7, sp, #0
 8008f0c:	6078      	str	r0, [r7, #4]
 8008f0e:	460b      	mov	r3, r1
 8008f10:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8008f12:	78fb      	ldrb	r3, [r7, #3]
 8008f14:	f003 020f 	and.w	r2, r3, #15
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	685b      	ldr	r3, [r3, #4]
 8008f1c:	429a      	cmp	r2, r3
 8008f1e:	d901      	bls.n	8008f24 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8008f20:	2301      	movs	r3, #1
 8008f22:	e050      	b.n	8008fc6 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008f24:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	da0f      	bge.n	8008f4c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008f2c:	78fb      	ldrb	r3, [r7, #3]
 8008f2e:	f003 020f 	and.w	r2, r3, #15
 8008f32:	4613      	mov	r3, r2
 8008f34:	00db      	lsls	r3, r3, #3
 8008f36:	1a9b      	subs	r3, r3, r2
 8008f38:	009b      	lsls	r3, r3, #2
 8008f3a:	3338      	adds	r3, #56	; 0x38
 8008f3c:	687a      	ldr	r2, [r7, #4]
 8008f3e:	4413      	add	r3, r2
 8008f40:	3304      	adds	r3, #4
 8008f42:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	2201      	movs	r2, #1
 8008f48:	705a      	strb	r2, [r3, #1]
 8008f4a:	e00d      	b.n	8008f68 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8008f4c:	78fa      	ldrb	r2, [r7, #3]
 8008f4e:	4613      	mov	r3, r2
 8008f50:	00db      	lsls	r3, r3, #3
 8008f52:	1a9b      	subs	r3, r3, r2
 8008f54:	009b      	lsls	r3, r3, #2
 8008f56:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8008f5a:	687a      	ldr	r2, [r7, #4]
 8008f5c:	4413      	add	r3, r2
 8008f5e:	3304      	adds	r3, #4
 8008f60:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	2200      	movs	r2, #0
 8008f66:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	2201      	movs	r2, #1
 8008f6c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008f6e:	78fb      	ldrb	r3, [r7, #3]
 8008f70:	f003 030f 	and.w	r3, r3, #15
 8008f74:	b2da      	uxtb	r2, r3
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008f80:	2b01      	cmp	r3, #1
 8008f82:	d101      	bne.n	8008f88 <HAL_PCD_EP_SetStall+0x82>
 8008f84:	2302      	movs	r3, #2
 8008f86:	e01e      	b.n	8008fc6 <HAL_PCD_EP_SetStall+0xc0>
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	2201      	movs	r2, #1
 8008f8c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	68f9      	ldr	r1, [r7, #12]
 8008f96:	4618      	mov	r0, r3
 8008f98:	f003 fb45 	bl	800c626 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8008f9c:	78fb      	ldrb	r3, [r7, #3]
 8008f9e:	f003 030f 	and.w	r3, r3, #15
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d10a      	bne.n	8008fbc <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	6818      	ldr	r0, [r3, #0]
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	691b      	ldr	r3, [r3, #16]
 8008fae:	b2d9      	uxtb	r1, r3
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008fb6:	461a      	mov	r2, r3
 8008fb8:	f003 fd24 	bl	800ca04 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	2200      	movs	r2, #0
 8008fc0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8008fc4:	2300      	movs	r3, #0
}
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	3710      	adds	r7, #16
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	bd80      	pop	{r7, pc}

08008fce <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008fce:	b580      	push	{r7, lr}
 8008fd0:	b084      	sub	sp, #16
 8008fd2:	af00      	add	r7, sp, #0
 8008fd4:	6078      	str	r0, [r7, #4]
 8008fd6:	460b      	mov	r3, r1
 8008fd8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8008fda:	78fb      	ldrb	r3, [r7, #3]
 8008fdc:	f003 020f 	and.w	r2, r3, #15
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	685b      	ldr	r3, [r3, #4]
 8008fe4:	429a      	cmp	r2, r3
 8008fe6:	d901      	bls.n	8008fec <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8008fe8:	2301      	movs	r3, #1
 8008fea:	e042      	b.n	8009072 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008fec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	da0f      	bge.n	8009014 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008ff4:	78fb      	ldrb	r3, [r7, #3]
 8008ff6:	f003 020f 	and.w	r2, r3, #15
 8008ffa:	4613      	mov	r3, r2
 8008ffc:	00db      	lsls	r3, r3, #3
 8008ffe:	1a9b      	subs	r3, r3, r2
 8009000:	009b      	lsls	r3, r3, #2
 8009002:	3338      	adds	r3, #56	; 0x38
 8009004:	687a      	ldr	r2, [r7, #4]
 8009006:	4413      	add	r3, r2
 8009008:	3304      	adds	r3, #4
 800900a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	2201      	movs	r2, #1
 8009010:	705a      	strb	r2, [r3, #1]
 8009012:	e00f      	b.n	8009034 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009014:	78fb      	ldrb	r3, [r7, #3]
 8009016:	f003 020f 	and.w	r2, r3, #15
 800901a:	4613      	mov	r3, r2
 800901c:	00db      	lsls	r3, r3, #3
 800901e:	1a9b      	subs	r3, r3, r2
 8009020:	009b      	lsls	r3, r3, #2
 8009022:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009026:	687a      	ldr	r2, [r7, #4]
 8009028:	4413      	add	r3, r2
 800902a:	3304      	adds	r3, #4
 800902c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	2200      	movs	r2, #0
 8009032:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	2200      	movs	r2, #0
 8009038:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800903a:	78fb      	ldrb	r3, [r7, #3]
 800903c:	f003 030f 	and.w	r3, r3, #15
 8009040:	b2da      	uxtb	r2, r3
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800904c:	2b01      	cmp	r3, #1
 800904e:	d101      	bne.n	8009054 <HAL_PCD_EP_ClrStall+0x86>
 8009050:	2302      	movs	r3, #2
 8009052:	e00e      	b.n	8009072 <HAL_PCD_EP_ClrStall+0xa4>
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	2201      	movs	r2, #1
 8009058:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	68f9      	ldr	r1, [r7, #12]
 8009062:	4618      	mov	r0, r3
 8009064:	f003 fb4d 	bl	800c702 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	2200      	movs	r2, #0
 800906c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8009070:	2300      	movs	r3, #0
}
 8009072:	4618      	mov	r0, r3
 8009074:	3710      	adds	r7, #16
 8009076:	46bd      	mov	sp, r7
 8009078:	bd80      	pop	{r7, pc}

0800907a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800907a:	b580      	push	{r7, lr}
 800907c:	b08a      	sub	sp, #40	; 0x28
 800907e:	af02      	add	r7, sp, #8
 8009080:	6078      	str	r0, [r7, #4]
 8009082:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800908a:	697b      	ldr	r3, [r7, #20]
 800908c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800908e:	683a      	ldr	r2, [r7, #0]
 8009090:	4613      	mov	r3, r2
 8009092:	00db      	lsls	r3, r3, #3
 8009094:	1a9b      	subs	r3, r3, r2
 8009096:	009b      	lsls	r3, r3, #2
 8009098:	3338      	adds	r3, #56	; 0x38
 800909a:	687a      	ldr	r2, [r7, #4]
 800909c:	4413      	add	r3, r2
 800909e:	3304      	adds	r3, #4
 80090a0:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	699a      	ldr	r2, [r3, #24]
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	695b      	ldr	r3, [r3, #20]
 80090aa:	429a      	cmp	r2, r3
 80090ac:	d901      	bls.n	80090b2 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80090ae:	2301      	movs	r3, #1
 80090b0:	e06c      	b.n	800918c <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	695a      	ldr	r2, [r3, #20]
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	699b      	ldr	r3, [r3, #24]
 80090ba:	1ad3      	subs	r3, r2, r3
 80090bc:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	689b      	ldr	r3, [r3, #8]
 80090c2:	69fa      	ldr	r2, [r7, #28]
 80090c4:	429a      	cmp	r2, r3
 80090c6:	d902      	bls.n	80090ce <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	689b      	ldr	r3, [r3, #8]
 80090cc:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80090ce:	69fb      	ldr	r3, [r7, #28]
 80090d0:	3303      	adds	r3, #3
 80090d2:	089b      	lsrs	r3, r3, #2
 80090d4:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80090d6:	e02b      	b.n	8009130 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	695a      	ldr	r2, [r3, #20]
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	699b      	ldr	r3, [r3, #24]
 80090e0:	1ad3      	subs	r3, r2, r3
 80090e2:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	689b      	ldr	r3, [r3, #8]
 80090e8:	69fa      	ldr	r2, [r7, #28]
 80090ea:	429a      	cmp	r2, r3
 80090ec:	d902      	bls.n	80090f4 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	689b      	ldr	r3, [r3, #8]
 80090f2:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80090f4:	69fb      	ldr	r3, [r7, #28]
 80090f6:	3303      	adds	r3, #3
 80090f8:	089b      	lsrs	r3, r3, #2
 80090fa:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	68d9      	ldr	r1, [r3, #12]
 8009100:	683b      	ldr	r3, [r7, #0]
 8009102:	b2da      	uxtb	r2, r3
 8009104:	69fb      	ldr	r3, [r7, #28]
 8009106:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800910c:	b2db      	uxtb	r3, r3
 800910e:	9300      	str	r3, [sp, #0]
 8009110:	4603      	mov	r3, r0
 8009112:	6978      	ldr	r0, [r7, #20]
 8009114:	f003 fa29 	bl	800c56a <USB_WritePacket>

    ep->xfer_buff  += len;
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	68da      	ldr	r2, [r3, #12]
 800911c:	69fb      	ldr	r3, [r7, #28]
 800911e:	441a      	add	r2, r3
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	699a      	ldr	r2, [r3, #24]
 8009128:	69fb      	ldr	r3, [r7, #28]
 800912a:	441a      	add	r2, r3
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009130:	683b      	ldr	r3, [r7, #0]
 8009132:	015a      	lsls	r2, r3, #5
 8009134:	693b      	ldr	r3, [r7, #16]
 8009136:	4413      	add	r3, r2
 8009138:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800913c:	699b      	ldr	r3, [r3, #24]
 800913e:	b29b      	uxth	r3, r3
 8009140:	69ba      	ldr	r2, [r7, #24]
 8009142:	429a      	cmp	r2, r3
 8009144:	d809      	bhi.n	800915a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	699a      	ldr	r2, [r3, #24]
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800914e:	429a      	cmp	r2, r3
 8009150:	d203      	bcs.n	800915a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	695b      	ldr	r3, [r3, #20]
 8009156:	2b00      	cmp	r3, #0
 8009158:	d1be      	bne.n	80090d8 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	695a      	ldr	r2, [r3, #20]
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	699b      	ldr	r3, [r3, #24]
 8009162:	429a      	cmp	r2, r3
 8009164:	d811      	bhi.n	800918a <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8009166:	683b      	ldr	r3, [r7, #0]
 8009168:	f003 030f 	and.w	r3, r3, #15
 800916c:	2201      	movs	r2, #1
 800916e:	fa02 f303 	lsl.w	r3, r2, r3
 8009172:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8009174:	693b      	ldr	r3, [r7, #16]
 8009176:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800917a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800917c:	68bb      	ldr	r3, [r7, #8]
 800917e:	43db      	mvns	r3, r3
 8009180:	6939      	ldr	r1, [r7, #16]
 8009182:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009186:	4013      	ands	r3, r2
 8009188:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800918a:	2300      	movs	r3, #0
}
 800918c:	4618      	mov	r0, r3
 800918e:	3720      	adds	r7, #32
 8009190:	46bd      	mov	sp, r7
 8009192:	bd80      	pop	{r7, pc}

08009194 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009194:	b580      	push	{r7, lr}
 8009196:	b086      	sub	sp, #24
 8009198:	af00      	add	r7, sp, #0
 800919a:	6078      	str	r0, [r7, #4]
 800919c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80091a4:	697b      	ldr	r3, [r7, #20]
 80091a6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80091a8:	697b      	ldr	r3, [r7, #20]
 80091aa:	333c      	adds	r3, #60	; 0x3c
 80091ac:	3304      	adds	r3, #4
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80091b2:	683b      	ldr	r3, [r7, #0]
 80091b4:	015a      	lsls	r2, r3, #5
 80091b6:	693b      	ldr	r3, [r7, #16]
 80091b8:	4413      	add	r3, r2
 80091ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091be:	689b      	ldr	r3, [r3, #8]
 80091c0:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	691b      	ldr	r3, [r3, #16]
 80091c6:	2b01      	cmp	r3, #1
 80091c8:	f040 80a0 	bne.w	800930c <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80091cc:	68bb      	ldr	r3, [r7, #8]
 80091ce:	f003 0308 	and.w	r3, r3, #8
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d015      	beq.n	8009202 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	4a72      	ldr	r2, [pc, #456]	; (80093a4 <PCD_EP_OutXfrComplete_int+0x210>)
 80091da:	4293      	cmp	r3, r2
 80091dc:	f240 80dd 	bls.w	800939a <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80091e0:	68bb      	ldr	r3, [r7, #8]
 80091e2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	f000 80d7 	beq.w	800939a <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80091ec:	683b      	ldr	r3, [r7, #0]
 80091ee:	015a      	lsls	r2, r3, #5
 80091f0:	693b      	ldr	r3, [r7, #16]
 80091f2:	4413      	add	r3, r2
 80091f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091f8:	461a      	mov	r2, r3
 80091fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80091fe:	6093      	str	r3, [r2, #8]
 8009200:	e0cb      	b.n	800939a <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8009202:	68bb      	ldr	r3, [r7, #8]
 8009204:	f003 0320 	and.w	r3, r3, #32
 8009208:	2b00      	cmp	r3, #0
 800920a:	d009      	beq.n	8009220 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800920c:	683b      	ldr	r3, [r7, #0]
 800920e:	015a      	lsls	r2, r3, #5
 8009210:	693b      	ldr	r3, [r7, #16]
 8009212:	4413      	add	r3, r2
 8009214:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009218:	461a      	mov	r2, r3
 800921a:	2320      	movs	r3, #32
 800921c:	6093      	str	r3, [r2, #8]
 800921e:	e0bc      	b.n	800939a <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8009220:	68bb      	ldr	r3, [r7, #8]
 8009222:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8009226:	2b00      	cmp	r3, #0
 8009228:	f040 80b7 	bne.w	800939a <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	4a5d      	ldr	r2, [pc, #372]	; (80093a4 <PCD_EP_OutXfrComplete_int+0x210>)
 8009230:	4293      	cmp	r3, r2
 8009232:	d90f      	bls.n	8009254 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009234:	68bb      	ldr	r3, [r7, #8]
 8009236:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800923a:	2b00      	cmp	r3, #0
 800923c:	d00a      	beq.n	8009254 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800923e:	683b      	ldr	r3, [r7, #0]
 8009240:	015a      	lsls	r2, r3, #5
 8009242:	693b      	ldr	r3, [r7, #16]
 8009244:	4413      	add	r3, r2
 8009246:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800924a:	461a      	mov	r2, r3
 800924c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009250:	6093      	str	r3, [r2, #8]
 8009252:	e0a2      	b.n	800939a <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8009254:	6879      	ldr	r1, [r7, #4]
 8009256:	683a      	ldr	r2, [r7, #0]
 8009258:	4613      	mov	r3, r2
 800925a:	00db      	lsls	r3, r3, #3
 800925c:	1a9b      	subs	r3, r3, r2
 800925e:	009b      	lsls	r3, r3, #2
 8009260:	440b      	add	r3, r1
 8009262:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8009266:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8009268:	683b      	ldr	r3, [r7, #0]
 800926a:	0159      	lsls	r1, r3, #5
 800926c:	693b      	ldr	r3, [r7, #16]
 800926e:	440b      	add	r3, r1
 8009270:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009274:	691b      	ldr	r3, [r3, #16]
 8009276:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 800927a:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 800927c:	6878      	ldr	r0, [r7, #4]
 800927e:	683a      	ldr	r2, [r7, #0]
 8009280:	4613      	mov	r3, r2
 8009282:	00db      	lsls	r3, r3, #3
 8009284:	1a9b      	subs	r3, r3, r2
 8009286:	009b      	lsls	r3, r3, #2
 8009288:	4403      	add	r3, r0
 800928a:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800928e:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8009290:	6879      	ldr	r1, [r7, #4]
 8009292:	683a      	ldr	r2, [r7, #0]
 8009294:	4613      	mov	r3, r2
 8009296:	00db      	lsls	r3, r3, #3
 8009298:	1a9b      	subs	r3, r3, r2
 800929a:	009b      	lsls	r3, r3, #2
 800929c:	440b      	add	r3, r1
 800929e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80092a2:	6819      	ldr	r1, [r3, #0]
 80092a4:	6878      	ldr	r0, [r7, #4]
 80092a6:	683a      	ldr	r2, [r7, #0]
 80092a8:	4613      	mov	r3, r2
 80092aa:	00db      	lsls	r3, r3, #3
 80092ac:	1a9b      	subs	r3, r3, r2
 80092ae:	009b      	lsls	r3, r3, #2
 80092b0:	4403      	add	r3, r0
 80092b2:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	4419      	add	r1, r3
 80092ba:	6878      	ldr	r0, [r7, #4]
 80092bc:	683a      	ldr	r2, [r7, #0]
 80092be:	4613      	mov	r3, r2
 80092c0:	00db      	lsls	r3, r3, #3
 80092c2:	1a9b      	subs	r3, r3, r2
 80092c4:	009b      	lsls	r3, r3, #2
 80092c6:	4403      	add	r3, r0
 80092c8:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80092cc:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80092ce:	683b      	ldr	r3, [r7, #0]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d114      	bne.n	80092fe <PCD_EP_OutXfrComplete_int+0x16a>
 80092d4:	6879      	ldr	r1, [r7, #4]
 80092d6:	683a      	ldr	r2, [r7, #0]
 80092d8:	4613      	mov	r3, r2
 80092da:	00db      	lsls	r3, r3, #3
 80092dc:	1a9b      	subs	r3, r3, r2
 80092de:	009b      	lsls	r3, r3, #2
 80092e0:	440b      	add	r3, r1
 80092e2:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d108      	bne.n	80092fe <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	6818      	ldr	r0, [r3, #0]
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80092f6:	461a      	mov	r2, r3
 80092f8:	2101      	movs	r1, #1
 80092fa:	f003 fb83 	bl	800ca04 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80092fe:	683b      	ldr	r3, [r7, #0]
 8009300:	b2db      	uxtb	r3, r3
 8009302:	4619      	mov	r1, r3
 8009304:	6878      	ldr	r0, [r7, #4]
 8009306:	f005 fa2f 	bl	800e768 <HAL_PCD_DataOutStageCallback>
 800930a:	e046      	b.n	800939a <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	4a26      	ldr	r2, [pc, #152]	; (80093a8 <PCD_EP_OutXfrComplete_int+0x214>)
 8009310:	4293      	cmp	r3, r2
 8009312:	d124      	bne.n	800935e <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8009314:	68bb      	ldr	r3, [r7, #8]
 8009316:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800931a:	2b00      	cmp	r3, #0
 800931c:	d00a      	beq.n	8009334 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800931e:	683b      	ldr	r3, [r7, #0]
 8009320:	015a      	lsls	r2, r3, #5
 8009322:	693b      	ldr	r3, [r7, #16]
 8009324:	4413      	add	r3, r2
 8009326:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800932a:	461a      	mov	r2, r3
 800932c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009330:	6093      	str	r3, [r2, #8]
 8009332:	e032      	b.n	800939a <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8009334:	68bb      	ldr	r3, [r7, #8]
 8009336:	f003 0320 	and.w	r3, r3, #32
 800933a:	2b00      	cmp	r3, #0
 800933c:	d008      	beq.n	8009350 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800933e:	683b      	ldr	r3, [r7, #0]
 8009340:	015a      	lsls	r2, r3, #5
 8009342:	693b      	ldr	r3, [r7, #16]
 8009344:	4413      	add	r3, r2
 8009346:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800934a:	461a      	mov	r2, r3
 800934c:	2320      	movs	r3, #32
 800934e:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009350:	683b      	ldr	r3, [r7, #0]
 8009352:	b2db      	uxtb	r3, r3
 8009354:	4619      	mov	r1, r3
 8009356:	6878      	ldr	r0, [r7, #4]
 8009358:	f005 fa06 	bl	800e768 <HAL_PCD_DataOutStageCallback>
 800935c:	e01d      	b.n	800939a <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800935e:	683b      	ldr	r3, [r7, #0]
 8009360:	2b00      	cmp	r3, #0
 8009362:	d114      	bne.n	800938e <PCD_EP_OutXfrComplete_int+0x1fa>
 8009364:	6879      	ldr	r1, [r7, #4]
 8009366:	683a      	ldr	r2, [r7, #0]
 8009368:	4613      	mov	r3, r2
 800936a:	00db      	lsls	r3, r3, #3
 800936c:	1a9b      	subs	r3, r3, r2
 800936e:	009b      	lsls	r3, r3, #2
 8009370:	440b      	add	r3, r1
 8009372:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	2b00      	cmp	r3, #0
 800937a:	d108      	bne.n	800938e <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	6818      	ldr	r0, [r3, #0]
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009386:	461a      	mov	r2, r3
 8009388:	2100      	movs	r1, #0
 800938a:	f003 fb3b 	bl	800ca04 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800938e:	683b      	ldr	r3, [r7, #0]
 8009390:	b2db      	uxtb	r3, r3
 8009392:	4619      	mov	r1, r3
 8009394:	6878      	ldr	r0, [r7, #4]
 8009396:	f005 f9e7 	bl	800e768 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800939a:	2300      	movs	r3, #0
}
 800939c:	4618      	mov	r0, r3
 800939e:	3718      	adds	r7, #24
 80093a0:	46bd      	mov	sp, r7
 80093a2:	bd80      	pop	{r7, pc}
 80093a4:	4f54300a 	.word	0x4f54300a
 80093a8:	4f54310a 	.word	0x4f54310a

080093ac <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80093ac:	b580      	push	{r7, lr}
 80093ae:	b086      	sub	sp, #24
 80093b0:	af00      	add	r7, sp, #0
 80093b2:	6078      	str	r0, [r7, #4]
 80093b4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80093bc:	697b      	ldr	r3, [r7, #20]
 80093be:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80093c0:	697b      	ldr	r3, [r7, #20]
 80093c2:	333c      	adds	r3, #60	; 0x3c
 80093c4:	3304      	adds	r3, #4
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80093ca:	683b      	ldr	r3, [r7, #0]
 80093cc:	015a      	lsls	r2, r3, #5
 80093ce:	693b      	ldr	r3, [r7, #16]
 80093d0:	4413      	add	r3, r2
 80093d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093d6:	689b      	ldr	r3, [r3, #8]
 80093d8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	4a15      	ldr	r2, [pc, #84]	; (8009434 <PCD_EP_OutSetupPacket_int+0x88>)
 80093de:	4293      	cmp	r3, r2
 80093e0:	d90e      	bls.n	8009400 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80093e2:	68bb      	ldr	r3, [r7, #8]
 80093e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d009      	beq.n	8009400 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80093ec:	683b      	ldr	r3, [r7, #0]
 80093ee:	015a      	lsls	r2, r3, #5
 80093f0:	693b      	ldr	r3, [r7, #16]
 80093f2:	4413      	add	r3, r2
 80093f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093f8:	461a      	mov	r2, r3
 80093fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80093fe:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8009400:	6878      	ldr	r0, [r7, #4]
 8009402:	f005 f99f 	bl	800e744 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	4a0a      	ldr	r2, [pc, #40]	; (8009434 <PCD_EP_OutSetupPacket_int+0x88>)
 800940a:	4293      	cmp	r3, r2
 800940c:	d90c      	bls.n	8009428 <PCD_EP_OutSetupPacket_int+0x7c>
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	691b      	ldr	r3, [r3, #16]
 8009412:	2b01      	cmp	r3, #1
 8009414:	d108      	bne.n	8009428 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	6818      	ldr	r0, [r3, #0]
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009420:	461a      	mov	r2, r3
 8009422:	2101      	movs	r1, #1
 8009424:	f003 faee 	bl	800ca04 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8009428:	2300      	movs	r3, #0
}
 800942a:	4618      	mov	r0, r3
 800942c:	3718      	adds	r7, #24
 800942e:	46bd      	mov	sp, r7
 8009430:	bd80      	pop	{r7, pc}
 8009432:	bf00      	nop
 8009434:	4f54300a 	.word	0x4f54300a

08009438 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8009438:	b480      	push	{r7}
 800943a:	b085      	sub	sp, #20
 800943c:	af00      	add	r7, sp, #0
 800943e:	6078      	str	r0, [r7, #4]
 8009440:	460b      	mov	r3, r1
 8009442:	70fb      	strb	r3, [r7, #3]
 8009444:	4613      	mov	r3, r2
 8009446:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800944e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8009450:	78fb      	ldrb	r3, [r7, #3]
 8009452:	2b00      	cmp	r3, #0
 8009454:	d107      	bne.n	8009466 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8009456:	883b      	ldrh	r3, [r7, #0]
 8009458:	0419      	lsls	r1, r3, #16
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	68ba      	ldr	r2, [r7, #8]
 8009460:	430a      	orrs	r2, r1
 8009462:	629a      	str	r2, [r3, #40]	; 0x28
 8009464:	e028      	b.n	80094b8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800946c:	0c1b      	lsrs	r3, r3, #16
 800946e:	68ba      	ldr	r2, [r7, #8]
 8009470:	4413      	add	r3, r2
 8009472:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009474:	2300      	movs	r3, #0
 8009476:	73fb      	strb	r3, [r7, #15]
 8009478:	e00d      	b.n	8009496 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681a      	ldr	r2, [r3, #0]
 800947e:	7bfb      	ldrb	r3, [r7, #15]
 8009480:	3340      	adds	r3, #64	; 0x40
 8009482:	009b      	lsls	r3, r3, #2
 8009484:	4413      	add	r3, r2
 8009486:	685b      	ldr	r3, [r3, #4]
 8009488:	0c1b      	lsrs	r3, r3, #16
 800948a:	68ba      	ldr	r2, [r7, #8]
 800948c:	4413      	add	r3, r2
 800948e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009490:	7bfb      	ldrb	r3, [r7, #15]
 8009492:	3301      	adds	r3, #1
 8009494:	73fb      	strb	r3, [r7, #15]
 8009496:	7bfa      	ldrb	r2, [r7, #15]
 8009498:	78fb      	ldrb	r3, [r7, #3]
 800949a:	3b01      	subs	r3, #1
 800949c:	429a      	cmp	r2, r3
 800949e:	d3ec      	bcc.n	800947a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80094a0:	883b      	ldrh	r3, [r7, #0]
 80094a2:	0418      	lsls	r0, r3, #16
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	6819      	ldr	r1, [r3, #0]
 80094a8:	78fb      	ldrb	r3, [r7, #3]
 80094aa:	3b01      	subs	r3, #1
 80094ac:	68ba      	ldr	r2, [r7, #8]
 80094ae:	4302      	orrs	r2, r0
 80094b0:	3340      	adds	r3, #64	; 0x40
 80094b2:	009b      	lsls	r3, r3, #2
 80094b4:	440b      	add	r3, r1
 80094b6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80094b8:	2300      	movs	r3, #0
}
 80094ba:	4618      	mov	r0, r3
 80094bc:	3714      	adds	r7, #20
 80094be:	46bd      	mov	sp, r7
 80094c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c4:	4770      	bx	lr

080094c6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80094c6:	b480      	push	{r7}
 80094c8:	b083      	sub	sp, #12
 80094ca:	af00      	add	r7, sp, #0
 80094cc:	6078      	str	r0, [r7, #4]
 80094ce:	460b      	mov	r3, r1
 80094d0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	887a      	ldrh	r2, [r7, #2]
 80094d8:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80094da:	2300      	movs	r3, #0
}
 80094dc:	4618      	mov	r0, r3
 80094de:	370c      	adds	r7, #12
 80094e0:	46bd      	mov	sp, r7
 80094e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e6:	4770      	bx	lr

080094e8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80094e8:	b480      	push	{r7}
 80094ea:	b083      	sub	sp, #12
 80094ec:	af00      	add	r7, sp, #0
 80094ee:	6078      	str	r0, [r7, #4]
 80094f0:	460b      	mov	r3, r1
 80094f2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80094f4:	bf00      	nop
 80094f6:	370c      	adds	r7, #12
 80094f8:	46bd      	mov	sp, r7
 80094fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094fe:	4770      	bx	lr

08009500 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009500:	b580      	push	{r7, lr}
 8009502:	b086      	sub	sp, #24
 8009504:	af00      	add	r7, sp, #0
 8009506:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	2b00      	cmp	r3, #0
 800950c:	d101      	bne.n	8009512 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800950e:	2301      	movs	r3, #1
 8009510:	e25b      	b.n	80099ca <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	f003 0301 	and.w	r3, r3, #1
 800951a:	2b00      	cmp	r3, #0
 800951c:	d075      	beq.n	800960a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800951e:	4ba3      	ldr	r3, [pc, #652]	; (80097ac <HAL_RCC_OscConfig+0x2ac>)
 8009520:	689b      	ldr	r3, [r3, #8]
 8009522:	f003 030c 	and.w	r3, r3, #12
 8009526:	2b04      	cmp	r3, #4
 8009528:	d00c      	beq.n	8009544 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800952a:	4ba0      	ldr	r3, [pc, #640]	; (80097ac <HAL_RCC_OscConfig+0x2ac>)
 800952c:	689b      	ldr	r3, [r3, #8]
 800952e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009532:	2b08      	cmp	r3, #8
 8009534:	d112      	bne.n	800955c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009536:	4b9d      	ldr	r3, [pc, #628]	; (80097ac <HAL_RCC_OscConfig+0x2ac>)
 8009538:	685b      	ldr	r3, [r3, #4]
 800953a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800953e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009542:	d10b      	bne.n	800955c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009544:	4b99      	ldr	r3, [pc, #612]	; (80097ac <HAL_RCC_OscConfig+0x2ac>)
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800954c:	2b00      	cmp	r3, #0
 800954e:	d05b      	beq.n	8009608 <HAL_RCC_OscConfig+0x108>
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	685b      	ldr	r3, [r3, #4]
 8009554:	2b00      	cmp	r3, #0
 8009556:	d157      	bne.n	8009608 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009558:	2301      	movs	r3, #1
 800955a:	e236      	b.n	80099ca <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	685b      	ldr	r3, [r3, #4]
 8009560:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009564:	d106      	bne.n	8009574 <HAL_RCC_OscConfig+0x74>
 8009566:	4b91      	ldr	r3, [pc, #580]	; (80097ac <HAL_RCC_OscConfig+0x2ac>)
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	4a90      	ldr	r2, [pc, #576]	; (80097ac <HAL_RCC_OscConfig+0x2ac>)
 800956c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009570:	6013      	str	r3, [r2, #0]
 8009572:	e01d      	b.n	80095b0 <HAL_RCC_OscConfig+0xb0>
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	685b      	ldr	r3, [r3, #4]
 8009578:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800957c:	d10c      	bne.n	8009598 <HAL_RCC_OscConfig+0x98>
 800957e:	4b8b      	ldr	r3, [pc, #556]	; (80097ac <HAL_RCC_OscConfig+0x2ac>)
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	4a8a      	ldr	r2, [pc, #552]	; (80097ac <HAL_RCC_OscConfig+0x2ac>)
 8009584:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009588:	6013      	str	r3, [r2, #0]
 800958a:	4b88      	ldr	r3, [pc, #544]	; (80097ac <HAL_RCC_OscConfig+0x2ac>)
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	4a87      	ldr	r2, [pc, #540]	; (80097ac <HAL_RCC_OscConfig+0x2ac>)
 8009590:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009594:	6013      	str	r3, [r2, #0]
 8009596:	e00b      	b.n	80095b0 <HAL_RCC_OscConfig+0xb0>
 8009598:	4b84      	ldr	r3, [pc, #528]	; (80097ac <HAL_RCC_OscConfig+0x2ac>)
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	4a83      	ldr	r2, [pc, #524]	; (80097ac <HAL_RCC_OscConfig+0x2ac>)
 800959e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80095a2:	6013      	str	r3, [r2, #0]
 80095a4:	4b81      	ldr	r3, [pc, #516]	; (80097ac <HAL_RCC_OscConfig+0x2ac>)
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	4a80      	ldr	r2, [pc, #512]	; (80097ac <HAL_RCC_OscConfig+0x2ac>)
 80095aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80095ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	685b      	ldr	r3, [r3, #4]
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d013      	beq.n	80095e0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80095b8:	f7fb faa0 	bl	8004afc <HAL_GetTick>
 80095bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80095be:	e008      	b.n	80095d2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80095c0:	f7fb fa9c 	bl	8004afc <HAL_GetTick>
 80095c4:	4602      	mov	r2, r0
 80095c6:	693b      	ldr	r3, [r7, #16]
 80095c8:	1ad3      	subs	r3, r2, r3
 80095ca:	2b64      	cmp	r3, #100	; 0x64
 80095cc:	d901      	bls.n	80095d2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80095ce:	2303      	movs	r3, #3
 80095d0:	e1fb      	b.n	80099ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80095d2:	4b76      	ldr	r3, [pc, #472]	; (80097ac <HAL_RCC_OscConfig+0x2ac>)
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d0f0      	beq.n	80095c0 <HAL_RCC_OscConfig+0xc0>
 80095de:	e014      	b.n	800960a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80095e0:	f7fb fa8c 	bl	8004afc <HAL_GetTick>
 80095e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80095e6:	e008      	b.n	80095fa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80095e8:	f7fb fa88 	bl	8004afc <HAL_GetTick>
 80095ec:	4602      	mov	r2, r0
 80095ee:	693b      	ldr	r3, [r7, #16]
 80095f0:	1ad3      	subs	r3, r2, r3
 80095f2:	2b64      	cmp	r3, #100	; 0x64
 80095f4:	d901      	bls.n	80095fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80095f6:	2303      	movs	r3, #3
 80095f8:	e1e7      	b.n	80099ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80095fa:	4b6c      	ldr	r3, [pc, #432]	; (80097ac <HAL_RCC_OscConfig+0x2ac>)
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009602:	2b00      	cmp	r3, #0
 8009604:	d1f0      	bne.n	80095e8 <HAL_RCC_OscConfig+0xe8>
 8009606:	e000      	b.n	800960a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009608:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	f003 0302 	and.w	r3, r3, #2
 8009612:	2b00      	cmp	r3, #0
 8009614:	d063      	beq.n	80096de <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009616:	4b65      	ldr	r3, [pc, #404]	; (80097ac <HAL_RCC_OscConfig+0x2ac>)
 8009618:	689b      	ldr	r3, [r3, #8]
 800961a:	f003 030c 	and.w	r3, r3, #12
 800961e:	2b00      	cmp	r3, #0
 8009620:	d00b      	beq.n	800963a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009622:	4b62      	ldr	r3, [pc, #392]	; (80097ac <HAL_RCC_OscConfig+0x2ac>)
 8009624:	689b      	ldr	r3, [r3, #8]
 8009626:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800962a:	2b08      	cmp	r3, #8
 800962c:	d11c      	bne.n	8009668 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800962e:	4b5f      	ldr	r3, [pc, #380]	; (80097ac <HAL_RCC_OscConfig+0x2ac>)
 8009630:	685b      	ldr	r3, [r3, #4]
 8009632:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009636:	2b00      	cmp	r3, #0
 8009638:	d116      	bne.n	8009668 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800963a:	4b5c      	ldr	r3, [pc, #368]	; (80097ac <HAL_RCC_OscConfig+0x2ac>)
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	f003 0302 	and.w	r3, r3, #2
 8009642:	2b00      	cmp	r3, #0
 8009644:	d005      	beq.n	8009652 <HAL_RCC_OscConfig+0x152>
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	68db      	ldr	r3, [r3, #12]
 800964a:	2b01      	cmp	r3, #1
 800964c:	d001      	beq.n	8009652 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800964e:	2301      	movs	r3, #1
 8009650:	e1bb      	b.n	80099ca <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009652:	4b56      	ldr	r3, [pc, #344]	; (80097ac <HAL_RCC_OscConfig+0x2ac>)
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	691b      	ldr	r3, [r3, #16]
 800965e:	00db      	lsls	r3, r3, #3
 8009660:	4952      	ldr	r1, [pc, #328]	; (80097ac <HAL_RCC_OscConfig+0x2ac>)
 8009662:	4313      	orrs	r3, r2
 8009664:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009666:	e03a      	b.n	80096de <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	68db      	ldr	r3, [r3, #12]
 800966c:	2b00      	cmp	r3, #0
 800966e:	d020      	beq.n	80096b2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009670:	4b4f      	ldr	r3, [pc, #316]	; (80097b0 <HAL_RCC_OscConfig+0x2b0>)
 8009672:	2201      	movs	r2, #1
 8009674:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009676:	f7fb fa41 	bl	8004afc <HAL_GetTick>
 800967a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800967c:	e008      	b.n	8009690 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800967e:	f7fb fa3d 	bl	8004afc <HAL_GetTick>
 8009682:	4602      	mov	r2, r0
 8009684:	693b      	ldr	r3, [r7, #16]
 8009686:	1ad3      	subs	r3, r2, r3
 8009688:	2b02      	cmp	r3, #2
 800968a:	d901      	bls.n	8009690 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800968c:	2303      	movs	r3, #3
 800968e:	e19c      	b.n	80099ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009690:	4b46      	ldr	r3, [pc, #280]	; (80097ac <HAL_RCC_OscConfig+0x2ac>)
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	f003 0302 	and.w	r3, r3, #2
 8009698:	2b00      	cmp	r3, #0
 800969a:	d0f0      	beq.n	800967e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800969c:	4b43      	ldr	r3, [pc, #268]	; (80097ac <HAL_RCC_OscConfig+0x2ac>)
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	691b      	ldr	r3, [r3, #16]
 80096a8:	00db      	lsls	r3, r3, #3
 80096aa:	4940      	ldr	r1, [pc, #256]	; (80097ac <HAL_RCC_OscConfig+0x2ac>)
 80096ac:	4313      	orrs	r3, r2
 80096ae:	600b      	str	r3, [r1, #0]
 80096b0:	e015      	b.n	80096de <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80096b2:	4b3f      	ldr	r3, [pc, #252]	; (80097b0 <HAL_RCC_OscConfig+0x2b0>)
 80096b4:	2200      	movs	r2, #0
 80096b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80096b8:	f7fb fa20 	bl	8004afc <HAL_GetTick>
 80096bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80096be:	e008      	b.n	80096d2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80096c0:	f7fb fa1c 	bl	8004afc <HAL_GetTick>
 80096c4:	4602      	mov	r2, r0
 80096c6:	693b      	ldr	r3, [r7, #16]
 80096c8:	1ad3      	subs	r3, r2, r3
 80096ca:	2b02      	cmp	r3, #2
 80096cc:	d901      	bls.n	80096d2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80096ce:	2303      	movs	r3, #3
 80096d0:	e17b      	b.n	80099ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80096d2:	4b36      	ldr	r3, [pc, #216]	; (80097ac <HAL_RCC_OscConfig+0x2ac>)
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	f003 0302 	and.w	r3, r3, #2
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d1f0      	bne.n	80096c0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	f003 0308 	and.w	r3, r3, #8
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d030      	beq.n	800974c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	695b      	ldr	r3, [r3, #20]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d016      	beq.n	8009720 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80096f2:	4b30      	ldr	r3, [pc, #192]	; (80097b4 <HAL_RCC_OscConfig+0x2b4>)
 80096f4:	2201      	movs	r2, #1
 80096f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80096f8:	f7fb fa00 	bl	8004afc <HAL_GetTick>
 80096fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80096fe:	e008      	b.n	8009712 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009700:	f7fb f9fc 	bl	8004afc <HAL_GetTick>
 8009704:	4602      	mov	r2, r0
 8009706:	693b      	ldr	r3, [r7, #16]
 8009708:	1ad3      	subs	r3, r2, r3
 800970a:	2b02      	cmp	r3, #2
 800970c:	d901      	bls.n	8009712 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800970e:	2303      	movs	r3, #3
 8009710:	e15b      	b.n	80099ca <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009712:	4b26      	ldr	r3, [pc, #152]	; (80097ac <HAL_RCC_OscConfig+0x2ac>)
 8009714:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009716:	f003 0302 	and.w	r3, r3, #2
 800971a:	2b00      	cmp	r3, #0
 800971c:	d0f0      	beq.n	8009700 <HAL_RCC_OscConfig+0x200>
 800971e:	e015      	b.n	800974c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009720:	4b24      	ldr	r3, [pc, #144]	; (80097b4 <HAL_RCC_OscConfig+0x2b4>)
 8009722:	2200      	movs	r2, #0
 8009724:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009726:	f7fb f9e9 	bl	8004afc <HAL_GetTick>
 800972a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800972c:	e008      	b.n	8009740 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800972e:	f7fb f9e5 	bl	8004afc <HAL_GetTick>
 8009732:	4602      	mov	r2, r0
 8009734:	693b      	ldr	r3, [r7, #16]
 8009736:	1ad3      	subs	r3, r2, r3
 8009738:	2b02      	cmp	r3, #2
 800973a:	d901      	bls.n	8009740 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800973c:	2303      	movs	r3, #3
 800973e:	e144      	b.n	80099ca <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009740:	4b1a      	ldr	r3, [pc, #104]	; (80097ac <HAL_RCC_OscConfig+0x2ac>)
 8009742:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009744:	f003 0302 	and.w	r3, r3, #2
 8009748:	2b00      	cmp	r3, #0
 800974a:	d1f0      	bne.n	800972e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	f003 0304 	and.w	r3, r3, #4
 8009754:	2b00      	cmp	r3, #0
 8009756:	f000 80a0 	beq.w	800989a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800975a:	2300      	movs	r3, #0
 800975c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800975e:	4b13      	ldr	r3, [pc, #76]	; (80097ac <HAL_RCC_OscConfig+0x2ac>)
 8009760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009762:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009766:	2b00      	cmp	r3, #0
 8009768:	d10f      	bne.n	800978a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800976a:	2300      	movs	r3, #0
 800976c:	60bb      	str	r3, [r7, #8]
 800976e:	4b0f      	ldr	r3, [pc, #60]	; (80097ac <HAL_RCC_OscConfig+0x2ac>)
 8009770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009772:	4a0e      	ldr	r2, [pc, #56]	; (80097ac <HAL_RCC_OscConfig+0x2ac>)
 8009774:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009778:	6413      	str	r3, [r2, #64]	; 0x40
 800977a:	4b0c      	ldr	r3, [pc, #48]	; (80097ac <HAL_RCC_OscConfig+0x2ac>)
 800977c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800977e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009782:	60bb      	str	r3, [r7, #8]
 8009784:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009786:	2301      	movs	r3, #1
 8009788:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800978a:	4b0b      	ldr	r3, [pc, #44]	; (80097b8 <HAL_RCC_OscConfig+0x2b8>)
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009792:	2b00      	cmp	r3, #0
 8009794:	d121      	bne.n	80097da <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009796:	4b08      	ldr	r3, [pc, #32]	; (80097b8 <HAL_RCC_OscConfig+0x2b8>)
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	4a07      	ldr	r2, [pc, #28]	; (80097b8 <HAL_RCC_OscConfig+0x2b8>)
 800979c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80097a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80097a2:	f7fb f9ab 	bl	8004afc <HAL_GetTick>
 80097a6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80097a8:	e011      	b.n	80097ce <HAL_RCC_OscConfig+0x2ce>
 80097aa:	bf00      	nop
 80097ac:	40023800 	.word	0x40023800
 80097b0:	42470000 	.word	0x42470000
 80097b4:	42470e80 	.word	0x42470e80
 80097b8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80097bc:	f7fb f99e 	bl	8004afc <HAL_GetTick>
 80097c0:	4602      	mov	r2, r0
 80097c2:	693b      	ldr	r3, [r7, #16]
 80097c4:	1ad3      	subs	r3, r2, r3
 80097c6:	2b02      	cmp	r3, #2
 80097c8:	d901      	bls.n	80097ce <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80097ca:	2303      	movs	r3, #3
 80097cc:	e0fd      	b.n	80099ca <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80097ce:	4b81      	ldr	r3, [pc, #516]	; (80099d4 <HAL_RCC_OscConfig+0x4d4>)
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d0f0      	beq.n	80097bc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	689b      	ldr	r3, [r3, #8]
 80097de:	2b01      	cmp	r3, #1
 80097e0:	d106      	bne.n	80097f0 <HAL_RCC_OscConfig+0x2f0>
 80097e2:	4b7d      	ldr	r3, [pc, #500]	; (80099d8 <HAL_RCC_OscConfig+0x4d8>)
 80097e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80097e6:	4a7c      	ldr	r2, [pc, #496]	; (80099d8 <HAL_RCC_OscConfig+0x4d8>)
 80097e8:	f043 0301 	orr.w	r3, r3, #1
 80097ec:	6713      	str	r3, [r2, #112]	; 0x70
 80097ee:	e01c      	b.n	800982a <HAL_RCC_OscConfig+0x32a>
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	689b      	ldr	r3, [r3, #8]
 80097f4:	2b05      	cmp	r3, #5
 80097f6:	d10c      	bne.n	8009812 <HAL_RCC_OscConfig+0x312>
 80097f8:	4b77      	ldr	r3, [pc, #476]	; (80099d8 <HAL_RCC_OscConfig+0x4d8>)
 80097fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80097fc:	4a76      	ldr	r2, [pc, #472]	; (80099d8 <HAL_RCC_OscConfig+0x4d8>)
 80097fe:	f043 0304 	orr.w	r3, r3, #4
 8009802:	6713      	str	r3, [r2, #112]	; 0x70
 8009804:	4b74      	ldr	r3, [pc, #464]	; (80099d8 <HAL_RCC_OscConfig+0x4d8>)
 8009806:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009808:	4a73      	ldr	r2, [pc, #460]	; (80099d8 <HAL_RCC_OscConfig+0x4d8>)
 800980a:	f043 0301 	orr.w	r3, r3, #1
 800980e:	6713      	str	r3, [r2, #112]	; 0x70
 8009810:	e00b      	b.n	800982a <HAL_RCC_OscConfig+0x32a>
 8009812:	4b71      	ldr	r3, [pc, #452]	; (80099d8 <HAL_RCC_OscConfig+0x4d8>)
 8009814:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009816:	4a70      	ldr	r2, [pc, #448]	; (80099d8 <HAL_RCC_OscConfig+0x4d8>)
 8009818:	f023 0301 	bic.w	r3, r3, #1
 800981c:	6713      	str	r3, [r2, #112]	; 0x70
 800981e:	4b6e      	ldr	r3, [pc, #440]	; (80099d8 <HAL_RCC_OscConfig+0x4d8>)
 8009820:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009822:	4a6d      	ldr	r2, [pc, #436]	; (80099d8 <HAL_RCC_OscConfig+0x4d8>)
 8009824:	f023 0304 	bic.w	r3, r3, #4
 8009828:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	689b      	ldr	r3, [r3, #8]
 800982e:	2b00      	cmp	r3, #0
 8009830:	d015      	beq.n	800985e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009832:	f7fb f963 	bl	8004afc <HAL_GetTick>
 8009836:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009838:	e00a      	b.n	8009850 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800983a:	f7fb f95f 	bl	8004afc <HAL_GetTick>
 800983e:	4602      	mov	r2, r0
 8009840:	693b      	ldr	r3, [r7, #16]
 8009842:	1ad3      	subs	r3, r2, r3
 8009844:	f241 3288 	movw	r2, #5000	; 0x1388
 8009848:	4293      	cmp	r3, r2
 800984a:	d901      	bls.n	8009850 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800984c:	2303      	movs	r3, #3
 800984e:	e0bc      	b.n	80099ca <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009850:	4b61      	ldr	r3, [pc, #388]	; (80099d8 <HAL_RCC_OscConfig+0x4d8>)
 8009852:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009854:	f003 0302 	and.w	r3, r3, #2
 8009858:	2b00      	cmp	r3, #0
 800985a:	d0ee      	beq.n	800983a <HAL_RCC_OscConfig+0x33a>
 800985c:	e014      	b.n	8009888 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800985e:	f7fb f94d 	bl	8004afc <HAL_GetTick>
 8009862:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009864:	e00a      	b.n	800987c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009866:	f7fb f949 	bl	8004afc <HAL_GetTick>
 800986a:	4602      	mov	r2, r0
 800986c:	693b      	ldr	r3, [r7, #16]
 800986e:	1ad3      	subs	r3, r2, r3
 8009870:	f241 3288 	movw	r2, #5000	; 0x1388
 8009874:	4293      	cmp	r3, r2
 8009876:	d901      	bls.n	800987c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8009878:	2303      	movs	r3, #3
 800987a:	e0a6      	b.n	80099ca <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800987c:	4b56      	ldr	r3, [pc, #344]	; (80099d8 <HAL_RCC_OscConfig+0x4d8>)
 800987e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009880:	f003 0302 	and.w	r3, r3, #2
 8009884:	2b00      	cmp	r3, #0
 8009886:	d1ee      	bne.n	8009866 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009888:	7dfb      	ldrb	r3, [r7, #23]
 800988a:	2b01      	cmp	r3, #1
 800988c:	d105      	bne.n	800989a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800988e:	4b52      	ldr	r3, [pc, #328]	; (80099d8 <HAL_RCC_OscConfig+0x4d8>)
 8009890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009892:	4a51      	ldr	r2, [pc, #324]	; (80099d8 <HAL_RCC_OscConfig+0x4d8>)
 8009894:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009898:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	699b      	ldr	r3, [r3, #24]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	f000 8092 	beq.w	80099c8 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80098a4:	4b4c      	ldr	r3, [pc, #304]	; (80099d8 <HAL_RCC_OscConfig+0x4d8>)
 80098a6:	689b      	ldr	r3, [r3, #8]
 80098a8:	f003 030c 	and.w	r3, r3, #12
 80098ac:	2b08      	cmp	r3, #8
 80098ae:	d05c      	beq.n	800996a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	699b      	ldr	r3, [r3, #24]
 80098b4:	2b02      	cmp	r3, #2
 80098b6:	d141      	bne.n	800993c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80098b8:	4b48      	ldr	r3, [pc, #288]	; (80099dc <HAL_RCC_OscConfig+0x4dc>)
 80098ba:	2200      	movs	r2, #0
 80098bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80098be:	f7fb f91d 	bl	8004afc <HAL_GetTick>
 80098c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80098c4:	e008      	b.n	80098d8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80098c6:	f7fb f919 	bl	8004afc <HAL_GetTick>
 80098ca:	4602      	mov	r2, r0
 80098cc:	693b      	ldr	r3, [r7, #16]
 80098ce:	1ad3      	subs	r3, r2, r3
 80098d0:	2b02      	cmp	r3, #2
 80098d2:	d901      	bls.n	80098d8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80098d4:	2303      	movs	r3, #3
 80098d6:	e078      	b.n	80099ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80098d8:	4b3f      	ldr	r3, [pc, #252]	; (80099d8 <HAL_RCC_OscConfig+0x4d8>)
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d1f0      	bne.n	80098c6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	69da      	ldr	r2, [r3, #28]
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	6a1b      	ldr	r3, [r3, #32]
 80098ec:	431a      	orrs	r2, r3
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098f2:	019b      	lsls	r3, r3, #6
 80098f4:	431a      	orrs	r2, r3
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80098fa:	085b      	lsrs	r3, r3, #1
 80098fc:	3b01      	subs	r3, #1
 80098fe:	041b      	lsls	r3, r3, #16
 8009900:	431a      	orrs	r2, r3
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009906:	061b      	lsls	r3, r3, #24
 8009908:	4933      	ldr	r1, [pc, #204]	; (80099d8 <HAL_RCC_OscConfig+0x4d8>)
 800990a:	4313      	orrs	r3, r2
 800990c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800990e:	4b33      	ldr	r3, [pc, #204]	; (80099dc <HAL_RCC_OscConfig+0x4dc>)
 8009910:	2201      	movs	r2, #1
 8009912:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009914:	f7fb f8f2 	bl	8004afc <HAL_GetTick>
 8009918:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800991a:	e008      	b.n	800992e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800991c:	f7fb f8ee 	bl	8004afc <HAL_GetTick>
 8009920:	4602      	mov	r2, r0
 8009922:	693b      	ldr	r3, [r7, #16]
 8009924:	1ad3      	subs	r3, r2, r3
 8009926:	2b02      	cmp	r3, #2
 8009928:	d901      	bls.n	800992e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800992a:	2303      	movs	r3, #3
 800992c:	e04d      	b.n	80099ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800992e:	4b2a      	ldr	r3, [pc, #168]	; (80099d8 <HAL_RCC_OscConfig+0x4d8>)
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009936:	2b00      	cmp	r3, #0
 8009938:	d0f0      	beq.n	800991c <HAL_RCC_OscConfig+0x41c>
 800993a:	e045      	b.n	80099c8 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800993c:	4b27      	ldr	r3, [pc, #156]	; (80099dc <HAL_RCC_OscConfig+0x4dc>)
 800993e:	2200      	movs	r2, #0
 8009940:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009942:	f7fb f8db 	bl	8004afc <HAL_GetTick>
 8009946:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009948:	e008      	b.n	800995c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800994a:	f7fb f8d7 	bl	8004afc <HAL_GetTick>
 800994e:	4602      	mov	r2, r0
 8009950:	693b      	ldr	r3, [r7, #16]
 8009952:	1ad3      	subs	r3, r2, r3
 8009954:	2b02      	cmp	r3, #2
 8009956:	d901      	bls.n	800995c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8009958:	2303      	movs	r3, #3
 800995a:	e036      	b.n	80099ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800995c:	4b1e      	ldr	r3, [pc, #120]	; (80099d8 <HAL_RCC_OscConfig+0x4d8>)
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009964:	2b00      	cmp	r3, #0
 8009966:	d1f0      	bne.n	800994a <HAL_RCC_OscConfig+0x44a>
 8009968:	e02e      	b.n	80099c8 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	699b      	ldr	r3, [r3, #24]
 800996e:	2b01      	cmp	r3, #1
 8009970:	d101      	bne.n	8009976 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8009972:	2301      	movs	r3, #1
 8009974:	e029      	b.n	80099ca <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009976:	4b18      	ldr	r3, [pc, #96]	; (80099d8 <HAL_RCC_OscConfig+0x4d8>)
 8009978:	685b      	ldr	r3, [r3, #4]
 800997a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	69db      	ldr	r3, [r3, #28]
 8009986:	429a      	cmp	r2, r3
 8009988:	d11c      	bne.n	80099c4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009994:	429a      	cmp	r2, r3
 8009996:	d115      	bne.n	80099c4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8009998:	68fa      	ldr	r2, [r7, #12]
 800999a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800999e:	4013      	ands	r3, r2
 80099a0:	687a      	ldr	r2, [r7, #4]
 80099a2:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80099a4:	4293      	cmp	r3, r2
 80099a6:	d10d      	bne.n	80099c4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80099b2:	429a      	cmp	r2, r3
 80099b4:	d106      	bne.n	80099c4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80099c0:	429a      	cmp	r2, r3
 80099c2:	d001      	beq.n	80099c8 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80099c4:	2301      	movs	r3, #1
 80099c6:	e000      	b.n	80099ca <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80099c8:	2300      	movs	r3, #0
}
 80099ca:	4618      	mov	r0, r3
 80099cc:	3718      	adds	r7, #24
 80099ce:	46bd      	mov	sp, r7
 80099d0:	bd80      	pop	{r7, pc}
 80099d2:	bf00      	nop
 80099d4:	40007000 	.word	0x40007000
 80099d8:	40023800 	.word	0x40023800
 80099dc:	42470060 	.word	0x42470060

080099e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80099e0:	b580      	push	{r7, lr}
 80099e2:	b084      	sub	sp, #16
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	6078      	str	r0, [r7, #4]
 80099e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d101      	bne.n	80099f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80099f0:	2301      	movs	r3, #1
 80099f2:	e0cc      	b.n	8009b8e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80099f4:	4b68      	ldr	r3, [pc, #416]	; (8009b98 <HAL_RCC_ClockConfig+0x1b8>)
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	f003 030f 	and.w	r3, r3, #15
 80099fc:	683a      	ldr	r2, [r7, #0]
 80099fe:	429a      	cmp	r2, r3
 8009a00:	d90c      	bls.n	8009a1c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009a02:	4b65      	ldr	r3, [pc, #404]	; (8009b98 <HAL_RCC_ClockConfig+0x1b8>)
 8009a04:	683a      	ldr	r2, [r7, #0]
 8009a06:	b2d2      	uxtb	r2, r2
 8009a08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009a0a:	4b63      	ldr	r3, [pc, #396]	; (8009b98 <HAL_RCC_ClockConfig+0x1b8>)
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	f003 030f 	and.w	r3, r3, #15
 8009a12:	683a      	ldr	r2, [r7, #0]
 8009a14:	429a      	cmp	r2, r3
 8009a16:	d001      	beq.n	8009a1c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009a18:	2301      	movs	r3, #1
 8009a1a:	e0b8      	b.n	8009b8e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	f003 0302 	and.w	r3, r3, #2
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d020      	beq.n	8009a6a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	f003 0304 	and.w	r3, r3, #4
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d005      	beq.n	8009a40 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009a34:	4b59      	ldr	r3, [pc, #356]	; (8009b9c <HAL_RCC_ClockConfig+0x1bc>)
 8009a36:	689b      	ldr	r3, [r3, #8]
 8009a38:	4a58      	ldr	r2, [pc, #352]	; (8009b9c <HAL_RCC_ClockConfig+0x1bc>)
 8009a3a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8009a3e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	f003 0308 	and.w	r3, r3, #8
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d005      	beq.n	8009a58 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009a4c:	4b53      	ldr	r3, [pc, #332]	; (8009b9c <HAL_RCC_ClockConfig+0x1bc>)
 8009a4e:	689b      	ldr	r3, [r3, #8]
 8009a50:	4a52      	ldr	r2, [pc, #328]	; (8009b9c <HAL_RCC_ClockConfig+0x1bc>)
 8009a52:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8009a56:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009a58:	4b50      	ldr	r3, [pc, #320]	; (8009b9c <HAL_RCC_ClockConfig+0x1bc>)
 8009a5a:	689b      	ldr	r3, [r3, #8]
 8009a5c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	689b      	ldr	r3, [r3, #8]
 8009a64:	494d      	ldr	r1, [pc, #308]	; (8009b9c <HAL_RCC_ClockConfig+0x1bc>)
 8009a66:	4313      	orrs	r3, r2
 8009a68:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	f003 0301 	and.w	r3, r3, #1
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d044      	beq.n	8009b00 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	685b      	ldr	r3, [r3, #4]
 8009a7a:	2b01      	cmp	r3, #1
 8009a7c:	d107      	bne.n	8009a8e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009a7e:	4b47      	ldr	r3, [pc, #284]	; (8009b9c <HAL_RCC_ClockConfig+0x1bc>)
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d119      	bne.n	8009abe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009a8a:	2301      	movs	r3, #1
 8009a8c:	e07f      	b.n	8009b8e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	685b      	ldr	r3, [r3, #4]
 8009a92:	2b02      	cmp	r3, #2
 8009a94:	d003      	beq.n	8009a9e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009a9a:	2b03      	cmp	r3, #3
 8009a9c:	d107      	bne.n	8009aae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009a9e:	4b3f      	ldr	r3, [pc, #252]	; (8009b9c <HAL_RCC_ClockConfig+0x1bc>)
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d109      	bne.n	8009abe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009aaa:	2301      	movs	r3, #1
 8009aac:	e06f      	b.n	8009b8e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009aae:	4b3b      	ldr	r3, [pc, #236]	; (8009b9c <HAL_RCC_ClockConfig+0x1bc>)
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	f003 0302 	and.w	r3, r3, #2
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d101      	bne.n	8009abe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009aba:	2301      	movs	r3, #1
 8009abc:	e067      	b.n	8009b8e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009abe:	4b37      	ldr	r3, [pc, #220]	; (8009b9c <HAL_RCC_ClockConfig+0x1bc>)
 8009ac0:	689b      	ldr	r3, [r3, #8]
 8009ac2:	f023 0203 	bic.w	r2, r3, #3
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	685b      	ldr	r3, [r3, #4]
 8009aca:	4934      	ldr	r1, [pc, #208]	; (8009b9c <HAL_RCC_ClockConfig+0x1bc>)
 8009acc:	4313      	orrs	r3, r2
 8009ace:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009ad0:	f7fb f814 	bl	8004afc <HAL_GetTick>
 8009ad4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009ad6:	e00a      	b.n	8009aee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009ad8:	f7fb f810 	bl	8004afc <HAL_GetTick>
 8009adc:	4602      	mov	r2, r0
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	1ad3      	subs	r3, r2, r3
 8009ae2:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ae6:	4293      	cmp	r3, r2
 8009ae8:	d901      	bls.n	8009aee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009aea:	2303      	movs	r3, #3
 8009aec:	e04f      	b.n	8009b8e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009aee:	4b2b      	ldr	r3, [pc, #172]	; (8009b9c <HAL_RCC_ClockConfig+0x1bc>)
 8009af0:	689b      	ldr	r3, [r3, #8]
 8009af2:	f003 020c 	and.w	r2, r3, #12
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	685b      	ldr	r3, [r3, #4]
 8009afa:	009b      	lsls	r3, r3, #2
 8009afc:	429a      	cmp	r2, r3
 8009afe:	d1eb      	bne.n	8009ad8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009b00:	4b25      	ldr	r3, [pc, #148]	; (8009b98 <HAL_RCC_ClockConfig+0x1b8>)
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	f003 030f 	and.w	r3, r3, #15
 8009b08:	683a      	ldr	r2, [r7, #0]
 8009b0a:	429a      	cmp	r2, r3
 8009b0c:	d20c      	bcs.n	8009b28 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009b0e:	4b22      	ldr	r3, [pc, #136]	; (8009b98 <HAL_RCC_ClockConfig+0x1b8>)
 8009b10:	683a      	ldr	r2, [r7, #0]
 8009b12:	b2d2      	uxtb	r2, r2
 8009b14:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009b16:	4b20      	ldr	r3, [pc, #128]	; (8009b98 <HAL_RCC_ClockConfig+0x1b8>)
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	f003 030f 	and.w	r3, r3, #15
 8009b1e:	683a      	ldr	r2, [r7, #0]
 8009b20:	429a      	cmp	r2, r3
 8009b22:	d001      	beq.n	8009b28 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009b24:	2301      	movs	r3, #1
 8009b26:	e032      	b.n	8009b8e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	f003 0304 	and.w	r3, r3, #4
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d008      	beq.n	8009b46 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009b34:	4b19      	ldr	r3, [pc, #100]	; (8009b9c <HAL_RCC_ClockConfig+0x1bc>)
 8009b36:	689b      	ldr	r3, [r3, #8]
 8009b38:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	68db      	ldr	r3, [r3, #12]
 8009b40:	4916      	ldr	r1, [pc, #88]	; (8009b9c <HAL_RCC_ClockConfig+0x1bc>)
 8009b42:	4313      	orrs	r3, r2
 8009b44:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	f003 0308 	and.w	r3, r3, #8
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d009      	beq.n	8009b66 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009b52:	4b12      	ldr	r3, [pc, #72]	; (8009b9c <HAL_RCC_ClockConfig+0x1bc>)
 8009b54:	689b      	ldr	r3, [r3, #8]
 8009b56:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	691b      	ldr	r3, [r3, #16]
 8009b5e:	00db      	lsls	r3, r3, #3
 8009b60:	490e      	ldr	r1, [pc, #56]	; (8009b9c <HAL_RCC_ClockConfig+0x1bc>)
 8009b62:	4313      	orrs	r3, r2
 8009b64:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8009b66:	f000 f821 	bl	8009bac <HAL_RCC_GetSysClockFreq>
 8009b6a:	4601      	mov	r1, r0
 8009b6c:	4b0b      	ldr	r3, [pc, #44]	; (8009b9c <HAL_RCC_ClockConfig+0x1bc>)
 8009b6e:	689b      	ldr	r3, [r3, #8]
 8009b70:	091b      	lsrs	r3, r3, #4
 8009b72:	f003 030f 	and.w	r3, r3, #15
 8009b76:	4a0a      	ldr	r2, [pc, #40]	; (8009ba0 <HAL_RCC_ClockConfig+0x1c0>)
 8009b78:	5cd3      	ldrb	r3, [r2, r3]
 8009b7a:	fa21 f303 	lsr.w	r3, r1, r3
 8009b7e:	4a09      	ldr	r2, [pc, #36]	; (8009ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8009b80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8009b82:	4b09      	ldr	r3, [pc, #36]	; (8009ba8 <HAL_RCC_ClockConfig+0x1c8>)
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	4618      	mov	r0, r3
 8009b88:	f7fa ff74 	bl	8004a74 <HAL_InitTick>

  return HAL_OK;
 8009b8c:	2300      	movs	r3, #0
}
 8009b8e:	4618      	mov	r0, r3
 8009b90:	3710      	adds	r7, #16
 8009b92:	46bd      	mov	sp, r7
 8009b94:	bd80      	pop	{r7, pc}
 8009b96:	bf00      	nop
 8009b98:	40023c00 	.word	0x40023c00
 8009b9c:	40023800 	.word	0x40023800
 8009ba0:	08011b84 	.word	0x08011b84
 8009ba4:	20000028 	.word	0x20000028
 8009ba8:	20000030 	.word	0x20000030

08009bac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009bac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009bae:	b085      	sub	sp, #20
 8009bb0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8009bb2:	2300      	movs	r3, #0
 8009bb4:	607b      	str	r3, [r7, #4]
 8009bb6:	2300      	movs	r3, #0
 8009bb8:	60fb      	str	r3, [r7, #12]
 8009bba:	2300      	movs	r3, #0
 8009bbc:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009bc2:	4b63      	ldr	r3, [pc, #396]	; (8009d50 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009bc4:	689b      	ldr	r3, [r3, #8]
 8009bc6:	f003 030c 	and.w	r3, r3, #12
 8009bca:	2b04      	cmp	r3, #4
 8009bcc:	d007      	beq.n	8009bde <HAL_RCC_GetSysClockFreq+0x32>
 8009bce:	2b08      	cmp	r3, #8
 8009bd0:	d008      	beq.n	8009be4 <HAL_RCC_GetSysClockFreq+0x38>
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	f040 80b4 	bne.w	8009d40 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009bd8:	4b5e      	ldr	r3, [pc, #376]	; (8009d54 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8009bda:	60bb      	str	r3, [r7, #8]
       break;
 8009bdc:	e0b3      	b.n	8009d46 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009bde:	4b5d      	ldr	r3, [pc, #372]	; (8009d54 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8009be0:	60bb      	str	r3, [r7, #8]
      break;
 8009be2:	e0b0      	b.n	8009d46 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009be4:	4b5a      	ldr	r3, [pc, #360]	; (8009d50 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009be6:	685b      	ldr	r3, [r3, #4]
 8009be8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009bec:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009bee:	4b58      	ldr	r3, [pc, #352]	; (8009d50 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009bf0:	685b      	ldr	r3, [r3, #4]
 8009bf2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d04a      	beq.n	8009c90 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009bfa:	4b55      	ldr	r3, [pc, #340]	; (8009d50 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009bfc:	685b      	ldr	r3, [r3, #4]
 8009bfe:	099b      	lsrs	r3, r3, #6
 8009c00:	f04f 0400 	mov.w	r4, #0
 8009c04:	f240 11ff 	movw	r1, #511	; 0x1ff
 8009c08:	f04f 0200 	mov.w	r2, #0
 8009c0c:	ea03 0501 	and.w	r5, r3, r1
 8009c10:	ea04 0602 	and.w	r6, r4, r2
 8009c14:	4629      	mov	r1, r5
 8009c16:	4632      	mov	r2, r6
 8009c18:	f04f 0300 	mov.w	r3, #0
 8009c1c:	f04f 0400 	mov.w	r4, #0
 8009c20:	0154      	lsls	r4, r2, #5
 8009c22:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8009c26:	014b      	lsls	r3, r1, #5
 8009c28:	4619      	mov	r1, r3
 8009c2a:	4622      	mov	r2, r4
 8009c2c:	1b49      	subs	r1, r1, r5
 8009c2e:	eb62 0206 	sbc.w	r2, r2, r6
 8009c32:	f04f 0300 	mov.w	r3, #0
 8009c36:	f04f 0400 	mov.w	r4, #0
 8009c3a:	0194      	lsls	r4, r2, #6
 8009c3c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8009c40:	018b      	lsls	r3, r1, #6
 8009c42:	1a5b      	subs	r3, r3, r1
 8009c44:	eb64 0402 	sbc.w	r4, r4, r2
 8009c48:	f04f 0100 	mov.w	r1, #0
 8009c4c:	f04f 0200 	mov.w	r2, #0
 8009c50:	00e2      	lsls	r2, r4, #3
 8009c52:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8009c56:	00d9      	lsls	r1, r3, #3
 8009c58:	460b      	mov	r3, r1
 8009c5a:	4614      	mov	r4, r2
 8009c5c:	195b      	adds	r3, r3, r5
 8009c5e:	eb44 0406 	adc.w	r4, r4, r6
 8009c62:	f04f 0100 	mov.w	r1, #0
 8009c66:	f04f 0200 	mov.w	r2, #0
 8009c6a:	02a2      	lsls	r2, r4, #10
 8009c6c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8009c70:	0299      	lsls	r1, r3, #10
 8009c72:	460b      	mov	r3, r1
 8009c74:	4614      	mov	r4, r2
 8009c76:	4618      	mov	r0, r3
 8009c78:	4621      	mov	r1, r4
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	f04f 0400 	mov.w	r4, #0
 8009c80:	461a      	mov	r2, r3
 8009c82:	4623      	mov	r3, r4
 8009c84:	f7f7 f93e 	bl	8000f04 <__aeabi_uldivmod>
 8009c88:	4603      	mov	r3, r0
 8009c8a:	460c      	mov	r4, r1
 8009c8c:	60fb      	str	r3, [r7, #12]
 8009c8e:	e049      	b.n	8009d24 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009c90:	4b2f      	ldr	r3, [pc, #188]	; (8009d50 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009c92:	685b      	ldr	r3, [r3, #4]
 8009c94:	099b      	lsrs	r3, r3, #6
 8009c96:	f04f 0400 	mov.w	r4, #0
 8009c9a:	f240 11ff 	movw	r1, #511	; 0x1ff
 8009c9e:	f04f 0200 	mov.w	r2, #0
 8009ca2:	ea03 0501 	and.w	r5, r3, r1
 8009ca6:	ea04 0602 	and.w	r6, r4, r2
 8009caa:	4629      	mov	r1, r5
 8009cac:	4632      	mov	r2, r6
 8009cae:	f04f 0300 	mov.w	r3, #0
 8009cb2:	f04f 0400 	mov.w	r4, #0
 8009cb6:	0154      	lsls	r4, r2, #5
 8009cb8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8009cbc:	014b      	lsls	r3, r1, #5
 8009cbe:	4619      	mov	r1, r3
 8009cc0:	4622      	mov	r2, r4
 8009cc2:	1b49      	subs	r1, r1, r5
 8009cc4:	eb62 0206 	sbc.w	r2, r2, r6
 8009cc8:	f04f 0300 	mov.w	r3, #0
 8009ccc:	f04f 0400 	mov.w	r4, #0
 8009cd0:	0194      	lsls	r4, r2, #6
 8009cd2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8009cd6:	018b      	lsls	r3, r1, #6
 8009cd8:	1a5b      	subs	r3, r3, r1
 8009cda:	eb64 0402 	sbc.w	r4, r4, r2
 8009cde:	f04f 0100 	mov.w	r1, #0
 8009ce2:	f04f 0200 	mov.w	r2, #0
 8009ce6:	00e2      	lsls	r2, r4, #3
 8009ce8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8009cec:	00d9      	lsls	r1, r3, #3
 8009cee:	460b      	mov	r3, r1
 8009cf0:	4614      	mov	r4, r2
 8009cf2:	195b      	adds	r3, r3, r5
 8009cf4:	eb44 0406 	adc.w	r4, r4, r6
 8009cf8:	f04f 0100 	mov.w	r1, #0
 8009cfc:	f04f 0200 	mov.w	r2, #0
 8009d00:	02a2      	lsls	r2, r4, #10
 8009d02:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8009d06:	0299      	lsls	r1, r3, #10
 8009d08:	460b      	mov	r3, r1
 8009d0a:	4614      	mov	r4, r2
 8009d0c:	4618      	mov	r0, r3
 8009d0e:	4621      	mov	r1, r4
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	f04f 0400 	mov.w	r4, #0
 8009d16:	461a      	mov	r2, r3
 8009d18:	4623      	mov	r3, r4
 8009d1a:	f7f7 f8f3 	bl	8000f04 <__aeabi_uldivmod>
 8009d1e:	4603      	mov	r3, r0
 8009d20:	460c      	mov	r4, r1
 8009d22:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009d24:	4b0a      	ldr	r3, [pc, #40]	; (8009d50 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009d26:	685b      	ldr	r3, [r3, #4]
 8009d28:	0c1b      	lsrs	r3, r3, #16
 8009d2a:	f003 0303 	and.w	r3, r3, #3
 8009d2e:	3301      	adds	r3, #1
 8009d30:	005b      	lsls	r3, r3, #1
 8009d32:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8009d34:	68fa      	ldr	r2, [r7, #12]
 8009d36:	683b      	ldr	r3, [r7, #0]
 8009d38:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d3c:	60bb      	str	r3, [r7, #8]
      break;
 8009d3e:	e002      	b.n	8009d46 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009d40:	4b04      	ldr	r3, [pc, #16]	; (8009d54 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8009d42:	60bb      	str	r3, [r7, #8]
      break;
 8009d44:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009d46:	68bb      	ldr	r3, [r7, #8]
}
 8009d48:	4618      	mov	r0, r3
 8009d4a:	3714      	adds	r7, #20
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d50:	40023800 	.word	0x40023800
 8009d54:	00f42400 	.word	0x00f42400

08009d58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009d58:	b480      	push	{r7}
 8009d5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009d5c:	4b03      	ldr	r3, [pc, #12]	; (8009d6c <HAL_RCC_GetHCLKFreq+0x14>)
 8009d5e:	681b      	ldr	r3, [r3, #0]
}
 8009d60:	4618      	mov	r0, r3
 8009d62:	46bd      	mov	sp, r7
 8009d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d68:	4770      	bx	lr
 8009d6a:	bf00      	nop
 8009d6c:	20000028 	.word	0x20000028

08009d70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009d70:	b580      	push	{r7, lr}
 8009d72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8009d74:	f7ff fff0 	bl	8009d58 <HAL_RCC_GetHCLKFreq>
 8009d78:	4601      	mov	r1, r0
 8009d7a:	4b05      	ldr	r3, [pc, #20]	; (8009d90 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009d7c:	689b      	ldr	r3, [r3, #8]
 8009d7e:	0a9b      	lsrs	r3, r3, #10
 8009d80:	f003 0307 	and.w	r3, r3, #7
 8009d84:	4a03      	ldr	r2, [pc, #12]	; (8009d94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009d86:	5cd3      	ldrb	r3, [r2, r3]
 8009d88:	fa21 f303 	lsr.w	r3, r1, r3
}
 8009d8c:	4618      	mov	r0, r3
 8009d8e:	bd80      	pop	{r7, pc}
 8009d90:	40023800 	.word	0x40023800
 8009d94:	08011b94 	.word	0x08011b94

08009d98 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009d98:	b580      	push	{r7, lr}
 8009d9a:	b086      	sub	sp, #24
 8009d9c:	af00      	add	r7, sp, #0
 8009d9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009da0:	2300      	movs	r3, #0
 8009da2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8009da4:	2300      	movs	r3, #0
 8009da6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	f003 0301 	and.w	r3, r3, #1
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d105      	bne.n	8009dc0 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d035      	beq.n	8009e2c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8009dc0:	4b62      	ldr	r3, [pc, #392]	; (8009f4c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8009dc2:	2200      	movs	r2, #0
 8009dc4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009dc6:	f7fa fe99 	bl	8004afc <HAL_GetTick>
 8009dca:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009dcc:	e008      	b.n	8009de0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8009dce:	f7fa fe95 	bl	8004afc <HAL_GetTick>
 8009dd2:	4602      	mov	r2, r0
 8009dd4:	697b      	ldr	r3, [r7, #20]
 8009dd6:	1ad3      	subs	r3, r2, r3
 8009dd8:	2b02      	cmp	r3, #2
 8009dda:	d901      	bls.n	8009de0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009ddc:	2303      	movs	r3, #3
 8009dde:	e0b0      	b.n	8009f42 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009de0:	4b5b      	ldr	r3, [pc, #364]	; (8009f50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d1f0      	bne.n	8009dce <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	685b      	ldr	r3, [r3, #4]
 8009df0:	019a      	lsls	r2, r3, #6
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	689b      	ldr	r3, [r3, #8]
 8009df6:	071b      	lsls	r3, r3, #28
 8009df8:	4955      	ldr	r1, [pc, #340]	; (8009f50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009dfa:	4313      	orrs	r3, r2
 8009dfc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8009e00:	4b52      	ldr	r3, [pc, #328]	; (8009f4c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8009e02:	2201      	movs	r2, #1
 8009e04:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009e06:	f7fa fe79 	bl	8004afc <HAL_GetTick>
 8009e0a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009e0c:	e008      	b.n	8009e20 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8009e0e:	f7fa fe75 	bl	8004afc <HAL_GetTick>
 8009e12:	4602      	mov	r2, r0
 8009e14:	697b      	ldr	r3, [r7, #20]
 8009e16:	1ad3      	subs	r3, r2, r3
 8009e18:	2b02      	cmp	r3, #2
 8009e1a:	d901      	bls.n	8009e20 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009e1c:	2303      	movs	r3, #3
 8009e1e:	e090      	b.n	8009f42 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009e20:	4b4b      	ldr	r3, [pc, #300]	; (8009f50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d0f0      	beq.n	8009e0e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	f003 0302 	and.w	r3, r3, #2
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	f000 8083 	beq.w	8009f40 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8009e3a:	2300      	movs	r3, #0
 8009e3c:	60fb      	str	r3, [r7, #12]
 8009e3e:	4b44      	ldr	r3, [pc, #272]	; (8009f50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e42:	4a43      	ldr	r2, [pc, #268]	; (8009f50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009e44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009e48:	6413      	str	r3, [r2, #64]	; 0x40
 8009e4a:	4b41      	ldr	r3, [pc, #260]	; (8009f50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009e52:	60fb      	str	r3, [r7, #12]
 8009e54:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8009e56:	4b3f      	ldr	r3, [pc, #252]	; (8009f54 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	4a3e      	ldr	r2, [pc, #248]	; (8009f54 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8009e5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009e60:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009e62:	f7fa fe4b 	bl	8004afc <HAL_GetTick>
 8009e66:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8009e68:	e008      	b.n	8009e7c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8009e6a:	f7fa fe47 	bl	8004afc <HAL_GetTick>
 8009e6e:	4602      	mov	r2, r0
 8009e70:	697b      	ldr	r3, [r7, #20]
 8009e72:	1ad3      	subs	r3, r2, r3
 8009e74:	2b02      	cmp	r3, #2
 8009e76:	d901      	bls.n	8009e7c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8009e78:	2303      	movs	r3, #3
 8009e7a:	e062      	b.n	8009f42 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8009e7c:	4b35      	ldr	r3, [pc, #212]	; (8009f54 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d0f0      	beq.n	8009e6a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8009e88:	4b31      	ldr	r3, [pc, #196]	; (8009f50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009e8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009e8c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009e90:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8009e92:	693b      	ldr	r3, [r7, #16]
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d02f      	beq.n	8009ef8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	68db      	ldr	r3, [r3, #12]
 8009e9c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009ea0:	693a      	ldr	r2, [r7, #16]
 8009ea2:	429a      	cmp	r2, r3
 8009ea4:	d028      	beq.n	8009ef8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009ea6:	4b2a      	ldr	r3, [pc, #168]	; (8009f50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009ea8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009eaa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009eae:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8009eb0:	4b29      	ldr	r3, [pc, #164]	; (8009f58 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8009eb2:	2201      	movs	r2, #1
 8009eb4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8009eb6:	4b28      	ldr	r3, [pc, #160]	; (8009f58 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8009eb8:	2200      	movs	r2, #0
 8009eba:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8009ebc:	4a24      	ldr	r2, [pc, #144]	; (8009f50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009ebe:	693b      	ldr	r3, [r7, #16]
 8009ec0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8009ec2:	4b23      	ldr	r3, [pc, #140]	; (8009f50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009ec4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ec6:	f003 0301 	and.w	r3, r3, #1
 8009eca:	2b01      	cmp	r3, #1
 8009ecc:	d114      	bne.n	8009ef8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8009ece:	f7fa fe15 	bl	8004afc <HAL_GetTick>
 8009ed2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009ed4:	e00a      	b.n	8009eec <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009ed6:	f7fa fe11 	bl	8004afc <HAL_GetTick>
 8009eda:	4602      	mov	r2, r0
 8009edc:	697b      	ldr	r3, [r7, #20]
 8009ede:	1ad3      	subs	r3, r2, r3
 8009ee0:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ee4:	4293      	cmp	r3, r2
 8009ee6:	d901      	bls.n	8009eec <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8009ee8:	2303      	movs	r3, #3
 8009eea:	e02a      	b.n	8009f42 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009eec:	4b18      	ldr	r3, [pc, #96]	; (8009f50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009eee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ef0:	f003 0302 	and.w	r3, r3, #2
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d0ee      	beq.n	8009ed6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	68db      	ldr	r3, [r3, #12]
 8009efc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009f00:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009f04:	d10d      	bne.n	8009f22 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8009f06:	4b12      	ldr	r3, [pc, #72]	; (8009f50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009f08:	689b      	ldr	r3, [r3, #8]
 8009f0a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	68db      	ldr	r3, [r3, #12]
 8009f12:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8009f16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009f1a:	490d      	ldr	r1, [pc, #52]	; (8009f50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009f1c:	4313      	orrs	r3, r2
 8009f1e:	608b      	str	r3, [r1, #8]
 8009f20:	e005      	b.n	8009f2e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8009f22:	4b0b      	ldr	r3, [pc, #44]	; (8009f50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009f24:	689b      	ldr	r3, [r3, #8]
 8009f26:	4a0a      	ldr	r2, [pc, #40]	; (8009f50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009f28:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8009f2c:	6093      	str	r3, [r2, #8]
 8009f2e:	4b08      	ldr	r3, [pc, #32]	; (8009f50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009f30:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	68db      	ldr	r3, [r3, #12]
 8009f36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009f3a:	4905      	ldr	r1, [pc, #20]	; (8009f50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009f3c:	4313      	orrs	r3, r2
 8009f3e:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8009f40:	2300      	movs	r3, #0
}
 8009f42:	4618      	mov	r0, r3
 8009f44:	3718      	adds	r7, #24
 8009f46:	46bd      	mov	sp, r7
 8009f48:	bd80      	pop	{r7, pc}
 8009f4a:	bf00      	nop
 8009f4c:	42470068 	.word	0x42470068
 8009f50:	40023800 	.word	0x40023800
 8009f54:	40007000 	.word	0x40007000
 8009f58:	42470e40 	.word	0x42470e40

08009f5c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8009f5c:	b580      	push	{r7, lr}
 8009f5e:	b082      	sub	sp, #8
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d101      	bne.n	8009f6e <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8009f6a:	2301      	movs	r3, #1
 8009f6c:	e083      	b.n	800a076 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	7f5b      	ldrb	r3, [r3, #29]
 8009f72:	b2db      	uxtb	r3, r3
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d105      	bne.n	8009f84 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	2200      	movs	r2, #0
 8009f7c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8009f7e:	6878      	ldr	r0, [r7, #4]
 8009f80:	f7f9 fc9c 	bl	80038bc <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	2202      	movs	r2, #2
 8009f88:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	22ca      	movs	r2, #202	; 0xca
 8009f90:	625a      	str	r2, [r3, #36]	; 0x24
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	2253      	movs	r2, #83	; 0x53
 8009f98:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8009f9a:	6878      	ldr	r0, [r7, #4]
 8009f9c:	f000 f897 	bl	800a0ce <RTC_EnterInitMode>
 8009fa0:	4603      	mov	r3, r0
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d008      	beq.n	8009fb8 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	22ff      	movs	r2, #255	; 0xff
 8009fac:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	2204      	movs	r2, #4
 8009fb2:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8009fb4:	2301      	movs	r3, #1
 8009fb6:	e05e      	b.n	800a076 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	689b      	ldr	r3, [r3, #8]
 8009fbe:	687a      	ldr	r2, [r7, #4]
 8009fc0:	6812      	ldr	r2, [r2, #0]
 8009fc2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009fc6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009fca:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	6899      	ldr	r1, [r3, #8]
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	685a      	ldr	r2, [r3, #4]
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	691b      	ldr	r3, [r3, #16]
 8009fda:	431a      	orrs	r2, r3
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	695b      	ldr	r3, [r3, #20]
 8009fe0:	431a      	orrs	r2, r3
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	430a      	orrs	r2, r1
 8009fe8:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	687a      	ldr	r2, [r7, #4]
 8009ff0:	68d2      	ldr	r2, [r2, #12]
 8009ff2:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	6919      	ldr	r1, [r3, #16]
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	689b      	ldr	r3, [r3, #8]
 8009ffe:	041a      	lsls	r2, r3, #16
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	430a      	orrs	r2, r1
 800a006:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	68da      	ldr	r2, [r3, #12]
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a016:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	689b      	ldr	r3, [r3, #8]
 800a01e:	f003 0320 	and.w	r3, r3, #32
 800a022:	2b00      	cmp	r3, #0
 800a024:	d10e      	bne.n	800a044 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a026:	6878      	ldr	r0, [r7, #4]
 800a028:	f000 f829 	bl	800a07e <HAL_RTC_WaitForSynchro>
 800a02c:	4603      	mov	r3, r0
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d008      	beq.n	800a044 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	22ff      	movs	r2, #255	; 0xff
 800a038:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	2204      	movs	r2, #4
 800a03e:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800a040:	2301      	movs	r3, #1
 800a042:	e018      	b.n	800a076 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a052:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	699a      	ldr	r2, [r3, #24]
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	430a      	orrs	r2, r1
 800a064:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	22ff      	movs	r2, #255	; 0xff
 800a06c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	2201      	movs	r2, #1
 800a072:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800a074:	2300      	movs	r3, #0
  }
}
 800a076:	4618      	mov	r0, r3
 800a078:	3708      	adds	r7, #8
 800a07a:	46bd      	mov	sp, r7
 800a07c:	bd80      	pop	{r7, pc}

0800a07e <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800a07e:	b580      	push	{r7, lr}
 800a080:	b084      	sub	sp, #16
 800a082:	af00      	add	r7, sp, #0
 800a084:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a086:	2300      	movs	r3, #0
 800a088:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	68da      	ldr	r2, [r3, #12]
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a098:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a09a:	f7fa fd2f 	bl	8004afc <HAL_GetTick>
 800a09e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800a0a0:	e009      	b.n	800a0b6 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800a0a2:	f7fa fd2b 	bl	8004afc <HAL_GetTick>
 800a0a6:	4602      	mov	r2, r0
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	1ad3      	subs	r3, r2, r3
 800a0ac:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a0b0:	d901      	bls.n	800a0b6 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800a0b2:	2303      	movs	r3, #3
 800a0b4:	e007      	b.n	800a0c6 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	68db      	ldr	r3, [r3, #12]
 800a0bc:	f003 0320 	and.w	r3, r3, #32
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d0ee      	beq.n	800a0a2 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800a0c4:	2300      	movs	r3, #0
}
 800a0c6:	4618      	mov	r0, r3
 800a0c8:	3710      	adds	r7, #16
 800a0ca:	46bd      	mov	sp, r7
 800a0cc:	bd80      	pop	{r7, pc}

0800a0ce <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800a0ce:	b580      	push	{r7, lr}
 800a0d0:	b084      	sub	sp, #16
 800a0d2:	af00      	add	r7, sp, #0
 800a0d4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a0d6:	2300      	movs	r3, #0
 800a0d8:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	68db      	ldr	r3, [r3, #12]
 800a0e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d119      	bne.n	800a11c <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	f04f 32ff 	mov.w	r2, #4294967295
 800a0f0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a0f2:	f7fa fd03 	bl	8004afc <HAL_GetTick>
 800a0f6:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800a0f8:	e009      	b.n	800a10e <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800a0fa:	f7fa fcff 	bl	8004afc <HAL_GetTick>
 800a0fe:	4602      	mov	r2, r0
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	1ad3      	subs	r3, r2, r3
 800a104:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a108:	d901      	bls.n	800a10e <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800a10a:	2303      	movs	r3, #3
 800a10c:	e007      	b.n	800a11e <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	68db      	ldr	r3, [r3, #12]
 800a114:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d0ee      	beq.n	800a0fa <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800a11c:	2300      	movs	r3, #0
}
 800a11e:	4618      	mov	r0, r3
 800a120:	3710      	adds	r7, #16
 800a122:	46bd      	mov	sp, r7
 800a124:	bd80      	pop	{r7, pc}

0800a126 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a126:	b580      	push	{r7, lr}
 800a128:	b082      	sub	sp, #8
 800a12a:	af00      	add	r7, sp, #0
 800a12c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	2b00      	cmp	r3, #0
 800a132:	d101      	bne.n	800a138 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a134:	2301      	movs	r3, #1
 800a136:	e01d      	b.n	800a174 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a13e:	b2db      	uxtb	r3, r3
 800a140:	2b00      	cmp	r3, #0
 800a142:	d106      	bne.n	800a152 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	2200      	movs	r2, #0
 800a148:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a14c:	6878      	ldr	r0, [r7, #4]
 800a14e:	f7fa fb3f 	bl	80047d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	2202      	movs	r2, #2
 800a156:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	681a      	ldr	r2, [r3, #0]
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	3304      	adds	r3, #4
 800a162:	4619      	mov	r1, r3
 800a164:	4610      	mov	r0, r2
 800a166:	f000 fcaf 	bl	800aac8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	2201      	movs	r2, #1
 800a16e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a172:	2300      	movs	r3, #0
}
 800a174:	4618      	mov	r0, r3
 800a176:	3708      	adds	r7, #8
 800a178:	46bd      	mov	sp, r7
 800a17a:	bd80      	pop	{r7, pc}

0800a17c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a17c:	b480      	push	{r7}
 800a17e:	b085      	sub	sp, #20
 800a180:	af00      	add	r7, sp, #0
 800a182:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	68da      	ldr	r2, [r3, #12]
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	f042 0201 	orr.w	r2, r2, #1
 800a192:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	689b      	ldr	r3, [r3, #8]
 800a19a:	f003 0307 	and.w	r3, r3, #7
 800a19e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	2b06      	cmp	r3, #6
 800a1a4:	d007      	beq.n	800a1b6 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	681a      	ldr	r2, [r3, #0]
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	f042 0201 	orr.w	r2, r2, #1
 800a1b4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a1b6:	2300      	movs	r3, #0
}
 800a1b8:	4618      	mov	r0, r3
 800a1ba:	3714      	adds	r7, #20
 800a1bc:	46bd      	mov	sp, r7
 800a1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c2:	4770      	bx	lr

0800a1c4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a1c4:	b580      	push	{r7, lr}
 800a1c6:	b082      	sub	sp, #8
 800a1c8:	af00      	add	r7, sp, #0
 800a1ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d101      	bne.n	800a1d6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a1d2:	2301      	movs	r3, #1
 800a1d4:	e01d      	b.n	800a212 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a1dc:	b2db      	uxtb	r3, r3
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d106      	bne.n	800a1f0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	2200      	movs	r2, #0
 800a1e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a1ea:	6878      	ldr	r0, [r7, #4]
 800a1ec:	f7fa face 	bl	800478c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	2202      	movs	r2, #2
 800a1f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681a      	ldr	r2, [r3, #0]
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	3304      	adds	r3, #4
 800a200:	4619      	mov	r1, r3
 800a202:	4610      	mov	r0, r2
 800a204:	f000 fc60 	bl	800aac8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	2201      	movs	r2, #1
 800a20c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a210:	2300      	movs	r3, #0
}
 800a212:	4618      	mov	r0, r3
 800a214:	3708      	adds	r7, #8
 800a216:	46bd      	mov	sp, r7
 800a218:	bd80      	pop	{r7, pc}
	...

0800a21c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a21c:	b580      	push	{r7, lr}
 800a21e:	b084      	sub	sp, #16
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]
 800a224:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	2201      	movs	r2, #1
 800a22c:	6839      	ldr	r1, [r7, #0]
 800a22e:	4618      	mov	r0, r3
 800a230:	f001 f85e 	bl	800b2f0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	4a15      	ldr	r2, [pc, #84]	; (800a290 <HAL_TIM_PWM_Start+0x74>)
 800a23a:	4293      	cmp	r3, r2
 800a23c:	d004      	beq.n	800a248 <HAL_TIM_PWM_Start+0x2c>
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	4a14      	ldr	r2, [pc, #80]	; (800a294 <HAL_TIM_PWM_Start+0x78>)
 800a244:	4293      	cmp	r3, r2
 800a246:	d101      	bne.n	800a24c <HAL_TIM_PWM_Start+0x30>
 800a248:	2301      	movs	r3, #1
 800a24a:	e000      	b.n	800a24e <HAL_TIM_PWM_Start+0x32>
 800a24c:	2300      	movs	r3, #0
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d007      	beq.n	800a262 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a260:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	689b      	ldr	r3, [r3, #8]
 800a268:	f003 0307 	and.w	r3, r3, #7
 800a26c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	2b06      	cmp	r3, #6
 800a272:	d007      	beq.n	800a284 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	681a      	ldr	r2, [r3, #0]
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	f042 0201 	orr.w	r2, r2, #1
 800a282:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a284:	2300      	movs	r3, #0
}
 800a286:	4618      	mov	r0, r3
 800a288:	3710      	adds	r7, #16
 800a28a:	46bd      	mov	sp, r7
 800a28c:	bd80      	pop	{r7, pc}
 800a28e:	bf00      	nop
 800a290:	40010000 	.word	0x40010000
 800a294:	40010400 	.word	0x40010400

0800a298 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800a298:	b580      	push	{r7, lr}
 800a29a:	b082      	sub	sp, #8
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d101      	bne.n	800a2aa <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800a2a6:	2301      	movs	r3, #1
 800a2a8:	e01d      	b.n	800a2e6 <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a2b0:	b2db      	uxtb	r3, r3
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d106      	bne.n	800a2c4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	2200      	movs	r2, #0
 800a2ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800a2be:	6878      	ldr	r0, [r7, #4]
 800a2c0:	f000 f815 	bl	800a2ee <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	2202      	movs	r2, #2
 800a2c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	681a      	ldr	r2, [r3, #0]
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	3304      	adds	r3, #4
 800a2d4:	4619      	mov	r1, r3
 800a2d6:	4610      	mov	r0, r2
 800a2d8:	f000 fbf6 	bl	800aac8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	2201      	movs	r2, #1
 800a2e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a2e4:	2300      	movs	r3, #0
}
 800a2e6:	4618      	mov	r0, r3
 800a2e8:	3708      	adds	r7, #8
 800a2ea:	46bd      	mov	sp, r7
 800a2ec:	bd80      	pop	{r7, pc}

0800a2ee <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800a2ee:	b480      	push	{r7}
 800a2f0:	b083      	sub	sp, #12
 800a2f2:	af00      	add	r7, sp, #0
 800a2f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800a2f6:	bf00      	nop
 800a2f8:	370c      	adds	r7, #12
 800a2fa:	46bd      	mov	sp, r7
 800a2fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a300:	4770      	bx	lr
	...

0800a304 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a304:	b580      	push	{r7, lr}
 800a306:	b084      	sub	sp, #16
 800a308:	af00      	add	r7, sp, #0
 800a30a:	6078      	str	r0, [r7, #4]
 800a30c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800a30e:	683b      	ldr	r3, [r7, #0]
 800a310:	2b0c      	cmp	r3, #12
 800a312:	d841      	bhi.n	800a398 <HAL_TIM_IC_Start_IT+0x94>
 800a314:	a201      	add	r2, pc, #4	; (adr r2, 800a31c <HAL_TIM_IC_Start_IT+0x18>)
 800a316:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a31a:	bf00      	nop
 800a31c:	0800a351 	.word	0x0800a351
 800a320:	0800a399 	.word	0x0800a399
 800a324:	0800a399 	.word	0x0800a399
 800a328:	0800a399 	.word	0x0800a399
 800a32c:	0800a363 	.word	0x0800a363
 800a330:	0800a399 	.word	0x0800a399
 800a334:	0800a399 	.word	0x0800a399
 800a338:	0800a399 	.word	0x0800a399
 800a33c:	0800a375 	.word	0x0800a375
 800a340:	0800a399 	.word	0x0800a399
 800a344:	0800a399 	.word	0x0800a399
 800a348:	0800a399 	.word	0x0800a399
 800a34c:	0800a387 	.word	0x0800a387
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	68da      	ldr	r2, [r3, #12]
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	f042 0202 	orr.w	r2, r2, #2
 800a35e:	60da      	str	r2, [r3, #12]
      break;
 800a360:	e01b      	b.n	800a39a <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	68da      	ldr	r2, [r3, #12]
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	f042 0204 	orr.w	r2, r2, #4
 800a370:	60da      	str	r2, [r3, #12]
      break;
 800a372:	e012      	b.n	800a39a <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	68da      	ldr	r2, [r3, #12]
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	f042 0208 	orr.w	r2, r2, #8
 800a382:	60da      	str	r2, [r3, #12]
      break;
 800a384:	e009      	b.n	800a39a <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	68da      	ldr	r2, [r3, #12]
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	f042 0210 	orr.w	r2, r2, #16
 800a394:	60da      	str	r2, [r3, #12]
      break;
 800a396:	e000      	b.n	800a39a <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 800a398:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	2201      	movs	r2, #1
 800a3a0:	6839      	ldr	r1, [r7, #0]
 800a3a2:	4618      	mov	r0, r3
 800a3a4:	f000 ffa4 	bl	800b2f0 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	689b      	ldr	r3, [r3, #8]
 800a3ae:	f003 0307 	and.w	r3, r3, #7
 800a3b2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	2b06      	cmp	r3, #6
 800a3b8:	d007      	beq.n	800a3ca <HAL_TIM_IC_Start_IT+0xc6>
  {
    __HAL_TIM_ENABLE(htim);
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	681a      	ldr	r2, [r3, #0]
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	f042 0201 	orr.w	r2, r2, #1
 800a3c8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a3ca:	2300      	movs	r3, #0
}
 800a3cc:	4618      	mov	r0, r3
 800a3ce:	3710      	adds	r7, #16
 800a3d0:	46bd      	mov	sp, r7
 800a3d2:	bd80      	pop	{r7, pc}

0800a3d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a3d4:	b580      	push	{r7, lr}
 800a3d6:	b082      	sub	sp, #8
 800a3d8:	af00      	add	r7, sp, #0
 800a3da:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	691b      	ldr	r3, [r3, #16]
 800a3e2:	f003 0302 	and.w	r3, r3, #2
 800a3e6:	2b02      	cmp	r3, #2
 800a3e8:	d122      	bne.n	800a430 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	68db      	ldr	r3, [r3, #12]
 800a3f0:	f003 0302 	and.w	r3, r3, #2
 800a3f4:	2b02      	cmp	r3, #2
 800a3f6:	d11b      	bne.n	800a430 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	f06f 0202 	mvn.w	r2, #2
 800a400:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	2201      	movs	r2, #1
 800a406:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	699b      	ldr	r3, [r3, #24]
 800a40e:	f003 0303 	and.w	r3, r3, #3
 800a412:	2b00      	cmp	r3, #0
 800a414:	d003      	beq.n	800a41e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a416:	6878      	ldr	r0, [r7, #4]
 800a418:	f7f9 f8ac 	bl	8003574 <HAL_TIM_IC_CaptureCallback>
 800a41c:	e005      	b.n	800a42a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a41e:	6878      	ldr	r0, [r7, #4]
 800a420:	f000 fb3e 	bl	800aaa0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a424:	6878      	ldr	r0, [r7, #4]
 800a426:	f7f9 fa11 	bl	800384c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	2200      	movs	r2, #0
 800a42e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	691b      	ldr	r3, [r3, #16]
 800a436:	f003 0304 	and.w	r3, r3, #4
 800a43a:	2b04      	cmp	r3, #4
 800a43c:	d122      	bne.n	800a484 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	68db      	ldr	r3, [r3, #12]
 800a444:	f003 0304 	and.w	r3, r3, #4
 800a448:	2b04      	cmp	r3, #4
 800a44a:	d11b      	bne.n	800a484 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	f06f 0204 	mvn.w	r2, #4
 800a454:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	2202      	movs	r2, #2
 800a45a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	699b      	ldr	r3, [r3, #24]
 800a462:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a466:	2b00      	cmp	r3, #0
 800a468:	d003      	beq.n	800a472 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a46a:	6878      	ldr	r0, [r7, #4]
 800a46c:	f7f9 f882 	bl	8003574 <HAL_TIM_IC_CaptureCallback>
 800a470:	e005      	b.n	800a47e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a472:	6878      	ldr	r0, [r7, #4]
 800a474:	f000 fb14 	bl	800aaa0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a478:	6878      	ldr	r0, [r7, #4]
 800a47a:	f7f9 f9e7 	bl	800384c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	2200      	movs	r2, #0
 800a482:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	691b      	ldr	r3, [r3, #16]
 800a48a:	f003 0308 	and.w	r3, r3, #8
 800a48e:	2b08      	cmp	r3, #8
 800a490:	d122      	bne.n	800a4d8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	68db      	ldr	r3, [r3, #12]
 800a498:	f003 0308 	and.w	r3, r3, #8
 800a49c:	2b08      	cmp	r3, #8
 800a49e:	d11b      	bne.n	800a4d8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	f06f 0208 	mvn.w	r2, #8
 800a4a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	2204      	movs	r2, #4
 800a4ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	69db      	ldr	r3, [r3, #28]
 800a4b6:	f003 0303 	and.w	r3, r3, #3
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d003      	beq.n	800a4c6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a4be:	6878      	ldr	r0, [r7, #4]
 800a4c0:	f7f9 f858 	bl	8003574 <HAL_TIM_IC_CaptureCallback>
 800a4c4:	e005      	b.n	800a4d2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a4c6:	6878      	ldr	r0, [r7, #4]
 800a4c8:	f000 faea 	bl	800aaa0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a4cc:	6878      	ldr	r0, [r7, #4]
 800a4ce:	f7f9 f9bd 	bl	800384c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	2200      	movs	r2, #0
 800a4d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	691b      	ldr	r3, [r3, #16]
 800a4de:	f003 0310 	and.w	r3, r3, #16
 800a4e2:	2b10      	cmp	r3, #16
 800a4e4:	d122      	bne.n	800a52c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	68db      	ldr	r3, [r3, #12]
 800a4ec:	f003 0310 	and.w	r3, r3, #16
 800a4f0:	2b10      	cmp	r3, #16
 800a4f2:	d11b      	bne.n	800a52c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	f06f 0210 	mvn.w	r2, #16
 800a4fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	2208      	movs	r2, #8
 800a502:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	69db      	ldr	r3, [r3, #28]
 800a50a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d003      	beq.n	800a51a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a512:	6878      	ldr	r0, [r7, #4]
 800a514:	f7f9 f82e 	bl	8003574 <HAL_TIM_IC_CaptureCallback>
 800a518:	e005      	b.n	800a526 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a51a:	6878      	ldr	r0, [r7, #4]
 800a51c:	f000 fac0 	bl	800aaa0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a520:	6878      	ldr	r0, [r7, #4]
 800a522:	f7f9 f993 	bl	800384c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	2200      	movs	r2, #0
 800a52a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	691b      	ldr	r3, [r3, #16]
 800a532:	f003 0301 	and.w	r3, r3, #1
 800a536:	2b01      	cmp	r3, #1
 800a538:	d10e      	bne.n	800a558 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	68db      	ldr	r3, [r3, #12]
 800a540:	f003 0301 	and.w	r3, r3, #1
 800a544:	2b01      	cmp	r3, #1
 800a546:	d107      	bne.n	800a558 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	f06f 0201 	mvn.w	r2, #1
 800a550:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a552:	6878      	ldr	r0, [r7, #4]
 800a554:	f7f9 f8c0 	bl	80036d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	691b      	ldr	r3, [r3, #16]
 800a55e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a562:	2b80      	cmp	r3, #128	; 0x80
 800a564:	d10e      	bne.n	800a584 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	68db      	ldr	r3, [r3, #12]
 800a56c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a570:	2b80      	cmp	r3, #128	; 0x80
 800a572:	d107      	bne.n	800a584 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a57c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a57e:	6878      	ldr	r0, [r7, #4]
 800a580:	f000 ffb4 	bl	800b4ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	691b      	ldr	r3, [r3, #16]
 800a58a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a58e:	2b40      	cmp	r3, #64	; 0x40
 800a590:	d10e      	bne.n	800a5b0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	68db      	ldr	r3, [r3, #12]
 800a598:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a59c:	2b40      	cmp	r3, #64	; 0x40
 800a59e:	d107      	bne.n	800a5b0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a5a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a5aa:	6878      	ldr	r0, [r7, #4]
 800a5ac:	f000 fa82 	bl	800aab4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	691b      	ldr	r3, [r3, #16]
 800a5b6:	f003 0320 	and.w	r3, r3, #32
 800a5ba:	2b20      	cmp	r3, #32
 800a5bc:	d10e      	bne.n	800a5dc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	68db      	ldr	r3, [r3, #12]
 800a5c4:	f003 0320 	and.w	r3, r3, #32
 800a5c8:	2b20      	cmp	r3, #32
 800a5ca:	d107      	bne.n	800a5dc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	f06f 0220 	mvn.w	r2, #32
 800a5d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a5d6:	6878      	ldr	r0, [r7, #4]
 800a5d8:	f000 ff7e 	bl	800b4d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a5dc:	bf00      	nop
 800a5de:	3708      	adds	r7, #8
 800a5e0:	46bd      	mov	sp, r7
 800a5e2:	bd80      	pop	{r7, pc}

0800a5e4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800a5e4:	b580      	push	{r7, lr}
 800a5e6:	b084      	sub	sp, #16
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	60f8      	str	r0, [r7, #12]
 800a5ec:	60b9      	str	r1, [r7, #8]
 800a5ee:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a5f6:	2b01      	cmp	r3, #1
 800a5f8:	d101      	bne.n	800a5fe <HAL_TIM_IC_ConfigChannel+0x1a>
 800a5fa:	2302      	movs	r3, #2
 800a5fc:	e08a      	b.n	800a714 <HAL_TIM_IC_ConfigChannel+0x130>
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	2201      	movs	r2, #1
 800a602:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	2202      	movs	r2, #2
 800a60a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	2b00      	cmp	r3, #0
 800a612:	d11b      	bne.n	800a64c <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	6818      	ldr	r0, [r3, #0]
 800a618:	68bb      	ldr	r3, [r7, #8]
 800a61a:	6819      	ldr	r1, [r3, #0]
 800a61c:	68bb      	ldr	r3, [r7, #8]
 800a61e:	685a      	ldr	r2, [r3, #4]
 800a620:	68bb      	ldr	r3, [r7, #8]
 800a622:	68db      	ldr	r3, [r3, #12]
 800a624:	f000 fca0 	bl	800af68 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	699a      	ldr	r2, [r3, #24]
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	f022 020c 	bic.w	r2, r2, #12
 800a636:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	6999      	ldr	r1, [r3, #24]
 800a63e:	68bb      	ldr	r3, [r7, #8]
 800a640:	689a      	ldr	r2, [r3, #8]
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	430a      	orrs	r2, r1
 800a648:	619a      	str	r2, [r3, #24]
 800a64a:	e05a      	b.n	800a702 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	2b04      	cmp	r3, #4
 800a650:	d11c      	bne.n	800a68c <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	6818      	ldr	r0, [r3, #0]
 800a656:	68bb      	ldr	r3, [r7, #8]
 800a658:	6819      	ldr	r1, [r3, #0]
 800a65a:	68bb      	ldr	r3, [r7, #8]
 800a65c:	685a      	ldr	r2, [r3, #4]
 800a65e:	68bb      	ldr	r3, [r7, #8]
 800a660:	68db      	ldr	r3, [r3, #12]
 800a662:	f000 fd24 	bl	800b0ae <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	699a      	ldr	r2, [r3, #24]
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800a674:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	6999      	ldr	r1, [r3, #24]
 800a67c:	68bb      	ldr	r3, [r7, #8]
 800a67e:	689b      	ldr	r3, [r3, #8]
 800a680:	021a      	lsls	r2, r3, #8
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	430a      	orrs	r2, r1
 800a688:	619a      	str	r2, [r3, #24]
 800a68a:	e03a      	b.n	800a702 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	2b08      	cmp	r3, #8
 800a690:	d11b      	bne.n	800a6ca <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	6818      	ldr	r0, [r3, #0]
 800a696:	68bb      	ldr	r3, [r7, #8]
 800a698:	6819      	ldr	r1, [r3, #0]
 800a69a:	68bb      	ldr	r3, [r7, #8]
 800a69c:	685a      	ldr	r2, [r3, #4]
 800a69e:	68bb      	ldr	r3, [r7, #8]
 800a6a0:	68db      	ldr	r3, [r3, #12]
 800a6a2:	f000 fd71 	bl	800b188 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	69da      	ldr	r2, [r3, #28]
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	f022 020c 	bic.w	r2, r2, #12
 800a6b4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	69d9      	ldr	r1, [r3, #28]
 800a6bc:	68bb      	ldr	r3, [r7, #8]
 800a6be:	689a      	ldr	r2, [r3, #8]
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	430a      	orrs	r2, r1
 800a6c6:	61da      	str	r2, [r3, #28]
 800a6c8:	e01b      	b.n	800a702 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	6818      	ldr	r0, [r3, #0]
 800a6ce:	68bb      	ldr	r3, [r7, #8]
 800a6d0:	6819      	ldr	r1, [r3, #0]
 800a6d2:	68bb      	ldr	r3, [r7, #8]
 800a6d4:	685a      	ldr	r2, [r3, #4]
 800a6d6:	68bb      	ldr	r3, [r7, #8]
 800a6d8:	68db      	ldr	r3, [r3, #12]
 800a6da:	f000 fd91 	bl	800b200 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	69da      	ldr	r2, [r3, #28]
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800a6ec:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	69d9      	ldr	r1, [r3, #28]
 800a6f4:	68bb      	ldr	r3, [r7, #8]
 800a6f6:	689b      	ldr	r3, [r3, #8]
 800a6f8:	021a      	lsls	r2, r3, #8
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	430a      	orrs	r2, r1
 800a700:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	2201      	movs	r2, #1
 800a706:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	2200      	movs	r2, #0
 800a70e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a712:	2300      	movs	r3, #0
}
 800a714:	4618      	mov	r0, r3
 800a716:	3710      	adds	r7, #16
 800a718:	46bd      	mov	sp, r7
 800a71a:	bd80      	pop	{r7, pc}

0800a71c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a71c:	b580      	push	{r7, lr}
 800a71e:	b084      	sub	sp, #16
 800a720:	af00      	add	r7, sp, #0
 800a722:	60f8      	str	r0, [r7, #12]
 800a724:	60b9      	str	r1, [r7, #8]
 800a726:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a72e:	2b01      	cmp	r3, #1
 800a730:	d101      	bne.n	800a736 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800a732:	2302      	movs	r3, #2
 800a734:	e0b4      	b.n	800a8a0 <HAL_TIM_PWM_ConfigChannel+0x184>
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	2201      	movs	r2, #1
 800a73a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	2202      	movs	r2, #2
 800a742:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	2b0c      	cmp	r3, #12
 800a74a:	f200 809f 	bhi.w	800a88c <HAL_TIM_PWM_ConfigChannel+0x170>
 800a74e:	a201      	add	r2, pc, #4	; (adr r2, 800a754 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800a750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a754:	0800a789 	.word	0x0800a789
 800a758:	0800a88d 	.word	0x0800a88d
 800a75c:	0800a88d 	.word	0x0800a88d
 800a760:	0800a88d 	.word	0x0800a88d
 800a764:	0800a7c9 	.word	0x0800a7c9
 800a768:	0800a88d 	.word	0x0800a88d
 800a76c:	0800a88d 	.word	0x0800a88d
 800a770:	0800a88d 	.word	0x0800a88d
 800a774:	0800a80b 	.word	0x0800a80b
 800a778:	0800a88d 	.word	0x0800a88d
 800a77c:	0800a88d 	.word	0x0800a88d
 800a780:	0800a88d 	.word	0x0800a88d
 800a784:	0800a84b 	.word	0x0800a84b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	68b9      	ldr	r1, [r7, #8]
 800a78e:	4618      	mov	r0, r3
 800a790:	f000 fa3a 	bl	800ac08 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	699a      	ldr	r2, [r3, #24]
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	f042 0208 	orr.w	r2, r2, #8
 800a7a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	699a      	ldr	r2, [r3, #24]
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	f022 0204 	bic.w	r2, r2, #4
 800a7b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	6999      	ldr	r1, [r3, #24]
 800a7ba:	68bb      	ldr	r3, [r7, #8]
 800a7bc:	691a      	ldr	r2, [r3, #16]
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	430a      	orrs	r2, r1
 800a7c4:	619a      	str	r2, [r3, #24]
      break;
 800a7c6:	e062      	b.n	800a88e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	68b9      	ldr	r1, [r7, #8]
 800a7ce:	4618      	mov	r0, r3
 800a7d0:	f000 fa8a 	bl	800ace8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	699a      	ldr	r2, [r3, #24]
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a7e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	699a      	ldr	r2, [r3, #24]
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a7f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	6999      	ldr	r1, [r3, #24]
 800a7fa:	68bb      	ldr	r3, [r7, #8]
 800a7fc:	691b      	ldr	r3, [r3, #16]
 800a7fe:	021a      	lsls	r2, r3, #8
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	430a      	orrs	r2, r1
 800a806:	619a      	str	r2, [r3, #24]
      break;
 800a808:	e041      	b.n	800a88e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	68b9      	ldr	r1, [r7, #8]
 800a810:	4618      	mov	r0, r3
 800a812:	f000 fadf 	bl	800add4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	69da      	ldr	r2, [r3, #28]
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	f042 0208 	orr.w	r2, r2, #8
 800a824:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	69da      	ldr	r2, [r3, #28]
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	f022 0204 	bic.w	r2, r2, #4
 800a834:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	69d9      	ldr	r1, [r3, #28]
 800a83c:	68bb      	ldr	r3, [r7, #8]
 800a83e:	691a      	ldr	r2, [r3, #16]
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	430a      	orrs	r2, r1
 800a846:	61da      	str	r2, [r3, #28]
      break;
 800a848:	e021      	b.n	800a88e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	68b9      	ldr	r1, [r7, #8]
 800a850:	4618      	mov	r0, r3
 800a852:	f000 fb33 	bl	800aebc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	69da      	ldr	r2, [r3, #28]
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a864:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	69da      	ldr	r2, [r3, #28]
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a874:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	69d9      	ldr	r1, [r3, #28]
 800a87c:	68bb      	ldr	r3, [r7, #8]
 800a87e:	691b      	ldr	r3, [r3, #16]
 800a880:	021a      	lsls	r2, r3, #8
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	430a      	orrs	r2, r1
 800a888:	61da      	str	r2, [r3, #28]
      break;
 800a88a:	e000      	b.n	800a88e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800a88c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	2201      	movs	r2, #1
 800a892:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	2200      	movs	r2, #0
 800a89a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a89e:	2300      	movs	r3, #0
}
 800a8a0:	4618      	mov	r0, r3
 800a8a2:	3710      	adds	r7, #16
 800a8a4:	46bd      	mov	sp, r7
 800a8a6:	bd80      	pop	{r7, pc}

0800a8a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a8a8:	b580      	push	{r7, lr}
 800a8aa:	b084      	sub	sp, #16
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	6078      	str	r0, [r7, #4]
 800a8b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a8b8:	2b01      	cmp	r3, #1
 800a8ba:	d101      	bne.n	800a8c0 <HAL_TIM_ConfigClockSource+0x18>
 800a8bc:	2302      	movs	r3, #2
 800a8be:	e0a6      	b.n	800aa0e <HAL_TIM_ConfigClockSource+0x166>
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	2201      	movs	r2, #1
 800a8c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	2202      	movs	r2, #2
 800a8cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	689b      	ldr	r3, [r3, #8]
 800a8d6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800a8de:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a8e6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	68fa      	ldr	r2, [r7, #12]
 800a8ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a8f0:	683b      	ldr	r3, [r7, #0]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	2b40      	cmp	r3, #64	; 0x40
 800a8f6:	d067      	beq.n	800a9c8 <HAL_TIM_ConfigClockSource+0x120>
 800a8f8:	2b40      	cmp	r3, #64	; 0x40
 800a8fa:	d80b      	bhi.n	800a914 <HAL_TIM_ConfigClockSource+0x6c>
 800a8fc:	2b10      	cmp	r3, #16
 800a8fe:	d073      	beq.n	800a9e8 <HAL_TIM_ConfigClockSource+0x140>
 800a900:	2b10      	cmp	r3, #16
 800a902:	d802      	bhi.n	800a90a <HAL_TIM_ConfigClockSource+0x62>
 800a904:	2b00      	cmp	r3, #0
 800a906:	d06f      	beq.n	800a9e8 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800a908:	e078      	b.n	800a9fc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800a90a:	2b20      	cmp	r3, #32
 800a90c:	d06c      	beq.n	800a9e8 <HAL_TIM_ConfigClockSource+0x140>
 800a90e:	2b30      	cmp	r3, #48	; 0x30
 800a910:	d06a      	beq.n	800a9e8 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800a912:	e073      	b.n	800a9fc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800a914:	2b70      	cmp	r3, #112	; 0x70
 800a916:	d00d      	beq.n	800a934 <HAL_TIM_ConfigClockSource+0x8c>
 800a918:	2b70      	cmp	r3, #112	; 0x70
 800a91a:	d804      	bhi.n	800a926 <HAL_TIM_ConfigClockSource+0x7e>
 800a91c:	2b50      	cmp	r3, #80	; 0x50
 800a91e:	d033      	beq.n	800a988 <HAL_TIM_ConfigClockSource+0xe0>
 800a920:	2b60      	cmp	r3, #96	; 0x60
 800a922:	d041      	beq.n	800a9a8 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800a924:	e06a      	b.n	800a9fc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800a926:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a92a:	d066      	beq.n	800a9fa <HAL_TIM_ConfigClockSource+0x152>
 800a92c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a930:	d017      	beq.n	800a962 <HAL_TIM_ConfigClockSource+0xba>
      break;
 800a932:	e063      	b.n	800a9fc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	6818      	ldr	r0, [r3, #0]
 800a938:	683b      	ldr	r3, [r7, #0]
 800a93a:	6899      	ldr	r1, [r3, #8]
 800a93c:	683b      	ldr	r3, [r7, #0]
 800a93e:	685a      	ldr	r2, [r3, #4]
 800a940:	683b      	ldr	r3, [r7, #0]
 800a942:	68db      	ldr	r3, [r3, #12]
 800a944:	f000 fcb4 	bl	800b2b0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	689b      	ldr	r3, [r3, #8]
 800a94e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a956:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	68fa      	ldr	r2, [r7, #12]
 800a95e:	609a      	str	r2, [r3, #8]
      break;
 800a960:	e04c      	b.n	800a9fc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	6818      	ldr	r0, [r3, #0]
 800a966:	683b      	ldr	r3, [r7, #0]
 800a968:	6899      	ldr	r1, [r3, #8]
 800a96a:	683b      	ldr	r3, [r7, #0]
 800a96c:	685a      	ldr	r2, [r3, #4]
 800a96e:	683b      	ldr	r3, [r7, #0]
 800a970:	68db      	ldr	r3, [r3, #12]
 800a972:	f000 fc9d 	bl	800b2b0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	689a      	ldr	r2, [r3, #8]
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a984:	609a      	str	r2, [r3, #8]
      break;
 800a986:	e039      	b.n	800a9fc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	6818      	ldr	r0, [r3, #0]
 800a98c:	683b      	ldr	r3, [r7, #0]
 800a98e:	6859      	ldr	r1, [r3, #4]
 800a990:	683b      	ldr	r3, [r7, #0]
 800a992:	68db      	ldr	r3, [r3, #12]
 800a994:	461a      	mov	r2, r3
 800a996:	f000 fb5b 	bl	800b050 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	2150      	movs	r1, #80	; 0x50
 800a9a0:	4618      	mov	r0, r3
 800a9a2:	f000 fc6a 	bl	800b27a <TIM_ITRx_SetConfig>
      break;
 800a9a6:	e029      	b.n	800a9fc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	6818      	ldr	r0, [r3, #0]
 800a9ac:	683b      	ldr	r3, [r7, #0]
 800a9ae:	6859      	ldr	r1, [r3, #4]
 800a9b0:	683b      	ldr	r3, [r7, #0]
 800a9b2:	68db      	ldr	r3, [r3, #12]
 800a9b4:	461a      	mov	r2, r3
 800a9b6:	f000 fbb7 	bl	800b128 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	2160      	movs	r1, #96	; 0x60
 800a9c0:	4618      	mov	r0, r3
 800a9c2:	f000 fc5a 	bl	800b27a <TIM_ITRx_SetConfig>
      break;
 800a9c6:	e019      	b.n	800a9fc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	6818      	ldr	r0, [r3, #0]
 800a9cc:	683b      	ldr	r3, [r7, #0]
 800a9ce:	6859      	ldr	r1, [r3, #4]
 800a9d0:	683b      	ldr	r3, [r7, #0]
 800a9d2:	68db      	ldr	r3, [r3, #12]
 800a9d4:	461a      	mov	r2, r3
 800a9d6:	f000 fb3b 	bl	800b050 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	2140      	movs	r1, #64	; 0x40
 800a9e0:	4618      	mov	r0, r3
 800a9e2:	f000 fc4a 	bl	800b27a <TIM_ITRx_SetConfig>
      break;
 800a9e6:	e009      	b.n	800a9fc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	681a      	ldr	r2, [r3, #0]
 800a9ec:	683b      	ldr	r3, [r7, #0]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	4619      	mov	r1, r3
 800a9f2:	4610      	mov	r0, r2
 800a9f4:	f000 fc41 	bl	800b27a <TIM_ITRx_SetConfig>
      break;
 800a9f8:	e000      	b.n	800a9fc <HAL_TIM_ConfigClockSource+0x154>
      break;
 800a9fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	2201      	movs	r2, #1
 800aa00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	2200      	movs	r2, #0
 800aa08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800aa0c:	2300      	movs	r3, #0
}
 800aa0e:	4618      	mov	r0, r3
 800aa10:	3710      	adds	r7, #16
 800aa12:	46bd      	mov	sp, r7
 800aa14:	bd80      	pop	{r7, pc}
	...

0800aa18 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800aa18:	b480      	push	{r7}
 800aa1a:	b085      	sub	sp, #20
 800aa1c:	af00      	add	r7, sp, #0
 800aa1e:	6078      	str	r0, [r7, #4]
 800aa20:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800aa22:	2300      	movs	r3, #0
 800aa24:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800aa26:	683b      	ldr	r3, [r7, #0]
 800aa28:	2b0c      	cmp	r3, #12
 800aa2a:	d831      	bhi.n	800aa90 <HAL_TIM_ReadCapturedValue+0x78>
 800aa2c:	a201      	add	r2, pc, #4	; (adr r2, 800aa34 <HAL_TIM_ReadCapturedValue+0x1c>)
 800aa2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa32:	bf00      	nop
 800aa34:	0800aa69 	.word	0x0800aa69
 800aa38:	0800aa91 	.word	0x0800aa91
 800aa3c:	0800aa91 	.word	0x0800aa91
 800aa40:	0800aa91 	.word	0x0800aa91
 800aa44:	0800aa73 	.word	0x0800aa73
 800aa48:	0800aa91 	.word	0x0800aa91
 800aa4c:	0800aa91 	.word	0x0800aa91
 800aa50:	0800aa91 	.word	0x0800aa91
 800aa54:	0800aa7d 	.word	0x0800aa7d
 800aa58:	0800aa91 	.word	0x0800aa91
 800aa5c:	0800aa91 	.word	0x0800aa91
 800aa60:	0800aa91 	.word	0x0800aa91
 800aa64:	0800aa87 	.word	0x0800aa87
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa6e:	60fb      	str	r3, [r7, #12]

      break;
 800aa70:	e00f      	b.n	800aa92 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa78:	60fb      	str	r3, [r7, #12]

      break;
 800aa7a:	e00a      	b.n	800aa92 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa82:	60fb      	str	r3, [r7, #12]

      break;
 800aa84:	e005      	b.n	800aa92 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa8c:	60fb      	str	r3, [r7, #12]

      break;
 800aa8e:	e000      	b.n	800aa92 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800aa90:	bf00      	nop
  }

  return tmpreg;
 800aa92:	68fb      	ldr	r3, [r7, #12]
}
 800aa94:	4618      	mov	r0, r3
 800aa96:	3714      	adds	r7, #20
 800aa98:	46bd      	mov	sp, r7
 800aa9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa9e:	4770      	bx	lr

0800aaa0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800aaa0:	b480      	push	{r7}
 800aaa2:	b083      	sub	sp, #12
 800aaa4:	af00      	add	r7, sp, #0
 800aaa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800aaa8:	bf00      	nop
 800aaaa:	370c      	adds	r7, #12
 800aaac:	46bd      	mov	sp, r7
 800aaae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aab2:	4770      	bx	lr

0800aab4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800aab4:	b480      	push	{r7}
 800aab6:	b083      	sub	sp, #12
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800aabc:	bf00      	nop
 800aabe:	370c      	adds	r7, #12
 800aac0:	46bd      	mov	sp, r7
 800aac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aac6:	4770      	bx	lr

0800aac8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800aac8:	b480      	push	{r7}
 800aaca:	b085      	sub	sp, #20
 800aacc:	af00      	add	r7, sp, #0
 800aace:	6078      	str	r0, [r7, #4]
 800aad0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	4a40      	ldr	r2, [pc, #256]	; (800abdc <TIM_Base_SetConfig+0x114>)
 800aadc:	4293      	cmp	r3, r2
 800aade:	d013      	beq.n	800ab08 <TIM_Base_SetConfig+0x40>
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aae6:	d00f      	beq.n	800ab08 <TIM_Base_SetConfig+0x40>
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	4a3d      	ldr	r2, [pc, #244]	; (800abe0 <TIM_Base_SetConfig+0x118>)
 800aaec:	4293      	cmp	r3, r2
 800aaee:	d00b      	beq.n	800ab08 <TIM_Base_SetConfig+0x40>
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	4a3c      	ldr	r2, [pc, #240]	; (800abe4 <TIM_Base_SetConfig+0x11c>)
 800aaf4:	4293      	cmp	r3, r2
 800aaf6:	d007      	beq.n	800ab08 <TIM_Base_SetConfig+0x40>
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	4a3b      	ldr	r2, [pc, #236]	; (800abe8 <TIM_Base_SetConfig+0x120>)
 800aafc:	4293      	cmp	r3, r2
 800aafe:	d003      	beq.n	800ab08 <TIM_Base_SetConfig+0x40>
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	4a3a      	ldr	r2, [pc, #232]	; (800abec <TIM_Base_SetConfig+0x124>)
 800ab04:	4293      	cmp	r3, r2
 800ab06:	d108      	bne.n	800ab1a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ab0e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ab10:	683b      	ldr	r3, [r7, #0]
 800ab12:	685b      	ldr	r3, [r3, #4]
 800ab14:	68fa      	ldr	r2, [r7, #12]
 800ab16:	4313      	orrs	r3, r2
 800ab18:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	4a2f      	ldr	r2, [pc, #188]	; (800abdc <TIM_Base_SetConfig+0x114>)
 800ab1e:	4293      	cmp	r3, r2
 800ab20:	d02b      	beq.n	800ab7a <TIM_Base_SetConfig+0xb2>
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ab28:	d027      	beq.n	800ab7a <TIM_Base_SetConfig+0xb2>
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	4a2c      	ldr	r2, [pc, #176]	; (800abe0 <TIM_Base_SetConfig+0x118>)
 800ab2e:	4293      	cmp	r3, r2
 800ab30:	d023      	beq.n	800ab7a <TIM_Base_SetConfig+0xb2>
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	4a2b      	ldr	r2, [pc, #172]	; (800abe4 <TIM_Base_SetConfig+0x11c>)
 800ab36:	4293      	cmp	r3, r2
 800ab38:	d01f      	beq.n	800ab7a <TIM_Base_SetConfig+0xb2>
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	4a2a      	ldr	r2, [pc, #168]	; (800abe8 <TIM_Base_SetConfig+0x120>)
 800ab3e:	4293      	cmp	r3, r2
 800ab40:	d01b      	beq.n	800ab7a <TIM_Base_SetConfig+0xb2>
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	4a29      	ldr	r2, [pc, #164]	; (800abec <TIM_Base_SetConfig+0x124>)
 800ab46:	4293      	cmp	r3, r2
 800ab48:	d017      	beq.n	800ab7a <TIM_Base_SetConfig+0xb2>
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	4a28      	ldr	r2, [pc, #160]	; (800abf0 <TIM_Base_SetConfig+0x128>)
 800ab4e:	4293      	cmp	r3, r2
 800ab50:	d013      	beq.n	800ab7a <TIM_Base_SetConfig+0xb2>
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	4a27      	ldr	r2, [pc, #156]	; (800abf4 <TIM_Base_SetConfig+0x12c>)
 800ab56:	4293      	cmp	r3, r2
 800ab58:	d00f      	beq.n	800ab7a <TIM_Base_SetConfig+0xb2>
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	4a26      	ldr	r2, [pc, #152]	; (800abf8 <TIM_Base_SetConfig+0x130>)
 800ab5e:	4293      	cmp	r3, r2
 800ab60:	d00b      	beq.n	800ab7a <TIM_Base_SetConfig+0xb2>
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	4a25      	ldr	r2, [pc, #148]	; (800abfc <TIM_Base_SetConfig+0x134>)
 800ab66:	4293      	cmp	r3, r2
 800ab68:	d007      	beq.n	800ab7a <TIM_Base_SetConfig+0xb2>
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	4a24      	ldr	r2, [pc, #144]	; (800ac00 <TIM_Base_SetConfig+0x138>)
 800ab6e:	4293      	cmp	r3, r2
 800ab70:	d003      	beq.n	800ab7a <TIM_Base_SetConfig+0xb2>
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	4a23      	ldr	r2, [pc, #140]	; (800ac04 <TIM_Base_SetConfig+0x13c>)
 800ab76:	4293      	cmp	r3, r2
 800ab78:	d108      	bne.n	800ab8c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ab80:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ab82:	683b      	ldr	r3, [r7, #0]
 800ab84:	68db      	ldr	r3, [r3, #12]
 800ab86:	68fa      	ldr	r2, [r7, #12]
 800ab88:	4313      	orrs	r3, r2
 800ab8a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800ab92:	683b      	ldr	r3, [r7, #0]
 800ab94:	695b      	ldr	r3, [r3, #20]
 800ab96:	4313      	orrs	r3, r2
 800ab98:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	68fa      	ldr	r2, [r7, #12]
 800ab9e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800aba0:	683b      	ldr	r3, [r7, #0]
 800aba2:	689a      	ldr	r2, [r3, #8]
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800aba8:	683b      	ldr	r3, [r7, #0]
 800abaa:	681a      	ldr	r2, [r3, #0]
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	4a0a      	ldr	r2, [pc, #40]	; (800abdc <TIM_Base_SetConfig+0x114>)
 800abb4:	4293      	cmp	r3, r2
 800abb6:	d003      	beq.n	800abc0 <TIM_Base_SetConfig+0xf8>
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	4a0c      	ldr	r2, [pc, #48]	; (800abec <TIM_Base_SetConfig+0x124>)
 800abbc:	4293      	cmp	r3, r2
 800abbe:	d103      	bne.n	800abc8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800abc0:	683b      	ldr	r3, [r7, #0]
 800abc2:	691a      	ldr	r2, [r3, #16]
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	2201      	movs	r2, #1
 800abcc:	615a      	str	r2, [r3, #20]
}
 800abce:	bf00      	nop
 800abd0:	3714      	adds	r7, #20
 800abd2:	46bd      	mov	sp, r7
 800abd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd8:	4770      	bx	lr
 800abda:	bf00      	nop
 800abdc:	40010000 	.word	0x40010000
 800abe0:	40000400 	.word	0x40000400
 800abe4:	40000800 	.word	0x40000800
 800abe8:	40000c00 	.word	0x40000c00
 800abec:	40010400 	.word	0x40010400
 800abf0:	40014000 	.word	0x40014000
 800abf4:	40014400 	.word	0x40014400
 800abf8:	40014800 	.word	0x40014800
 800abfc:	40001800 	.word	0x40001800
 800ac00:	40001c00 	.word	0x40001c00
 800ac04:	40002000 	.word	0x40002000

0800ac08 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ac08:	b480      	push	{r7}
 800ac0a:	b087      	sub	sp, #28
 800ac0c:	af00      	add	r7, sp, #0
 800ac0e:	6078      	str	r0, [r7, #4]
 800ac10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	6a1b      	ldr	r3, [r3, #32]
 800ac16:	f023 0201 	bic.w	r2, r3, #1
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	6a1b      	ldr	r3, [r3, #32]
 800ac22:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	685b      	ldr	r3, [r3, #4]
 800ac28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	699b      	ldr	r3, [r3, #24]
 800ac2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ac36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	f023 0303 	bic.w	r3, r3, #3
 800ac3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ac40:	683b      	ldr	r3, [r7, #0]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	68fa      	ldr	r2, [r7, #12]
 800ac46:	4313      	orrs	r3, r2
 800ac48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ac4a:	697b      	ldr	r3, [r7, #20]
 800ac4c:	f023 0302 	bic.w	r3, r3, #2
 800ac50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ac52:	683b      	ldr	r3, [r7, #0]
 800ac54:	689b      	ldr	r3, [r3, #8]
 800ac56:	697a      	ldr	r2, [r7, #20]
 800ac58:	4313      	orrs	r3, r2
 800ac5a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	4a20      	ldr	r2, [pc, #128]	; (800ace0 <TIM_OC1_SetConfig+0xd8>)
 800ac60:	4293      	cmp	r3, r2
 800ac62:	d003      	beq.n	800ac6c <TIM_OC1_SetConfig+0x64>
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	4a1f      	ldr	r2, [pc, #124]	; (800ace4 <TIM_OC1_SetConfig+0xdc>)
 800ac68:	4293      	cmp	r3, r2
 800ac6a:	d10c      	bne.n	800ac86 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ac6c:	697b      	ldr	r3, [r7, #20]
 800ac6e:	f023 0308 	bic.w	r3, r3, #8
 800ac72:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800ac74:	683b      	ldr	r3, [r7, #0]
 800ac76:	68db      	ldr	r3, [r3, #12]
 800ac78:	697a      	ldr	r2, [r7, #20]
 800ac7a:	4313      	orrs	r3, r2
 800ac7c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800ac7e:	697b      	ldr	r3, [r7, #20]
 800ac80:	f023 0304 	bic.w	r3, r3, #4
 800ac84:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	4a15      	ldr	r2, [pc, #84]	; (800ace0 <TIM_OC1_SetConfig+0xd8>)
 800ac8a:	4293      	cmp	r3, r2
 800ac8c:	d003      	beq.n	800ac96 <TIM_OC1_SetConfig+0x8e>
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	4a14      	ldr	r2, [pc, #80]	; (800ace4 <TIM_OC1_SetConfig+0xdc>)
 800ac92:	4293      	cmp	r3, r2
 800ac94:	d111      	bne.n	800acba <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ac96:	693b      	ldr	r3, [r7, #16]
 800ac98:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ac9c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ac9e:	693b      	ldr	r3, [r7, #16]
 800aca0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800aca4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800aca6:	683b      	ldr	r3, [r7, #0]
 800aca8:	695b      	ldr	r3, [r3, #20]
 800acaa:	693a      	ldr	r2, [r7, #16]
 800acac:	4313      	orrs	r3, r2
 800acae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800acb0:	683b      	ldr	r3, [r7, #0]
 800acb2:	699b      	ldr	r3, [r3, #24]
 800acb4:	693a      	ldr	r2, [r7, #16]
 800acb6:	4313      	orrs	r3, r2
 800acb8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	693a      	ldr	r2, [r7, #16]
 800acbe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	68fa      	ldr	r2, [r7, #12]
 800acc4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800acc6:	683b      	ldr	r3, [r7, #0]
 800acc8:	685a      	ldr	r2, [r3, #4]
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	697a      	ldr	r2, [r7, #20]
 800acd2:	621a      	str	r2, [r3, #32]
}
 800acd4:	bf00      	nop
 800acd6:	371c      	adds	r7, #28
 800acd8:	46bd      	mov	sp, r7
 800acda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acde:	4770      	bx	lr
 800ace0:	40010000 	.word	0x40010000
 800ace4:	40010400 	.word	0x40010400

0800ace8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ace8:	b480      	push	{r7}
 800acea:	b087      	sub	sp, #28
 800acec:	af00      	add	r7, sp, #0
 800acee:	6078      	str	r0, [r7, #4]
 800acf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	6a1b      	ldr	r3, [r3, #32]
 800acf6:	f023 0210 	bic.w	r2, r3, #16
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	6a1b      	ldr	r3, [r3, #32]
 800ad02:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	685b      	ldr	r3, [r3, #4]
 800ad08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	699b      	ldr	r3, [r3, #24]
 800ad0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ad16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ad1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ad20:	683b      	ldr	r3, [r7, #0]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	021b      	lsls	r3, r3, #8
 800ad26:	68fa      	ldr	r2, [r7, #12]
 800ad28:	4313      	orrs	r3, r2
 800ad2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ad2c:	697b      	ldr	r3, [r7, #20]
 800ad2e:	f023 0320 	bic.w	r3, r3, #32
 800ad32:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ad34:	683b      	ldr	r3, [r7, #0]
 800ad36:	689b      	ldr	r3, [r3, #8]
 800ad38:	011b      	lsls	r3, r3, #4
 800ad3a:	697a      	ldr	r2, [r7, #20]
 800ad3c:	4313      	orrs	r3, r2
 800ad3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	4a22      	ldr	r2, [pc, #136]	; (800adcc <TIM_OC2_SetConfig+0xe4>)
 800ad44:	4293      	cmp	r3, r2
 800ad46:	d003      	beq.n	800ad50 <TIM_OC2_SetConfig+0x68>
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	4a21      	ldr	r2, [pc, #132]	; (800add0 <TIM_OC2_SetConfig+0xe8>)
 800ad4c:	4293      	cmp	r3, r2
 800ad4e:	d10d      	bne.n	800ad6c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ad50:	697b      	ldr	r3, [r7, #20]
 800ad52:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ad56:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ad58:	683b      	ldr	r3, [r7, #0]
 800ad5a:	68db      	ldr	r3, [r3, #12]
 800ad5c:	011b      	lsls	r3, r3, #4
 800ad5e:	697a      	ldr	r2, [r7, #20]
 800ad60:	4313      	orrs	r3, r2
 800ad62:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ad64:	697b      	ldr	r3, [r7, #20]
 800ad66:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ad6a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	4a17      	ldr	r2, [pc, #92]	; (800adcc <TIM_OC2_SetConfig+0xe4>)
 800ad70:	4293      	cmp	r3, r2
 800ad72:	d003      	beq.n	800ad7c <TIM_OC2_SetConfig+0x94>
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	4a16      	ldr	r2, [pc, #88]	; (800add0 <TIM_OC2_SetConfig+0xe8>)
 800ad78:	4293      	cmp	r3, r2
 800ad7a:	d113      	bne.n	800ada4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ad7c:	693b      	ldr	r3, [r7, #16]
 800ad7e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ad82:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ad84:	693b      	ldr	r3, [r7, #16]
 800ad86:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ad8a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ad8c:	683b      	ldr	r3, [r7, #0]
 800ad8e:	695b      	ldr	r3, [r3, #20]
 800ad90:	009b      	lsls	r3, r3, #2
 800ad92:	693a      	ldr	r2, [r7, #16]
 800ad94:	4313      	orrs	r3, r2
 800ad96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ad98:	683b      	ldr	r3, [r7, #0]
 800ad9a:	699b      	ldr	r3, [r3, #24]
 800ad9c:	009b      	lsls	r3, r3, #2
 800ad9e:	693a      	ldr	r2, [r7, #16]
 800ada0:	4313      	orrs	r3, r2
 800ada2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	693a      	ldr	r2, [r7, #16]
 800ada8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	68fa      	ldr	r2, [r7, #12]
 800adae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800adb0:	683b      	ldr	r3, [r7, #0]
 800adb2:	685a      	ldr	r2, [r3, #4]
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	697a      	ldr	r2, [r7, #20]
 800adbc:	621a      	str	r2, [r3, #32]
}
 800adbe:	bf00      	nop
 800adc0:	371c      	adds	r7, #28
 800adc2:	46bd      	mov	sp, r7
 800adc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adc8:	4770      	bx	lr
 800adca:	bf00      	nop
 800adcc:	40010000 	.word	0x40010000
 800add0:	40010400 	.word	0x40010400

0800add4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800add4:	b480      	push	{r7}
 800add6:	b087      	sub	sp, #28
 800add8:	af00      	add	r7, sp, #0
 800adda:	6078      	str	r0, [r7, #4]
 800addc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	6a1b      	ldr	r3, [r3, #32]
 800ade2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	6a1b      	ldr	r3, [r3, #32]
 800adee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	685b      	ldr	r3, [r3, #4]
 800adf4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	69db      	ldr	r3, [r3, #28]
 800adfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ae02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	f023 0303 	bic.w	r3, r3, #3
 800ae0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ae0c:	683b      	ldr	r3, [r7, #0]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	68fa      	ldr	r2, [r7, #12]
 800ae12:	4313      	orrs	r3, r2
 800ae14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ae16:	697b      	ldr	r3, [r7, #20]
 800ae18:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ae1c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ae1e:	683b      	ldr	r3, [r7, #0]
 800ae20:	689b      	ldr	r3, [r3, #8]
 800ae22:	021b      	lsls	r3, r3, #8
 800ae24:	697a      	ldr	r2, [r7, #20]
 800ae26:	4313      	orrs	r3, r2
 800ae28:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	4a21      	ldr	r2, [pc, #132]	; (800aeb4 <TIM_OC3_SetConfig+0xe0>)
 800ae2e:	4293      	cmp	r3, r2
 800ae30:	d003      	beq.n	800ae3a <TIM_OC3_SetConfig+0x66>
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	4a20      	ldr	r2, [pc, #128]	; (800aeb8 <TIM_OC3_SetConfig+0xe4>)
 800ae36:	4293      	cmp	r3, r2
 800ae38:	d10d      	bne.n	800ae56 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ae3a:	697b      	ldr	r3, [r7, #20]
 800ae3c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ae40:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ae42:	683b      	ldr	r3, [r7, #0]
 800ae44:	68db      	ldr	r3, [r3, #12]
 800ae46:	021b      	lsls	r3, r3, #8
 800ae48:	697a      	ldr	r2, [r7, #20]
 800ae4a:	4313      	orrs	r3, r2
 800ae4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ae4e:	697b      	ldr	r3, [r7, #20]
 800ae50:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ae54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	4a16      	ldr	r2, [pc, #88]	; (800aeb4 <TIM_OC3_SetConfig+0xe0>)
 800ae5a:	4293      	cmp	r3, r2
 800ae5c:	d003      	beq.n	800ae66 <TIM_OC3_SetConfig+0x92>
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	4a15      	ldr	r2, [pc, #84]	; (800aeb8 <TIM_OC3_SetConfig+0xe4>)
 800ae62:	4293      	cmp	r3, r2
 800ae64:	d113      	bne.n	800ae8e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ae66:	693b      	ldr	r3, [r7, #16]
 800ae68:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ae6c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ae6e:	693b      	ldr	r3, [r7, #16]
 800ae70:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ae74:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ae76:	683b      	ldr	r3, [r7, #0]
 800ae78:	695b      	ldr	r3, [r3, #20]
 800ae7a:	011b      	lsls	r3, r3, #4
 800ae7c:	693a      	ldr	r2, [r7, #16]
 800ae7e:	4313      	orrs	r3, r2
 800ae80:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ae82:	683b      	ldr	r3, [r7, #0]
 800ae84:	699b      	ldr	r3, [r3, #24]
 800ae86:	011b      	lsls	r3, r3, #4
 800ae88:	693a      	ldr	r2, [r7, #16]
 800ae8a:	4313      	orrs	r3, r2
 800ae8c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	693a      	ldr	r2, [r7, #16]
 800ae92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	68fa      	ldr	r2, [r7, #12]
 800ae98:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ae9a:	683b      	ldr	r3, [r7, #0]
 800ae9c:	685a      	ldr	r2, [r3, #4]
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	697a      	ldr	r2, [r7, #20]
 800aea6:	621a      	str	r2, [r3, #32]
}
 800aea8:	bf00      	nop
 800aeaa:	371c      	adds	r7, #28
 800aeac:	46bd      	mov	sp, r7
 800aeae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb2:	4770      	bx	lr
 800aeb4:	40010000 	.word	0x40010000
 800aeb8:	40010400 	.word	0x40010400

0800aebc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800aebc:	b480      	push	{r7}
 800aebe:	b087      	sub	sp, #28
 800aec0:	af00      	add	r7, sp, #0
 800aec2:	6078      	str	r0, [r7, #4]
 800aec4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	6a1b      	ldr	r3, [r3, #32]
 800aeca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	6a1b      	ldr	r3, [r3, #32]
 800aed6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	685b      	ldr	r3, [r3, #4]
 800aedc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	69db      	ldr	r3, [r3, #28]
 800aee2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800aeea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aef2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800aef4:	683b      	ldr	r3, [r7, #0]
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	021b      	lsls	r3, r3, #8
 800aefa:	68fa      	ldr	r2, [r7, #12]
 800aefc:	4313      	orrs	r3, r2
 800aefe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800af00:	693b      	ldr	r3, [r7, #16]
 800af02:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800af06:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800af08:	683b      	ldr	r3, [r7, #0]
 800af0a:	689b      	ldr	r3, [r3, #8]
 800af0c:	031b      	lsls	r3, r3, #12
 800af0e:	693a      	ldr	r2, [r7, #16]
 800af10:	4313      	orrs	r3, r2
 800af12:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	4a12      	ldr	r2, [pc, #72]	; (800af60 <TIM_OC4_SetConfig+0xa4>)
 800af18:	4293      	cmp	r3, r2
 800af1a:	d003      	beq.n	800af24 <TIM_OC4_SetConfig+0x68>
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	4a11      	ldr	r2, [pc, #68]	; (800af64 <TIM_OC4_SetConfig+0xa8>)
 800af20:	4293      	cmp	r3, r2
 800af22:	d109      	bne.n	800af38 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800af24:	697b      	ldr	r3, [r7, #20]
 800af26:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800af2a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800af2c:	683b      	ldr	r3, [r7, #0]
 800af2e:	695b      	ldr	r3, [r3, #20]
 800af30:	019b      	lsls	r3, r3, #6
 800af32:	697a      	ldr	r2, [r7, #20]
 800af34:	4313      	orrs	r3, r2
 800af36:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	697a      	ldr	r2, [r7, #20]
 800af3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	68fa      	ldr	r2, [r7, #12]
 800af42:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800af44:	683b      	ldr	r3, [r7, #0]
 800af46:	685a      	ldr	r2, [r3, #4]
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	693a      	ldr	r2, [r7, #16]
 800af50:	621a      	str	r2, [r3, #32]
}
 800af52:	bf00      	nop
 800af54:	371c      	adds	r7, #28
 800af56:	46bd      	mov	sp, r7
 800af58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af5c:	4770      	bx	lr
 800af5e:	bf00      	nop
 800af60:	40010000 	.word	0x40010000
 800af64:	40010400 	.word	0x40010400

0800af68 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800af68:	b480      	push	{r7}
 800af6a:	b087      	sub	sp, #28
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	60f8      	str	r0, [r7, #12]
 800af70:	60b9      	str	r1, [r7, #8]
 800af72:	607a      	str	r2, [r7, #4]
 800af74:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	6a1b      	ldr	r3, [r3, #32]
 800af7a:	f023 0201 	bic.w	r2, r3, #1
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	699b      	ldr	r3, [r3, #24]
 800af86:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	6a1b      	ldr	r3, [r3, #32]
 800af8c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	4a28      	ldr	r2, [pc, #160]	; (800b034 <TIM_TI1_SetConfig+0xcc>)
 800af92:	4293      	cmp	r3, r2
 800af94:	d01b      	beq.n	800afce <TIM_TI1_SetConfig+0x66>
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800af9c:	d017      	beq.n	800afce <TIM_TI1_SetConfig+0x66>
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	4a25      	ldr	r2, [pc, #148]	; (800b038 <TIM_TI1_SetConfig+0xd0>)
 800afa2:	4293      	cmp	r3, r2
 800afa4:	d013      	beq.n	800afce <TIM_TI1_SetConfig+0x66>
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	4a24      	ldr	r2, [pc, #144]	; (800b03c <TIM_TI1_SetConfig+0xd4>)
 800afaa:	4293      	cmp	r3, r2
 800afac:	d00f      	beq.n	800afce <TIM_TI1_SetConfig+0x66>
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	4a23      	ldr	r2, [pc, #140]	; (800b040 <TIM_TI1_SetConfig+0xd8>)
 800afb2:	4293      	cmp	r3, r2
 800afb4:	d00b      	beq.n	800afce <TIM_TI1_SetConfig+0x66>
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	4a22      	ldr	r2, [pc, #136]	; (800b044 <TIM_TI1_SetConfig+0xdc>)
 800afba:	4293      	cmp	r3, r2
 800afbc:	d007      	beq.n	800afce <TIM_TI1_SetConfig+0x66>
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	4a21      	ldr	r2, [pc, #132]	; (800b048 <TIM_TI1_SetConfig+0xe0>)
 800afc2:	4293      	cmp	r3, r2
 800afc4:	d003      	beq.n	800afce <TIM_TI1_SetConfig+0x66>
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	4a20      	ldr	r2, [pc, #128]	; (800b04c <TIM_TI1_SetConfig+0xe4>)
 800afca:	4293      	cmp	r3, r2
 800afcc:	d101      	bne.n	800afd2 <TIM_TI1_SetConfig+0x6a>
 800afce:	2301      	movs	r3, #1
 800afd0:	e000      	b.n	800afd4 <TIM_TI1_SetConfig+0x6c>
 800afd2:	2300      	movs	r3, #0
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d008      	beq.n	800afea <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800afd8:	697b      	ldr	r3, [r7, #20]
 800afda:	f023 0303 	bic.w	r3, r3, #3
 800afde:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800afe0:	697a      	ldr	r2, [r7, #20]
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	4313      	orrs	r3, r2
 800afe6:	617b      	str	r3, [r7, #20]
 800afe8:	e003      	b.n	800aff2 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800afea:	697b      	ldr	r3, [r7, #20]
 800afec:	f043 0301 	orr.w	r3, r3, #1
 800aff0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800aff2:	697b      	ldr	r3, [r7, #20]
 800aff4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800aff8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800affa:	683b      	ldr	r3, [r7, #0]
 800affc:	011b      	lsls	r3, r3, #4
 800affe:	b2db      	uxtb	r3, r3
 800b000:	697a      	ldr	r2, [r7, #20]
 800b002:	4313      	orrs	r3, r2
 800b004:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b006:	693b      	ldr	r3, [r7, #16]
 800b008:	f023 030a 	bic.w	r3, r3, #10
 800b00c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800b00e:	68bb      	ldr	r3, [r7, #8]
 800b010:	f003 030a 	and.w	r3, r3, #10
 800b014:	693a      	ldr	r2, [r7, #16]
 800b016:	4313      	orrs	r3, r2
 800b018:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	697a      	ldr	r2, [r7, #20]
 800b01e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	693a      	ldr	r2, [r7, #16]
 800b024:	621a      	str	r2, [r3, #32]
}
 800b026:	bf00      	nop
 800b028:	371c      	adds	r7, #28
 800b02a:	46bd      	mov	sp, r7
 800b02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b030:	4770      	bx	lr
 800b032:	bf00      	nop
 800b034:	40010000 	.word	0x40010000
 800b038:	40000400 	.word	0x40000400
 800b03c:	40000800 	.word	0x40000800
 800b040:	40000c00 	.word	0x40000c00
 800b044:	40010400 	.word	0x40010400
 800b048:	40014000 	.word	0x40014000
 800b04c:	40001800 	.word	0x40001800

0800b050 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b050:	b480      	push	{r7}
 800b052:	b087      	sub	sp, #28
 800b054:	af00      	add	r7, sp, #0
 800b056:	60f8      	str	r0, [r7, #12]
 800b058:	60b9      	str	r1, [r7, #8]
 800b05a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	6a1b      	ldr	r3, [r3, #32]
 800b060:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	6a1b      	ldr	r3, [r3, #32]
 800b066:	f023 0201 	bic.w	r2, r3, #1
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	699b      	ldr	r3, [r3, #24]
 800b072:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b074:	693b      	ldr	r3, [r7, #16]
 800b076:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b07a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	011b      	lsls	r3, r3, #4
 800b080:	693a      	ldr	r2, [r7, #16]
 800b082:	4313      	orrs	r3, r2
 800b084:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b086:	697b      	ldr	r3, [r7, #20]
 800b088:	f023 030a 	bic.w	r3, r3, #10
 800b08c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b08e:	697a      	ldr	r2, [r7, #20]
 800b090:	68bb      	ldr	r3, [r7, #8]
 800b092:	4313      	orrs	r3, r2
 800b094:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	693a      	ldr	r2, [r7, #16]
 800b09a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	697a      	ldr	r2, [r7, #20]
 800b0a0:	621a      	str	r2, [r3, #32]
}
 800b0a2:	bf00      	nop
 800b0a4:	371c      	adds	r7, #28
 800b0a6:	46bd      	mov	sp, r7
 800b0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ac:	4770      	bx	lr

0800b0ae <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800b0ae:	b480      	push	{r7}
 800b0b0:	b087      	sub	sp, #28
 800b0b2:	af00      	add	r7, sp, #0
 800b0b4:	60f8      	str	r0, [r7, #12]
 800b0b6:	60b9      	str	r1, [r7, #8]
 800b0b8:	607a      	str	r2, [r7, #4]
 800b0ba:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	6a1b      	ldr	r3, [r3, #32]
 800b0c0:	f023 0210 	bic.w	r2, r3, #16
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	699b      	ldr	r3, [r3, #24]
 800b0cc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	6a1b      	ldr	r3, [r3, #32]
 800b0d2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800b0d4:	697b      	ldr	r3, [r7, #20]
 800b0d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b0da:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	021b      	lsls	r3, r3, #8
 800b0e0:	697a      	ldr	r2, [r7, #20]
 800b0e2:	4313      	orrs	r3, r2
 800b0e4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b0e6:	697b      	ldr	r3, [r7, #20]
 800b0e8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b0ec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800b0ee:	683b      	ldr	r3, [r7, #0]
 800b0f0:	031b      	lsls	r3, r3, #12
 800b0f2:	b29b      	uxth	r3, r3
 800b0f4:	697a      	ldr	r2, [r7, #20]
 800b0f6:	4313      	orrs	r3, r2
 800b0f8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b0fa:	693b      	ldr	r3, [r7, #16]
 800b0fc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b100:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800b102:	68bb      	ldr	r3, [r7, #8]
 800b104:	011b      	lsls	r3, r3, #4
 800b106:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800b10a:	693a      	ldr	r2, [r7, #16]
 800b10c:	4313      	orrs	r3, r2
 800b10e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	697a      	ldr	r2, [r7, #20]
 800b114:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	693a      	ldr	r2, [r7, #16]
 800b11a:	621a      	str	r2, [r3, #32]
}
 800b11c:	bf00      	nop
 800b11e:	371c      	adds	r7, #28
 800b120:	46bd      	mov	sp, r7
 800b122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b126:	4770      	bx	lr

0800b128 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b128:	b480      	push	{r7}
 800b12a:	b087      	sub	sp, #28
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	60f8      	str	r0, [r7, #12]
 800b130:	60b9      	str	r1, [r7, #8]
 800b132:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	6a1b      	ldr	r3, [r3, #32]
 800b138:	f023 0210 	bic.w	r2, r3, #16
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	699b      	ldr	r3, [r3, #24]
 800b144:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	6a1b      	ldr	r3, [r3, #32]
 800b14a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b14c:	697b      	ldr	r3, [r7, #20]
 800b14e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b152:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	031b      	lsls	r3, r3, #12
 800b158:	697a      	ldr	r2, [r7, #20]
 800b15a:	4313      	orrs	r3, r2
 800b15c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b15e:	693b      	ldr	r3, [r7, #16]
 800b160:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b164:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b166:	68bb      	ldr	r3, [r7, #8]
 800b168:	011b      	lsls	r3, r3, #4
 800b16a:	693a      	ldr	r2, [r7, #16]
 800b16c:	4313      	orrs	r3, r2
 800b16e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	697a      	ldr	r2, [r7, #20]
 800b174:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	693a      	ldr	r2, [r7, #16]
 800b17a:	621a      	str	r2, [r3, #32]
}
 800b17c:	bf00      	nop
 800b17e:	371c      	adds	r7, #28
 800b180:	46bd      	mov	sp, r7
 800b182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b186:	4770      	bx	lr

0800b188 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800b188:	b480      	push	{r7}
 800b18a:	b087      	sub	sp, #28
 800b18c:	af00      	add	r7, sp, #0
 800b18e:	60f8      	str	r0, [r7, #12]
 800b190:	60b9      	str	r1, [r7, #8]
 800b192:	607a      	str	r2, [r7, #4]
 800b194:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	6a1b      	ldr	r3, [r3, #32]
 800b19a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	69db      	ldr	r3, [r3, #28]
 800b1a6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	6a1b      	ldr	r3, [r3, #32]
 800b1ac:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800b1ae:	697b      	ldr	r3, [r7, #20]
 800b1b0:	f023 0303 	bic.w	r3, r3, #3
 800b1b4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800b1b6:	697a      	ldr	r2, [r7, #20]
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	4313      	orrs	r3, r2
 800b1bc:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800b1be:	697b      	ldr	r3, [r7, #20]
 800b1c0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b1c4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800b1c6:	683b      	ldr	r3, [r7, #0]
 800b1c8:	011b      	lsls	r3, r3, #4
 800b1ca:	b2db      	uxtb	r3, r3
 800b1cc:	697a      	ldr	r2, [r7, #20]
 800b1ce:	4313      	orrs	r3, r2
 800b1d0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800b1d2:	693b      	ldr	r3, [r7, #16]
 800b1d4:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800b1d8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800b1da:	68bb      	ldr	r3, [r7, #8]
 800b1dc:	021b      	lsls	r3, r3, #8
 800b1de:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800b1e2:	693a      	ldr	r2, [r7, #16]
 800b1e4:	4313      	orrs	r3, r2
 800b1e6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	697a      	ldr	r2, [r7, #20]
 800b1ec:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	693a      	ldr	r2, [r7, #16]
 800b1f2:	621a      	str	r2, [r3, #32]
}
 800b1f4:	bf00      	nop
 800b1f6:	371c      	adds	r7, #28
 800b1f8:	46bd      	mov	sp, r7
 800b1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1fe:	4770      	bx	lr

0800b200 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800b200:	b480      	push	{r7}
 800b202:	b087      	sub	sp, #28
 800b204:	af00      	add	r7, sp, #0
 800b206:	60f8      	str	r0, [r7, #12]
 800b208:	60b9      	str	r1, [r7, #8]
 800b20a:	607a      	str	r2, [r7, #4]
 800b20c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b20e:	68fb      	ldr	r3, [r7, #12]
 800b210:	6a1b      	ldr	r3, [r3, #32]
 800b212:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	69db      	ldr	r3, [r3, #28]
 800b21e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	6a1b      	ldr	r3, [r3, #32]
 800b224:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800b226:	697b      	ldr	r3, [r7, #20]
 800b228:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b22c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	021b      	lsls	r3, r3, #8
 800b232:	697a      	ldr	r2, [r7, #20]
 800b234:	4313      	orrs	r3, r2
 800b236:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800b238:	697b      	ldr	r3, [r7, #20]
 800b23a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b23e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800b240:	683b      	ldr	r3, [r7, #0]
 800b242:	031b      	lsls	r3, r3, #12
 800b244:	b29b      	uxth	r3, r3
 800b246:	697a      	ldr	r2, [r7, #20]
 800b248:	4313      	orrs	r3, r2
 800b24a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800b24c:	693b      	ldr	r3, [r7, #16]
 800b24e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800b252:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800b254:	68bb      	ldr	r3, [r7, #8]
 800b256:	031b      	lsls	r3, r3, #12
 800b258:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800b25c:	693a      	ldr	r2, [r7, #16]
 800b25e:	4313      	orrs	r3, r2
 800b260:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	697a      	ldr	r2, [r7, #20]
 800b266:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	693a      	ldr	r2, [r7, #16]
 800b26c:	621a      	str	r2, [r3, #32]
}
 800b26e:	bf00      	nop
 800b270:	371c      	adds	r7, #28
 800b272:	46bd      	mov	sp, r7
 800b274:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b278:	4770      	bx	lr

0800b27a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b27a:	b480      	push	{r7}
 800b27c:	b085      	sub	sp, #20
 800b27e:	af00      	add	r7, sp, #0
 800b280:	6078      	str	r0, [r7, #4]
 800b282:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	689b      	ldr	r3, [r3, #8]
 800b288:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b28a:	68fb      	ldr	r3, [r7, #12]
 800b28c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b290:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b292:	683a      	ldr	r2, [r7, #0]
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	4313      	orrs	r3, r2
 800b298:	f043 0307 	orr.w	r3, r3, #7
 800b29c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	68fa      	ldr	r2, [r7, #12]
 800b2a2:	609a      	str	r2, [r3, #8]
}
 800b2a4:	bf00      	nop
 800b2a6:	3714      	adds	r7, #20
 800b2a8:	46bd      	mov	sp, r7
 800b2aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ae:	4770      	bx	lr

0800b2b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b2b0:	b480      	push	{r7}
 800b2b2:	b087      	sub	sp, #28
 800b2b4:	af00      	add	r7, sp, #0
 800b2b6:	60f8      	str	r0, [r7, #12]
 800b2b8:	60b9      	str	r1, [r7, #8]
 800b2ba:	607a      	str	r2, [r7, #4]
 800b2bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	689b      	ldr	r3, [r3, #8]
 800b2c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b2c4:	697b      	ldr	r3, [r7, #20]
 800b2c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b2ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b2cc:	683b      	ldr	r3, [r7, #0]
 800b2ce:	021a      	lsls	r2, r3, #8
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	431a      	orrs	r2, r3
 800b2d4:	68bb      	ldr	r3, [r7, #8]
 800b2d6:	4313      	orrs	r3, r2
 800b2d8:	697a      	ldr	r2, [r7, #20]
 800b2da:	4313      	orrs	r3, r2
 800b2dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b2de:	68fb      	ldr	r3, [r7, #12]
 800b2e0:	697a      	ldr	r2, [r7, #20]
 800b2e2:	609a      	str	r2, [r3, #8]
}
 800b2e4:	bf00      	nop
 800b2e6:	371c      	adds	r7, #28
 800b2e8:	46bd      	mov	sp, r7
 800b2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ee:	4770      	bx	lr

0800b2f0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b2f0:	b480      	push	{r7}
 800b2f2:	b087      	sub	sp, #28
 800b2f4:	af00      	add	r7, sp, #0
 800b2f6:	60f8      	str	r0, [r7, #12]
 800b2f8:	60b9      	str	r1, [r7, #8]
 800b2fa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b2fc:	68bb      	ldr	r3, [r7, #8]
 800b2fe:	f003 031f 	and.w	r3, r3, #31
 800b302:	2201      	movs	r2, #1
 800b304:	fa02 f303 	lsl.w	r3, r2, r3
 800b308:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	6a1a      	ldr	r2, [r3, #32]
 800b30e:	697b      	ldr	r3, [r7, #20]
 800b310:	43db      	mvns	r3, r3
 800b312:	401a      	ands	r2, r3
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	6a1a      	ldr	r2, [r3, #32]
 800b31c:	68bb      	ldr	r3, [r7, #8]
 800b31e:	f003 031f 	and.w	r3, r3, #31
 800b322:	6879      	ldr	r1, [r7, #4]
 800b324:	fa01 f303 	lsl.w	r3, r1, r3
 800b328:	431a      	orrs	r2, r3
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	621a      	str	r2, [r3, #32]
}
 800b32e:	bf00      	nop
 800b330:	371c      	adds	r7, #28
 800b332:	46bd      	mov	sp, r7
 800b334:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b338:	4770      	bx	lr
	...

0800b33c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b33c:	b480      	push	{r7}
 800b33e:	b085      	sub	sp, #20
 800b340:	af00      	add	r7, sp, #0
 800b342:	6078      	str	r0, [r7, #4]
 800b344:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b34c:	2b01      	cmp	r3, #1
 800b34e:	d101      	bne.n	800b354 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b350:	2302      	movs	r3, #2
 800b352:	e05a      	b.n	800b40a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	2201      	movs	r2, #1
 800b358:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	2202      	movs	r2, #2
 800b360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	685b      	ldr	r3, [r3, #4]
 800b36a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	689b      	ldr	r3, [r3, #8]
 800b372:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b37a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b37c:	683b      	ldr	r3, [r7, #0]
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	68fa      	ldr	r2, [r7, #12]
 800b382:	4313      	orrs	r3, r2
 800b384:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	68fa      	ldr	r2, [r7, #12]
 800b38c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	4a21      	ldr	r2, [pc, #132]	; (800b418 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800b394:	4293      	cmp	r3, r2
 800b396:	d022      	beq.n	800b3de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b3a0:	d01d      	beq.n	800b3de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	4a1d      	ldr	r2, [pc, #116]	; (800b41c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800b3a8:	4293      	cmp	r3, r2
 800b3aa:	d018      	beq.n	800b3de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	4a1b      	ldr	r2, [pc, #108]	; (800b420 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800b3b2:	4293      	cmp	r3, r2
 800b3b4:	d013      	beq.n	800b3de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	4a1a      	ldr	r2, [pc, #104]	; (800b424 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800b3bc:	4293      	cmp	r3, r2
 800b3be:	d00e      	beq.n	800b3de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	4a18      	ldr	r2, [pc, #96]	; (800b428 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800b3c6:	4293      	cmp	r3, r2
 800b3c8:	d009      	beq.n	800b3de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	4a17      	ldr	r2, [pc, #92]	; (800b42c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800b3d0:	4293      	cmp	r3, r2
 800b3d2:	d004      	beq.n	800b3de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	4a15      	ldr	r2, [pc, #84]	; (800b430 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800b3da:	4293      	cmp	r3, r2
 800b3dc:	d10c      	bne.n	800b3f8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b3de:	68bb      	ldr	r3, [r7, #8]
 800b3e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b3e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b3e6:	683b      	ldr	r3, [r7, #0]
 800b3e8:	685b      	ldr	r3, [r3, #4]
 800b3ea:	68ba      	ldr	r2, [r7, #8]
 800b3ec:	4313      	orrs	r3, r2
 800b3ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	68ba      	ldr	r2, [r7, #8]
 800b3f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	2201      	movs	r2, #1
 800b3fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	2200      	movs	r2, #0
 800b404:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b408:	2300      	movs	r3, #0
}
 800b40a:	4618      	mov	r0, r3
 800b40c:	3714      	adds	r7, #20
 800b40e:	46bd      	mov	sp, r7
 800b410:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b414:	4770      	bx	lr
 800b416:	bf00      	nop
 800b418:	40010000 	.word	0x40010000
 800b41c:	40000400 	.word	0x40000400
 800b420:	40000800 	.word	0x40000800
 800b424:	40000c00 	.word	0x40000c00
 800b428:	40010400 	.word	0x40010400
 800b42c:	40014000 	.word	0x40014000
 800b430:	40001800 	.word	0x40001800

0800b434 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b434:	b480      	push	{r7}
 800b436:	b085      	sub	sp, #20
 800b438:	af00      	add	r7, sp, #0
 800b43a:	6078      	str	r0, [r7, #4]
 800b43c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b43e:	2300      	movs	r3, #0
 800b440:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b448:	2b01      	cmp	r3, #1
 800b44a:	d101      	bne.n	800b450 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b44c:	2302      	movs	r3, #2
 800b44e:	e03d      	b.n	800b4cc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	2201      	movs	r2, #1
 800b454:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800b45e:	683b      	ldr	r3, [r7, #0]
 800b460:	68db      	ldr	r3, [r3, #12]
 800b462:	4313      	orrs	r3, r2
 800b464:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b46c:	683b      	ldr	r3, [r7, #0]
 800b46e:	689b      	ldr	r3, [r3, #8]
 800b470:	4313      	orrs	r3, r2
 800b472:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800b47a:	683b      	ldr	r3, [r7, #0]
 800b47c:	685b      	ldr	r3, [r3, #4]
 800b47e:	4313      	orrs	r3, r2
 800b480:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800b488:	683b      	ldr	r3, [r7, #0]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	4313      	orrs	r3, r2
 800b48e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b496:	683b      	ldr	r3, [r7, #0]
 800b498:	691b      	ldr	r3, [r3, #16]
 800b49a:	4313      	orrs	r3, r2
 800b49c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800b4a4:	683b      	ldr	r3, [r7, #0]
 800b4a6:	695b      	ldr	r3, [r3, #20]
 800b4a8:	4313      	orrs	r3, r2
 800b4aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b4ac:	68fb      	ldr	r3, [r7, #12]
 800b4ae:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800b4b2:	683b      	ldr	r3, [r7, #0]
 800b4b4:	69db      	ldr	r3, [r3, #28]
 800b4b6:	4313      	orrs	r3, r2
 800b4b8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	68fa      	ldr	r2, [r7, #12]
 800b4c0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	2200      	movs	r2, #0
 800b4c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b4ca:	2300      	movs	r3, #0
}
 800b4cc:	4618      	mov	r0, r3
 800b4ce:	3714      	adds	r7, #20
 800b4d0:	46bd      	mov	sp, r7
 800b4d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4d6:	4770      	bx	lr

0800b4d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b4d8:	b480      	push	{r7}
 800b4da:	b083      	sub	sp, #12
 800b4dc:	af00      	add	r7, sp, #0
 800b4de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b4e0:	bf00      	nop
 800b4e2:	370c      	adds	r7, #12
 800b4e4:	46bd      	mov	sp, r7
 800b4e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ea:	4770      	bx	lr

0800b4ec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b4ec:	b480      	push	{r7}
 800b4ee:	b083      	sub	sp, #12
 800b4f0:	af00      	add	r7, sp, #0
 800b4f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b4f4:	bf00      	nop
 800b4f6:	370c      	adds	r7, #12
 800b4f8:	46bd      	mov	sp, r7
 800b4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4fe:	4770      	bx	lr

0800b500 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b500:	b084      	sub	sp, #16
 800b502:	b580      	push	{r7, lr}
 800b504:	b084      	sub	sp, #16
 800b506:	af00      	add	r7, sp, #0
 800b508:	6078      	str	r0, [r7, #4]
 800b50a:	f107 001c 	add.w	r0, r7, #28
 800b50e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b512:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b514:	2b01      	cmp	r3, #1
 800b516:	d122      	bne.n	800b55e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b51c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	68db      	ldr	r3, [r3, #12]
 800b528:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800b52c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b530:	687a      	ldr	r2, [r7, #4]
 800b532:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	68db      	ldr	r3, [r3, #12]
 800b538:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800b540:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b542:	2b01      	cmp	r3, #1
 800b544:	d105      	bne.n	800b552 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	68db      	ldr	r3, [r3, #12]
 800b54a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800b552:	6878      	ldr	r0, [r7, #4]
 800b554:	f001 fab4 	bl	800cac0 <USB_CoreReset>
 800b558:	4603      	mov	r3, r0
 800b55a:	73fb      	strb	r3, [r7, #15]
 800b55c:	e01a      	b.n	800b594 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	68db      	ldr	r3, [r3, #12]
 800b562:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800b56a:	6878      	ldr	r0, [r7, #4]
 800b56c:	f001 faa8 	bl	800cac0 <USB_CoreReset>
 800b570:	4603      	mov	r3, r0
 800b572:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800b574:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b576:	2b00      	cmp	r3, #0
 800b578:	d106      	bne.n	800b588 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b57e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	639a      	str	r2, [r3, #56]	; 0x38
 800b586:	e005      	b.n	800b594 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b58c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800b594:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b596:	2b01      	cmp	r3, #1
 800b598:	d10b      	bne.n	800b5b2 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	689b      	ldr	r3, [r3, #8]
 800b59e:	f043 0206 	orr.w	r2, r3, #6
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	689b      	ldr	r3, [r3, #8]
 800b5aa:	f043 0220 	orr.w	r2, r3, #32
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800b5b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5b4:	4618      	mov	r0, r3
 800b5b6:	3710      	adds	r7, #16
 800b5b8:	46bd      	mov	sp, r7
 800b5ba:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b5be:	b004      	add	sp, #16
 800b5c0:	4770      	bx	lr
	...

0800b5c4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800b5c4:	b480      	push	{r7}
 800b5c6:	b087      	sub	sp, #28
 800b5c8:	af00      	add	r7, sp, #0
 800b5ca:	60f8      	str	r0, [r7, #12]
 800b5cc:	60b9      	str	r1, [r7, #8]
 800b5ce:	4613      	mov	r3, r2
 800b5d0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800b5d2:	79fb      	ldrb	r3, [r7, #7]
 800b5d4:	2b02      	cmp	r3, #2
 800b5d6:	d165      	bne.n	800b6a4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800b5d8:	68bb      	ldr	r3, [r7, #8]
 800b5da:	4a41      	ldr	r2, [pc, #260]	; (800b6e0 <USB_SetTurnaroundTime+0x11c>)
 800b5dc:	4293      	cmp	r3, r2
 800b5de:	d906      	bls.n	800b5ee <USB_SetTurnaroundTime+0x2a>
 800b5e0:	68bb      	ldr	r3, [r7, #8]
 800b5e2:	4a40      	ldr	r2, [pc, #256]	; (800b6e4 <USB_SetTurnaroundTime+0x120>)
 800b5e4:	4293      	cmp	r3, r2
 800b5e6:	d802      	bhi.n	800b5ee <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800b5e8:	230f      	movs	r3, #15
 800b5ea:	617b      	str	r3, [r7, #20]
 800b5ec:	e062      	b.n	800b6b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800b5ee:	68bb      	ldr	r3, [r7, #8]
 800b5f0:	4a3c      	ldr	r2, [pc, #240]	; (800b6e4 <USB_SetTurnaroundTime+0x120>)
 800b5f2:	4293      	cmp	r3, r2
 800b5f4:	d906      	bls.n	800b604 <USB_SetTurnaroundTime+0x40>
 800b5f6:	68bb      	ldr	r3, [r7, #8]
 800b5f8:	4a3b      	ldr	r2, [pc, #236]	; (800b6e8 <USB_SetTurnaroundTime+0x124>)
 800b5fa:	4293      	cmp	r3, r2
 800b5fc:	d802      	bhi.n	800b604 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800b5fe:	230e      	movs	r3, #14
 800b600:	617b      	str	r3, [r7, #20]
 800b602:	e057      	b.n	800b6b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800b604:	68bb      	ldr	r3, [r7, #8]
 800b606:	4a38      	ldr	r2, [pc, #224]	; (800b6e8 <USB_SetTurnaroundTime+0x124>)
 800b608:	4293      	cmp	r3, r2
 800b60a:	d906      	bls.n	800b61a <USB_SetTurnaroundTime+0x56>
 800b60c:	68bb      	ldr	r3, [r7, #8]
 800b60e:	4a37      	ldr	r2, [pc, #220]	; (800b6ec <USB_SetTurnaroundTime+0x128>)
 800b610:	4293      	cmp	r3, r2
 800b612:	d802      	bhi.n	800b61a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800b614:	230d      	movs	r3, #13
 800b616:	617b      	str	r3, [r7, #20]
 800b618:	e04c      	b.n	800b6b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800b61a:	68bb      	ldr	r3, [r7, #8]
 800b61c:	4a33      	ldr	r2, [pc, #204]	; (800b6ec <USB_SetTurnaroundTime+0x128>)
 800b61e:	4293      	cmp	r3, r2
 800b620:	d906      	bls.n	800b630 <USB_SetTurnaroundTime+0x6c>
 800b622:	68bb      	ldr	r3, [r7, #8]
 800b624:	4a32      	ldr	r2, [pc, #200]	; (800b6f0 <USB_SetTurnaroundTime+0x12c>)
 800b626:	4293      	cmp	r3, r2
 800b628:	d802      	bhi.n	800b630 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800b62a:	230c      	movs	r3, #12
 800b62c:	617b      	str	r3, [r7, #20]
 800b62e:	e041      	b.n	800b6b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800b630:	68bb      	ldr	r3, [r7, #8]
 800b632:	4a2f      	ldr	r2, [pc, #188]	; (800b6f0 <USB_SetTurnaroundTime+0x12c>)
 800b634:	4293      	cmp	r3, r2
 800b636:	d906      	bls.n	800b646 <USB_SetTurnaroundTime+0x82>
 800b638:	68bb      	ldr	r3, [r7, #8]
 800b63a:	4a2e      	ldr	r2, [pc, #184]	; (800b6f4 <USB_SetTurnaroundTime+0x130>)
 800b63c:	4293      	cmp	r3, r2
 800b63e:	d802      	bhi.n	800b646 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800b640:	230b      	movs	r3, #11
 800b642:	617b      	str	r3, [r7, #20]
 800b644:	e036      	b.n	800b6b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800b646:	68bb      	ldr	r3, [r7, #8]
 800b648:	4a2a      	ldr	r2, [pc, #168]	; (800b6f4 <USB_SetTurnaroundTime+0x130>)
 800b64a:	4293      	cmp	r3, r2
 800b64c:	d906      	bls.n	800b65c <USB_SetTurnaroundTime+0x98>
 800b64e:	68bb      	ldr	r3, [r7, #8]
 800b650:	4a29      	ldr	r2, [pc, #164]	; (800b6f8 <USB_SetTurnaroundTime+0x134>)
 800b652:	4293      	cmp	r3, r2
 800b654:	d802      	bhi.n	800b65c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800b656:	230a      	movs	r3, #10
 800b658:	617b      	str	r3, [r7, #20]
 800b65a:	e02b      	b.n	800b6b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800b65c:	68bb      	ldr	r3, [r7, #8]
 800b65e:	4a26      	ldr	r2, [pc, #152]	; (800b6f8 <USB_SetTurnaroundTime+0x134>)
 800b660:	4293      	cmp	r3, r2
 800b662:	d906      	bls.n	800b672 <USB_SetTurnaroundTime+0xae>
 800b664:	68bb      	ldr	r3, [r7, #8]
 800b666:	4a25      	ldr	r2, [pc, #148]	; (800b6fc <USB_SetTurnaroundTime+0x138>)
 800b668:	4293      	cmp	r3, r2
 800b66a:	d802      	bhi.n	800b672 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800b66c:	2309      	movs	r3, #9
 800b66e:	617b      	str	r3, [r7, #20]
 800b670:	e020      	b.n	800b6b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800b672:	68bb      	ldr	r3, [r7, #8]
 800b674:	4a21      	ldr	r2, [pc, #132]	; (800b6fc <USB_SetTurnaroundTime+0x138>)
 800b676:	4293      	cmp	r3, r2
 800b678:	d906      	bls.n	800b688 <USB_SetTurnaroundTime+0xc4>
 800b67a:	68bb      	ldr	r3, [r7, #8]
 800b67c:	4a20      	ldr	r2, [pc, #128]	; (800b700 <USB_SetTurnaroundTime+0x13c>)
 800b67e:	4293      	cmp	r3, r2
 800b680:	d802      	bhi.n	800b688 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800b682:	2308      	movs	r3, #8
 800b684:	617b      	str	r3, [r7, #20]
 800b686:	e015      	b.n	800b6b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800b688:	68bb      	ldr	r3, [r7, #8]
 800b68a:	4a1d      	ldr	r2, [pc, #116]	; (800b700 <USB_SetTurnaroundTime+0x13c>)
 800b68c:	4293      	cmp	r3, r2
 800b68e:	d906      	bls.n	800b69e <USB_SetTurnaroundTime+0xda>
 800b690:	68bb      	ldr	r3, [r7, #8]
 800b692:	4a1c      	ldr	r2, [pc, #112]	; (800b704 <USB_SetTurnaroundTime+0x140>)
 800b694:	4293      	cmp	r3, r2
 800b696:	d802      	bhi.n	800b69e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800b698:	2307      	movs	r3, #7
 800b69a:	617b      	str	r3, [r7, #20]
 800b69c:	e00a      	b.n	800b6b4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800b69e:	2306      	movs	r3, #6
 800b6a0:	617b      	str	r3, [r7, #20]
 800b6a2:	e007      	b.n	800b6b4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800b6a4:	79fb      	ldrb	r3, [r7, #7]
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d102      	bne.n	800b6b0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800b6aa:	2309      	movs	r3, #9
 800b6ac:	617b      	str	r3, [r7, #20]
 800b6ae:	e001      	b.n	800b6b4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800b6b0:	2309      	movs	r3, #9
 800b6b2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	68db      	ldr	r3, [r3, #12]
 800b6b8:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	68da      	ldr	r2, [r3, #12]
 800b6c4:	697b      	ldr	r3, [r7, #20]
 800b6c6:	029b      	lsls	r3, r3, #10
 800b6c8:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800b6cc:	431a      	orrs	r2, r3
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b6d2:	2300      	movs	r3, #0
}
 800b6d4:	4618      	mov	r0, r3
 800b6d6:	371c      	adds	r7, #28
 800b6d8:	46bd      	mov	sp, r7
 800b6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6de:	4770      	bx	lr
 800b6e0:	00d8acbf 	.word	0x00d8acbf
 800b6e4:	00e4e1bf 	.word	0x00e4e1bf
 800b6e8:	00f423ff 	.word	0x00f423ff
 800b6ec:	0106737f 	.word	0x0106737f
 800b6f0:	011a499f 	.word	0x011a499f
 800b6f4:	01312cff 	.word	0x01312cff
 800b6f8:	014ca43f 	.word	0x014ca43f
 800b6fc:	016e35ff 	.word	0x016e35ff
 800b700:	01a6ab1f 	.word	0x01a6ab1f
 800b704:	01e847ff 	.word	0x01e847ff

0800b708 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b708:	b480      	push	{r7}
 800b70a:	b083      	sub	sp, #12
 800b70c:	af00      	add	r7, sp, #0
 800b70e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	689b      	ldr	r3, [r3, #8]
 800b714:	f043 0201 	orr.w	r2, r3, #1
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b71c:	2300      	movs	r3, #0
}
 800b71e:	4618      	mov	r0, r3
 800b720:	370c      	adds	r7, #12
 800b722:	46bd      	mov	sp, r7
 800b724:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b728:	4770      	bx	lr

0800b72a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b72a:	b480      	push	{r7}
 800b72c:	b083      	sub	sp, #12
 800b72e:	af00      	add	r7, sp, #0
 800b730:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	689b      	ldr	r3, [r3, #8]
 800b736:	f023 0201 	bic.w	r2, r3, #1
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b73e:	2300      	movs	r3, #0
}
 800b740:	4618      	mov	r0, r3
 800b742:	370c      	adds	r7, #12
 800b744:	46bd      	mov	sp, r7
 800b746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b74a:	4770      	bx	lr

0800b74c <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800b74c:	b580      	push	{r7, lr}
 800b74e:	b082      	sub	sp, #8
 800b750:	af00      	add	r7, sp, #0
 800b752:	6078      	str	r0, [r7, #4]
 800b754:	460b      	mov	r3, r1
 800b756:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	68db      	ldr	r3, [r3, #12]
 800b75c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800b764:	78fb      	ldrb	r3, [r7, #3]
 800b766:	2b01      	cmp	r3, #1
 800b768:	d106      	bne.n	800b778 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	68db      	ldr	r3, [r3, #12]
 800b76e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	60da      	str	r2, [r3, #12]
 800b776:	e00b      	b.n	800b790 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800b778:	78fb      	ldrb	r3, [r7, #3]
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d106      	bne.n	800b78c <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	68db      	ldr	r3, [r3, #12]
 800b782:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	60da      	str	r2, [r3, #12]
 800b78a:	e001      	b.n	800b790 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800b78c:	2301      	movs	r3, #1
 800b78e:	e003      	b.n	800b798 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800b790:	2032      	movs	r0, #50	; 0x32
 800b792:	f7f9 f9bf 	bl	8004b14 <HAL_Delay>

  return HAL_OK;
 800b796:	2300      	movs	r3, #0
}
 800b798:	4618      	mov	r0, r3
 800b79a:	3708      	adds	r7, #8
 800b79c:	46bd      	mov	sp, r7
 800b79e:	bd80      	pop	{r7, pc}

0800b7a0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b7a0:	b084      	sub	sp, #16
 800b7a2:	b580      	push	{r7, lr}
 800b7a4:	b086      	sub	sp, #24
 800b7a6:	af00      	add	r7, sp, #0
 800b7a8:	6078      	str	r0, [r7, #4]
 800b7aa:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800b7ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800b7b2:	2300      	movs	r3, #0
 800b7b4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800b7ba:	2300      	movs	r3, #0
 800b7bc:	613b      	str	r3, [r7, #16]
 800b7be:	e009      	b.n	800b7d4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800b7c0:	687a      	ldr	r2, [r7, #4]
 800b7c2:	693b      	ldr	r3, [r7, #16]
 800b7c4:	3340      	adds	r3, #64	; 0x40
 800b7c6:	009b      	lsls	r3, r3, #2
 800b7c8:	4413      	add	r3, r2
 800b7ca:	2200      	movs	r2, #0
 800b7cc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800b7ce:	693b      	ldr	r3, [r7, #16]
 800b7d0:	3301      	adds	r3, #1
 800b7d2:	613b      	str	r3, [r7, #16]
 800b7d4:	693b      	ldr	r3, [r7, #16]
 800b7d6:	2b0e      	cmp	r3, #14
 800b7d8:	d9f2      	bls.n	800b7c0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800b7da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	d11c      	bne.n	800b81a <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b7e6:	685b      	ldr	r3, [r3, #4]
 800b7e8:	68fa      	ldr	r2, [r7, #12]
 800b7ea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b7ee:	f043 0302 	orr.w	r3, r3, #2
 800b7f2:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b7f8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b804:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b810:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	639a      	str	r2, [r3, #56]	; 0x38
 800b818:	e00b      	b.n	800b832 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b81e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b82a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b838:	461a      	mov	r2, r3
 800b83a:	2300      	movs	r3, #0
 800b83c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b844:	4619      	mov	r1, r3
 800b846:	68fb      	ldr	r3, [r7, #12]
 800b848:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b84c:	461a      	mov	r2, r3
 800b84e:	680b      	ldr	r3, [r1, #0]
 800b850:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b852:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b854:	2b01      	cmp	r3, #1
 800b856:	d10c      	bne.n	800b872 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800b858:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	d104      	bne.n	800b868 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800b85e:	2100      	movs	r1, #0
 800b860:	6878      	ldr	r0, [r7, #4]
 800b862:	f000 f949 	bl	800baf8 <USB_SetDevSpeed>
 800b866:	e008      	b.n	800b87a <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800b868:	2101      	movs	r1, #1
 800b86a:	6878      	ldr	r0, [r7, #4]
 800b86c:	f000 f944 	bl	800baf8 <USB_SetDevSpeed>
 800b870:	e003      	b.n	800b87a <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800b872:	2103      	movs	r1, #3
 800b874:	6878      	ldr	r0, [r7, #4]
 800b876:	f000 f93f 	bl	800baf8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800b87a:	2110      	movs	r1, #16
 800b87c:	6878      	ldr	r0, [r7, #4]
 800b87e:	f000 f8f3 	bl	800ba68 <USB_FlushTxFifo>
 800b882:	4603      	mov	r3, r0
 800b884:	2b00      	cmp	r3, #0
 800b886:	d001      	beq.n	800b88c <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800b888:	2301      	movs	r3, #1
 800b88a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800b88c:	6878      	ldr	r0, [r7, #4]
 800b88e:	f000 f911 	bl	800bab4 <USB_FlushRxFifo>
 800b892:	4603      	mov	r3, r0
 800b894:	2b00      	cmp	r3, #0
 800b896:	d001      	beq.n	800b89c <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800b898:	2301      	movs	r3, #1
 800b89a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b8a2:	461a      	mov	r2, r3
 800b8a4:	2300      	movs	r3, #0
 800b8a6:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b8ae:	461a      	mov	r2, r3
 800b8b0:	2300      	movs	r3, #0
 800b8b2:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b8ba:	461a      	mov	r2, r3
 800b8bc:	2300      	movs	r3, #0
 800b8be:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b8c0:	2300      	movs	r3, #0
 800b8c2:	613b      	str	r3, [r7, #16]
 800b8c4:	e043      	b.n	800b94e <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b8c6:	693b      	ldr	r3, [r7, #16]
 800b8c8:	015a      	lsls	r2, r3, #5
 800b8ca:	68fb      	ldr	r3, [r7, #12]
 800b8cc:	4413      	add	r3, r2
 800b8ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b8d8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b8dc:	d118      	bne.n	800b910 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800b8de:	693b      	ldr	r3, [r7, #16]
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d10a      	bne.n	800b8fa <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800b8e4:	693b      	ldr	r3, [r7, #16]
 800b8e6:	015a      	lsls	r2, r3, #5
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	4413      	add	r3, r2
 800b8ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b8f0:	461a      	mov	r2, r3
 800b8f2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800b8f6:	6013      	str	r3, [r2, #0]
 800b8f8:	e013      	b.n	800b922 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800b8fa:	693b      	ldr	r3, [r7, #16]
 800b8fc:	015a      	lsls	r2, r3, #5
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	4413      	add	r3, r2
 800b902:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b906:	461a      	mov	r2, r3
 800b908:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800b90c:	6013      	str	r3, [r2, #0]
 800b90e:	e008      	b.n	800b922 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800b910:	693b      	ldr	r3, [r7, #16]
 800b912:	015a      	lsls	r2, r3, #5
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	4413      	add	r3, r2
 800b918:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b91c:	461a      	mov	r2, r3
 800b91e:	2300      	movs	r3, #0
 800b920:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800b922:	693b      	ldr	r3, [r7, #16]
 800b924:	015a      	lsls	r2, r3, #5
 800b926:	68fb      	ldr	r3, [r7, #12]
 800b928:	4413      	add	r3, r2
 800b92a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b92e:	461a      	mov	r2, r3
 800b930:	2300      	movs	r3, #0
 800b932:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800b934:	693b      	ldr	r3, [r7, #16]
 800b936:	015a      	lsls	r2, r3, #5
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	4413      	add	r3, r2
 800b93c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b940:	461a      	mov	r2, r3
 800b942:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800b946:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b948:	693b      	ldr	r3, [r7, #16]
 800b94a:	3301      	adds	r3, #1
 800b94c:	613b      	str	r3, [r7, #16]
 800b94e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b950:	693a      	ldr	r2, [r7, #16]
 800b952:	429a      	cmp	r2, r3
 800b954:	d3b7      	bcc.n	800b8c6 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b956:	2300      	movs	r3, #0
 800b958:	613b      	str	r3, [r7, #16]
 800b95a:	e043      	b.n	800b9e4 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b95c:	693b      	ldr	r3, [r7, #16]
 800b95e:	015a      	lsls	r2, r3, #5
 800b960:	68fb      	ldr	r3, [r7, #12]
 800b962:	4413      	add	r3, r2
 800b964:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b96e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b972:	d118      	bne.n	800b9a6 <USB_DevInit+0x206>
    {
      if (i == 0U)
 800b974:	693b      	ldr	r3, [r7, #16]
 800b976:	2b00      	cmp	r3, #0
 800b978:	d10a      	bne.n	800b990 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800b97a:	693b      	ldr	r3, [r7, #16]
 800b97c:	015a      	lsls	r2, r3, #5
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	4413      	add	r3, r2
 800b982:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b986:	461a      	mov	r2, r3
 800b988:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800b98c:	6013      	str	r3, [r2, #0]
 800b98e:	e013      	b.n	800b9b8 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800b990:	693b      	ldr	r3, [r7, #16]
 800b992:	015a      	lsls	r2, r3, #5
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	4413      	add	r3, r2
 800b998:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b99c:	461a      	mov	r2, r3
 800b99e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800b9a2:	6013      	str	r3, [r2, #0]
 800b9a4:	e008      	b.n	800b9b8 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800b9a6:	693b      	ldr	r3, [r7, #16]
 800b9a8:	015a      	lsls	r2, r3, #5
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	4413      	add	r3, r2
 800b9ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b9b2:	461a      	mov	r2, r3
 800b9b4:	2300      	movs	r3, #0
 800b9b6:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800b9b8:	693b      	ldr	r3, [r7, #16]
 800b9ba:	015a      	lsls	r2, r3, #5
 800b9bc:	68fb      	ldr	r3, [r7, #12]
 800b9be:	4413      	add	r3, r2
 800b9c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b9c4:	461a      	mov	r2, r3
 800b9c6:	2300      	movs	r3, #0
 800b9c8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800b9ca:	693b      	ldr	r3, [r7, #16]
 800b9cc:	015a      	lsls	r2, r3, #5
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	4413      	add	r3, r2
 800b9d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b9d6:	461a      	mov	r2, r3
 800b9d8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800b9dc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b9de:	693b      	ldr	r3, [r7, #16]
 800b9e0:	3301      	adds	r3, #1
 800b9e2:	613b      	str	r3, [r7, #16]
 800b9e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9e6:	693a      	ldr	r2, [r7, #16]
 800b9e8:	429a      	cmp	r2, r3
 800b9ea:	d3b7      	bcc.n	800b95c <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b9f2:	691b      	ldr	r3, [r3, #16]
 800b9f4:	68fa      	ldr	r2, [r7, #12]
 800b9f6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b9fa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b9fe:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	2200      	movs	r2, #0
 800ba04:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800ba0c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800ba0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d105      	bne.n	800ba20 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	699b      	ldr	r3, [r3, #24]
 800ba18:	f043 0210 	orr.w	r2, r3, #16
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	699a      	ldr	r2, [r3, #24]
 800ba24:	4b0f      	ldr	r3, [pc, #60]	; (800ba64 <USB_DevInit+0x2c4>)
 800ba26:	4313      	orrs	r3, r2
 800ba28:	687a      	ldr	r2, [r7, #4]
 800ba2a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800ba2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d005      	beq.n	800ba3e <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	699b      	ldr	r3, [r3, #24]
 800ba36:	f043 0208 	orr.w	r2, r3, #8
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800ba3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ba40:	2b01      	cmp	r3, #1
 800ba42:	d107      	bne.n	800ba54 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	699b      	ldr	r3, [r3, #24]
 800ba48:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ba4c:	f043 0304 	orr.w	r3, r3, #4
 800ba50:	687a      	ldr	r2, [r7, #4]
 800ba52:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800ba54:	7dfb      	ldrb	r3, [r7, #23]
}
 800ba56:	4618      	mov	r0, r3
 800ba58:	3718      	adds	r7, #24
 800ba5a:	46bd      	mov	sp, r7
 800ba5c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ba60:	b004      	add	sp, #16
 800ba62:	4770      	bx	lr
 800ba64:	803c3800 	.word	0x803c3800

0800ba68 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800ba68:	b480      	push	{r7}
 800ba6a:	b085      	sub	sp, #20
 800ba6c:	af00      	add	r7, sp, #0
 800ba6e:	6078      	str	r0, [r7, #4]
 800ba70:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800ba72:	2300      	movs	r3, #0
 800ba74:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800ba76:	683b      	ldr	r3, [r7, #0]
 800ba78:	019b      	lsls	r3, r3, #6
 800ba7a:	f043 0220 	orr.w	r2, r3, #32
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	3301      	adds	r3, #1
 800ba86:	60fb      	str	r3, [r7, #12]
 800ba88:	68fb      	ldr	r3, [r7, #12]
 800ba8a:	4a09      	ldr	r2, [pc, #36]	; (800bab0 <USB_FlushTxFifo+0x48>)
 800ba8c:	4293      	cmp	r3, r2
 800ba8e:	d901      	bls.n	800ba94 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800ba90:	2303      	movs	r3, #3
 800ba92:	e006      	b.n	800baa2 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	691b      	ldr	r3, [r3, #16]
 800ba98:	f003 0320 	and.w	r3, r3, #32
 800ba9c:	2b20      	cmp	r3, #32
 800ba9e:	d0f0      	beq.n	800ba82 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800baa0:	2300      	movs	r3, #0
}
 800baa2:	4618      	mov	r0, r3
 800baa4:	3714      	adds	r7, #20
 800baa6:	46bd      	mov	sp, r7
 800baa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baac:	4770      	bx	lr
 800baae:	bf00      	nop
 800bab0:	00030d40 	.word	0x00030d40

0800bab4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800bab4:	b480      	push	{r7}
 800bab6:	b085      	sub	sp, #20
 800bab8:	af00      	add	r7, sp, #0
 800baba:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800babc:	2300      	movs	r3, #0
 800babe:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	2210      	movs	r2, #16
 800bac4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	3301      	adds	r3, #1
 800baca:	60fb      	str	r3, [r7, #12]
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	4a09      	ldr	r2, [pc, #36]	; (800baf4 <USB_FlushRxFifo+0x40>)
 800bad0:	4293      	cmp	r3, r2
 800bad2:	d901      	bls.n	800bad8 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800bad4:	2303      	movs	r3, #3
 800bad6:	e006      	b.n	800bae6 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	691b      	ldr	r3, [r3, #16]
 800badc:	f003 0310 	and.w	r3, r3, #16
 800bae0:	2b10      	cmp	r3, #16
 800bae2:	d0f0      	beq.n	800bac6 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800bae4:	2300      	movs	r3, #0
}
 800bae6:	4618      	mov	r0, r3
 800bae8:	3714      	adds	r7, #20
 800baea:	46bd      	mov	sp, r7
 800baec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baf0:	4770      	bx	lr
 800baf2:	bf00      	nop
 800baf4:	00030d40 	.word	0x00030d40

0800baf8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800baf8:	b480      	push	{r7}
 800bafa:	b085      	sub	sp, #20
 800bafc:	af00      	add	r7, sp, #0
 800bafe:	6078      	str	r0, [r7, #4]
 800bb00:	460b      	mov	r3, r1
 800bb02:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800bb08:	68fb      	ldr	r3, [r7, #12]
 800bb0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bb0e:	681a      	ldr	r2, [r3, #0]
 800bb10:	78fb      	ldrb	r3, [r7, #3]
 800bb12:	68f9      	ldr	r1, [r7, #12]
 800bb14:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bb18:	4313      	orrs	r3, r2
 800bb1a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800bb1c:	2300      	movs	r3, #0
}
 800bb1e:	4618      	mov	r0, r3
 800bb20:	3714      	adds	r7, #20
 800bb22:	46bd      	mov	sp, r7
 800bb24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb28:	4770      	bx	lr

0800bb2a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800bb2a:	b480      	push	{r7}
 800bb2c:	b087      	sub	sp, #28
 800bb2e:	af00      	add	r7, sp, #0
 800bb30:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800bb36:	693b      	ldr	r3, [r7, #16]
 800bb38:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bb3c:	689b      	ldr	r3, [r3, #8]
 800bb3e:	f003 0306 	and.w	r3, r3, #6
 800bb42:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800bb44:	68fb      	ldr	r3, [r7, #12]
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d102      	bne.n	800bb50 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800bb4a:	2300      	movs	r3, #0
 800bb4c:	75fb      	strb	r3, [r7, #23]
 800bb4e:	e00a      	b.n	800bb66 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800bb50:	68fb      	ldr	r3, [r7, #12]
 800bb52:	2b02      	cmp	r3, #2
 800bb54:	d002      	beq.n	800bb5c <USB_GetDevSpeed+0x32>
 800bb56:	68fb      	ldr	r3, [r7, #12]
 800bb58:	2b06      	cmp	r3, #6
 800bb5a:	d102      	bne.n	800bb62 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800bb5c:	2302      	movs	r3, #2
 800bb5e:	75fb      	strb	r3, [r7, #23]
 800bb60:	e001      	b.n	800bb66 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800bb62:	230f      	movs	r3, #15
 800bb64:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800bb66:	7dfb      	ldrb	r3, [r7, #23]
}
 800bb68:	4618      	mov	r0, r3
 800bb6a:	371c      	adds	r7, #28
 800bb6c:	46bd      	mov	sp, r7
 800bb6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb72:	4770      	bx	lr

0800bb74 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800bb74:	b480      	push	{r7}
 800bb76:	b085      	sub	sp, #20
 800bb78:	af00      	add	r7, sp, #0
 800bb7a:	6078      	str	r0, [r7, #4]
 800bb7c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800bb82:	683b      	ldr	r3, [r7, #0]
 800bb84:	781b      	ldrb	r3, [r3, #0]
 800bb86:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800bb88:	683b      	ldr	r3, [r7, #0]
 800bb8a:	785b      	ldrb	r3, [r3, #1]
 800bb8c:	2b01      	cmp	r3, #1
 800bb8e:	d13a      	bne.n	800bc06 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800bb90:	68fb      	ldr	r3, [r7, #12]
 800bb92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bb96:	69da      	ldr	r2, [r3, #28]
 800bb98:	683b      	ldr	r3, [r7, #0]
 800bb9a:	781b      	ldrb	r3, [r3, #0]
 800bb9c:	f003 030f 	and.w	r3, r3, #15
 800bba0:	2101      	movs	r1, #1
 800bba2:	fa01 f303 	lsl.w	r3, r1, r3
 800bba6:	b29b      	uxth	r3, r3
 800bba8:	68f9      	ldr	r1, [r7, #12]
 800bbaa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bbae:	4313      	orrs	r3, r2
 800bbb0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800bbb2:	68bb      	ldr	r3, [r7, #8]
 800bbb4:	015a      	lsls	r2, r3, #5
 800bbb6:	68fb      	ldr	r3, [r7, #12]
 800bbb8:	4413      	add	r3, r2
 800bbba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d155      	bne.n	800bc74 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800bbc8:	68bb      	ldr	r3, [r7, #8]
 800bbca:	015a      	lsls	r2, r3, #5
 800bbcc:	68fb      	ldr	r3, [r7, #12]
 800bbce:	4413      	add	r3, r2
 800bbd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bbd4:	681a      	ldr	r2, [r3, #0]
 800bbd6:	683b      	ldr	r3, [r7, #0]
 800bbd8:	689b      	ldr	r3, [r3, #8]
 800bbda:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800bbde:	683b      	ldr	r3, [r7, #0]
 800bbe0:	78db      	ldrb	r3, [r3, #3]
 800bbe2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800bbe4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800bbe6:	68bb      	ldr	r3, [r7, #8]
 800bbe8:	059b      	lsls	r3, r3, #22
 800bbea:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800bbec:	4313      	orrs	r3, r2
 800bbee:	68ba      	ldr	r2, [r7, #8]
 800bbf0:	0151      	lsls	r1, r2, #5
 800bbf2:	68fa      	ldr	r2, [r7, #12]
 800bbf4:	440a      	add	r2, r1
 800bbf6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bbfa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bbfe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bc02:	6013      	str	r3, [r2, #0]
 800bc04:	e036      	b.n	800bc74 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bc0c:	69da      	ldr	r2, [r3, #28]
 800bc0e:	683b      	ldr	r3, [r7, #0]
 800bc10:	781b      	ldrb	r3, [r3, #0]
 800bc12:	f003 030f 	and.w	r3, r3, #15
 800bc16:	2101      	movs	r1, #1
 800bc18:	fa01 f303 	lsl.w	r3, r1, r3
 800bc1c:	041b      	lsls	r3, r3, #16
 800bc1e:	68f9      	ldr	r1, [r7, #12]
 800bc20:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bc24:	4313      	orrs	r3, r2
 800bc26:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800bc28:	68bb      	ldr	r3, [r7, #8]
 800bc2a:	015a      	lsls	r2, r3, #5
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	4413      	add	r3, r2
 800bc30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d11a      	bne.n	800bc74 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800bc3e:	68bb      	ldr	r3, [r7, #8]
 800bc40:	015a      	lsls	r2, r3, #5
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	4413      	add	r3, r2
 800bc46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bc4a:	681a      	ldr	r2, [r3, #0]
 800bc4c:	683b      	ldr	r3, [r7, #0]
 800bc4e:	689b      	ldr	r3, [r3, #8]
 800bc50:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800bc54:	683b      	ldr	r3, [r7, #0]
 800bc56:	78db      	ldrb	r3, [r3, #3]
 800bc58:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800bc5a:	430b      	orrs	r3, r1
 800bc5c:	4313      	orrs	r3, r2
 800bc5e:	68ba      	ldr	r2, [r7, #8]
 800bc60:	0151      	lsls	r1, r2, #5
 800bc62:	68fa      	ldr	r2, [r7, #12]
 800bc64:	440a      	add	r2, r1
 800bc66:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bc6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bc6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bc72:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800bc74:	2300      	movs	r3, #0
}
 800bc76:	4618      	mov	r0, r3
 800bc78:	3714      	adds	r7, #20
 800bc7a:	46bd      	mov	sp, r7
 800bc7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc80:	4770      	bx	lr
	...

0800bc84 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800bc84:	b480      	push	{r7}
 800bc86:	b085      	sub	sp, #20
 800bc88:	af00      	add	r7, sp, #0
 800bc8a:	6078      	str	r0, [r7, #4]
 800bc8c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800bc92:	683b      	ldr	r3, [r7, #0]
 800bc94:	781b      	ldrb	r3, [r3, #0]
 800bc96:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800bc98:	683b      	ldr	r3, [r7, #0]
 800bc9a:	785b      	ldrb	r3, [r3, #1]
 800bc9c:	2b01      	cmp	r3, #1
 800bc9e:	d161      	bne.n	800bd64 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800bca0:	68bb      	ldr	r3, [r7, #8]
 800bca2:	015a      	lsls	r2, r3, #5
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	4413      	add	r3, r2
 800bca8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800bcb2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800bcb6:	d11f      	bne.n	800bcf8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800bcb8:	68bb      	ldr	r3, [r7, #8]
 800bcba:	015a      	lsls	r2, r3, #5
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	4413      	add	r3, r2
 800bcc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	68ba      	ldr	r2, [r7, #8]
 800bcc8:	0151      	lsls	r1, r2, #5
 800bcca:	68fa      	ldr	r2, [r7, #12]
 800bccc:	440a      	add	r2, r1
 800bcce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bcd2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800bcd6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800bcd8:	68bb      	ldr	r3, [r7, #8]
 800bcda:	015a      	lsls	r2, r3, #5
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	4413      	add	r3, r2
 800bce0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	68ba      	ldr	r2, [r7, #8]
 800bce8:	0151      	lsls	r1, r2, #5
 800bcea:	68fa      	ldr	r2, [r7, #12]
 800bcec:	440a      	add	r2, r1
 800bcee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bcf2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800bcf6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800bcf8:	68fb      	ldr	r3, [r7, #12]
 800bcfa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bcfe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bd00:	683b      	ldr	r3, [r7, #0]
 800bd02:	781b      	ldrb	r3, [r3, #0]
 800bd04:	f003 030f 	and.w	r3, r3, #15
 800bd08:	2101      	movs	r1, #1
 800bd0a:	fa01 f303 	lsl.w	r3, r1, r3
 800bd0e:	b29b      	uxth	r3, r3
 800bd10:	43db      	mvns	r3, r3
 800bd12:	68f9      	ldr	r1, [r7, #12]
 800bd14:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bd18:	4013      	ands	r3, r2
 800bd1a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bd22:	69da      	ldr	r2, [r3, #28]
 800bd24:	683b      	ldr	r3, [r7, #0]
 800bd26:	781b      	ldrb	r3, [r3, #0]
 800bd28:	f003 030f 	and.w	r3, r3, #15
 800bd2c:	2101      	movs	r1, #1
 800bd2e:	fa01 f303 	lsl.w	r3, r1, r3
 800bd32:	b29b      	uxth	r3, r3
 800bd34:	43db      	mvns	r3, r3
 800bd36:	68f9      	ldr	r1, [r7, #12]
 800bd38:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bd3c:	4013      	ands	r3, r2
 800bd3e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800bd40:	68bb      	ldr	r3, [r7, #8]
 800bd42:	015a      	lsls	r2, r3, #5
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	4413      	add	r3, r2
 800bd48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd4c:	681a      	ldr	r2, [r3, #0]
 800bd4e:	68bb      	ldr	r3, [r7, #8]
 800bd50:	0159      	lsls	r1, r3, #5
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	440b      	add	r3, r1
 800bd56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd5a:	4619      	mov	r1, r3
 800bd5c:	4b35      	ldr	r3, [pc, #212]	; (800be34 <USB_DeactivateEndpoint+0x1b0>)
 800bd5e:	4013      	ands	r3, r2
 800bd60:	600b      	str	r3, [r1, #0]
 800bd62:	e060      	b.n	800be26 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800bd64:	68bb      	ldr	r3, [r7, #8]
 800bd66:	015a      	lsls	r2, r3, #5
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	4413      	add	r3, r2
 800bd6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800bd76:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800bd7a:	d11f      	bne.n	800bdbc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800bd7c:	68bb      	ldr	r3, [r7, #8]
 800bd7e:	015a      	lsls	r2, r3, #5
 800bd80:	68fb      	ldr	r3, [r7, #12]
 800bd82:	4413      	add	r3, r2
 800bd84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	68ba      	ldr	r2, [r7, #8]
 800bd8c:	0151      	lsls	r1, r2, #5
 800bd8e:	68fa      	ldr	r2, [r7, #12]
 800bd90:	440a      	add	r2, r1
 800bd92:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bd96:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800bd9a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800bd9c:	68bb      	ldr	r3, [r7, #8]
 800bd9e:	015a      	lsls	r2, r3, #5
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	4413      	add	r3, r2
 800bda4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	68ba      	ldr	r2, [r7, #8]
 800bdac:	0151      	lsls	r1, r2, #5
 800bdae:	68fa      	ldr	r2, [r7, #12]
 800bdb0:	440a      	add	r2, r1
 800bdb2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bdb6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800bdba:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800bdbc:	68fb      	ldr	r3, [r7, #12]
 800bdbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bdc2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bdc4:	683b      	ldr	r3, [r7, #0]
 800bdc6:	781b      	ldrb	r3, [r3, #0]
 800bdc8:	f003 030f 	and.w	r3, r3, #15
 800bdcc:	2101      	movs	r1, #1
 800bdce:	fa01 f303 	lsl.w	r3, r1, r3
 800bdd2:	041b      	lsls	r3, r3, #16
 800bdd4:	43db      	mvns	r3, r3
 800bdd6:	68f9      	ldr	r1, [r7, #12]
 800bdd8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bddc:	4013      	ands	r3, r2
 800bdde:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bde6:	69da      	ldr	r2, [r3, #28]
 800bde8:	683b      	ldr	r3, [r7, #0]
 800bdea:	781b      	ldrb	r3, [r3, #0]
 800bdec:	f003 030f 	and.w	r3, r3, #15
 800bdf0:	2101      	movs	r1, #1
 800bdf2:	fa01 f303 	lsl.w	r3, r1, r3
 800bdf6:	041b      	lsls	r3, r3, #16
 800bdf8:	43db      	mvns	r3, r3
 800bdfa:	68f9      	ldr	r1, [r7, #12]
 800bdfc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800be00:	4013      	ands	r3, r2
 800be02:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800be04:	68bb      	ldr	r3, [r7, #8]
 800be06:	015a      	lsls	r2, r3, #5
 800be08:	68fb      	ldr	r3, [r7, #12]
 800be0a:	4413      	add	r3, r2
 800be0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800be10:	681a      	ldr	r2, [r3, #0]
 800be12:	68bb      	ldr	r3, [r7, #8]
 800be14:	0159      	lsls	r1, r3, #5
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	440b      	add	r3, r1
 800be1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800be1e:	4619      	mov	r1, r3
 800be20:	4b05      	ldr	r3, [pc, #20]	; (800be38 <USB_DeactivateEndpoint+0x1b4>)
 800be22:	4013      	ands	r3, r2
 800be24:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800be26:	2300      	movs	r3, #0
}
 800be28:	4618      	mov	r0, r3
 800be2a:	3714      	adds	r7, #20
 800be2c:	46bd      	mov	sp, r7
 800be2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be32:	4770      	bx	lr
 800be34:	ec337800 	.word	0xec337800
 800be38:	eff37800 	.word	0xeff37800

0800be3c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800be3c:	b580      	push	{r7, lr}
 800be3e:	b08a      	sub	sp, #40	; 0x28
 800be40:	af02      	add	r7, sp, #8
 800be42:	60f8      	str	r0, [r7, #12]
 800be44:	60b9      	str	r1, [r7, #8]
 800be46:	4613      	mov	r3, r2
 800be48:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800be4e:	68bb      	ldr	r3, [r7, #8]
 800be50:	781b      	ldrb	r3, [r3, #0]
 800be52:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800be54:	68bb      	ldr	r3, [r7, #8]
 800be56:	785b      	ldrb	r3, [r3, #1]
 800be58:	2b01      	cmp	r3, #1
 800be5a:	f040 815c 	bne.w	800c116 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800be5e:	68bb      	ldr	r3, [r7, #8]
 800be60:	695b      	ldr	r3, [r3, #20]
 800be62:	2b00      	cmp	r3, #0
 800be64:	d132      	bne.n	800becc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800be66:	69bb      	ldr	r3, [r7, #24]
 800be68:	015a      	lsls	r2, r3, #5
 800be6a:	69fb      	ldr	r3, [r7, #28]
 800be6c:	4413      	add	r3, r2
 800be6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800be72:	691b      	ldr	r3, [r3, #16]
 800be74:	69ba      	ldr	r2, [r7, #24]
 800be76:	0151      	lsls	r1, r2, #5
 800be78:	69fa      	ldr	r2, [r7, #28]
 800be7a:	440a      	add	r2, r1
 800be7c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800be80:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800be84:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800be88:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800be8a:	69bb      	ldr	r3, [r7, #24]
 800be8c:	015a      	lsls	r2, r3, #5
 800be8e:	69fb      	ldr	r3, [r7, #28]
 800be90:	4413      	add	r3, r2
 800be92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800be96:	691b      	ldr	r3, [r3, #16]
 800be98:	69ba      	ldr	r2, [r7, #24]
 800be9a:	0151      	lsls	r1, r2, #5
 800be9c:	69fa      	ldr	r2, [r7, #28]
 800be9e:	440a      	add	r2, r1
 800bea0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bea4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800bea8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800beaa:	69bb      	ldr	r3, [r7, #24]
 800beac:	015a      	lsls	r2, r3, #5
 800beae:	69fb      	ldr	r3, [r7, #28]
 800beb0:	4413      	add	r3, r2
 800beb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800beb6:	691b      	ldr	r3, [r3, #16]
 800beb8:	69ba      	ldr	r2, [r7, #24]
 800beba:	0151      	lsls	r1, r2, #5
 800bebc:	69fa      	ldr	r2, [r7, #28]
 800bebe:	440a      	add	r2, r1
 800bec0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bec4:	0cdb      	lsrs	r3, r3, #19
 800bec6:	04db      	lsls	r3, r3, #19
 800bec8:	6113      	str	r3, [r2, #16]
 800beca:	e074      	b.n	800bfb6 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800becc:	69bb      	ldr	r3, [r7, #24]
 800bece:	015a      	lsls	r2, r3, #5
 800bed0:	69fb      	ldr	r3, [r7, #28]
 800bed2:	4413      	add	r3, r2
 800bed4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bed8:	691b      	ldr	r3, [r3, #16]
 800beda:	69ba      	ldr	r2, [r7, #24]
 800bedc:	0151      	lsls	r1, r2, #5
 800bede:	69fa      	ldr	r2, [r7, #28]
 800bee0:	440a      	add	r2, r1
 800bee2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bee6:	0cdb      	lsrs	r3, r3, #19
 800bee8:	04db      	lsls	r3, r3, #19
 800beea:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800beec:	69bb      	ldr	r3, [r7, #24]
 800beee:	015a      	lsls	r2, r3, #5
 800bef0:	69fb      	ldr	r3, [r7, #28]
 800bef2:	4413      	add	r3, r2
 800bef4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bef8:	691b      	ldr	r3, [r3, #16]
 800befa:	69ba      	ldr	r2, [r7, #24]
 800befc:	0151      	lsls	r1, r2, #5
 800befe:	69fa      	ldr	r2, [r7, #28]
 800bf00:	440a      	add	r2, r1
 800bf02:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bf06:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800bf0a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800bf0e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800bf10:	69bb      	ldr	r3, [r7, #24]
 800bf12:	015a      	lsls	r2, r3, #5
 800bf14:	69fb      	ldr	r3, [r7, #28]
 800bf16:	4413      	add	r3, r2
 800bf18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bf1c:	691a      	ldr	r2, [r3, #16]
 800bf1e:	68bb      	ldr	r3, [r7, #8]
 800bf20:	6959      	ldr	r1, [r3, #20]
 800bf22:	68bb      	ldr	r3, [r7, #8]
 800bf24:	689b      	ldr	r3, [r3, #8]
 800bf26:	440b      	add	r3, r1
 800bf28:	1e59      	subs	r1, r3, #1
 800bf2a:	68bb      	ldr	r3, [r7, #8]
 800bf2c:	689b      	ldr	r3, [r3, #8]
 800bf2e:	fbb1 f3f3 	udiv	r3, r1, r3
 800bf32:	04d9      	lsls	r1, r3, #19
 800bf34:	4b9d      	ldr	r3, [pc, #628]	; (800c1ac <USB_EPStartXfer+0x370>)
 800bf36:	400b      	ands	r3, r1
 800bf38:	69b9      	ldr	r1, [r7, #24]
 800bf3a:	0148      	lsls	r0, r1, #5
 800bf3c:	69f9      	ldr	r1, [r7, #28]
 800bf3e:	4401      	add	r1, r0
 800bf40:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800bf44:	4313      	orrs	r3, r2
 800bf46:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800bf48:	69bb      	ldr	r3, [r7, #24]
 800bf4a:	015a      	lsls	r2, r3, #5
 800bf4c:	69fb      	ldr	r3, [r7, #28]
 800bf4e:	4413      	add	r3, r2
 800bf50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bf54:	691a      	ldr	r2, [r3, #16]
 800bf56:	68bb      	ldr	r3, [r7, #8]
 800bf58:	695b      	ldr	r3, [r3, #20]
 800bf5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bf5e:	69b9      	ldr	r1, [r7, #24]
 800bf60:	0148      	lsls	r0, r1, #5
 800bf62:	69f9      	ldr	r1, [r7, #28]
 800bf64:	4401      	add	r1, r0
 800bf66:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800bf6a:	4313      	orrs	r3, r2
 800bf6c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800bf6e:	68bb      	ldr	r3, [r7, #8]
 800bf70:	78db      	ldrb	r3, [r3, #3]
 800bf72:	2b01      	cmp	r3, #1
 800bf74:	d11f      	bne.n	800bfb6 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800bf76:	69bb      	ldr	r3, [r7, #24]
 800bf78:	015a      	lsls	r2, r3, #5
 800bf7a:	69fb      	ldr	r3, [r7, #28]
 800bf7c:	4413      	add	r3, r2
 800bf7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bf82:	691b      	ldr	r3, [r3, #16]
 800bf84:	69ba      	ldr	r2, [r7, #24]
 800bf86:	0151      	lsls	r1, r2, #5
 800bf88:	69fa      	ldr	r2, [r7, #28]
 800bf8a:	440a      	add	r2, r1
 800bf8c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bf90:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800bf94:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800bf96:	69bb      	ldr	r3, [r7, #24]
 800bf98:	015a      	lsls	r2, r3, #5
 800bf9a:	69fb      	ldr	r3, [r7, #28]
 800bf9c:	4413      	add	r3, r2
 800bf9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bfa2:	691b      	ldr	r3, [r3, #16]
 800bfa4:	69ba      	ldr	r2, [r7, #24]
 800bfa6:	0151      	lsls	r1, r2, #5
 800bfa8:	69fa      	ldr	r2, [r7, #28]
 800bfaa:	440a      	add	r2, r1
 800bfac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bfb0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800bfb4:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800bfb6:	79fb      	ldrb	r3, [r7, #7]
 800bfb8:	2b01      	cmp	r3, #1
 800bfba:	d14b      	bne.n	800c054 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800bfbc:	68bb      	ldr	r3, [r7, #8]
 800bfbe:	691b      	ldr	r3, [r3, #16]
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d009      	beq.n	800bfd8 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800bfc4:	69bb      	ldr	r3, [r7, #24]
 800bfc6:	015a      	lsls	r2, r3, #5
 800bfc8:	69fb      	ldr	r3, [r7, #28]
 800bfca:	4413      	add	r3, r2
 800bfcc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bfd0:	461a      	mov	r2, r3
 800bfd2:	68bb      	ldr	r3, [r7, #8]
 800bfd4:	691b      	ldr	r3, [r3, #16]
 800bfd6:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800bfd8:	68bb      	ldr	r3, [r7, #8]
 800bfda:	78db      	ldrb	r3, [r3, #3]
 800bfdc:	2b01      	cmp	r3, #1
 800bfde:	d128      	bne.n	800c032 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800bfe0:	69fb      	ldr	r3, [r7, #28]
 800bfe2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bfe6:	689b      	ldr	r3, [r3, #8]
 800bfe8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d110      	bne.n	800c012 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800bff0:	69bb      	ldr	r3, [r7, #24]
 800bff2:	015a      	lsls	r2, r3, #5
 800bff4:	69fb      	ldr	r3, [r7, #28]
 800bff6:	4413      	add	r3, r2
 800bff8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	69ba      	ldr	r2, [r7, #24]
 800c000:	0151      	lsls	r1, r2, #5
 800c002:	69fa      	ldr	r2, [r7, #28]
 800c004:	440a      	add	r2, r1
 800c006:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c00a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c00e:	6013      	str	r3, [r2, #0]
 800c010:	e00f      	b.n	800c032 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c012:	69bb      	ldr	r3, [r7, #24]
 800c014:	015a      	lsls	r2, r3, #5
 800c016:	69fb      	ldr	r3, [r7, #28]
 800c018:	4413      	add	r3, r2
 800c01a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c01e:	681b      	ldr	r3, [r3, #0]
 800c020:	69ba      	ldr	r2, [r7, #24]
 800c022:	0151      	lsls	r1, r2, #5
 800c024:	69fa      	ldr	r2, [r7, #28]
 800c026:	440a      	add	r2, r1
 800c028:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c02c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c030:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c032:	69bb      	ldr	r3, [r7, #24]
 800c034:	015a      	lsls	r2, r3, #5
 800c036:	69fb      	ldr	r3, [r7, #28]
 800c038:	4413      	add	r3, r2
 800c03a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c03e:	681b      	ldr	r3, [r3, #0]
 800c040:	69ba      	ldr	r2, [r7, #24]
 800c042:	0151      	lsls	r1, r2, #5
 800c044:	69fa      	ldr	r2, [r7, #28]
 800c046:	440a      	add	r2, r1
 800c048:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c04c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c050:	6013      	str	r3, [r2, #0]
 800c052:	e12f      	b.n	800c2b4 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c054:	69bb      	ldr	r3, [r7, #24]
 800c056:	015a      	lsls	r2, r3, #5
 800c058:	69fb      	ldr	r3, [r7, #28]
 800c05a:	4413      	add	r3, r2
 800c05c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	69ba      	ldr	r2, [r7, #24]
 800c064:	0151      	lsls	r1, r2, #5
 800c066:	69fa      	ldr	r2, [r7, #28]
 800c068:	440a      	add	r2, r1
 800c06a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c06e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c072:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c074:	68bb      	ldr	r3, [r7, #8]
 800c076:	78db      	ldrb	r3, [r3, #3]
 800c078:	2b01      	cmp	r3, #1
 800c07a:	d015      	beq.n	800c0a8 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800c07c:	68bb      	ldr	r3, [r7, #8]
 800c07e:	695b      	ldr	r3, [r3, #20]
 800c080:	2b00      	cmp	r3, #0
 800c082:	f000 8117 	beq.w	800c2b4 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800c086:	69fb      	ldr	r3, [r7, #28]
 800c088:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c08c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c08e:	68bb      	ldr	r3, [r7, #8]
 800c090:	781b      	ldrb	r3, [r3, #0]
 800c092:	f003 030f 	and.w	r3, r3, #15
 800c096:	2101      	movs	r1, #1
 800c098:	fa01 f303 	lsl.w	r3, r1, r3
 800c09c:	69f9      	ldr	r1, [r7, #28]
 800c09e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c0a2:	4313      	orrs	r3, r2
 800c0a4:	634b      	str	r3, [r1, #52]	; 0x34
 800c0a6:	e105      	b.n	800c2b4 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c0a8:	69fb      	ldr	r3, [r7, #28]
 800c0aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c0ae:	689b      	ldr	r3, [r3, #8]
 800c0b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d110      	bne.n	800c0da <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c0b8:	69bb      	ldr	r3, [r7, #24]
 800c0ba:	015a      	lsls	r2, r3, #5
 800c0bc:	69fb      	ldr	r3, [r7, #28]
 800c0be:	4413      	add	r3, r2
 800c0c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	69ba      	ldr	r2, [r7, #24]
 800c0c8:	0151      	lsls	r1, r2, #5
 800c0ca:	69fa      	ldr	r2, [r7, #28]
 800c0cc:	440a      	add	r2, r1
 800c0ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c0d2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c0d6:	6013      	str	r3, [r2, #0]
 800c0d8:	e00f      	b.n	800c0fa <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c0da:	69bb      	ldr	r3, [r7, #24]
 800c0dc:	015a      	lsls	r2, r3, #5
 800c0de:	69fb      	ldr	r3, [r7, #28]
 800c0e0:	4413      	add	r3, r2
 800c0e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	69ba      	ldr	r2, [r7, #24]
 800c0ea:	0151      	lsls	r1, r2, #5
 800c0ec:	69fa      	ldr	r2, [r7, #28]
 800c0ee:	440a      	add	r2, r1
 800c0f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c0f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c0f8:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800c0fa:	68bb      	ldr	r3, [r7, #8]
 800c0fc:	68d9      	ldr	r1, [r3, #12]
 800c0fe:	68bb      	ldr	r3, [r7, #8]
 800c100:	781a      	ldrb	r2, [r3, #0]
 800c102:	68bb      	ldr	r3, [r7, #8]
 800c104:	695b      	ldr	r3, [r3, #20]
 800c106:	b298      	uxth	r0, r3
 800c108:	79fb      	ldrb	r3, [r7, #7]
 800c10a:	9300      	str	r3, [sp, #0]
 800c10c:	4603      	mov	r3, r0
 800c10e:	68f8      	ldr	r0, [r7, #12]
 800c110:	f000 fa2b 	bl	800c56a <USB_WritePacket>
 800c114:	e0ce      	b.n	800c2b4 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800c116:	69bb      	ldr	r3, [r7, #24]
 800c118:	015a      	lsls	r2, r3, #5
 800c11a:	69fb      	ldr	r3, [r7, #28]
 800c11c:	4413      	add	r3, r2
 800c11e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c122:	691b      	ldr	r3, [r3, #16]
 800c124:	69ba      	ldr	r2, [r7, #24]
 800c126:	0151      	lsls	r1, r2, #5
 800c128:	69fa      	ldr	r2, [r7, #28]
 800c12a:	440a      	add	r2, r1
 800c12c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c130:	0cdb      	lsrs	r3, r3, #19
 800c132:	04db      	lsls	r3, r3, #19
 800c134:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800c136:	69bb      	ldr	r3, [r7, #24]
 800c138:	015a      	lsls	r2, r3, #5
 800c13a:	69fb      	ldr	r3, [r7, #28]
 800c13c:	4413      	add	r3, r2
 800c13e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c142:	691b      	ldr	r3, [r3, #16]
 800c144:	69ba      	ldr	r2, [r7, #24]
 800c146:	0151      	lsls	r1, r2, #5
 800c148:	69fa      	ldr	r2, [r7, #28]
 800c14a:	440a      	add	r2, r1
 800c14c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c150:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c154:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c158:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800c15a:	68bb      	ldr	r3, [r7, #8]
 800c15c:	695b      	ldr	r3, [r3, #20]
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d126      	bne.n	800c1b0 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800c162:	69bb      	ldr	r3, [r7, #24]
 800c164:	015a      	lsls	r2, r3, #5
 800c166:	69fb      	ldr	r3, [r7, #28]
 800c168:	4413      	add	r3, r2
 800c16a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c16e:	691a      	ldr	r2, [r3, #16]
 800c170:	68bb      	ldr	r3, [r7, #8]
 800c172:	689b      	ldr	r3, [r3, #8]
 800c174:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c178:	69b9      	ldr	r1, [r7, #24]
 800c17a:	0148      	lsls	r0, r1, #5
 800c17c:	69f9      	ldr	r1, [r7, #28]
 800c17e:	4401      	add	r1, r0
 800c180:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c184:	4313      	orrs	r3, r2
 800c186:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c188:	69bb      	ldr	r3, [r7, #24]
 800c18a:	015a      	lsls	r2, r3, #5
 800c18c:	69fb      	ldr	r3, [r7, #28]
 800c18e:	4413      	add	r3, r2
 800c190:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c194:	691b      	ldr	r3, [r3, #16]
 800c196:	69ba      	ldr	r2, [r7, #24]
 800c198:	0151      	lsls	r1, r2, #5
 800c19a:	69fa      	ldr	r2, [r7, #28]
 800c19c:	440a      	add	r2, r1
 800c19e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c1a2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c1a6:	6113      	str	r3, [r2, #16]
 800c1a8:	e036      	b.n	800c218 <USB_EPStartXfer+0x3dc>
 800c1aa:	bf00      	nop
 800c1ac:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800c1b0:	68bb      	ldr	r3, [r7, #8]
 800c1b2:	695a      	ldr	r2, [r3, #20]
 800c1b4:	68bb      	ldr	r3, [r7, #8]
 800c1b6:	689b      	ldr	r3, [r3, #8]
 800c1b8:	4413      	add	r3, r2
 800c1ba:	1e5a      	subs	r2, r3, #1
 800c1bc:	68bb      	ldr	r3, [r7, #8]
 800c1be:	689b      	ldr	r3, [r3, #8]
 800c1c0:	fbb2 f3f3 	udiv	r3, r2, r3
 800c1c4:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800c1c6:	69bb      	ldr	r3, [r7, #24]
 800c1c8:	015a      	lsls	r2, r3, #5
 800c1ca:	69fb      	ldr	r3, [r7, #28]
 800c1cc:	4413      	add	r3, r2
 800c1ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c1d2:	691a      	ldr	r2, [r3, #16]
 800c1d4:	8afb      	ldrh	r3, [r7, #22]
 800c1d6:	04d9      	lsls	r1, r3, #19
 800c1d8:	4b39      	ldr	r3, [pc, #228]	; (800c2c0 <USB_EPStartXfer+0x484>)
 800c1da:	400b      	ands	r3, r1
 800c1dc:	69b9      	ldr	r1, [r7, #24]
 800c1de:	0148      	lsls	r0, r1, #5
 800c1e0:	69f9      	ldr	r1, [r7, #28]
 800c1e2:	4401      	add	r1, r0
 800c1e4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c1e8:	4313      	orrs	r3, r2
 800c1ea:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800c1ec:	69bb      	ldr	r3, [r7, #24]
 800c1ee:	015a      	lsls	r2, r3, #5
 800c1f0:	69fb      	ldr	r3, [r7, #28]
 800c1f2:	4413      	add	r3, r2
 800c1f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c1f8:	691a      	ldr	r2, [r3, #16]
 800c1fa:	68bb      	ldr	r3, [r7, #8]
 800c1fc:	689b      	ldr	r3, [r3, #8]
 800c1fe:	8af9      	ldrh	r1, [r7, #22]
 800c200:	fb01 f303 	mul.w	r3, r1, r3
 800c204:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c208:	69b9      	ldr	r1, [r7, #24]
 800c20a:	0148      	lsls	r0, r1, #5
 800c20c:	69f9      	ldr	r1, [r7, #28]
 800c20e:	4401      	add	r1, r0
 800c210:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c214:	4313      	orrs	r3, r2
 800c216:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800c218:	79fb      	ldrb	r3, [r7, #7]
 800c21a:	2b01      	cmp	r3, #1
 800c21c:	d10d      	bne.n	800c23a <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800c21e:	68bb      	ldr	r3, [r7, #8]
 800c220:	68db      	ldr	r3, [r3, #12]
 800c222:	2b00      	cmp	r3, #0
 800c224:	d009      	beq.n	800c23a <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800c226:	68bb      	ldr	r3, [r7, #8]
 800c228:	68d9      	ldr	r1, [r3, #12]
 800c22a:	69bb      	ldr	r3, [r7, #24]
 800c22c:	015a      	lsls	r2, r3, #5
 800c22e:	69fb      	ldr	r3, [r7, #28]
 800c230:	4413      	add	r3, r2
 800c232:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c236:	460a      	mov	r2, r1
 800c238:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800c23a:	68bb      	ldr	r3, [r7, #8]
 800c23c:	78db      	ldrb	r3, [r3, #3]
 800c23e:	2b01      	cmp	r3, #1
 800c240:	d128      	bne.n	800c294 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c242:	69fb      	ldr	r3, [r7, #28]
 800c244:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c248:	689b      	ldr	r3, [r3, #8]
 800c24a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d110      	bne.n	800c274 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800c252:	69bb      	ldr	r3, [r7, #24]
 800c254:	015a      	lsls	r2, r3, #5
 800c256:	69fb      	ldr	r3, [r7, #28]
 800c258:	4413      	add	r3, r2
 800c25a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	69ba      	ldr	r2, [r7, #24]
 800c262:	0151      	lsls	r1, r2, #5
 800c264:	69fa      	ldr	r2, [r7, #28]
 800c266:	440a      	add	r2, r1
 800c268:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c26c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c270:	6013      	str	r3, [r2, #0]
 800c272:	e00f      	b.n	800c294 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800c274:	69bb      	ldr	r3, [r7, #24]
 800c276:	015a      	lsls	r2, r3, #5
 800c278:	69fb      	ldr	r3, [r7, #28]
 800c27a:	4413      	add	r3, r2
 800c27c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	69ba      	ldr	r2, [r7, #24]
 800c284:	0151      	lsls	r1, r2, #5
 800c286:	69fa      	ldr	r2, [r7, #28]
 800c288:	440a      	add	r2, r1
 800c28a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c28e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c292:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800c294:	69bb      	ldr	r3, [r7, #24]
 800c296:	015a      	lsls	r2, r3, #5
 800c298:	69fb      	ldr	r3, [r7, #28]
 800c29a:	4413      	add	r3, r2
 800c29c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	69ba      	ldr	r2, [r7, #24]
 800c2a4:	0151      	lsls	r1, r2, #5
 800c2a6:	69fa      	ldr	r2, [r7, #28]
 800c2a8:	440a      	add	r2, r1
 800c2aa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c2ae:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c2b2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c2b4:	2300      	movs	r3, #0
}
 800c2b6:	4618      	mov	r0, r3
 800c2b8:	3720      	adds	r7, #32
 800c2ba:	46bd      	mov	sp, r7
 800c2bc:	bd80      	pop	{r7, pc}
 800c2be:	bf00      	nop
 800c2c0:	1ff80000 	.word	0x1ff80000

0800c2c4 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800c2c4:	b480      	push	{r7}
 800c2c6:	b087      	sub	sp, #28
 800c2c8:	af00      	add	r7, sp, #0
 800c2ca:	60f8      	str	r0, [r7, #12]
 800c2cc:	60b9      	str	r1, [r7, #8]
 800c2ce:	4613      	mov	r3, r2
 800c2d0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800c2d6:	68bb      	ldr	r3, [r7, #8]
 800c2d8:	781b      	ldrb	r3, [r3, #0]
 800c2da:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c2dc:	68bb      	ldr	r3, [r7, #8]
 800c2de:	785b      	ldrb	r3, [r3, #1]
 800c2e0:	2b01      	cmp	r3, #1
 800c2e2:	f040 80cd 	bne.w	800c480 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800c2e6:	68bb      	ldr	r3, [r7, #8]
 800c2e8:	695b      	ldr	r3, [r3, #20]
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d132      	bne.n	800c354 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c2ee:	693b      	ldr	r3, [r7, #16]
 800c2f0:	015a      	lsls	r2, r3, #5
 800c2f2:	697b      	ldr	r3, [r7, #20]
 800c2f4:	4413      	add	r3, r2
 800c2f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c2fa:	691b      	ldr	r3, [r3, #16]
 800c2fc:	693a      	ldr	r2, [r7, #16]
 800c2fe:	0151      	lsls	r1, r2, #5
 800c300:	697a      	ldr	r2, [r7, #20]
 800c302:	440a      	add	r2, r1
 800c304:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c308:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c30c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c310:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c312:	693b      	ldr	r3, [r7, #16]
 800c314:	015a      	lsls	r2, r3, #5
 800c316:	697b      	ldr	r3, [r7, #20]
 800c318:	4413      	add	r3, r2
 800c31a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c31e:	691b      	ldr	r3, [r3, #16]
 800c320:	693a      	ldr	r2, [r7, #16]
 800c322:	0151      	lsls	r1, r2, #5
 800c324:	697a      	ldr	r2, [r7, #20]
 800c326:	440a      	add	r2, r1
 800c328:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c32c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c330:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c332:	693b      	ldr	r3, [r7, #16]
 800c334:	015a      	lsls	r2, r3, #5
 800c336:	697b      	ldr	r3, [r7, #20]
 800c338:	4413      	add	r3, r2
 800c33a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c33e:	691b      	ldr	r3, [r3, #16]
 800c340:	693a      	ldr	r2, [r7, #16]
 800c342:	0151      	lsls	r1, r2, #5
 800c344:	697a      	ldr	r2, [r7, #20]
 800c346:	440a      	add	r2, r1
 800c348:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c34c:	0cdb      	lsrs	r3, r3, #19
 800c34e:	04db      	lsls	r3, r3, #19
 800c350:	6113      	str	r3, [r2, #16]
 800c352:	e04e      	b.n	800c3f2 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c354:	693b      	ldr	r3, [r7, #16]
 800c356:	015a      	lsls	r2, r3, #5
 800c358:	697b      	ldr	r3, [r7, #20]
 800c35a:	4413      	add	r3, r2
 800c35c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c360:	691b      	ldr	r3, [r3, #16]
 800c362:	693a      	ldr	r2, [r7, #16]
 800c364:	0151      	lsls	r1, r2, #5
 800c366:	697a      	ldr	r2, [r7, #20]
 800c368:	440a      	add	r2, r1
 800c36a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c36e:	0cdb      	lsrs	r3, r3, #19
 800c370:	04db      	lsls	r3, r3, #19
 800c372:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c374:	693b      	ldr	r3, [r7, #16]
 800c376:	015a      	lsls	r2, r3, #5
 800c378:	697b      	ldr	r3, [r7, #20]
 800c37a:	4413      	add	r3, r2
 800c37c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c380:	691b      	ldr	r3, [r3, #16]
 800c382:	693a      	ldr	r2, [r7, #16]
 800c384:	0151      	lsls	r1, r2, #5
 800c386:	697a      	ldr	r2, [r7, #20]
 800c388:	440a      	add	r2, r1
 800c38a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c38e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c392:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c396:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800c398:	68bb      	ldr	r3, [r7, #8]
 800c39a:	695a      	ldr	r2, [r3, #20]
 800c39c:	68bb      	ldr	r3, [r7, #8]
 800c39e:	689b      	ldr	r3, [r3, #8]
 800c3a0:	429a      	cmp	r2, r3
 800c3a2:	d903      	bls.n	800c3ac <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800c3a4:	68bb      	ldr	r3, [r7, #8]
 800c3a6:	689a      	ldr	r2, [r3, #8]
 800c3a8:	68bb      	ldr	r3, [r7, #8]
 800c3aa:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c3ac:	693b      	ldr	r3, [r7, #16]
 800c3ae:	015a      	lsls	r2, r3, #5
 800c3b0:	697b      	ldr	r3, [r7, #20]
 800c3b2:	4413      	add	r3, r2
 800c3b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c3b8:	691b      	ldr	r3, [r3, #16]
 800c3ba:	693a      	ldr	r2, [r7, #16]
 800c3bc:	0151      	lsls	r1, r2, #5
 800c3be:	697a      	ldr	r2, [r7, #20]
 800c3c0:	440a      	add	r2, r1
 800c3c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c3c6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c3ca:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800c3cc:	693b      	ldr	r3, [r7, #16]
 800c3ce:	015a      	lsls	r2, r3, #5
 800c3d0:	697b      	ldr	r3, [r7, #20]
 800c3d2:	4413      	add	r3, r2
 800c3d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c3d8:	691a      	ldr	r2, [r3, #16]
 800c3da:	68bb      	ldr	r3, [r7, #8]
 800c3dc:	695b      	ldr	r3, [r3, #20]
 800c3de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c3e2:	6939      	ldr	r1, [r7, #16]
 800c3e4:	0148      	lsls	r0, r1, #5
 800c3e6:	6979      	ldr	r1, [r7, #20]
 800c3e8:	4401      	add	r1, r0
 800c3ea:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800c3ee:	4313      	orrs	r3, r2
 800c3f0:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800c3f2:	79fb      	ldrb	r3, [r7, #7]
 800c3f4:	2b01      	cmp	r3, #1
 800c3f6:	d11e      	bne.n	800c436 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800c3f8:	68bb      	ldr	r3, [r7, #8]
 800c3fa:	691b      	ldr	r3, [r3, #16]
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d009      	beq.n	800c414 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800c400:	693b      	ldr	r3, [r7, #16]
 800c402:	015a      	lsls	r2, r3, #5
 800c404:	697b      	ldr	r3, [r7, #20]
 800c406:	4413      	add	r3, r2
 800c408:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c40c:	461a      	mov	r2, r3
 800c40e:	68bb      	ldr	r3, [r7, #8]
 800c410:	691b      	ldr	r3, [r3, #16]
 800c412:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c414:	693b      	ldr	r3, [r7, #16]
 800c416:	015a      	lsls	r2, r3, #5
 800c418:	697b      	ldr	r3, [r7, #20]
 800c41a:	4413      	add	r3, r2
 800c41c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c420:	681b      	ldr	r3, [r3, #0]
 800c422:	693a      	ldr	r2, [r7, #16]
 800c424:	0151      	lsls	r1, r2, #5
 800c426:	697a      	ldr	r2, [r7, #20]
 800c428:	440a      	add	r2, r1
 800c42a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c42e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c432:	6013      	str	r3, [r2, #0]
 800c434:	e092      	b.n	800c55c <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c436:	693b      	ldr	r3, [r7, #16]
 800c438:	015a      	lsls	r2, r3, #5
 800c43a:	697b      	ldr	r3, [r7, #20]
 800c43c:	4413      	add	r3, r2
 800c43e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c442:	681b      	ldr	r3, [r3, #0]
 800c444:	693a      	ldr	r2, [r7, #16]
 800c446:	0151      	lsls	r1, r2, #5
 800c448:	697a      	ldr	r2, [r7, #20]
 800c44a:	440a      	add	r2, r1
 800c44c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c450:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c454:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800c456:	68bb      	ldr	r3, [r7, #8]
 800c458:	695b      	ldr	r3, [r3, #20]
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	d07e      	beq.n	800c55c <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800c45e:	697b      	ldr	r3, [r7, #20]
 800c460:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c464:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c466:	68bb      	ldr	r3, [r7, #8]
 800c468:	781b      	ldrb	r3, [r3, #0]
 800c46a:	f003 030f 	and.w	r3, r3, #15
 800c46e:	2101      	movs	r1, #1
 800c470:	fa01 f303 	lsl.w	r3, r1, r3
 800c474:	6979      	ldr	r1, [r7, #20]
 800c476:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c47a:	4313      	orrs	r3, r2
 800c47c:	634b      	str	r3, [r1, #52]	; 0x34
 800c47e:	e06d      	b.n	800c55c <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800c480:	693b      	ldr	r3, [r7, #16]
 800c482:	015a      	lsls	r2, r3, #5
 800c484:	697b      	ldr	r3, [r7, #20]
 800c486:	4413      	add	r3, r2
 800c488:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c48c:	691b      	ldr	r3, [r3, #16]
 800c48e:	693a      	ldr	r2, [r7, #16]
 800c490:	0151      	lsls	r1, r2, #5
 800c492:	697a      	ldr	r2, [r7, #20]
 800c494:	440a      	add	r2, r1
 800c496:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c49a:	0cdb      	lsrs	r3, r3, #19
 800c49c:	04db      	lsls	r3, r3, #19
 800c49e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800c4a0:	693b      	ldr	r3, [r7, #16]
 800c4a2:	015a      	lsls	r2, r3, #5
 800c4a4:	697b      	ldr	r3, [r7, #20]
 800c4a6:	4413      	add	r3, r2
 800c4a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c4ac:	691b      	ldr	r3, [r3, #16]
 800c4ae:	693a      	ldr	r2, [r7, #16]
 800c4b0:	0151      	lsls	r1, r2, #5
 800c4b2:	697a      	ldr	r2, [r7, #20]
 800c4b4:	440a      	add	r2, r1
 800c4b6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c4ba:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c4be:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c4c2:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800c4c4:	68bb      	ldr	r3, [r7, #8]
 800c4c6:	695b      	ldr	r3, [r3, #20]
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d003      	beq.n	800c4d4 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800c4cc:	68bb      	ldr	r3, [r7, #8]
 800c4ce:	689a      	ldr	r2, [r3, #8]
 800c4d0:	68bb      	ldr	r3, [r7, #8]
 800c4d2:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c4d4:	693b      	ldr	r3, [r7, #16]
 800c4d6:	015a      	lsls	r2, r3, #5
 800c4d8:	697b      	ldr	r3, [r7, #20]
 800c4da:	4413      	add	r3, r2
 800c4dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c4e0:	691b      	ldr	r3, [r3, #16]
 800c4e2:	693a      	ldr	r2, [r7, #16]
 800c4e4:	0151      	lsls	r1, r2, #5
 800c4e6:	697a      	ldr	r2, [r7, #20]
 800c4e8:	440a      	add	r2, r1
 800c4ea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c4ee:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c4f2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800c4f4:	693b      	ldr	r3, [r7, #16]
 800c4f6:	015a      	lsls	r2, r3, #5
 800c4f8:	697b      	ldr	r3, [r7, #20]
 800c4fa:	4413      	add	r3, r2
 800c4fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c500:	691a      	ldr	r2, [r3, #16]
 800c502:	68bb      	ldr	r3, [r7, #8]
 800c504:	689b      	ldr	r3, [r3, #8]
 800c506:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c50a:	6939      	ldr	r1, [r7, #16]
 800c50c:	0148      	lsls	r0, r1, #5
 800c50e:	6979      	ldr	r1, [r7, #20]
 800c510:	4401      	add	r1, r0
 800c512:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c516:	4313      	orrs	r3, r2
 800c518:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800c51a:	79fb      	ldrb	r3, [r7, #7]
 800c51c:	2b01      	cmp	r3, #1
 800c51e:	d10d      	bne.n	800c53c <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800c520:	68bb      	ldr	r3, [r7, #8]
 800c522:	68db      	ldr	r3, [r3, #12]
 800c524:	2b00      	cmp	r3, #0
 800c526:	d009      	beq.n	800c53c <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800c528:	68bb      	ldr	r3, [r7, #8]
 800c52a:	68d9      	ldr	r1, [r3, #12]
 800c52c:	693b      	ldr	r3, [r7, #16]
 800c52e:	015a      	lsls	r2, r3, #5
 800c530:	697b      	ldr	r3, [r7, #20]
 800c532:	4413      	add	r3, r2
 800c534:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c538:	460a      	mov	r2, r1
 800c53a:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800c53c:	693b      	ldr	r3, [r7, #16]
 800c53e:	015a      	lsls	r2, r3, #5
 800c540:	697b      	ldr	r3, [r7, #20]
 800c542:	4413      	add	r3, r2
 800c544:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	693a      	ldr	r2, [r7, #16]
 800c54c:	0151      	lsls	r1, r2, #5
 800c54e:	697a      	ldr	r2, [r7, #20]
 800c550:	440a      	add	r2, r1
 800c552:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c556:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c55a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c55c:	2300      	movs	r3, #0
}
 800c55e:	4618      	mov	r0, r3
 800c560:	371c      	adds	r7, #28
 800c562:	46bd      	mov	sp, r7
 800c564:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c568:	4770      	bx	lr

0800c56a <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800c56a:	b480      	push	{r7}
 800c56c:	b089      	sub	sp, #36	; 0x24
 800c56e:	af00      	add	r7, sp, #0
 800c570:	60f8      	str	r0, [r7, #12]
 800c572:	60b9      	str	r1, [r7, #8]
 800c574:	4611      	mov	r1, r2
 800c576:	461a      	mov	r2, r3
 800c578:	460b      	mov	r3, r1
 800c57a:	71fb      	strb	r3, [r7, #7]
 800c57c:	4613      	mov	r3, r2
 800c57e:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800c584:	68bb      	ldr	r3, [r7, #8]
 800c586:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800c588:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d11a      	bne.n	800c5c6 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800c590:	88bb      	ldrh	r3, [r7, #4]
 800c592:	3303      	adds	r3, #3
 800c594:	089b      	lsrs	r3, r3, #2
 800c596:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800c598:	2300      	movs	r3, #0
 800c59a:	61bb      	str	r3, [r7, #24]
 800c59c:	e00f      	b.n	800c5be <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800c59e:	79fb      	ldrb	r3, [r7, #7]
 800c5a0:	031a      	lsls	r2, r3, #12
 800c5a2:	697b      	ldr	r3, [r7, #20]
 800c5a4:	4413      	add	r3, r2
 800c5a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c5aa:	461a      	mov	r2, r3
 800c5ac:	69fb      	ldr	r3, [r7, #28]
 800c5ae:	681b      	ldr	r3, [r3, #0]
 800c5b0:	6013      	str	r3, [r2, #0]
      pSrc++;
 800c5b2:	69fb      	ldr	r3, [r7, #28]
 800c5b4:	3304      	adds	r3, #4
 800c5b6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800c5b8:	69bb      	ldr	r3, [r7, #24]
 800c5ba:	3301      	adds	r3, #1
 800c5bc:	61bb      	str	r3, [r7, #24]
 800c5be:	69ba      	ldr	r2, [r7, #24]
 800c5c0:	693b      	ldr	r3, [r7, #16]
 800c5c2:	429a      	cmp	r2, r3
 800c5c4:	d3eb      	bcc.n	800c59e <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800c5c6:	2300      	movs	r3, #0
}
 800c5c8:	4618      	mov	r0, r3
 800c5ca:	3724      	adds	r7, #36	; 0x24
 800c5cc:	46bd      	mov	sp, r7
 800c5ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5d2:	4770      	bx	lr

0800c5d4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800c5d4:	b480      	push	{r7}
 800c5d6:	b089      	sub	sp, #36	; 0x24
 800c5d8:	af00      	add	r7, sp, #0
 800c5da:	60f8      	str	r0, [r7, #12]
 800c5dc:	60b9      	str	r1, [r7, #8]
 800c5de:	4613      	mov	r3, r2
 800c5e0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c5e2:	68fb      	ldr	r3, [r7, #12]
 800c5e4:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800c5e6:	68bb      	ldr	r3, [r7, #8]
 800c5e8:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800c5ea:	88fb      	ldrh	r3, [r7, #6]
 800c5ec:	3303      	adds	r3, #3
 800c5ee:	089b      	lsrs	r3, r3, #2
 800c5f0:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800c5f2:	2300      	movs	r3, #0
 800c5f4:	61bb      	str	r3, [r7, #24]
 800c5f6:	e00b      	b.n	800c610 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800c5f8:	697b      	ldr	r3, [r7, #20]
 800c5fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c5fe:	681a      	ldr	r2, [r3, #0]
 800c600:	69fb      	ldr	r3, [r7, #28]
 800c602:	601a      	str	r2, [r3, #0]
    pDest++;
 800c604:	69fb      	ldr	r3, [r7, #28]
 800c606:	3304      	adds	r3, #4
 800c608:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800c60a:	69bb      	ldr	r3, [r7, #24]
 800c60c:	3301      	adds	r3, #1
 800c60e:	61bb      	str	r3, [r7, #24]
 800c610:	69ba      	ldr	r2, [r7, #24]
 800c612:	693b      	ldr	r3, [r7, #16]
 800c614:	429a      	cmp	r2, r3
 800c616:	d3ef      	bcc.n	800c5f8 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800c618:	69fb      	ldr	r3, [r7, #28]
}
 800c61a:	4618      	mov	r0, r3
 800c61c:	3724      	adds	r7, #36	; 0x24
 800c61e:	46bd      	mov	sp, r7
 800c620:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c624:	4770      	bx	lr

0800c626 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c626:	b480      	push	{r7}
 800c628:	b085      	sub	sp, #20
 800c62a:	af00      	add	r7, sp, #0
 800c62c:	6078      	str	r0, [r7, #4]
 800c62e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c634:	683b      	ldr	r3, [r7, #0]
 800c636:	781b      	ldrb	r3, [r3, #0]
 800c638:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c63a:	683b      	ldr	r3, [r7, #0]
 800c63c:	785b      	ldrb	r3, [r3, #1]
 800c63e:	2b01      	cmp	r3, #1
 800c640:	d12c      	bne.n	800c69c <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c642:	68bb      	ldr	r3, [r7, #8]
 800c644:	015a      	lsls	r2, r3, #5
 800c646:	68fb      	ldr	r3, [r7, #12]
 800c648:	4413      	add	r3, r2
 800c64a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c64e:	681b      	ldr	r3, [r3, #0]
 800c650:	2b00      	cmp	r3, #0
 800c652:	db12      	blt.n	800c67a <USB_EPSetStall+0x54>
 800c654:	68bb      	ldr	r3, [r7, #8]
 800c656:	2b00      	cmp	r3, #0
 800c658:	d00f      	beq.n	800c67a <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800c65a:	68bb      	ldr	r3, [r7, #8]
 800c65c:	015a      	lsls	r2, r3, #5
 800c65e:	68fb      	ldr	r3, [r7, #12]
 800c660:	4413      	add	r3, r2
 800c662:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	68ba      	ldr	r2, [r7, #8]
 800c66a:	0151      	lsls	r1, r2, #5
 800c66c:	68fa      	ldr	r2, [r7, #12]
 800c66e:	440a      	add	r2, r1
 800c670:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c674:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800c678:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800c67a:	68bb      	ldr	r3, [r7, #8]
 800c67c:	015a      	lsls	r2, r3, #5
 800c67e:	68fb      	ldr	r3, [r7, #12]
 800c680:	4413      	add	r3, r2
 800c682:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	68ba      	ldr	r2, [r7, #8]
 800c68a:	0151      	lsls	r1, r2, #5
 800c68c:	68fa      	ldr	r2, [r7, #12]
 800c68e:	440a      	add	r2, r1
 800c690:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c694:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800c698:	6013      	str	r3, [r2, #0]
 800c69a:	e02b      	b.n	800c6f4 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c69c:	68bb      	ldr	r3, [r7, #8]
 800c69e:	015a      	lsls	r2, r3, #5
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	4413      	add	r3, r2
 800c6a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	db12      	blt.n	800c6d4 <USB_EPSetStall+0xae>
 800c6ae:	68bb      	ldr	r3, [r7, #8]
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	d00f      	beq.n	800c6d4 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800c6b4:	68bb      	ldr	r3, [r7, #8]
 800c6b6:	015a      	lsls	r2, r3, #5
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	4413      	add	r3, r2
 800c6bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c6c0:	681b      	ldr	r3, [r3, #0]
 800c6c2:	68ba      	ldr	r2, [r7, #8]
 800c6c4:	0151      	lsls	r1, r2, #5
 800c6c6:	68fa      	ldr	r2, [r7, #12]
 800c6c8:	440a      	add	r2, r1
 800c6ca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c6ce:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800c6d2:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800c6d4:	68bb      	ldr	r3, [r7, #8]
 800c6d6:	015a      	lsls	r2, r3, #5
 800c6d8:	68fb      	ldr	r3, [r7, #12]
 800c6da:	4413      	add	r3, r2
 800c6dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c6e0:	681b      	ldr	r3, [r3, #0]
 800c6e2:	68ba      	ldr	r2, [r7, #8]
 800c6e4:	0151      	lsls	r1, r2, #5
 800c6e6:	68fa      	ldr	r2, [r7, #12]
 800c6e8:	440a      	add	r2, r1
 800c6ea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c6ee:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800c6f2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c6f4:	2300      	movs	r3, #0
}
 800c6f6:	4618      	mov	r0, r3
 800c6f8:	3714      	adds	r7, #20
 800c6fa:	46bd      	mov	sp, r7
 800c6fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c700:	4770      	bx	lr

0800c702 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c702:	b480      	push	{r7}
 800c704:	b085      	sub	sp, #20
 800c706:	af00      	add	r7, sp, #0
 800c708:	6078      	str	r0, [r7, #4]
 800c70a:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c710:	683b      	ldr	r3, [r7, #0]
 800c712:	781b      	ldrb	r3, [r3, #0]
 800c714:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c716:	683b      	ldr	r3, [r7, #0]
 800c718:	785b      	ldrb	r3, [r3, #1]
 800c71a:	2b01      	cmp	r3, #1
 800c71c:	d128      	bne.n	800c770 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800c71e:	68bb      	ldr	r3, [r7, #8]
 800c720:	015a      	lsls	r2, r3, #5
 800c722:	68fb      	ldr	r3, [r7, #12]
 800c724:	4413      	add	r3, r2
 800c726:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	68ba      	ldr	r2, [r7, #8]
 800c72e:	0151      	lsls	r1, r2, #5
 800c730:	68fa      	ldr	r2, [r7, #12]
 800c732:	440a      	add	r2, r1
 800c734:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c738:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800c73c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c73e:	683b      	ldr	r3, [r7, #0]
 800c740:	78db      	ldrb	r3, [r3, #3]
 800c742:	2b03      	cmp	r3, #3
 800c744:	d003      	beq.n	800c74e <USB_EPClearStall+0x4c>
 800c746:	683b      	ldr	r3, [r7, #0]
 800c748:	78db      	ldrb	r3, [r3, #3]
 800c74a:	2b02      	cmp	r3, #2
 800c74c:	d138      	bne.n	800c7c0 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c74e:	68bb      	ldr	r3, [r7, #8]
 800c750:	015a      	lsls	r2, r3, #5
 800c752:	68fb      	ldr	r3, [r7, #12]
 800c754:	4413      	add	r3, r2
 800c756:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	68ba      	ldr	r2, [r7, #8]
 800c75e:	0151      	lsls	r1, r2, #5
 800c760:	68fa      	ldr	r2, [r7, #12]
 800c762:	440a      	add	r2, r1
 800c764:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c768:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c76c:	6013      	str	r3, [r2, #0]
 800c76e:	e027      	b.n	800c7c0 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800c770:	68bb      	ldr	r3, [r7, #8]
 800c772:	015a      	lsls	r2, r3, #5
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	4413      	add	r3, r2
 800c778:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	68ba      	ldr	r2, [r7, #8]
 800c780:	0151      	lsls	r1, r2, #5
 800c782:	68fa      	ldr	r2, [r7, #12]
 800c784:	440a      	add	r2, r1
 800c786:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c78a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800c78e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c790:	683b      	ldr	r3, [r7, #0]
 800c792:	78db      	ldrb	r3, [r3, #3]
 800c794:	2b03      	cmp	r3, #3
 800c796:	d003      	beq.n	800c7a0 <USB_EPClearStall+0x9e>
 800c798:	683b      	ldr	r3, [r7, #0]
 800c79a:	78db      	ldrb	r3, [r3, #3]
 800c79c:	2b02      	cmp	r3, #2
 800c79e:	d10f      	bne.n	800c7c0 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c7a0:	68bb      	ldr	r3, [r7, #8]
 800c7a2:	015a      	lsls	r2, r3, #5
 800c7a4:	68fb      	ldr	r3, [r7, #12]
 800c7a6:	4413      	add	r3, r2
 800c7a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	68ba      	ldr	r2, [r7, #8]
 800c7b0:	0151      	lsls	r1, r2, #5
 800c7b2:	68fa      	ldr	r2, [r7, #12]
 800c7b4:	440a      	add	r2, r1
 800c7b6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c7ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c7be:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800c7c0:	2300      	movs	r3, #0
}
 800c7c2:	4618      	mov	r0, r3
 800c7c4:	3714      	adds	r7, #20
 800c7c6:	46bd      	mov	sp, r7
 800c7c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7cc:	4770      	bx	lr

0800c7ce <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800c7ce:	b480      	push	{r7}
 800c7d0:	b085      	sub	sp, #20
 800c7d2:	af00      	add	r7, sp, #0
 800c7d4:	6078      	str	r0, [r7, #4]
 800c7d6:	460b      	mov	r3, r1
 800c7d8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800c7de:	68fb      	ldr	r3, [r7, #12]
 800c7e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	68fa      	ldr	r2, [r7, #12]
 800c7e8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c7ec:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800c7f0:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800c7f2:	68fb      	ldr	r3, [r7, #12]
 800c7f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c7f8:	681a      	ldr	r2, [r3, #0]
 800c7fa:	78fb      	ldrb	r3, [r7, #3]
 800c7fc:	011b      	lsls	r3, r3, #4
 800c7fe:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800c802:	68f9      	ldr	r1, [r7, #12]
 800c804:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c808:	4313      	orrs	r3, r2
 800c80a:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800c80c:	2300      	movs	r3, #0
}
 800c80e:	4618      	mov	r0, r3
 800c810:	3714      	adds	r7, #20
 800c812:	46bd      	mov	sp, r7
 800c814:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c818:	4770      	bx	lr

0800c81a <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800c81a:	b580      	push	{r7, lr}
 800c81c:	b084      	sub	sp, #16
 800c81e:	af00      	add	r7, sp, #0
 800c820:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800c826:	68fb      	ldr	r3, [r7, #12]
 800c828:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c82c:	685b      	ldr	r3, [r3, #4]
 800c82e:	68fa      	ldr	r2, [r7, #12]
 800c830:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c834:	f023 0302 	bic.w	r3, r3, #2
 800c838:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800c83a:	2003      	movs	r0, #3
 800c83c:	f7f8 f96a 	bl	8004b14 <HAL_Delay>

  return HAL_OK;
 800c840:	2300      	movs	r3, #0
}
 800c842:	4618      	mov	r0, r3
 800c844:	3710      	adds	r7, #16
 800c846:	46bd      	mov	sp, r7
 800c848:	bd80      	pop	{r7, pc}

0800c84a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800c84a:	b580      	push	{r7, lr}
 800c84c:	b084      	sub	sp, #16
 800c84e:	af00      	add	r7, sp, #0
 800c850:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c85c:	685b      	ldr	r3, [r3, #4]
 800c85e:	68fa      	ldr	r2, [r7, #12]
 800c860:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c864:	f043 0302 	orr.w	r3, r3, #2
 800c868:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800c86a:	2003      	movs	r0, #3
 800c86c:	f7f8 f952 	bl	8004b14 <HAL_Delay>

  return HAL_OK;
 800c870:	2300      	movs	r3, #0
}
 800c872:	4618      	mov	r0, r3
 800c874:	3710      	adds	r7, #16
 800c876:	46bd      	mov	sp, r7
 800c878:	bd80      	pop	{r7, pc}

0800c87a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800c87a:	b480      	push	{r7}
 800c87c:	b085      	sub	sp, #20
 800c87e:	af00      	add	r7, sp, #0
 800c880:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	695b      	ldr	r3, [r3, #20]
 800c886:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	699b      	ldr	r3, [r3, #24]
 800c88c:	68fa      	ldr	r2, [r7, #12]
 800c88e:	4013      	ands	r3, r2
 800c890:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800c892:	68fb      	ldr	r3, [r7, #12]
}
 800c894:	4618      	mov	r0, r3
 800c896:	3714      	adds	r7, #20
 800c898:	46bd      	mov	sp, r7
 800c89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c89e:	4770      	bx	lr

0800c8a0 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800c8a0:	b480      	push	{r7}
 800c8a2:	b085      	sub	sp, #20
 800c8a4:	af00      	add	r7, sp, #0
 800c8a6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c8b2:	699b      	ldr	r3, [r3, #24]
 800c8b4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c8bc:	69db      	ldr	r3, [r3, #28]
 800c8be:	68ba      	ldr	r2, [r7, #8]
 800c8c0:	4013      	ands	r3, r2
 800c8c2:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800c8c4:	68bb      	ldr	r3, [r7, #8]
 800c8c6:	0c1b      	lsrs	r3, r3, #16
}
 800c8c8:	4618      	mov	r0, r3
 800c8ca:	3714      	adds	r7, #20
 800c8cc:	46bd      	mov	sp, r7
 800c8ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8d2:	4770      	bx	lr

0800c8d4 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800c8d4:	b480      	push	{r7}
 800c8d6:	b085      	sub	sp, #20
 800c8d8:	af00      	add	r7, sp, #0
 800c8da:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800c8e0:	68fb      	ldr	r3, [r7, #12]
 800c8e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c8e6:	699b      	ldr	r3, [r3, #24]
 800c8e8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c8ea:	68fb      	ldr	r3, [r7, #12]
 800c8ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c8f0:	69db      	ldr	r3, [r3, #28]
 800c8f2:	68ba      	ldr	r2, [r7, #8]
 800c8f4:	4013      	ands	r3, r2
 800c8f6:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800c8f8:	68bb      	ldr	r3, [r7, #8]
 800c8fa:	b29b      	uxth	r3, r3
}
 800c8fc:	4618      	mov	r0, r3
 800c8fe:	3714      	adds	r7, #20
 800c900:	46bd      	mov	sp, r7
 800c902:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c906:	4770      	bx	lr

0800c908 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800c908:	b480      	push	{r7}
 800c90a:	b085      	sub	sp, #20
 800c90c:	af00      	add	r7, sp, #0
 800c90e:	6078      	str	r0, [r7, #4]
 800c910:	460b      	mov	r3, r1
 800c912:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800c918:	78fb      	ldrb	r3, [r7, #3]
 800c91a:	015a      	lsls	r2, r3, #5
 800c91c:	68fb      	ldr	r3, [r7, #12]
 800c91e:	4413      	add	r3, r2
 800c920:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c924:	689b      	ldr	r3, [r3, #8]
 800c926:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c92e:	695b      	ldr	r3, [r3, #20]
 800c930:	68ba      	ldr	r2, [r7, #8]
 800c932:	4013      	ands	r3, r2
 800c934:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800c936:	68bb      	ldr	r3, [r7, #8]
}
 800c938:	4618      	mov	r0, r3
 800c93a:	3714      	adds	r7, #20
 800c93c:	46bd      	mov	sp, r7
 800c93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c942:	4770      	bx	lr

0800c944 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800c944:	b480      	push	{r7}
 800c946:	b087      	sub	sp, #28
 800c948:	af00      	add	r7, sp, #0
 800c94a:	6078      	str	r0, [r7, #4]
 800c94c:	460b      	mov	r3, r1
 800c94e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800c954:	697b      	ldr	r3, [r7, #20]
 800c956:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c95a:	691b      	ldr	r3, [r3, #16]
 800c95c:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800c95e:	697b      	ldr	r3, [r7, #20]
 800c960:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c964:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c966:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800c968:	78fb      	ldrb	r3, [r7, #3]
 800c96a:	f003 030f 	and.w	r3, r3, #15
 800c96e:	68fa      	ldr	r2, [r7, #12]
 800c970:	fa22 f303 	lsr.w	r3, r2, r3
 800c974:	01db      	lsls	r3, r3, #7
 800c976:	b2db      	uxtb	r3, r3
 800c978:	693a      	ldr	r2, [r7, #16]
 800c97a:	4313      	orrs	r3, r2
 800c97c:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800c97e:	78fb      	ldrb	r3, [r7, #3]
 800c980:	015a      	lsls	r2, r3, #5
 800c982:	697b      	ldr	r3, [r7, #20]
 800c984:	4413      	add	r3, r2
 800c986:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c98a:	689b      	ldr	r3, [r3, #8]
 800c98c:	693a      	ldr	r2, [r7, #16]
 800c98e:	4013      	ands	r3, r2
 800c990:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800c992:	68bb      	ldr	r3, [r7, #8]
}
 800c994:	4618      	mov	r0, r3
 800c996:	371c      	adds	r7, #28
 800c998:	46bd      	mov	sp, r7
 800c99a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c99e:	4770      	bx	lr

0800c9a0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800c9a0:	b480      	push	{r7}
 800c9a2:	b083      	sub	sp, #12
 800c9a4:	af00      	add	r7, sp, #0
 800c9a6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	695b      	ldr	r3, [r3, #20]
 800c9ac:	f003 0301 	and.w	r3, r3, #1
}
 800c9b0:	4618      	mov	r0, r3
 800c9b2:	370c      	adds	r7, #12
 800c9b4:	46bd      	mov	sp, r7
 800c9b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9ba:	4770      	bx	lr

0800c9bc <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800c9bc:	b480      	push	{r7}
 800c9be:	b085      	sub	sp, #20
 800c9c0:	af00      	add	r7, sp, #0
 800c9c2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800c9c8:	68fb      	ldr	r3, [r7, #12]
 800c9ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	68fa      	ldr	r2, [r7, #12]
 800c9d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c9d6:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800c9da:	f023 0307 	bic.w	r3, r3, #7
 800c9de:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800c9e0:	68fb      	ldr	r3, [r7, #12]
 800c9e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c9e6:	685b      	ldr	r3, [r3, #4]
 800c9e8:	68fa      	ldr	r2, [r7, #12]
 800c9ea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c9ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c9f2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c9f4:	2300      	movs	r3, #0
}
 800c9f6:	4618      	mov	r0, r3
 800c9f8:	3714      	adds	r7, #20
 800c9fa:	46bd      	mov	sp, r7
 800c9fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca00:	4770      	bx	lr
	...

0800ca04 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800ca04:	b480      	push	{r7}
 800ca06:	b087      	sub	sp, #28
 800ca08:	af00      	add	r7, sp, #0
 800ca0a:	60f8      	str	r0, [r7, #12]
 800ca0c:	460b      	mov	r3, r1
 800ca0e:	607a      	str	r2, [r7, #4]
 800ca10:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	333c      	adds	r3, #60	; 0x3c
 800ca1a:	3304      	adds	r3, #4
 800ca1c:	681b      	ldr	r3, [r3, #0]
 800ca1e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800ca20:	693b      	ldr	r3, [r7, #16]
 800ca22:	4a26      	ldr	r2, [pc, #152]	; (800cabc <USB_EP0_OutStart+0xb8>)
 800ca24:	4293      	cmp	r3, r2
 800ca26:	d90a      	bls.n	800ca3e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ca28:	697b      	ldr	r3, [r7, #20]
 800ca2a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ca2e:	681b      	ldr	r3, [r3, #0]
 800ca30:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ca34:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ca38:	d101      	bne.n	800ca3e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800ca3a:	2300      	movs	r3, #0
 800ca3c:	e037      	b.n	800caae <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800ca3e:	697b      	ldr	r3, [r7, #20]
 800ca40:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ca44:	461a      	mov	r2, r3
 800ca46:	2300      	movs	r3, #0
 800ca48:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ca4a:	697b      	ldr	r3, [r7, #20]
 800ca4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ca50:	691b      	ldr	r3, [r3, #16]
 800ca52:	697a      	ldr	r2, [r7, #20]
 800ca54:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ca58:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ca5c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800ca5e:	697b      	ldr	r3, [r7, #20]
 800ca60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ca64:	691b      	ldr	r3, [r3, #16]
 800ca66:	697a      	ldr	r2, [r7, #20]
 800ca68:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ca6c:	f043 0318 	orr.w	r3, r3, #24
 800ca70:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800ca72:	697b      	ldr	r3, [r7, #20]
 800ca74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ca78:	691b      	ldr	r3, [r3, #16]
 800ca7a:	697a      	ldr	r2, [r7, #20]
 800ca7c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ca80:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800ca84:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800ca86:	7afb      	ldrb	r3, [r7, #11]
 800ca88:	2b01      	cmp	r3, #1
 800ca8a:	d10f      	bne.n	800caac <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800ca8c:	697b      	ldr	r3, [r7, #20]
 800ca8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ca92:	461a      	mov	r2, r3
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800ca98:	697b      	ldr	r3, [r7, #20]
 800ca9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	697a      	ldr	r2, [r7, #20]
 800caa2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800caa6:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800caaa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800caac:	2300      	movs	r3, #0
}
 800caae:	4618      	mov	r0, r3
 800cab0:	371c      	adds	r7, #28
 800cab2:	46bd      	mov	sp, r7
 800cab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cab8:	4770      	bx	lr
 800caba:	bf00      	nop
 800cabc:	4f54300a 	.word	0x4f54300a

0800cac0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800cac0:	b480      	push	{r7}
 800cac2:	b085      	sub	sp, #20
 800cac4:	af00      	add	r7, sp, #0
 800cac6:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800cac8:	2300      	movs	r3, #0
 800caca:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800cacc:	68fb      	ldr	r3, [r7, #12]
 800cace:	3301      	adds	r3, #1
 800cad0:	60fb      	str	r3, [r7, #12]
 800cad2:	68fb      	ldr	r3, [r7, #12]
 800cad4:	4a13      	ldr	r2, [pc, #76]	; (800cb24 <USB_CoreReset+0x64>)
 800cad6:	4293      	cmp	r3, r2
 800cad8:	d901      	bls.n	800cade <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800cada:	2303      	movs	r3, #3
 800cadc:	e01b      	b.n	800cb16 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	691b      	ldr	r3, [r3, #16]
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	daf2      	bge.n	800cacc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800cae6:	2300      	movs	r3, #0
 800cae8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	691b      	ldr	r3, [r3, #16]
 800caee:	f043 0201 	orr.w	r2, r3, #1
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800caf6:	68fb      	ldr	r3, [r7, #12]
 800caf8:	3301      	adds	r3, #1
 800cafa:	60fb      	str	r3, [r7, #12]
 800cafc:	68fb      	ldr	r3, [r7, #12]
 800cafe:	4a09      	ldr	r2, [pc, #36]	; (800cb24 <USB_CoreReset+0x64>)
 800cb00:	4293      	cmp	r3, r2
 800cb02:	d901      	bls.n	800cb08 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800cb04:	2303      	movs	r3, #3
 800cb06:	e006      	b.n	800cb16 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	691b      	ldr	r3, [r3, #16]
 800cb0c:	f003 0301 	and.w	r3, r3, #1
 800cb10:	2b01      	cmp	r3, #1
 800cb12:	d0f0      	beq.n	800caf6 <USB_CoreReset+0x36>

  return HAL_OK;
 800cb14:	2300      	movs	r3, #0
}
 800cb16:	4618      	mov	r0, r3
 800cb18:	3714      	adds	r7, #20
 800cb1a:	46bd      	mov	sp, r7
 800cb1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb20:	4770      	bx	lr
 800cb22:	bf00      	nop
 800cb24:	00030d40 	.word	0x00030d40

0800cb28 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cb28:	b580      	push	{r7, lr}
 800cb2a:	b084      	sub	sp, #16
 800cb2c:	af00      	add	r7, sp, #0
 800cb2e:	6078      	str	r0, [r7, #4]
 800cb30:	460b      	mov	r3, r1
 800cb32:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800cb34:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800cb38:	f002 f8d6 	bl	800ece8 <malloc>
 800cb3c:	4603      	mov	r3, r0
 800cb3e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800cb40:	68fb      	ldr	r3, [r7, #12]
 800cb42:	2b00      	cmp	r3, #0
 800cb44:	d105      	bne.n	800cb52 <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	2200      	movs	r2, #0
 800cb4a:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800cb4e:	2302      	movs	r3, #2
 800cb50:	e066      	b.n	800cc20 <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	68fa      	ldr	r2, [r7, #12]
 800cb56:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	7c1b      	ldrb	r3, [r3, #16]
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d119      	bne.n	800cb96 <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800cb62:	f44f 7300 	mov.w	r3, #512	; 0x200
 800cb66:	2202      	movs	r2, #2
 800cb68:	2181      	movs	r1, #129	; 0x81
 800cb6a:	6878      	ldr	r0, [r7, #4]
 800cb6c:	f001 ff43 	bl	800e9f6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	2201      	movs	r2, #1
 800cb74:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800cb76:	f44f 7300 	mov.w	r3, #512	; 0x200
 800cb7a:	2202      	movs	r2, #2
 800cb7c:	2101      	movs	r1, #1
 800cb7e:	6878      	ldr	r0, [r7, #4]
 800cb80:	f001 ff39 	bl	800e9f6 <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	2201      	movs	r2, #1
 800cb88:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	2210      	movs	r2, #16
 800cb90:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800cb94:	e016      	b.n	800cbc4 <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800cb96:	2340      	movs	r3, #64	; 0x40
 800cb98:	2202      	movs	r2, #2
 800cb9a:	2181      	movs	r1, #129	; 0x81
 800cb9c:	6878      	ldr	r0, [r7, #4]
 800cb9e:	f001 ff2a 	bl	800e9f6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	2201      	movs	r2, #1
 800cba6:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800cba8:	2340      	movs	r3, #64	; 0x40
 800cbaa:	2202      	movs	r2, #2
 800cbac:	2101      	movs	r1, #1
 800cbae:	6878      	ldr	r0, [r7, #4]
 800cbb0:	f001 ff21 	bl	800e9f6 <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	2201      	movs	r2, #1
 800cbb8:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	2210      	movs	r2, #16
 800cbc0:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800cbc4:	2308      	movs	r3, #8
 800cbc6:	2203      	movs	r2, #3
 800cbc8:	2182      	movs	r1, #130	; 0x82
 800cbca:	6878      	ldr	r0, [r7, #4]
 800cbcc:	f001 ff13 	bl	800e9f6 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	2201      	movs	r2, #1
 800cbd4:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	2200      	movs	r2, #0
 800cbe6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800cbea:	68fb      	ldr	r3, [r7, #12]
 800cbec:	2200      	movs	r2, #0
 800cbee:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	7c1b      	ldrb	r3, [r3, #16]
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	d109      	bne.n	800cc0e <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800cc00:	f44f 7300 	mov.w	r3, #512	; 0x200
 800cc04:	2101      	movs	r1, #1
 800cc06:	6878      	ldr	r0, [r7, #4]
 800cc08:	f001 ffe4 	bl	800ebd4 <USBD_LL_PrepareReceive>
 800cc0c:	e007      	b.n	800cc1e <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800cc0e:	68fb      	ldr	r3, [r7, #12]
 800cc10:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800cc14:	2340      	movs	r3, #64	; 0x40
 800cc16:	2101      	movs	r1, #1
 800cc18:	6878      	ldr	r0, [r7, #4]
 800cc1a:	f001 ffdb 	bl	800ebd4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800cc1e:	2300      	movs	r3, #0
}
 800cc20:	4618      	mov	r0, r3
 800cc22:	3710      	adds	r7, #16
 800cc24:	46bd      	mov	sp, r7
 800cc26:	bd80      	pop	{r7, pc}

0800cc28 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cc28:	b580      	push	{r7, lr}
 800cc2a:	b084      	sub	sp, #16
 800cc2c:	af00      	add	r7, sp, #0
 800cc2e:	6078      	str	r0, [r7, #4]
 800cc30:	460b      	mov	r3, r1
 800cc32:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 800cc34:	2300      	movs	r3, #0
 800cc36:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800cc38:	2181      	movs	r1, #129	; 0x81
 800cc3a:	6878      	ldr	r0, [r7, #4]
 800cc3c:	f001 ff01 	bl	800ea42 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	2200      	movs	r2, #0
 800cc44:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800cc46:	2101      	movs	r1, #1
 800cc48:	6878      	ldr	r0, [r7, #4]
 800cc4a:	f001 fefa 	bl	800ea42 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	2200      	movs	r2, #0
 800cc52:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800cc56:	2182      	movs	r1, #130	; 0x82
 800cc58:	6878      	ldr	r0, [r7, #4]
 800cc5a:	f001 fef2 	bl	800ea42 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	2200      	movs	r2, #0
 800cc62:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	2200      	movs	r2, #0
 800cc6a:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d00e      	beq.n	800cc96 <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800cc7e:	685b      	ldr	r3, [r3, #4]
 800cc80:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800cc88:	4618      	mov	r0, r3
 800cc8a:	f002 f835 	bl	800ecf8 <free>
    pdev->pClassData = NULL;
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	2200      	movs	r2, #0
 800cc92:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 800cc96:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc98:	4618      	mov	r0, r3
 800cc9a:	3710      	adds	r7, #16
 800cc9c:	46bd      	mov	sp, r7
 800cc9e:	bd80      	pop	{r7, pc}

0800cca0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800cca0:	b580      	push	{r7, lr}
 800cca2:	b086      	sub	sp, #24
 800cca4:	af00      	add	r7, sp, #0
 800cca6:	6078      	str	r0, [r7, #4]
 800cca8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ccb0:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800ccb2:	2300      	movs	r3, #0
 800ccb4:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800ccb6:	2300      	movs	r3, #0
 800ccb8:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 800ccba:	2300      	movs	r3, #0
 800ccbc:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ccbe:	683b      	ldr	r3, [r7, #0]
 800ccc0:	781b      	ldrb	r3, [r3, #0]
 800ccc2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	d03a      	beq.n	800cd40 <USBD_CDC_Setup+0xa0>
 800ccca:	2b20      	cmp	r3, #32
 800cccc:	f040 8097 	bne.w	800cdfe <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 800ccd0:	683b      	ldr	r3, [r7, #0]
 800ccd2:	88db      	ldrh	r3, [r3, #6]
 800ccd4:	2b00      	cmp	r3, #0
 800ccd6:	d029      	beq.n	800cd2c <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 800ccd8:	683b      	ldr	r3, [r7, #0]
 800ccda:	781b      	ldrb	r3, [r3, #0]
 800ccdc:	b25b      	sxtb	r3, r3
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	da11      	bge.n	800cd06 <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800cce8:	689b      	ldr	r3, [r3, #8]
 800ccea:	683a      	ldr	r2, [r7, #0]
 800ccec:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 800ccee:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ccf0:	683a      	ldr	r2, [r7, #0]
 800ccf2:	88d2      	ldrh	r2, [r2, #6]
 800ccf4:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 800ccf6:	6939      	ldr	r1, [r7, #16]
 800ccf8:	683b      	ldr	r3, [r7, #0]
 800ccfa:	88db      	ldrh	r3, [r3, #6]
 800ccfc:	461a      	mov	r2, r3
 800ccfe:	6878      	ldr	r0, [r7, #4]
 800cd00:	f001 fa6d 	bl	800e1de <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 800cd04:	e082      	b.n	800ce0c <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 800cd06:	683b      	ldr	r3, [r7, #0]
 800cd08:	785a      	ldrb	r2, [r3, #1]
 800cd0a:	693b      	ldr	r3, [r7, #16]
 800cd0c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 800cd10:	683b      	ldr	r3, [r7, #0]
 800cd12:	88db      	ldrh	r3, [r3, #6]
 800cd14:	b2da      	uxtb	r2, r3
 800cd16:	693b      	ldr	r3, [r7, #16]
 800cd18:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800cd1c:	6939      	ldr	r1, [r7, #16]
 800cd1e:	683b      	ldr	r3, [r7, #0]
 800cd20:	88db      	ldrh	r3, [r3, #6]
 800cd22:	461a      	mov	r2, r3
 800cd24:	6878      	ldr	r0, [r7, #4]
 800cd26:	f001 fa86 	bl	800e236 <USBD_CtlPrepareRx>
    break;
 800cd2a:	e06f      	b.n	800ce0c <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800cd32:	689b      	ldr	r3, [r3, #8]
 800cd34:	683a      	ldr	r2, [r7, #0]
 800cd36:	7850      	ldrb	r0, [r2, #1]
 800cd38:	2200      	movs	r2, #0
 800cd3a:	6839      	ldr	r1, [r7, #0]
 800cd3c:	4798      	blx	r3
    break;
 800cd3e:	e065      	b.n	800ce0c <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800cd40:	683b      	ldr	r3, [r7, #0]
 800cd42:	785b      	ldrb	r3, [r3, #1]
 800cd44:	2b0b      	cmp	r3, #11
 800cd46:	d84f      	bhi.n	800cde8 <USBD_CDC_Setup+0x148>
 800cd48:	a201      	add	r2, pc, #4	; (adr r2, 800cd50 <USBD_CDC_Setup+0xb0>)
 800cd4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd4e:	bf00      	nop
 800cd50:	0800cd81 	.word	0x0800cd81
 800cd54:	0800cdf7 	.word	0x0800cdf7
 800cd58:	0800cde9 	.word	0x0800cde9
 800cd5c:	0800cde9 	.word	0x0800cde9
 800cd60:	0800cde9 	.word	0x0800cde9
 800cd64:	0800cde9 	.word	0x0800cde9
 800cd68:	0800cde9 	.word	0x0800cde9
 800cd6c:	0800cde9 	.word	0x0800cde9
 800cd70:	0800cde9 	.word	0x0800cde9
 800cd74:	0800cde9 	.word	0x0800cde9
 800cd78:	0800cda9 	.word	0x0800cda9
 800cd7c:	0800cdd1 	.word	0x0800cdd1
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cd86:	2b03      	cmp	r3, #3
 800cd88:	d107      	bne.n	800cd9a <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800cd8a:	f107 030c 	add.w	r3, r7, #12
 800cd8e:	2202      	movs	r2, #2
 800cd90:	4619      	mov	r1, r3
 800cd92:	6878      	ldr	r0, [r7, #4]
 800cd94:	f001 fa23 	bl	800e1de <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800cd98:	e030      	b.n	800cdfc <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800cd9a:	6839      	ldr	r1, [r7, #0]
 800cd9c:	6878      	ldr	r0, [r7, #4]
 800cd9e:	f001 f9ad 	bl	800e0fc <USBD_CtlError>
        ret = USBD_FAIL;
 800cda2:	2303      	movs	r3, #3
 800cda4:	75fb      	strb	r3, [r7, #23]
      break;
 800cda6:	e029      	b.n	800cdfc <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cdae:	2b03      	cmp	r3, #3
 800cdb0:	d107      	bne.n	800cdc2 <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800cdb2:	f107 030f 	add.w	r3, r7, #15
 800cdb6:	2201      	movs	r2, #1
 800cdb8:	4619      	mov	r1, r3
 800cdba:	6878      	ldr	r0, [r7, #4]
 800cdbc:	f001 fa0f 	bl	800e1de <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800cdc0:	e01c      	b.n	800cdfc <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800cdc2:	6839      	ldr	r1, [r7, #0]
 800cdc4:	6878      	ldr	r0, [r7, #4]
 800cdc6:	f001 f999 	bl	800e0fc <USBD_CtlError>
        ret = USBD_FAIL;
 800cdca:	2303      	movs	r3, #3
 800cdcc:	75fb      	strb	r3, [r7, #23]
      break;
 800cdce:	e015      	b.n	800cdfc <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cdd6:	2b03      	cmp	r3, #3
 800cdd8:	d00f      	beq.n	800cdfa <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 800cdda:	6839      	ldr	r1, [r7, #0]
 800cddc:	6878      	ldr	r0, [r7, #4]
 800cdde:	f001 f98d 	bl	800e0fc <USBD_CtlError>
        ret = USBD_FAIL;
 800cde2:	2303      	movs	r3, #3
 800cde4:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800cde6:	e008      	b.n	800cdfa <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 800cde8:	6839      	ldr	r1, [r7, #0]
 800cdea:	6878      	ldr	r0, [r7, #4]
 800cdec:	f001 f986 	bl	800e0fc <USBD_CtlError>
      ret = USBD_FAIL;
 800cdf0:	2303      	movs	r3, #3
 800cdf2:	75fb      	strb	r3, [r7, #23]
      break;
 800cdf4:	e002      	b.n	800cdfc <USBD_CDC_Setup+0x15c>
      break;
 800cdf6:	bf00      	nop
 800cdf8:	e008      	b.n	800ce0c <USBD_CDC_Setup+0x16c>
      break;
 800cdfa:	bf00      	nop
    }
    break;
 800cdfc:	e006      	b.n	800ce0c <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 800cdfe:	6839      	ldr	r1, [r7, #0]
 800ce00:	6878      	ldr	r0, [r7, #4]
 800ce02:	f001 f97b 	bl	800e0fc <USBD_CtlError>
    ret = USBD_FAIL;
 800ce06:	2303      	movs	r3, #3
 800ce08:	75fb      	strb	r3, [r7, #23]
    break;
 800ce0a:	bf00      	nop
  }

  return (uint8_t)ret;
 800ce0c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ce0e:	4618      	mov	r0, r3
 800ce10:	3718      	adds	r7, #24
 800ce12:	46bd      	mov	sp, r7
 800ce14:	bd80      	pop	{r7, pc}
 800ce16:	bf00      	nop

0800ce18 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ce18:	b580      	push	{r7, lr}
 800ce1a:	b084      	sub	sp, #16
 800ce1c:	af00      	add	r7, sp, #0
 800ce1e:	6078      	str	r0, [r7, #4]
 800ce20:	460b      	mov	r3, r1
 800ce22:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ce2a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	d101      	bne.n	800ce3a <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800ce36:	2303      	movs	r3, #3
 800ce38:	e049      	b.n	800cece <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ce40:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800ce42:	78fa      	ldrb	r2, [r7, #3]
 800ce44:	6879      	ldr	r1, [r7, #4]
 800ce46:	4613      	mov	r3, r2
 800ce48:	009b      	lsls	r3, r3, #2
 800ce4a:	4413      	add	r3, r2
 800ce4c:	009b      	lsls	r3, r3, #2
 800ce4e:	440b      	add	r3, r1
 800ce50:	3318      	adds	r3, #24
 800ce52:	681b      	ldr	r3, [r3, #0]
 800ce54:	2b00      	cmp	r3, #0
 800ce56:	d029      	beq.n	800ceac <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800ce58:	78fa      	ldrb	r2, [r7, #3]
 800ce5a:	6879      	ldr	r1, [r7, #4]
 800ce5c:	4613      	mov	r3, r2
 800ce5e:	009b      	lsls	r3, r3, #2
 800ce60:	4413      	add	r3, r2
 800ce62:	009b      	lsls	r3, r3, #2
 800ce64:	440b      	add	r3, r1
 800ce66:	3318      	adds	r3, #24
 800ce68:	681a      	ldr	r2, [r3, #0]
 800ce6a:	78f9      	ldrb	r1, [r7, #3]
 800ce6c:	68f8      	ldr	r0, [r7, #12]
 800ce6e:	460b      	mov	r3, r1
 800ce70:	00db      	lsls	r3, r3, #3
 800ce72:	1a5b      	subs	r3, r3, r1
 800ce74:	009b      	lsls	r3, r3, #2
 800ce76:	4403      	add	r3, r0
 800ce78:	3344      	adds	r3, #68	; 0x44
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	fbb2 f1f3 	udiv	r1, r2, r3
 800ce80:	fb03 f301 	mul.w	r3, r3, r1
 800ce84:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d110      	bne.n	800ceac <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800ce8a:	78fa      	ldrb	r2, [r7, #3]
 800ce8c:	6879      	ldr	r1, [r7, #4]
 800ce8e:	4613      	mov	r3, r2
 800ce90:	009b      	lsls	r3, r3, #2
 800ce92:	4413      	add	r3, r2
 800ce94:	009b      	lsls	r3, r3, #2
 800ce96:	440b      	add	r3, r1
 800ce98:	3318      	adds	r3, #24
 800ce9a:	2200      	movs	r2, #0
 800ce9c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800ce9e:	78f9      	ldrb	r1, [r7, #3]
 800cea0:	2300      	movs	r3, #0
 800cea2:	2200      	movs	r2, #0
 800cea4:	6878      	ldr	r0, [r7, #4]
 800cea6:	f001 fe74 	bl	800eb92 <USBD_LL_Transmit>
 800ceaa:	e00f      	b.n	800cecc <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 800ceac:	68bb      	ldr	r3, [r7, #8]
 800ceae:	2200      	movs	r2, #0
 800ceb0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ceba:	691b      	ldr	r3, [r3, #16]
 800cebc:	68ba      	ldr	r2, [r7, #8]
 800cebe:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800cec2:	68ba      	ldr	r2, [r7, #8]
 800cec4:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800cec8:	78fa      	ldrb	r2, [r7, #3]
 800ceca:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 800cecc:	2300      	movs	r3, #0
}
 800cece:	4618      	mov	r0, r3
 800ced0:	3710      	adds	r7, #16
 800ced2:	46bd      	mov	sp, r7
 800ced4:	bd80      	pop	{r7, pc}

0800ced6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ced6:	b580      	push	{r7, lr}
 800ced8:	b084      	sub	sp, #16
 800ceda:	af00      	add	r7, sp, #0
 800cedc:	6078      	str	r0, [r7, #4]
 800cede:	460b      	mov	r3, r1
 800cee0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800cee8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	d101      	bne.n	800cef8 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800cef4:	2303      	movs	r3, #3
 800cef6:	e015      	b.n	800cf24 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800cef8:	78fb      	ldrb	r3, [r7, #3]
 800cefa:	4619      	mov	r1, r3
 800cefc:	6878      	ldr	r0, [r7, #4]
 800cefe:	f001 fe8a 	bl	800ec16 <USBD_LL_GetRxDataSize>
 800cf02:	4602      	mov	r2, r0
 800cf04:	68fb      	ldr	r3, [r7, #12]
 800cf06:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800cf10:	68db      	ldr	r3, [r3, #12]
 800cf12:	68fa      	ldr	r2, [r7, #12]
 800cf14:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800cf18:	68fa      	ldr	r2, [r7, #12]
 800cf1a:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800cf1e:	4611      	mov	r1, r2
 800cf20:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800cf22:	2300      	movs	r3, #0
}
 800cf24:	4618      	mov	r0, r3
 800cf26:	3710      	adds	r7, #16
 800cf28:	46bd      	mov	sp, r7
 800cf2a:	bd80      	pop	{r7, pc}

0800cf2c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800cf2c:	b580      	push	{r7, lr}
 800cf2e:	b084      	sub	sp, #16
 800cf30:	af00      	add	r7, sp, #0
 800cf32:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800cf3a:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d015      	beq.n	800cf72 <USBD_CDC_EP0_RxReady+0x46>
 800cf46:	68fb      	ldr	r3, [r7, #12]
 800cf48:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800cf4c:	2bff      	cmp	r3, #255	; 0xff
 800cf4e:	d010      	beq.n	800cf72 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800cf56:	689b      	ldr	r3, [r3, #8]
 800cf58:	68fa      	ldr	r2, [r7, #12]
 800cf5a:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800cf5e:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800cf60:	68fa      	ldr	r2, [r7, #12]
 800cf62:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800cf66:	b292      	uxth	r2, r2
 800cf68:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800cf6a:	68fb      	ldr	r3, [r7, #12]
 800cf6c:	22ff      	movs	r2, #255	; 0xff
 800cf6e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 800cf72:	2300      	movs	r3, #0
}
 800cf74:	4618      	mov	r0, r3
 800cf76:	3710      	adds	r7, #16
 800cf78:	46bd      	mov	sp, r7
 800cf7a:	bd80      	pop	{r7, pc}

0800cf7c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800cf7c:	b480      	push	{r7}
 800cf7e:	b083      	sub	sp, #12
 800cf80:	af00      	add	r7, sp, #0
 800cf82:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	2243      	movs	r2, #67	; 0x43
 800cf88:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800cf8a:	4b03      	ldr	r3, [pc, #12]	; (800cf98 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800cf8c:	4618      	mov	r0, r3
 800cf8e:	370c      	adds	r7, #12
 800cf90:	46bd      	mov	sp, r7
 800cf92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf96:	4770      	bx	lr
 800cf98:	200000c0 	.word	0x200000c0

0800cf9c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800cf9c:	b480      	push	{r7}
 800cf9e:	b083      	sub	sp, #12
 800cfa0:	af00      	add	r7, sp, #0
 800cfa2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	2243      	movs	r2, #67	; 0x43
 800cfa8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800cfaa:	4b03      	ldr	r3, [pc, #12]	; (800cfb8 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800cfac:	4618      	mov	r0, r3
 800cfae:	370c      	adds	r7, #12
 800cfb0:	46bd      	mov	sp, r7
 800cfb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfb6:	4770      	bx	lr
 800cfb8:	2000007c 	.word	0x2000007c

0800cfbc <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800cfbc:	b480      	push	{r7}
 800cfbe:	b083      	sub	sp, #12
 800cfc0:	af00      	add	r7, sp, #0
 800cfc2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	2243      	movs	r2, #67	; 0x43
 800cfc8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800cfca:	4b03      	ldr	r3, [pc, #12]	; (800cfd8 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800cfcc:	4618      	mov	r0, r3
 800cfce:	370c      	adds	r7, #12
 800cfd0:	46bd      	mov	sp, r7
 800cfd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfd6:	4770      	bx	lr
 800cfd8:	20000104 	.word	0x20000104

0800cfdc <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800cfdc:	b480      	push	{r7}
 800cfde:	b083      	sub	sp, #12
 800cfe0:	af00      	add	r7, sp, #0
 800cfe2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	220a      	movs	r2, #10
 800cfe8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800cfea:	4b03      	ldr	r3, [pc, #12]	; (800cff8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800cfec:	4618      	mov	r0, r3
 800cfee:	370c      	adds	r7, #12
 800cff0:	46bd      	mov	sp, r7
 800cff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cff6:	4770      	bx	lr
 800cff8:	20000038 	.word	0x20000038

0800cffc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800cffc:	b480      	push	{r7}
 800cffe:	b083      	sub	sp, #12
 800d000:	af00      	add	r7, sp, #0
 800d002:	6078      	str	r0, [r7, #4]
 800d004:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800d006:	683b      	ldr	r3, [r7, #0]
 800d008:	2b00      	cmp	r3, #0
 800d00a:	d101      	bne.n	800d010 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800d00c:	2303      	movs	r3, #3
 800d00e:	e004      	b.n	800d01a <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	683a      	ldr	r2, [r7, #0]
 800d014:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800d018:	2300      	movs	r3, #0
}
 800d01a:	4618      	mov	r0, r3
 800d01c:	370c      	adds	r7, #12
 800d01e:	46bd      	mov	sp, r7
 800d020:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d024:	4770      	bx	lr

0800d026 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800d026:	b480      	push	{r7}
 800d028:	b087      	sub	sp, #28
 800d02a:	af00      	add	r7, sp, #0
 800d02c:	60f8      	str	r0, [r7, #12]
 800d02e:	60b9      	str	r1, [r7, #8]
 800d030:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d032:	68fb      	ldr	r3, [r7, #12]
 800d034:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d038:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800d03a:	697b      	ldr	r3, [r7, #20]
 800d03c:	68ba      	ldr	r2, [r7, #8]
 800d03e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800d042:	697b      	ldr	r3, [r7, #20]
 800d044:	687a      	ldr	r2, [r7, #4]
 800d046:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800d04a:	2300      	movs	r3, #0
}
 800d04c:	4618      	mov	r0, r3
 800d04e:	371c      	adds	r7, #28
 800d050:	46bd      	mov	sp, r7
 800d052:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d056:	4770      	bx	lr

0800d058 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800d058:	b480      	push	{r7}
 800d05a:	b085      	sub	sp, #20
 800d05c:	af00      	add	r7, sp, #0
 800d05e:	6078      	str	r0, [r7, #4]
 800d060:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d068:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800d06a:	68fb      	ldr	r3, [r7, #12]
 800d06c:	683a      	ldr	r2, [r7, #0]
 800d06e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800d072:	2300      	movs	r3, #0
}
 800d074:	4618      	mov	r0, r3
 800d076:	3714      	adds	r7, #20
 800d078:	46bd      	mov	sp, r7
 800d07a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d07e:	4770      	bx	lr

0800d080 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800d080:	b580      	push	{r7, lr}
 800d082:	b084      	sub	sp, #16
 800d084:	af00      	add	r7, sp, #0
 800d086:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d08e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d096:	2b00      	cmp	r3, #0
 800d098:	d101      	bne.n	800d09e <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800d09a:	2303      	movs	r3, #3
 800d09c:	e016      	b.n	800d0cc <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	7c1b      	ldrb	r3, [r3, #16]
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	d109      	bne.n	800d0ba <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d0a6:	68fb      	ldr	r3, [r7, #12]
 800d0a8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d0ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d0b0:	2101      	movs	r1, #1
 800d0b2:	6878      	ldr	r0, [r7, #4]
 800d0b4:	f001 fd8e 	bl	800ebd4 <USBD_LL_PrepareReceive>
 800d0b8:	e007      	b.n	800d0ca <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d0c0:	2340      	movs	r3, #64	; 0x40
 800d0c2:	2101      	movs	r1, #1
 800d0c4:	6878      	ldr	r0, [r7, #4]
 800d0c6:	f001 fd85 	bl	800ebd4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800d0ca:	2300      	movs	r3, #0
}
 800d0cc:	4618      	mov	r0, r3
 800d0ce:	3710      	adds	r7, #16
 800d0d0:	46bd      	mov	sp, r7
 800d0d2:	bd80      	pop	{r7, pc}

0800d0d4 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800d0d4:	b580      	push	{r7, lr}
 800d0d6:	b086      	sub	sp, #24
 800d0d8:	af00      	add	r7, sp, #0
 800d0da:	60f8      	str	r0, [r7, #12]
 800d0dc:	60b9      	str	r1, [r7, #8]
 800d0de:	4613      	mov	r3, r2
 800d0e0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800d0e2:	68fb      	ldr	r3, [r7, #12]
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d101      	bne.n	800d0ec <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800d0e8:	2303      	movs	r3, #3
 800d0ea:	e025      	b.n	800d138 <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 800d0ec:	68fb      	ldr	r3, [r7, #12]
 800d0ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	d003      	beq.n	800d0fe <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800d0f6:	68fb      	ldr	r3, [r7, #12]
 800d0f8:	2200      	movs	r2, #0
 800d0fa:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 800d0fe:	68fb      	ldr	r3, [r7, #12]
 800d100:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 800d104:	2b00      	cmp	r3, #0
 800d106:	d003      	beq.n	800d110 <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 800d108:	68fb      	ldr	r3, [r7, #12]
 800d10a:	2200      	movs	r2, #0
 800d10c:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800d110:	68bb      	ldr	r3, [r7, #8]
 800d112:	2b00      	cmp	r3, #0
 800d114:	d003      	beq.n	800d11e <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 800d116:	68fb      	ldr	r3, [r7, #12]
 800d118:	68ba      	ldr	r2, [r7, #8]
 800d11a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d11e:	68fb      	ldr	r3, [r7, #12]
 800d120:	2201      	movs	r2, #1
 800d122:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800d126:	68fb      	ldr	r3, [r7, #12]
 800d128:	79fa      	ldrb	r2, [r7, #7]
 800d12a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800d12c:	68f8      	ldr	r0, [r7, #12]
 800d12e:	f001 fbfb 	bl	800e928 <USBD_LL_Init>
 800d132:	4603      	mov	r3, r0
 800d134:	75fb      	strb	r3, [r7, #23]

  return ret;
 800d136:	7dfb      	ldrb	r3, [r7, #23]
}
 800d138:	4618      	mov	r0, r3
 800d13a:	3718      	adds	r7, #24
 800d13c:	46bd      	mov	sp, r7
 800d13e:	bd80      	pop	{r7, pc}

0800d140 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800d140:	b580      	push	{r7, lr}
 800d142:	b084      	sub	sp, #16
 800d144:	af00      	add	r7, sp, #0
 800d146:	6078      	str	r0, [r7, #4]
 800d148:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d14a:	2300      	movs	r3, #0
 800d14c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800d14e:	683b      	ldr	r3, [r7, #0]
 800d150:	2b00      	cmp	r3, #0
 800d152:	d101      	bne.n	800d158 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800d154:	2303      	movs	r3, #3
 800d156:	e010      	b.n	800d17a <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	683a      	ldr	r2, [r7, #0]
 800d15c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d166:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d168:	f107 020e 	add.w	r2, r7, #14
 800d16c:	4610      	mov	r0, r2
 800d16e:	4798      	blx	r3
 800d170:	4602      	mov	r2, r0
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 800d178:	2300      	movs	r3, #0
}
 800d17a:	4618      	mov	r0, r3
 800d17c:	3710      	adds	r7, #16
 800d17e:	46bd      	mov	sp, r7
 800d180:	bd80      	pop	{r7, pc}

0800d182 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800d182:	b580      	push	{r7, lr}
 800d184:	b082      	sub	sp, #8
 800d186:	af00      	add	r7, sp, #0
 800d188:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800d18a:	6878      	ldr	r0, [r7, #4]
 800d18c:	f001 fc18 	bl	800e9c0 <USBD_LL_Start>
 800d190:	4603      	mov	r3, r0
}
 800d192:	4618      	mov	r0, r3
 800d194:	3708      	adds	r7, #8
 800d196:	46bd      	mov	sp, r7
 800d198:	bd80      	pop	{r7, pc}

0800d19a <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800d19a:	b480      	push	{r7}
 800d19c:	b083      	sub	sp, #12
 800d19e:	af00      	add	r7, sp, #0
 800d1a0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d1a2:	2300      	movs	r3, #0
}
 800d1a4:	4618      	mov	r0, r3
 800d1a6:	370c      	adds	r7, #12
 800d1a8:	46bd      	mov	sp, r7
 800d1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ae:	4770      	bx	lr

0800d1b0 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d1b0:	b580      	push	{r7, lr}
 800d1b2:	b084      	sub	sp, #16
 800d1b4:	af00      	add	r7, sp, #0
 800d1b6:	6078      	str	r0, [r7, #4]
 800d1b8:	460b      	mov	r3, r1
 800d1ba:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800d1bc:	2303      	movs	r3, #3
 800d1be:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	d009      	beq.n	800d1de <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d1d0:	681b      	ldr	r3, [r3, #0]
 800d1d2:	78fa      	ldrb	r2, [r7, #3]
 800d1d4:	4611      	mov	r1, r2
 800d1d6:	6878      	ldr	r0, [r7, #4]
 800d1d8:	4798      	blx	r3
 800d1da:	4603      	mov	r3, r0
 800d1dc:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800d1de:	7bfb      	ldrb	r3, [r7, #15]
}
 800d1e0:	4618      	mov	r0, r3
 800d1e2:	3710      	adds	r7, #16
 800d1e4:	46bd      	mov	sp, r7
 800d1e6:	bd80      	pop	{r7, pc}

0800d1e8 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d1e8:	b580      	push	{r7, lr}
 800d1ea:	b082      	sub	sp, #8
 800d1ec:	af00      	add	r7, sp, #0
 800d1ee:	6078      	str	r0, [r7, #4]
 800d1f0:	460b      	mov	r3, r1
 800d1f2:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	d007      	beq.n	800d20e <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d204:	685b      	ldr	r3, [r3, #4]
 800d206:	78fa      	ldrb	r2, [r7, #3]
 800d208:	4611      	mov	r1, r2
 800d20a:	6878      	ldr	r0, [r7, #4]
 800d20c:	4798      	blx	r3
  }

  return USBD_OK;
 800d20e:	2300      	movs	r3, #0
}
 800d210:	4618      	mov	r0, r3
 800d212:	3708      	adds	r7, #8
 800d214:	46bd      	mov	sp, r7
 800d216:	bd80      	pop	{r7, pc}

0800d218 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800d218:	b580      	push	{r7, lr}
 800d21a:	b084      	sub	sp, #16
 800d21c:	af00      	add	r7, sp, #0
 800d21e:	6078      	str	r0, [r7, #4]
 800d220:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d228:	6839      	ldr	r1, [r7, #0]
 800d22a:	4618      	mov	r0, r3
 800d22c:	f000 ff2c 	bl	800e088 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	2201      	movs	r2, #1
 800d234:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800d23e:	461a      	mov	r2, r3
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800d24c:	f003 031f 	and.w	r3, r3, #31
 800d250:	2b01      	cmp	r3, #1
 800d252:	d00e      	beq.n	800d272 <USBD_LL_SetupStage+0x5a>
 800d254:	2b01      	cmp	r3, #1
 800d256:	d302      	bcc.n	800d25e <USBD_LL_SetupStage+0x46>
 800d258:	2b02      	cmp	r3, #2
 800d25a:	d014      	beq.n	800d286 <USBD_LL_SetupStage+0x6e>
 800d25c:	e01d      	b.n	800d29a <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d264:	4619      	mov	r1, r3
 800d266:	6878      	ldr	r0, [r7, #4]
 800d268:	f000 fa18 	bl	800d69c <USBD_StdDevReq>
 800d26c:	4603      	mov	r3, r0
 800d26e:	73fb      	strb	r3, [r7, #15]
      break;
 800d270:	e020      	b.n	800d2b4 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d278:	4619      	mov	r1, r3
 800d27a:	6878      	ldr	r0, [r7, #4]
 800d27c:	f000 fa7c 	bl	800d778 <USBD_StdItfReq>
 800d280:	4603      	mov	r3, r0
 800d282:	73fb      	strb	r3, [r7, #15]
      break;
 800d284:	e016      	b.n	800d2b4 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d28c:	4619      	mov	r1, r3
 800d28e:	6878      	ldr	r0, [r7, #4]
 800d290:	f000 fab8 	bl	800d804 <USBD_StdEPReq>
 800d294:	4603      	mov	r3, r0
 800d296:	73fb      	strb	r3, [r7, #15]
      break;
 800d298:	e00c      	b.n	800d2b4 <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800d2a0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800d2a4:	b2db      	uxtb	r3, r3
 800d2a6:	4619      	mov	r1, r3
 800d2a8:	6878      	ldr	r0, [r7, #4]
 800d2aa:	f001 fbe9 	bl	800ea80 <USBD_LL_StallEP>
 800d2ae:	4603      	mov	r3, r0
 800d2b0:	73fb      	strb	r3, [r7, #15]
      break;
 800d2b2:	bf00      	nop
  }

  return ret;
 800d2b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d2b6:	4618      	mov	r0, r3
 800d2b8:	3710      	adds	r7, #16
 800d2ba:	46bd      	mov	sp, r7
 800d2bc:	bd80      	pop	{r7, pc}

0800d2be <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800d2be:	b580      	push	{r7, lr}
 800d2c0:	b086      	sub	sp, #24
 800d2c2:	af00      	add	r7, sp, #0
 800d2c4:	60f8      	str	r0, [r7, #12]
 800d2c6:	460b      	mov	r3, r1
 800d2c8:	607a      	str	r2, [r7, #4]
 800d2ca:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800d2cc:	7afb      	ldrb	r3, [r7, #11]
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d137      	bne.n	800d342 <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 800d2d2:	68fb      	ldr	r3, [r7, #12]
 800d2d4:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800d2d8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800d2da:	68fb      	ldr	r3, [r7, #12]
 800d2dc:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d2e0:	2b03      	cmp	r3, #3
 800d2e2:	d14a      	bne.n	800d37a <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800d2e4:	693b      	ldr	r3, [r7, #16]
 800d2e6:	689a      	ldr	r2, [r3, #8]
 800d2e8:	693b      	ldr	r3, [r7, #16]
 800d2ea:	68db      	ldr	r3, [r3, #12]
 800d2ec:	429a      	cmp	r2, r3
 800d2ee:	d913      	bls.n	800d318 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800d2f0:	693b      	ldr	r3, [r7, #16]
 800d2f2:	689a      	ldr	r2, [r3, #8]
 800d2f4:	693b      	ldr	r3, [r7, #16]
 800d2f6:	68db      	ldr	r3, [r3, #12]
 800d2f8:	1ad2      	subs	r2, r2, r3
 800d2fa:	693b      	ldr	r3, [r7, #16]
 800d2fc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800d2fe:	693b      	ldr	r3, [r7, #16]
 800d300:	68da      	ldr	r2, [r3, #12]
 800d302:	693b      	ldr	r3, [r7, #16]
 800d304:	689b      	ldr	r3, [r3, #8]
 800d306:	4293      	cmp	r3, r2
 800d308:	bf28      	it	cs
 800d30a:	4613      	movcs	r3, r2
 800d30c:	461a      	mov	r2, r3
 800d30e:	6879      	ldr	r1, [r7, #4]
 800d310:	68f8      	ldr	r0, [r7, #12]
 800d312:	f000 ffad 	bl	800e270 <USBD_CtlContinueRx>
 800d316:	e030      	b.n	800d37a <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800d318:	68fb      	ldr	r3, [r7, #12]
 800d31a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d31e:	691b      	ldr	r3, [r3, #16]
 800d320:	2b00      	cmp	r3, #0
 800d322:	d00a      	beq.n	800d33a <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800d324:	68fb      	ldr	r3, [r7, #12]
 800d326:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800d32a:	2b03      	cmp	r3, #3
 800d32c:	d105      	bne.n	800d33a <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800d32e:	68fb      	ldr	r3, [r7, #12]
 800d330:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d334:	691b      	ldr	r3, [r3, #16]
 800d336:	68f8      	ldr	r0, [r7, #12]
 800d338:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 800d33a:	68f8      	ldr	r0, [r7, #12]
 800d33c:	f000 ffa9 	bl	800e292 <USBD_CtlSendStatus>
 800d340:	e01b      	b.n	800d37a <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d348:	699b      	ldr	r3, [r3, #24]
 800d34a:	2b00      	cmp	r3, #0
 800d34c:	d013      	beq.n	800d376 <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800d354:	2b03      	cmp	r3, #3
 800d356:	d10e      	bne.n	800d376 <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800d358:	68fb      	ldr	r3, [r7, #12]
 800d35a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d35e:	699b      	ldr	r3, [r3, #24]
 800d360:	7afa      	ldrb	r2, [r7, #11]
 800d362:	4611      	mov	r1, r2
 800d364:	68f8      	ldr	r0, [r7, #12]
 800d366:	4798      	blx	r3
 800d368:	4603      	mov	r3, r0
 800d36a:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800d36c:	7dfb      	ldrb	r3, [r7, #23]
 800d36e:	2b00      	cmp	r3, #0
 800d370:	d003      	beq.n	800d37a <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 800d372:	7dfb      	ldrb	r3, [r7, #23]
 800d374:	e002      	b.n	800d37c <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800d376:	2303      	movs	r3, #3
 800d378:	e000      	b.n	800d37c <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 800d37a:	2300      	movs	r3, #0
}
 800d37c:	4618      	mov	r0, r3
 800d37e:	3718      	adds	r7, #24
 800d380:	46bd      	mov	sp, r7
 800d382:	bd80      	pop	{r7, pc}

0800d384 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800d384:	b580      	push	{r7, lr}
 800d386:	b086      	sub	sp, #24
 800d388:	af00      	add	r7, sp, #0
 800d38a:	60f8      	str	r0, [r7, #12]
 800d38c:	460b      	mov	r3, r1
 800d38e:	607a      	str	r2, [r7, #4]
 800d390:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800d392:	7afb      	ldrb	r3, [r7, #11]
 800d394:	2b00      	cmp	r3, #0
 800d396:	d16a      	bne.n	800d46e <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	3314      	adds	r3, #20
 800d39c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800d39e:	68fb      	ldr	r3, [r7, #12]
 800d3a0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d3a4:	2b02      	cmp	r3, #2
 800d3a6:	d155      	bne.n	800d454 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 800d3a8:	693b      	ldr	r3, [r7, #16]
 800d3aa:	689a      	ldr	r2, [r3, #8]
 800d3ac:	693b      	ldr	r3, [r7, #16]
 800d3ae:	68db      	ldr	r3, [r3, #12]
 800d3b0:	429a      	cmp	r2, r3
 800d3b2:	d914      	bls.n	800d3de <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800d3b4:	693b      	ldr	r3, [r7, #16]
 800d3b6:	689a      	ldr	r2, [r3, #8]
 800d3b8:	693b      	ldr	r3, [r7, #16]
 800d3ba:	68db      	ldr	r3, [r3, #12]
 800d3bc:	1ad2      	subs	r2, r2, r3
 800d3be:	693b      	ldr	r3, [r7, #16]
 800d3c0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800d3c2:	693b      	ldr	r3, [r7, #16]
 800d3c4:	689b      	ldr	r3, [r3, #8]
 800d3c6:	461a      	mov	r2, r3
 800d3c8:	6879      	ldr	r1, [r7, #4]
 800d3ca:	68f8      	ldr	r0, [r7, #12]
 800d3cc:	f000 ff22 	bl	800e214 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d3d0:	2300      	movs	r3, #0
 800d3d2:	2200      	movs	r2, #0
 800d3d4:	2100      	movs	r1, #0
 800d3d6:	68f8      	ldr	r0, [r7, #12]
 800d3d8:	f001 fbfc 	bl	800ebd4 <USBD_LL_PrepareReceive>
 800d3dc:	e03a      	b.n	800d454 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800d3de:	693b      	ldr	r3, [r7, #16]
 800d3e0:	68da      	ldr	r2, [r3, #12]
 800d3e2:	693b      	ldr	r3, [r7, #16]
 800d3e4:	689b      	ldr	r3, [r3, #8]
 800d3e6:	429a      	cmp	r2, r3
 800d3e8:	d11c      	bne.n	800d424 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800d3ea:	693b      	ldr	r3, [r7, #16]
 800d3ec:	685a      	ldr	r2, [r3, #4]
 800d3ee:	693b      	ldr	r3, [r7, #16]
 800d3f0:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800d3f2:	429a      	cmp	r2, r3
 800d3f4:	d316      	bcc.n	800d424 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800d3f6:	693b      	ldr	r3, [r7, #16]
 800d3f8:	685a      	ldr	r2, [r3, #4]
 800d3fa:	68fb      	ldr	r3, [r7, #12]
 800d3fc:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800d400:	429a      	cmp	r2, r3
 800d402:	d20f      	bcs.n	800d424 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800d404:	2200      	movs	r2, #0
 800d406:	2100      	movs	r1, #0
 800d408:	68f8      	ldr	r0, [r7, #12]
 800d40a:	f000 ff03 	bl	800e214 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800d40e:	68fb      	ldr	r3, [r7, #12]
 800d410:	2200      	movs	r2, #0
 800d412:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d416:	2300      	movs	r3, #0
 800d418:	2200      	movs	r2, #0
 800d41a:	2100      	movs	r1, #0
 800d41c:	68f8      	ldr	r0, [r7, #12]
 800d41e:	f001 fbd9 	bl	800ebd4 <USBD_LL_PrepareReceive>
 800d422:	e017      	b.n	800d454 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800d424:	68fb      	ldr	r3, [r7, #12]
 800d426:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d42a:	68db      	ldr	r3, [r3, #12]
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	d00a      	beq.n	800d446 <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800d436:	2b03      	cmp	r3, #3
 800d438:	d105      	bne.n	800d446 <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800d43a:	68fb      	ldr	r3, [r7, #12]
 800d43c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d440:	68db      	ldr	r3, [r3, #12]
 800d442:	68f8      	ldr	r0, [r7, #12]
 800d444:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800d446:	2180      	movs	r1, #128	; 0x80
 800d448:	68f8      	ldr	r0, [r7, #12]
 800d44a:	f001 fb19 	bl	800ea80 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800d44e:	68f8      	ldr	r0, [r7, #12]
 800d450:	f000 ff32 	bl	800e2b8 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800d454:	68fb      	ldr	r3, [r7, #12]
 800d456:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800d45a:	2b01      	cmp	r3, #1
 800d45c:	d123      	bne.n	800d4a6 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800d45e:	68f8      	ldr	r0, [r7, #12]
 800d460:	f7ff fe9b 	bl	800d19a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800d464:	68fb      	ldr	r3, [r7, #12]
 800d466:	2200      	movs	r2, #0
 800d468:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800d46c:	e01b      	b.n	800d4a6 <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800d46e:	68fb      	ldr	r3, [r7, #12]
 800d470:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d474:	695b      	ldr	r3, [r3, #20]
 800d476:	2b00      	cmp	r3, #0
 800d478:	d013      	beq.n	800d4a2 <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800d47a:	68fb      	ldr	r3, [r7, #12]
 800d47c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800d480:	2b03      	cmp	r3, #3
 800d482:	d10e      	bne.n	800d4a2 <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800d484:	68fb      	ldr	r3, [r7, #12]
 800d486:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d48a:	695b      	ldr	r3, [r3, #20]
 800d48c:	7afa      	ldrb	r2, [r7, #11]
 800d48e:	4611      	mov	r1, r2
 800d490:	68f8      	ldr	r0, [r7, #12]
 800d492:	4798      	blx	r3
 800d494:	4603      	mov	r3, r0
 800d496:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800d498:	7dfb      	ldrb	r3, [r7, #23]
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	d003      	beq.n	800d4a6 <USBD_LL_DataInStage+0x122>
    {
      return ret;
 800d49e:	7dfb      	ldrb	r3, [r7, #23]
 800d4a0:	e002      	b.n	800d4a8 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800d4a2:	2303      	movs	r3, #3
 800d4a4:	e000      	b.n	800d4a8 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 800d4a6:	2300      	movs	r3, #0
}
 800d4a8:	4618      	mov	r0, r3
 800d4aa:	3718      	adds	r7, #24
 800d4ac:	46bd      	mov	sp, r7
 800d4ae:	bd80      	pop	{r7, pc}

0800d4b0 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800d4b0:	b580      	push	{r7, lr}
 800d4b2:	b082      	sub	sp, #8
 800d4b4:	af00      	add	r7, sp, #0
 800d4b6:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	2201      	movs	r2, #1
 800d4bc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	2200      	movs	r2, #0
 800d4c4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	2200      	movs	r2, #0
 800d4cc:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	2200      	movs	r2, #0
 800d4d2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	d009      	beq.n	800d4f4 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d4e6:	685b      	ldr	r3, [r3, #4]
 800d4e8:	687a      	ldr	r2, [r7, #4]
 800d4ea:	6852      	ldr	r2, [r2, #4]
 800d4ec:	b2d2      	uxtb	r2, r2
 800d4ee:	4611      	mov	r1, r2
 800d4f0:	6878      	ldr	r0, [r7, #4]
 800d4f2:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d4f4:	2340      	movs	r3, #64	; 0x40
 800d4f6:	2200      	movs	r2, #0
 800d4f8:	2100      	movs	r1, #0
 800d4fa:	6878      	ldr	r0, [r7, #4]
 800d4fc:	f001 fa7b 	bl	800e9f6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	2201      	movs	r2, #1
 800d504:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	2240      	movs	r2, #64	; 0x40
 800d50c:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d510:	2340      	movs	r3, #64	; 0x40
 800d512:	2200      	movs	r2, #0
 800d514:	2180      	movs	r1, #128	; 0x80
 800d516:	6878      	ldr	r0, [r7, #4]
 800d518:	f001 fa6d 	bl	800e9f6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	2201      	movs	r2, #1
 800d520:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	2240      	movs	r2, #64	; 0x40
 800d526:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800d528:	2300      	movs	r3, #0
}
 800d52a:	4618      	mov	r0, r3
 800d52c:	3708      	adds	r7, #8
 800d52e:	46bd      	mov	sp, r7
 800d530:	bd80      	pop	{r7, pc}

0800d532 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800d532:	b480      	push	{r7}
 800d534:	b083      	sub	sp, #12
 800d536:	af00      	add	r7, sp, #0
 800d538:	6078      	str	r0, [r7, #4]
 800d53a:	460b      	mov	r3, r1
 800d53c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	78fa      	ldrb	r2, [r7, #3]
 800d542:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800d544:	2300      	movs	r3, #0
}
 800d546:	4618      	mov	r0, r3
 800d548:	370c      	adds	r7, #12
 800d54a:	46bd      	mov	sp, r7
 800d54c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d550:	4770      	bx	lr

0800d552 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800d552:	b480      	push	{r7}
 800d554:	b083      	sub	sp, #12
 800d556:	af00      	add	r7, sp, #0
 800d558:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	2204      	movs	r2, #4
 800d56a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800d56e:	2300      	movs	r3, #0
}
 800d570:	4618      	mov	r0, r3
 800d572:	370c      	adds	r7, #12
 800d574:	46bd      	mov	sp, r7
 800d576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d57a:	4770      	bx	lr

0800d57c <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800d57c:	b480      	push	{r7}
 800d57e:	b083      	sub	sp, #12
 800d580:	af00      	add	r7, sp, #0
 800d582:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d58a:	2b04      	cmp	r3, #4
 800d58c:	d105      	bne.n	800d59a <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800d59a:	2300      	movs	r3, #0
}
 800d59c:	4618      	mov	r0, r3
 800d59e:	370c      	adds	r7, #12
 800d5a0:	46bd      	mov	sp, r7
 800d5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5a6:	4770      	bx	lr

0800d5a8 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800d5a8:	b580      	push	{r7, lr}
 800d5aa:	b082      	sub	sp, #8
 800d5ac:	af00      	add	r7, sp, #0
 800d5ae:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d5b6:	2b03      	cmp	r3, #3
 800d5b8:	d10b      	bne.n	800d5d2 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d5c0:	69db      	ldr	r3, [r3, #28]
 800d5c2:	2b00      	cmp	r3, #0
 800d5c4:	d005      	beq.n	800d5d2 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d5cc:	69db      	ldr	r3, [r3, #28]
 800d5ce:	6878      	ldr	r0, [r7, #4]
 800d5d0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d5d2:	2300      	movs	r3, #0
}
 800d5d4:	4618      	mov	r0, r3
 800d5d6:	3708      	adds	r7, #8
 800d5d8:	46bd      	mov	sp, r7
 800d5da:	bd80      	pop	{r7, pc}

0800d5dc <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800d5dc:	b480      	push	{r7}
 800d5de:	b083      	sub	sp, #12
 800d5e0:	af00      	add	r7, sp, #0
 800d5e2:	6078      	str	r0, [r7, #4]
 800d5e4:	460b      	mov	r3, r1
 800d5e6:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800d5e8:	2300      	movs	r3, #0
}
 800d5ea:	4618      	mov	r0, r3
 800d5ec:	370c      	adds	r7, #12
 800d5ee:	46bd      	mov	sp, r7
 800d5f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5f4:	4770      	bx	lr

0800d5f6 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800d5f6:	b480      	push	{r7}
 800d5f8:	b083      	sub	sp, #12
 800d5fa:	af00      	add	r7, sp, #0
 800d5fc:	6078      	str	r0, [r7, #4]
 800d5fe:	460b      	mov	r3, r1
 800d600:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800d602:	2300      	movs	r3, #0
}
 800d604:	4618      	mov	r0, r3
 800d606:	370c      	adds	r7, #12
 800d608:	46bd      	mov	sp, r7
 800d60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d60e:	4770      	bx	lr

0800d610 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800d610:	b480      	push	{r7}
 800d612:	b083      	sub	sp, #12
 800d614:	af00      	add	r7, sp, #0
 800d616:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d618:	2300      	movs	r3, #0
}
 800d61a:	4618      	mov	r0, r3
 800d61c:	370c      	adds	r7, #12
 800d61e:	46bd      	mov	sp, r7
 800d620:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d624:	4770      	bx	lr

0800d626 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800d626:	b580      	push	{r7, lr}
 800d628:	b082      	sub	sp, #8
 800d62a:	af00      	add	r7, sp, #0
 800d62c:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	2201      	movs	r2, #1
 800d632:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d009      	beq.n	800d654 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d646:	685b      	ldr	r3, [r3, #4]
 800d648:	687a      	ldr	r2, [r7, #4]
 800d64a:	6852      	ldr	r2, [r2, #4]
 800d64c:	b2d2      	uxtb	r2, r2
 800d64e:	4611      	mov	r1, r2
 800d650:	6878      	ldr	r0, [r7, #4]
 800d652:	4798      	blx	r3
  }

  return USBD_OK;
 800d654:	2300      	movs	r3, #0
}
 800d656:	4618      	mov	r0, r3
 800d658:	3708      	adds	r7, #8
 800d65a:	46bd      	mov	sp, r7
 800d65c:	bd80      	pop	{r7, pc}

0800d65e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800d65e:	b480      	push	{r7}
 800d660:	b087      	sub	sp, #28
 800d662:	af00      	add	r7, sp, #0
 800d664:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800d66a:	697b      	ldr	r3, [r7, #20]
 800d66c:	781b      	ldrb	r3, [r3, #0]
 800d66e:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800d670:	697b      	ldr	r3, [r7, #20]
 800d672:	3301      	adds	r3, #1
 800d674:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800d676:	697b      	ldr	r3, [r7, #20]
 800d678:	781b      	ldrb	r3, [r3, #0]
 800d67a:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800d67c:	8a3b      	ldrh	r3, [r7, #16]
 800d67e:	021b      	lsls	r3, r3, #8
 800d680:	b21a      	sxth	r2, r3
 800d682:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800d686:	4313      	orrs	r3, r2
 800d688:	b21b      	sxth	r3, r3
 800d68a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800d68c:	89fb      	ldrh	r3, [r7, #14]
}
 800d68e:	4618      	mov	r0, r3
 800d690:	371c      	adds	r7, #28
 800d692:	46bd      	mov	sp, r7
 800d694:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d698:	4770      	bx	lr
	...

0800d69c <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d69c:	b580      	push	{r7, lr}
 800d69e:	b084      	sub	sp, #16
 800d6a0:	af00      	add	r7, sp, #0
 800d6a2:	6078      	str	r0, [r7, #4]
 800d6a4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d6a6:	2300      	movs	r3, #0
 800d6a8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d6aa:	683b      	ldr	r3, [r7, #0]
 800d6ac:	781b      	ldrb	r3, [r3, #0]
 800d6ae:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d6b2:	2b20      	cmp	r3, #32
 800d6b4:	d004      	beq.n	800d6c0 <USBD_StdDevReq+0x24>
 800d6b6:	2b40      	cmp	r3, #64	; 0x40
 800d6b8:	d002      	beq.n	800d6c0 <USBD_StdDevReq+0x24>
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	d00a      	beq.n	800d6d4 <USBD_StdDevReq+0x38>
 800d6be:	e050      	b.n	800d762 <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d6c6:	689b      	ldr	r3, [r3, #8]
 800d6c8:	6839      	ldr	r1, [r7, #0]
 800d6ca:	6878      	ldr	r0, [r7, #4]
 800d6cc:	4798      	blx	r3
 800d6ce:	4603      	mov	r3, r0
 800d6d0:	73fb      	strb	r3, [r7, #15]
    break;
 800d6d2:	e04b      	b.n	800d76c <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800d6d4:	683b      	ldr	r3, [r7, #0]
 800d6d6:	785b      	ldrb	r3, [r3, #1]
 800d6d8:	2b09      	cmp	r3, #9
 800d6da:	d83c      	bhi.n	800d756 <USBD_StdDevReq+0xba>
 800d6dc:	a201      	add	r2, pc, #4	; (adr r2, 800d6e4 <USBD_StdDevReq+0x48>)
 800d6de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6e2:	bf00      	nop
 800d6e4:	0800d739 	.word	0x0800d739
 800d6e8:	0800d74d 	.word	0x0800d74d
 800d6ec:	0800d757 	.word	0x0800d757
 800d6f0:	0800d743 	.word	0x0800d743
 800d6f4:	0800d757 	.word	0x0800d757
 800d6f8:	0800d717 	.word	0x0800d717
 800d6fc:	0800d70d 	.word	0x0800d70d
 800d700:	0800d757 	.word	0x0800d757
 800d704:	0800d72f 	.word	0x0800d72f
 800d708:	0800d721 	.word	0x0800d721
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 800d70c:	6839      	ldr	r1, [r7, #0]
 800d70e:	6878      	ldr	r0, [r7, #4]
 800d710:	f000 f9ce 	bl	800dab0 <USBD_GetDescriptor>
      break;
 800d714:	e024      	b.n	800d760 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 800d716:	6839      	ldr	r1, [r7, #0]
 800d718:	6878      	ldr	r0, [r7, #4]
 800d71a:	f000 fb33 	bl	800dd84 <USBD_SetAddress>
      break;
 800d71e:	e01f      	b.n	800d760 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 800d720:	6839      	ldr	r1, [r7, #0]
 800d722:	6878      	ldr	r0, [r7, #4]
 800d724:	f000 fb70 	bl	800de08 <USBD_SetConfig>
 800d728:	4603      	mov	r3, r0
 800d72a:	73fb      	strb	r3, [r7, #15]
      break;
 800d72c:	e018      	b.n	800d760 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 800d72e:	6839      	ldr	r1, [r7, #0]
 800d730:	6878      	ldr	r0, [r7, #4]
 800d732:	f000 fc0d 	bl	800df50 <USBD_GetConfig>
      break;
 800d736:	e013      	b.n	800d760 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 800d738:	6839      	ldr	r1, [r7, #0]
 800d73a:	6878      	ldr	r0, [r7, #4]
 800d73c:	f000 fc3c 	bl	800dfb8 <USBD_GetStatus>
      break;
 800d740:	e00e      	b.n	800d760 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 800d742:	6839      	ldr	r1, [r7, #0]
 800d744:	6878      	ldr	r0, [r7, #4]
 800d746:	f000 fc6a 	bl	800e01e <USBD_SetFeature>
      break;
 800d74a:	e009      	b.n	800d760 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 800d74c:	6839      	ldr	r1, [r7, #0]
 800d74e:	6878      	ldr	r0, [r7, #4]
 800d750:	f000 fc79 	bl	800e046 <USBD_ClrFeature>
      break;
 800d754:	e004      	b.n	800d760 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 800d756:	6839      	ldr	r1, [r7, #0]
 800d758:	6878      	ldr	r0, [r7, #4]
 800d75a:	f000 fccf 	bl	800e0fc <USBD_CtlError>
      break;
 800d75e:	bf00      	nop
    }
    break;
 800d760:	e004      	b.n	800d76c <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 800d762:	6839      	ldr	r1, [r7, #0]
 800d764:	6878      	ldr	r0, [r7, #4]
 800d766:	f000 fcc9 	bl	800e0fc <USBD_CtlError>
    break;
 800d76a:	bf00      	nop
  }

  return ret;
 800d76c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d76e:	4618      	mov	r0, r3
 800d770:	3710      	adds	r7, #16
 800d772:	46bd      	mov	sp, r7
 800d774:	bd80      	pop	{r7, pc}
 800d776:	bf00      	nop

0800d778 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d778:	b580      	push	{r7, lr}
 800d77a:	b084      	sub	sp, #16
 800d77c:	af00      	add	r7, sp, #0
 800d77e:	6078      	str	r0, [r7, #4]
 800d780:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d782:	2300      	movs	r3, #0
 800d784:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d786:	683b      	ldr	r3, [r7, #0]
 800d788:	781b      	ldrb	r3, [r3, #0]
 800d78a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d78e:	2b20      	cmp	r3, #32
 800d790:	d003      	beq.n	800d79a <USBD_StdItfReq+0x22>
 800d792:	2b40      	cmp	r3, #64	; 0x40
 800d794:	d001      	beq.n	800d79a <USBD_StdItfReq+0x22>
 800d796:	2b00      	cmp	r3, #0
 800d798:	d12a      	bne.n	800d7f0 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d7a0:	3b01      	subs	r3, #1
 800d7a2:	2b02      	cmp	r3, #2
 800d7a4:	d81d      	bhi.n	800d7e2 <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800d7a6:	683b      	ldr	r3, [r7, #0]
 800d7a8:	889b      	ldrh	r3, [r3, #4]
 800d7aa:	b2db      	uxtb	r3, r3
 800d7ac:	2b01      	cmp	r3, #1
 800d7ae:	d813      	bhi.n	800d7d8 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d7b6:	689b      	ldr	r3, [r3, #8]
 800d7b8:	6839      	ldr	r1, [r7, #0]
 800d7ba:	6878      	ldr	r0, [r7, #4]
 800d7bc:	4798      	blx	r3
 800d7be:	4603      	mov	r3, r0
 800d7c0:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800d7c2:	683b      	ldr	r3, [r7, #0]
 800d7c4:	88db      	ldrh	r3, [r3, #6]
 800d7c6:	2b00      	cmp	r3, #0
 800d7c8:	d110      	bne.n	800d7ec <USBD_StdItfReq+0x74>
 800d7ca:	7bfb      	ldrb	r3, [r7, #15]
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	d10d      	bne.n	800d7ec <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 800d7d0:	6878      	ldr	r0, [r7, #4]
 800d7d2:	f000 fd5e 	bl	800e292 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800d7d6:	e009      	b.n	800d7ec <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 800d7d8:	6839      	ldr	r1, [r7, #0]
 800d7da:	6878      	ldr	r0, [r7, #4]
 800d7dc:	f000 fc8e 	bl	800e0fc <USBD_CtlError>
      break;
 800d7e0:	e004      	b.n	800d7ec <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 800d7e2:	6839      	ldr	r1, [r7, #0]
 800d7e4:	6878      	ldr	r0, [r7, #4]
 800d7e6:	f000 fc89 	bl	800e0fc <USBD_CtlError>
      break;
 800d7ea:	e000      	b.n	800d7ee <USBD_StdItfReq+0x76>
      break;
 800d7ec:	bf00      	nop
    }
    break;
 800d7ee:	e004      	b.n	800d7fa <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 800d7f0:	6839      	ldr	r1, [r7, #0]
 800d7f2:	6878      	ldr	r0, [r7, #4]
 800d7f4:	f000 fc82 	bl	800e0fc <USBD_CtlError>
    break;
 800d7f8:	bf00      	nop
  }

  return ret;
 800d7fa:	7bfb      	ldrb	r3, [r7, #15]
}
 800d7fc:	4618      	mov	r0, r3
 800d7fe:	3710      	adds	r7, #16
 800d800:	46bd      	mov	sp, r7
 800d802:	bd80      	pop	{r7, pc}

0800d804 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d804:	b580      	push	{r7, lr}
 800d806:	b084      	sub	sp, #16
 800d808:	af00      	add	r7, sp, #0
 800d80a:	6078      	str	r0, [r7, #4]
 800d80c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800d80e:	2300      	movs	r3, #0
 800d810:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800d812:	683b      	ldr	r3, [r7, #0]
 800d814:	889b      	ldrh	r3, [r3, #4]
 800d816:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d818:	683b      	ldr	r3, [r7, #0]
 800d81a:	781b      	ldrb	r3, [r3, #0]
 800d81c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d820:	2b20      	cmp	r3, #32
 800d822:	d004      	beq.n	800d82e <USBD_StdEPReq+0x2a>
 800d824:	2b40      	cmp	r3, #64	; 0x40
 800d826:	d002      	beq.n	800d82e <USBD_StdEPReq+0x2a>
 800d828:	2b00      	cmp	r3, #0
 800d82a:	d00a      	beq.n	800d842 <USBD_StdEPReq+0x3e>
 800d82c:	e135      	b.n	800da9a <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d834:	689b      	ldr	r3, [r3, #8]
 800d836:	6839      	ldr	r1, [r7, #0]
 800d838:	6878      	ldr	r0, [r7, #4]
 800d83a:	4798      	blx	r3
 800d83c:	4603      	mov	r3, r0
 800d83e:	73fb      	strb	r3, [r7, #15]
    break;
 800d840:	e130      	b.n	800daa4 <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800d842:	683b      	ldr	r3, [r7, #0]
 800d844:	785b      	ldrb	r3, [r3, #1]
 800d846:	2b01      	cmp	r3, #1
 800d848:	d03e      	beq.n	800d8c8 <USBD_StdEPReq+0xc4>
 800d84a:	2b03      	cmp	r3, #3
 800d84c:	d002      	beq.n	800d854 <USBD_StdEPReq+0x50>
 800d84e:	2b00      	cmp	r3, #0
 800d850:	d077      	beq.n	800d942 <USBD_StdEPReq+0x13e>
 800d852:	e11c      	b.n	800da8e <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d85a:	2b02      	cmp	r3, #2
 800d85c:	d002      	beq.n	800d864 <USBD_StdEPReq+0x60>
 800d85e:	2b03      	cmp	r3, #3
 800d860:	d015      	beq.n	800d88e <USBD_StdEPReq+0x8a>
 800d862:	e02b      	b.n	800d8bc <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d864:	7bbb      	ldrb	r3, [r7, #14]
 800d866:	2b00      	cmp	r3, #0
 800d868:	d00c      	beq.n	800d884 <USBD_StdEPReq+0x80>
 800d86a:	7bbb      	ldrb	r3, [r7, #14]
 800d86c:	2b80      	cmp	r3, #128	; 0x80
 800d86e:	d009      	beq.n	800d884 <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800d870:	7bbb      	ldrb	r3, [r7, #14]
 800d872:	4619      	mov	r1, r3
 800d874:	6878      	ldr	r0, [r7, #4]
 800d876:	f001 f903 	bl	800ea80 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800d87a:	2180      	movs	r1, #128	; 0x80
 800d87c:	6878      	ldr	r0, [r7, #4]
 800d87e:	f001 f8ff 	bl	800ea80 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800d882:	e020      	b.n	800d8c6 <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 800d884:	6839      	ldr	r1, [r7, #0]
 800d886:	6878      	ldr	r0, [r7, #4]
 800d888:	f000 fc38 	bl	800e0fc <USBD_CtlError>
        break;
 800d88c:	e01b      	b.n	800d8c6 <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800d88e:	683b      	ldr	r3, [r7, #0]
 800d890:	885b      	ldrh	r3, [r3, #2]
 800d892:	2b00      	cmp	r3, #0
 800d894:	d10e      	bne.n	800d8b4 <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800d896:	7bbb      	ldrb	r3, [r7, #14]
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d00b      	beq.n	800d8b4 <USBD_StdEPReq+0xb0>
 800d89c:	7bbb      	ldrb	r3, [r7, #14]
 800d89e:	2b80      	cmp	r3, #128	; 0x80
 800d8a0:	d008      	beq.n	800d8b4 <USBD_StdEPReq+0xb0>
 800d8a2:	683b      	ldr	r3, [r7, #0]
 800d8a4:	88db      	ldrh	r3, [r3, #6]
 800d8a6:	2b00      	cmp	r3, #0
 800d8a8:	d104      	bne.n	800d8b4 <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 800d8aa:	7bbb      	ldrb	r3, [r7, #14]
 800d8ac:	4619      	mov	r1, r3
 800d8ae:	6878      	ldr	r0, [r7, #4]
 800d8b0:	f001 f8e6 	bl	800ea80 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 800d8b4:	6878      	ldr	r0, [r7, #4]
 800d8b6:	f000 fcec 	bl	800e292 <USBD_CtlSendStatus>

        break;
 800d8ba:	e004      	b.n	800d8c6 <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 800d8bc:	6839      	ldr	r1, [r7, #0]
 800d8be:	6878      	ldr	r0, [r7, #4]
 800d8c0:	f000 fc1c 	bl	800e0fc <USBD_CtlError>
        break;
 800d8c4:	bf00      	nop
      }
      break;
 800d8c6:	e0e7      	b.n	800da98 <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d8ce:	2b02      	cmp	r3, #2
 800d8d0:	d002      	beq.n	800d8d8 <USBD_StdEPReq+0xd4>
 800d8d2:	2b03      	cmp	r3, #3
 800d8d4:	d015      	beq.n	800d902 <USBD_StdEPReq+0xfe>
 800d8d6:	e02d      	b.n	800d934 <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d8d8:	7bbb      	ldrb	r3, [r7, #14]
 800d8da:	2b00      	cmp	r3, #0
 800d8dc:	d00c      	beq.n	800d8f8 <USBD_StdEPReq+0xf4>
 800d8de:	7bbb      	ldrb	r3, [r7, #14]
 800d8e0:	2b80      	cmp	r3, #128	; 0x80
 800d8e2:	d009      	beq.n	800d8f8 <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800d8e4:	7bbb      	ldrb	r3, [r7, #14]
 800d8e6:	4619      	mov	r1, r3
 800d8e8:	6878      	ldr	r0, [r7, #4]
 800d8ea:	f001 f8c9 	bl	800ea80 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800d8ee:	2180      	movs	r1, #128	; 0x80
 800d8f0:	6878      	ldr	r0, [r7, #4]
 800d8f2:	f001 f8c5 	bl	800ea80 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800d8f6:	e023      	b.n	800d940 <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 800d8f8:	6839      	ldr	r1, [r7, #0]
 800d8fa:	6878      	ldr	r0, [r7, #4]
 800d8fc:	f000 fbfe 	bl	800e0fc <USBD_CtlError>
        break;
 800d900:	e01e      	b.n	800d940 <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800d902:	683b      	ldr	r3, [r7, #0]
 800d904:	885b      	ldrh	r3, [r3, #2]
 800d906:	2b00      	cmp	r3, #0
 800d908:	d119      	bne.n	800d93e <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800d90a:	7bbb      	ldrb	r3, [r7, #14]
 800d90c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d910:	2b00      	cmp	r3, #0
 800d912:	d004      	beq.n	800d91e <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800d914:	7bbb      	ldrb	r3, [r7, #14]
 800d916:	4619      	mov	r1, r3
 800d918:	6878      	ldr	r0, [r7, #4]
 800d91a:	f001 f8d0 	bl	800eabe <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 800d91e:	6878      	ldr	r0, [r7, #4]
 800d920:	f000 fcb7 	bl	800e292 <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d92a:	689b      	ldr	r3, [r3, #8]
 800d92c:	6839      	ldr	r1, [r7, #0]
 800d92e:	6878      	ldr	r0, [r7, #4]
 800d930:	4798      	blx	r3
        }
        break;
 800d932:	e004      	b.n	800d93e <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 800d934:	6839      	ldr	r1, [r7, #0]
 800d936:	6878      	ldr	r0, [r7, #4]
 800d938:	f000 fbe0 	bl	800e0fc <USBD_CtlError>
        break;
 800d93c:	e000      	b.n	800d940 <USBD_StdEPReq+0x13c>
        break;
 800d93e:	bf00      	nop
      }
      break;
 800d940:	e0aa      	b.n	800da98 <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d948:	2b02      	cmp	r3, #2
 800d94a:	d002      	beq.n	800d952 <USBD_StdEPReq+0x14e>
 800d94c:	2b03      	cmp	r3, #3
 800d94e:	d032      	beq.n	800d9b6 <USBD_StdEPReq+0x1b2>
 800d950:	e097      	b.n	800da82 <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d952:	7bbb      	ldrb	r3, [r7, #14]
 800d954:	2b00      	cmp	r3, #0
 800d956:	d007      	beq.n	800d968 <USBD_StdEPReq+0x164>
 800d958:	7bbb      	ldrb	r3, [r7, #14]
 800d95a:	2b80      	cmp	r3, #128	; 0x80
 800d95c:	d004      	beq.n	800d968 <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 800d95e:	6839      	ldr	r1, [r7, #0]
 800d960:	6878      	ldr	r0, [r7, #4]
 800d962:	f000 fbcb 	bl	800e0fc <USBD_CtlError>
          break;
 800d966:	e091      	b.n	800da8c <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d968:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	da0b      	bge.n	800d988 <USBD_StdEPReq+0x184>
 800d970:	7bbb      	ldrb	r3, [r7, #14]
 800d972:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d976:	4613      	mov	r3, r2
 800d978:	009b      	lsls	r3, r3, #2
 800d97a:	4413      	add	r3, r2
 800d97c:	009b      	lsls	r3, r3, #2
 800d97e:	3310      	adds	r3, #16
 800d980:	687a      	ldr	r2, [r7, #4]
 800d982:	4413      	add	r3, r2
 800d984:	3304      	adds	r3, #4
 800d986:	e00b      	b.n	800d9a0 <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800d988:	7bbb      	ldrb	r3, [r7, #14]
 800d98a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d98e:	4613      	mov	r3, r2
 800d990:	009b      	lsls	r3, r3, #2
 800d992:	4413      	add	r3, r2
 800d994:	009b      	lsls	r3, r3, #2
 800d996:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800d99a:	687a      	ldr	r2, [r7, #4]
 800d99c:	4413      	add	r3, r2
 800d99e:	3304      	adds	r3, #4
 800d9a0:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 800d9a2:	68bb      	ldr	r3, [r7, #8]
 800d9a4:	2200      	movs	r2, #0
 800d9a6:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d9a8:	68bb      	ldr	r3, [r7, #8]
 800d9aa:	2202      	movs	r2, #2
 800d9ac:	4619      	mov	r1, r3
 800d9ae:	6878      	ldr	r0, [r7, #4]
 800d9b0:	f000 fc15 	bl	800e1de <USBD_CtlSendData>
        break;
 800d9b4:	e06a      	b.n	800da8c <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 800d9b6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	da11      	bge.n	800d9e2 <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800d9be:	7bbb      	ldrb	r3, [r7, #14]
 800d9c0:	f003 020f 	and.w	r2, r3, #15
 800d9c4:	6879      	ldr	r1, [r7, #4]
 800d9c6:	4613      	mov	r3, r2
 800d9c8:	009b      	lsls	r3, r3, #2
 800d9ca:	4413      	add	r3, r2
 800d9cc:	009b      	lsls	r3, r3, #2
 800d9ce:	440b      	add	r3, r1
 800d9d0:	3324      	adds	r3, #36	; 0x24
 800d9d2:	881b      	ldrh	r3, [r3, #0]
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	d117      	bne.n	800da08 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800d9d8:	6839      	ldr	r1, [r7, #0]
 800d9da:	6878      	ldr	r0, [r7, #4]
 800d9dc:	f000 fb8e 	bl	800e0fc <USBD_CtlError>
            break;
 800d9e0:	e054      	b.n	800da8c <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800d9e2:	7bbb      	ldrb	r3, [r7, #14]
 800d9e4:	f003 020f 	and.w	r2, r3, #15
 800d9e8:	6879      	ldr	r1, [r7, #4]
 800d9ea:	4613      	mov	r3, r2
 800d9ec:	009b      	lsls	r3, r3, #2
 800d9ee:	4413      	add	r3, r2
 800d9f0:	009b      	lsls	r3, r3, #2
 800d9f2:	440b      	add	r3, r1
 800d9f4:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800d9f8:	881b      	ldrh	r3, [r3, #0]
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	d104      	bne.n	800da08 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800d9fe:	6839      	ldr	r1, [r7, #0]
 800da00:	6878      	ldr	r0, [r7, #4]
 800da02:	f000 fb7b 	bl	800e0fc <USBD_CtlError>
            break;
 800da06:	e041      	b.n	800da8c <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800da08:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800da0c:	2b00      	cmp	r3, #0
 800da0e:	da0b      	bge.n	800da28 <USBD_StdEPReq+0x224>
 800da10:	7bbb      	ldrb	r3, [r7, #14]
 800da12:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800da16:	4613      	mov	r3, r2
 800da18:	009b      	lsls	r3, r3, #2
 800da1a:	4413      	add	r3, r2
 800da1c:	009b      	lsls	r3, r3, #2
 800da1e:	3310      	adds	r3, #16
 800da20:	687a      	ldr	r2, [r7, #4]
 800da22:	4413      	add	r3, r2
 800da24:	3304      	adds	r3, #4
 800da26:	e00b      	b.n	800da40 <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800da28:	7bbb      	ldrb	r3, [r7, #14]
 800da2a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800da2e:	4613      	mov	r3, r2
 800da30:	009b      	lsls	r3, r3, #2
 800da32:	4413      	add	r3, r2
 800da34:	009b      	lsls	r3, r3, #2
 800da36:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800da3a:	687a      	ldr	r2, [r7, #4]
 800da3c:	4413      	add	r3, r2
 800da3e:	3304      	adds	r3, #4
 800da40:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800da42:	7bbb      	ldrb	r3, [r7, #14]
 800da44:	2b00      	cmp	r3, #0
 800da46:	d002      	beq.n	800da4e <USBD_StdEPReq+0x24a>
 800da48:	7bbb      	ldrb	r3, [r7, #14]
 800da4a:	2b80      	cmp	r3, #128	; 0x80
 800da4c:	d103      	bne.n	800da56 <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 800da4e:	68bb      	ldr	r3, [r7, #8]
 800da50:	2200      	movs	r2, #0
 800da52:	601a      	str	r2, [r3, #0]
 800da54:	e00e      	b.n	800da74 <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800da56:	7bbb      	ldrb	r3, [r7, #14]
 800da58:	4619      	mov	r1, r3
 800da5a:	6878      	ldr	r0, [r7, #4]
 800da5c:	f001 f84e 	bl	800eafc <USBD_LL_IsStallEP>
 800da60:	4603      	mov	r3, r0
 800da62:	2b00      	cmp	r3, #0
 800da64:	d003      	beq.n	800da6e <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 800da66:	68bb      	ldr	r3, [r7, #8]
 800da68:	2201      	movs	r2, #1
 800da6a:	601a      	str	r2, [r3, #0]
 800da6c:	e002      	b.n	800da74 <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 800da6e:	68bb      	ldr	r3, [r7, #8]
 800da70:	2200      	movs	r2, #0
 800da72:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800da74:	68bb      	ldr	r3, [r7, #8]
 800da76:	2202      	movs	r2, #2
 800da78:	4619      	mov	r1, r3
 800da7a:	6878      	ldr	r0, [r7, #4]
 800da7c:	f000 fbaf 	bl	800e1de <USBD_CtlSendData>
          break;
 800da80:	e004      	b.n	800da8c <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 800da82:	6839      	ldr	r1, [r7, #0]
 800da84:	6878      	ldr	r0, [r7, #4]
 800da86:	f000 fb39 	bl	800e0fc <USBD_CtlError>
        break;
 800da8a:	bf00      	nop
      }
      break;
 800da8c:	e004      	b.n	800da98 <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 800da8e:	6839      	ldr	r1, [r7, #0]
 800da90:	6878      	ldr	r0, [r7, #4]
 800da92:	f000 fb33 	bl	800e0fc <USBD_CtlError>
      break;
 800da96:	bf00      	nop
    }
    break;
 800da98:	e004      	b.n	800daa4 <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 800da9a:	6839      	ldr	r1, [r7, #0]
 800da9c:	6878      	ldr	r0, [r7, #4]
 800da9e:	f000 fb2d 	bl	800e0fc <USBD_CtlError>
    break;
 800daa2:	bf00      	nop
  }

  return ret;
 800daa4:	7bfb      	ldrb	r3, [r7, #15]
}
 800daa6:	4618      	mov	r0, r3
 800daa8:	3710      	adds	r7, #16
 800daaa:	46bd      	mov	sp, r7
 800daac:	bd80      	pop	{r7, pc}
	...

0800dab0 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dab0:	b580      	push	{r7, lr}
 800dab2:	b084      	sub	sp, #16
 800dab4:	af00      	add	r7, sp, #0
 800dab6:	6078      	str	r0, [r7, #4]
 800dab8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800daba:	2300      	movs	r3, #0
 800dabc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800dabe:	2300      	movs	r3, #0
 800dac0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800dac2:	2300      	movs	r3, #0
 800dac4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800dac6:	683b      	ldr	r3, [r7, #0]
 800dac8:	885b      	ldrh	r3, [r3, #2]
 800daca:	0a1b      	lsrs	r3, r3, #8
 800dacc:	b29b      	uxth	r3, r3
 800dace:	3b01      	subs	r3, #1
 800dad0:	2b06      	cmp	r3, #6
 800dad2:	f200 8128 	bhi.w	800dd26 <USBD_GetDescriptor+0x276>
 800dad6:	a201      	add	r2, pc, #4	; (adr r2, 800dadc <USBD_GetDescriptor+0x2c>)
 800dad8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dadc:	0800daf9 	.word	0x0800daf9
 800dae0:	0800db11 	.word	0x0800db11
 800dae4:	0800db51 	.word	0x0800db51
 800dae8:	0800dd27 	.word	0x0800dd27
 800daec:	0800dd27 	.word	0x0800dd27
 800daf0:	0800dcc7 	.word	0x0800dcc7
 800daf4:	0800dcf3 	.word	0x0800dcf3
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dafe:	681b      	ldr	r3, [r3, #0]
 800db00:	687a      	ldr	r2, [r7, #4]
 800db02:	7c12      	ldrb	r2, [r2, #16]
 800db04:	f107 0108 	add.w	r1, r7, #8
 800db08:	4610      	mov	r0, r2
 800db0a:	4798      	blx	r3
 800db0c:	60f8      	str	r0, [r7, #12]
    break;
 800db0e:	e112      	b.n	800dd36 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	7c1b      	ldrb	r3, [r3, #16]
 800db14:	2b00      	cmp	r3, #0
 800db16:	d10d      	bne.n	800db34 <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800db1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800db20:	f107 0208 	add.w	r2, r7, #8
 800db24:	4610      	mov	r0, r2
 800db26:	4798      	blx	r3
 800db28:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	3301      	adds	r3, #1
 800db2e:	2202      	movs	r2, #2
 800db30:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800db32:	e100      	b.n	800dd36 <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800db3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800db3c:	f107 0208 	add.w	r2, r7, #8
 800db40:	4610      	mov	r0, r2
 800db42:	4798      	blx	r3
 800db44:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800db46:	68fb      	ldr	r3, [r7, #12]
 800db48:	3301      	adds	r3, #1
 800db4a:	2202      	movs	r2, #2
 800db4c:	701a      	strb	r2, [r3, #0]
    break;
 800db4e:	e0f2      	b.n	800dd36 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800db50:	683b      	ldr	r3, [r7, #0]
 800db52:	885b      	ldrh	r3, [r3, #2]
 800db54:	b2db      	uxtb	r3, r3
 800db56:	2b05      	cmp	r3, #5
 800db58:	f200 80ac 	bhi.w	800dcb4 <USBD_GetDescriptor+0x204>
 800db5c:	a201      	add	r2, pc, #4	; (adr r2, 800db64 <USBD_GetDescriptor+0xb4>)
 800db5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db62:	bf00      	nop
 800db64:	0800db7d 	.word	0x0800db7d
 800db68:	0800dbb1 	.word	0x0800dbb1
 800db6c:	0800dbe5 	.word	0x0800dbe5
 800db70:	0800dc19 	.word	0x0800dc19
 800db74:	0800dc4d 	.word	0x0800dc4d
 800db78:	0800dc81 	.word	0x0800dc81
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800db82:	685b      	ldr	r3, [r3, #4]
 800db84:	2b00      	cmp	r3, #0
 800db86:	d00b      	beq.n	800dba0 <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800db8e:	685b      	ldr	r3, [r3, #4]
 800db90:	687a      	ldr	r2, [r7, #4]
 800db92:	7c12      	ldrb	r2, [r2, #16]
 800db94:	f107 0108 	add.w	r1, r7, #8
 800db98:	4610      	mov	r0, r2
 800db9a:	4798      	blx	r3
 800db9c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800db9e:	e091      	b.n	800dcc4 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800dba0:	6839      	ldr	r1, [r7, #0]
 800dba2:	6878      	ldr	r0, [r7, #4]
 800dba4:	f000 faaa 	bl	800e0fc <USBD_CtlError>
        err++;
 800dba8:	7afb      	ldrb	r3, [r7, #11]
 800dbaa:	3301      	adds	r3, #1
 800dbac:	72fb      	strb	r3, [r7, #11]
      break;
 800dbae:	e089      	b.n	800dcc4 <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dbb6:	689b      	ldr	r3, [r3, #8]
 800dbb8:	2b00      	cmp	r3, #0
 800dbba:	d00b      	beq.n	800dbd4 <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dbc2:	689b      	ldr	r3, [r3, #8]
 800dbc4:	687a      	ldr	r2, [r7, #4]
 800dbc6:	7c12      	ldrb	r2, [r2, #16]
 800dbc8:	f107 0108 	add.w	r1, r7, #8
 800dbcc:	4610      	mov	r0, r2
 800dbce:	4798      	blx	r3
 800dbd0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800dbd2:	e077      	b.n	800dcc4 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800dbd4:	6839      	ldr	r1, [r7, #0]
 800dbd6:	6878      	ldr	r0, [r7, #4]
 800dbd8:	f000 fa90 	bl	800e0fc <USBD_CtlError>
        err++;
 800dbdc:	7afb      	ldrb	r3, [r7, #11]
 800dbde:	3301      	adds	r3, #1
 800dbe0:	72fb      	strb	r3, [r7, #11]
      break;
 800dbe2:	e06f      	b.n	800dcc4 <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dbea:	68db      	ldr	r3, [r3, #12]
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d00b      	beq.n	800dc08 <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dbf6:	68db      	ldr	r3, [r3, #12]
 800dbf8:	687a      	ldr	r2, [r7, #4]
 800dbfa:	7c12      	ldrb	r2, [r2, #16]
 800dbfc:	f107 0108 	add.w	r1, r7, #8
 800dc00:	4610      	mov	r0, r2
 800dc02:	4798      	blx	r3
 800dc04:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800dc06:	e05d      	b.n	800dcc4 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800dc08:	6839      	ldr	r1, [r7, #0]
 800dc0a:	6878      	ldr	r0, [r7, #4]
 800dc0c:	f000 fa76 	bl	800e0fc <USBD_CtlError>
        err++;
 800dc10:	7afb      	ldrb	r3, [r7, #11]
 800dc12:	3301      	adds	r3, #1
 800dc14:	72fb      	strb	r3, [r7, #11]
      break;
 800dc16:	e055      	b.n	800dcc4 <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dc1e:	691b      	ldr	r3, [r3, #16]
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	d00b      	beq.n	800dc3c <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dc2a:	691b      	ldr	r3, [r3, #16]
 800dc2c:	687a      	ldr	r2, [r7, #4]
 800dc2e:	7c12      	ldrb	r2, [r2, #16]
 800dc30:	f107 0108 	add.w	r1, r7, #8
 800dc34:	4610      	mov	r0, r2
 800dc36:	4798      	blx	r3
 800dc38:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800dc3a:	e043      	b.n	800dcc4 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800dc3c:	6839      	ldr	r1, [r7, #0]
 800dc3e:	6878      	ldr	r0, [r7, #4]
 800dc40:	f000 fa5c 	bl	800e0fc <USBD_CtlError>
        err++;
 800dc44:	7afb      	ldrb	r3, [r7, #11]
 800dc46:	3301      	adds	r3, #1
 800dc48:	72fb      	strb	r3, [r7, #11]
      break;
 800dc4a:	e03b      	b.n	800dcc4 <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dc52:	695b      	ldr	r3, [r3, #20]
 800dc54:	2b00      	cmp	r3, #0
 800dc56:	d00b      	beq.n	800dc70 <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dc5e:	695b      	ldr	r3, [r3, #20]
 800dc60:	687a      	ldr	r2, [r7, #4]
 800dc62:	7c12      	ldrb	r2, [r2, #16]
 800dc64:	f107 0108 	add.w	r1, r7, #8
 800dc68:	4610      	mov	r0, r2
 800dc6a:	4798      	blx	r3
 800dc6c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800dc6e:	e029      	b.n	800dcc4 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800dc70:	6839      	ldr	r1, [r7, #0]
 800dc72:	6878      	ldr	r0, [r7, #4]
 800dc74:	f000 fa42 	bl	800e0fc <USBD_CtlError>
        err++;
 800dc78:	7afb      	ldrb	r3, [r7, #11]
 800dc7a:	3301      	adds	r3, #1
 800dc7c:	72fb      	strb	r3, [r7, #11]
      break;
 800dc7e:	e021      	b.n	800dcc4 <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dc86:	699b      	ldr	r3, [r3, #24]
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	d00b      	beq.n	800dca4 <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dc92:	699b      	ldr	r3, [r3, #24]
 800dc94:	687a      	ldr	r2, [r7, #4]
 800dc96:	7c12      	ldrb	r2, [r2, #16]
 800dc98:	f107 0108 	add.w	r1, r7, #8
 800dc9c:	4610      	mov	r0, r2
 800dc9e:	4798      	blx	r3
 800dca0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800dca2:	e00f      	b.n	800dcc4 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800dca4:	6839      	ldr	r1, [r7, #0]
 800dca6:	6878      	ldr	r0, [r7, #4]
 800dca8:	f000 fa28 	bl	800e0fc <USBD_CtlError>
        err++;
 800dcac:	7afb      	ldrb	r3, [r7, #11]
 800dcae:	3301      	adds	r3, #1
 800dcb0:	72fb      	strb	r3, [r7, #11]
      break;
 800dcb2:	e007      	b.n	800dcc4 <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 800dcb4:	6839      	ldr	r1, [r7, #0]
 800dcb6:	6878      	ldr	r0, [r7, #4]
 800dcb8:	f000 fa20 	bl	800e0fc <USBD_CtlError>
      err++;
 800dcbc:	7afb      	ldrb	r3, [r7, #11]
 800dcbe:	3301      	adds	r3, #1
 800dcc0:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 800dcc2:	bf00      	nop
    }
    break;
 800dcc4:	e037      	b.n	800dd36 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	7c1b      	ldrb	r3, [r3, #16]
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	d109      	bne.n	800dce2 <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dcd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dcd6:	f107 0208 	add.w	r2, r7, #8
 800dcda:	4610      	mov	r0, r2
 800dcdc:	4798      	blx	r3
 800dcde:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800dce0:	e029      	b.n	800dd36 <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 800dce2:	6839      	ldr	r1, [r7, #0]
 800dce4:	6878      	ldr	r0, [r7, #4]
 800dce6:	f000 fa09 	bl	800e0fc <USBD_CtlError>
      err++;
 800dcea:	7afb      	ldrb	r3, [r7, #11]
 800dcec:	3301      	adds	r3, #1
 800dcee:	72fb      	strb	r3, [r7, #11]
    break;
 800dcf0:	e021      	b.n	800dd36 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	7c1b      	ldrb	r3, [r3, #16]
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	d10d      	bne.n	800dd16 <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dd00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dd02:	f107 0208 	add.w	r2, r7, #8
 800dd06:	4610      	mov	r0, r2
 800dd08:	4798      	blx	r3
 800dd0a:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800dd0c:	68fb      	ldr	r3, [r7, #12]
 800dd0e:	3301      	adds	r3, #1
 800dd10:	2207      	movs	r2, #7
 800dd12:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800dd14:	e00f      	b.n	800dd36 <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 800dd16:	6839      	ldr	r1, [r7, #0]
 800dd18:	6878      	ldr	r0, [r7, #4]
 800dd1a:	f000 f9ef 	bl	800e0fc <USBD_CtlError>
      err++;
 800dd1e:	7afb      	ldrb	r3, [r7, #11]
 800dd20:	3301      	adds	r3, #1
 800dd22:	72fb      	strb	r3, [r7, #11]
    break;
 800dd24:	e007      	b.n	800dd36 <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 800dd26:	6839      	ldr	r1, [r7, #0]
 800dd28:	6878      	ldr	r0, [r7, #4]
 800dd2a:	f000 f9e7 	bl	800e0fc <USBD_CtlError>
    err++;
 800dd2e:	7afb      	ldrb	r3, [r7, #11]
 800dd30:	3301      	adds	r3, #1
 800dd32:	72fb      	strb	r3, [r7, #11]
    break;
 800dd34:	bf00      	nop
  }

  if (err != 0U)
 800dd36:	7afb      	ldrb	r3, [r7, #11]
 800dd38:	2b00      	cmp	r3, #0
 800dd3a:	d11e      	bne.n	800dd7a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 800dd3c:	683b      	ldr	r3, [r7, #0]
 800dd3e:	88db      	ldrh	r3, [r3, #6]
 800dd40:	2b00      	cmp	r3, #0
 800dd42:	d016      	beq.n	800dd72 <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 800dd44:	893b      	ldrh	r3, [r7, #8]
 800dd46:	2b00      	cmp	r3, #0
 800dd48:	d00e      	beq.n	800dd68 <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 800dd4a:	683b      	ldr	r3, [r7, #0]
 800dd4c:	88da      	ldrh	r2, [r3, #6]
 800dd4e:	893b      	ldrh	r3, [r7, #8]
 800dd50:	4293      	cmp	r3, r2
 800dd52:	bf28      	it	cs
 800dd54:	4613      	movcs	r3, r2
 800dd56:	b29b      	uxth	r3, r3
 800dd58:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 800dd5a:	893b      	ldrh	r3, [r7, #8]
 800dd5c:	461a      	mov	r2, r3
 800dd5e:	68f9      	ldr	r1, [r7, #12]
 800dd60:	6878      	ldr	r0, [r7, #4]
 800dd62:	f000 fa3c 	bl	800e1de <USBD_CtlSendData>
 800dd66:	e009      	b.n	800dd7c <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 800dd68:	6839      	ldr	r1, [r7, #0]
 800dd6a:	6878      	ldr	r0, [r7, #4]
 800dd6c:	f000 f9c6 	bl	800e0fc <USBD_CtlError>
 800dd70:	e004      	b.n	800dd7c <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 800dd72:	6878      	ldr	r0, [r7, #4]
 800dd74:	f000 fa8d 	bl	800e292 <USBD_CtlSendStatus>
 800dd78:	e000      	b.n	800dd7c <USBD_GetDescriptor+0x2cc>
    return;
 800dd7a:	bf00      	nop
    }
  }
}
 800dd7c:	3710      	adds	r7, #16
 800dd7e:	46bd      	mov	sp, r7
 800dd80:	bd80      	pop	{r7, pc}
 800dd82:	bf00      	nop

0800dd84 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dd84:	b580      	push	{r7, lr}
 800dd86:	b084      	sub	sp, #16
 800dd88:	af00      	add	r7, sp, #0
 800dd8a:	6078      	str	r0, [r7, #4]
 800dd8c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800dd8e:	683b      	ldr	r3, [r7, #0]
 800dd90:	889b      	ldrh	r3, [r3, #4]
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d130      	bne.n	800ddf8 <USBD_SetAddress+0x74>
 800dd96:	683b      	ldr	r3, [r7, #0]
 800dd98:	88db      	ldrh	r3, [r3, #6]
 800dd9a:	2b00      	cmp	r3, #0
 800dd9c:	d12c      	bne.n	800ddf8 <USBD_SetAddress+0x74>
 800dd9e:	683b      	ldr	r3, [r7, #0]
 800dda0:	885b      	ldrh	r3, [r3, #2]
 800dda2:	2b7f      	cmp	r3, #127	; 0x7f
 800dda4:	d828      	bhi.n	800ddf8 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800dda6:	683b      	ldr	r3, [r7, #0]
 800dda8:	885b      	ldrh	r3, [r3, #2]
 800ddaa:	b2db      	uxtb	r3, r3
 800ddac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ddb0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ddb8:	2b03      	cmp	r3, #3
 800ddba:	d104      	bne.n	800ddc6 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800ddbc:	6839      	ldr	r1, [r7, #0]
 800ddbe:	6878      	ldr	r0, [r7, #4]
 800ddc0:	f000 f99c 	bl	800e0fc <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ddc4:	e01c      	b.n	800de00 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	7bfa      	ldrb	r2, [r7, #15]
 800ddca:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800ddce:	7bfb      	ldrb	r3, [r7, #15]
 800ddd0:	4619      	mov	r1, r3
 800ddd2:	6878      	ldr	r0, [r7, #4]
 800ddd4:	f000 febe 	bl	800eb54 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800ddd8:	6878      	ldr	r0, [r7, #4]
 800ddda:	f000 fa5a 	bl	800e292 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800ddde:	7bfb      	ldrb	r3, [r7, #15]
 800dde0:	2b00      	cmp	r3, #0
 800dde2:	d004      	beq.n	800ddee <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	2202      	movs	r2, #2
 800dde8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ddec:	e008      	b.n	800de00 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	2201      	movs	r2, #1
 800ddf2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ddf6:	e003      	b.n	800de00 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800ddf8:	6839      	ldr	r1, [r7, #0]
 800ddfa:	6878      	ldr	r0, [r7, #4]
 800ddfc:	f000 f97e 	bl	800e0fc <USBD_CtlError>
  }
}
 800de00:	bf00      	nop
 800de02:	3710      	adds	r7, #16
 800de04:	46bd      	mov	sp, r7
 800de06:	bd80      	pop	{r7, pc}

0800de08 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800de08:	b580      	push	{r7, lr}
 800de0a:	b084      	sub	sp, #16
 800de0c:	af00      	add	r7, sp, #0
 800de0e:	6078      	str	r0, [r7, #4]
 800de10:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800de12:	2300      	movs	r3, #0
 800de14:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800de16:	683b      	ldr	r3, [r7, #0]
 800de18:	885b      	ldrh	r3, [r3, #2]
 800de1a:	b2da      	uxtb	r2, r3
 800de1c:	4b4b      	ldr	r3, [pc, #300]	; (800df4c <USBD_SetConfig+0x144>)
 800de1e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800de20:	4b4a      	ldr	r3, [pc, #296]	; (800df4c <USBD_SetConfig+0x144>)
 800de22:	781b      	ldrb	r3, [r3, #0]
 800de24:	2b01      	cmp	r3, #1
 800de26:	d905      	bls.n	800de34 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800de28:	6839      	ldr	r1, [r7, #0]
 800de2a:	6878      	ldr	r0, [r7, #4]
 800de2c:	f000 f966 	bl	800e0fc <USBD_CtlError>
    return USBD_FAIL;
 800de30:	2303      	movs	r3, #3
 800de32:	e087      	b.n	800df44 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800de3a:	2b02      	cmp	r3, #2
 800de3c:	d002      	beq.n	800de44 <USBD_SetConfig+0x3c>
 800de3e:	2b03      	cmp	r3, #3
 800de40:	d025      	beq.n	800de8e <USBD_SetConfig+0x86>
 800de42:	e071      	b.n	800df28 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 800de44:	4b41      	ldr	r3, [pc, #260]	; (800df4c <USBD_SetConfig+0x144>)
 800de46:	781b      	ldrb	r3, [r3, #0]
 800de48:	2b00      	cmp	r3, #0
 800de4a:	d01c      	beq.n	800de86 <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 800de4c:	4b3f      	ldr	r3, [pc, #252]	; (800df4c <USBD_SetConfig+0x144>)
 800de4e:	781b      	ldrb	r3, [r3, #0]
 800de50:	461a      	mov	r2, r3
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 800de56:	4b3d      	ldr	r3, [pc, #244]	; (800df4c <USBD_SetConfig+0x144>)
 800de58:	781b      	ldrb	r3, [r3, #0]
 800de5a:	4619      	mov	r1, r3
 800de5c:	6878      	ldr	r0, [r7, #4]
 800de5e:	f7ff f9a7 	bl	800d1b0 <USBD_SetClassConfig>
 800de62:	4603      	mov	r3, r0
 800de64:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 800de66:	7bfb      	ldrb	r3, [r7, #15]
 800de68:	2b00      	cmp	r3, #0
 800de6a:	d004      	beq.n	800de76 <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 800de6c:	6839      	ldr	r1, [r7, #0]
 800de6e:	6878      	ldr	r0, [r7, #4]
 800de70:	f000 f944 	bl	800e0fc <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800de74:	e065      	b.n	800df42 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800de76:	6878      	ldr	r0, [r7, #4]
 800de78:	f000 fa0b 	bl	800e292 <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	2203      	movs	r2, #3
 800de80:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800de84:	e05d      	b.n	800df42 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800de86:	6878      	ldr	r0, [r7, #4]
 800de88:	f000 fa03 	bl	800e292 <USBD_CtlSendStatus>
    break;
 800de8c:	e059      	b.n	800df42 <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 800de8e:	4b2f      	ldr	r3, [pc, #188]	; (800df4c <USBD_SetConfig+0x144>)
 800de90:	781b      	ldrb	r3, [r3, #0]
 800de92:	2b00      	cmp	r3, #0
 800de94:	d112      	bne.n	800debc <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	2202      	movs	r2, #2
 800de9a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 800de9e:	4b2b      	ldr	r3, [pc, #172]	; (800df4c <USBD_SetConfig+0x144>)
 800dea0:	781b      	ldrb	r3, [r3, #0]
 800dea2:	461a      	mov	r2, r3
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800dea8:	4b28      	ldr	r3, [pc, #160]	; (800df4c <USBD_SetConfig+0x144>)
 800deaa:	781b      	ldrb	r3, [r3, #0]
 800deac:	4619      	mov	r1, r3
 800deae:	6878      	ldr	r0, [r7, #4]
 800deb0:	f7ff f99a 	bl	800d1e8 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 800deb4:	6878      	ldr	r0, [r7, #4]
 800deb6:	f000 f9ec 	bl	800e292 <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800deba:	e042      	b.n	800df42 <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 800debc:	4b23      	ldr	r3, [pc, #140]	; (800df4c <USBD_SetConfig+0x144>)
 800debe:	781b      	ldrb	r3, [r3, #0]
 800dec0:	461a      	mov	r2, r3
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	685b      	ldr	r3, [r3, #4]
 800dec6:	429a      	cmp	r2, r3
 800dec8:	d02a      	beq.n	800df20 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800deca:	687b      	ldr	r3, [r7, #4]
 800decc:	685b      	ldr	r3, [r3, #4]
 800dece:	b2db      	uxtb	r3, r3
 800ded0:	4619      	mov	r1, r3
 800ded2:	6878      	ldr	r0, [r7, #4]
 800ded4:	f7ff f988 	bl	800d1e8 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 800ded8:	4b1c      	ldr	r3, [pc, #112]	; (800df4c <USBD_SetConfig+0x144>)
 800deda:	781b      	ldrb	r3, [r3, #0]
 800dedc:	461a      	mov	r2, r3
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 800dee2:	4b1a      	ldr	r3, [pc, #104]	; (800df4c <USBD_SetConfig+0x144>)
 800dee4:	781b      	ldrb	r3, [r3, #0]
 800dee6:	4619      	mov	r1, r3
 800dee8:	6878      	ldr	r0, [r7, #4]
 800deea:	f7ff f961 	bl	800d1b0 <USBD_SetClassConfig>
 800deee:	4603      	mov	r3, r0
 800def0:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 800def2:	7bfb      	ldrb	r3, [r7, #15]
 800def4:	2b00      	cmp	r3, #0
 800def6:	d00f      	beq.n	800df18 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 800def8:	6839      	ldr	r1, [r7, #0]
 800defa:	6878      	ldr	r0, [r7, #4]
 800defc:	f000 f8fe 	bl	800e0fc <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	685b      	ldr	r3, [r3, #4]
 800df04:	b2db      	uxtb	r3, r3
 800df06:	4619      	mov	r1, r3
 800df08:	6878      	ldr	r0, [r7, #4]
 800df0a:	f7ff f96d 	bl	800d1e8 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	2202      	movs	r2, #2
 800df12:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800df16:	e014      	b.n	800df42 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800df18:	6878      	ldr	r0, [r7, #4]
 800df1a:	f000 f9ba 	bl	800e292 <USBD_CtlSendStatus>
    break;
 800df1e:	e010      	b.n	800df42 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800df20:	6878      	ldr	r0, [r7, #4]
 800df22:	f000 f9b6 	bl	800e292 <USBD_CtlSendStatus>
    break;
 800df26:	e00c      	b.n	800df42 <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 800df28:	6839      	ldr	r1, [r7, #0]
 800df2a:	6878      	ldr	r0, [r7, #4]
 800df2c:	f000 f8e6 	bl	800e0fc <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 800df30:	4b06      	ldr	r3, [pc, #24]	; (800df4c <USBD_SetConfig+0x144>)
 800df32:	781b      	ldrb	r3, [r3, #0]
 800df34:	4619      	mov	r1, r3
 800df36:	6878      	ldr	r0, [r7, #4]
 800df38:	f7ff f956 	bl	800d1e8 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 800df3c:	2303      	movs	r3, #3
 800df3e:	73fb      	strb	r3, [r7, #15]
    break;
 800df40:	bf00      	nop
  }

  return ret;
 800df42:	7bfb      	ldrb	r3, [r7, #15]
}
 800df44:	4618      	mov	r0, r3
 800df46:	3710      	adds	r7, #16
 800df48:	46bd      	mov	sp, r7
 800df4a:	bd80      	pop	{r7, pc}
 800df4c:	2000028d 	.word	0x2000028d

0800df50 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800df50:	b580      	push	{r7, lr}
 800df52:	b082      	sub	sp, #8
 800df54:	af00      	add	r7, sp, #0
 800df56:	6078      	str	r0, [r7, #4]
 800df58:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800df5a:	683b      	ldr	r3, [r7, #0]
 800df5c:	88db      	ldrh	r3, [r3, #6]
 800df5e:	2b01      	cmp	r3, #1
 800df60:	d004      	beq.n	800df6c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800df62:	6839      	ldr	r1, [r7, #0]
 800df64:	6878      	ldr	r0, [r7, #4]
 800df66:	f000 f8c9 	bl	800e0fc <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 800df6a:	e021      	b.n	800dfb0 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800df72:	2b01      	cmp	r3, #1
 800df74:	db17      	blt.n	800dfa6 <USBD_GetConfig+0x56>
 800df76:	2b02      	cmp	r3, #2
 800df78:	dd02      	ble.n	800df80 <USBD_GetConfig+0x30>
 800df7a:	2b03      	cmp	r3, #3
 800df7c:	d00b      	beq.n	800df96 <USBD_GetConfig+0x46>
 800df7e:	e012      	b.n	800dfa6 <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	2200      	movs	r2, #0
 800df84:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	3308      	adds	r3, #8
 800df8a:	2201      	movs	r2, #1
 800df8c:	4619      	mov	r1, r3
 800df8e:	6878      	ldr	r0, [r7, #4]
 800df90:	f000 f925 	bl	800e1de <USBD_CtlSendData>
      break;
 800df94:	e00c      	b.n	800dfb0 <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	3304      	adds	r3, #4
 800df9a:	2201      	movs	r2, #1
 800df9c:	4619      	mov	r1, r3
 800df9e:	6878      	ldr	r0, [r7, #4]
 800dfa0:	f000 f91d 	bl	800e1de <USBD_CtlSendData>
      break;
 800dfa4:	e004      	b.n	800dfb0 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 800dfa6:	6839      	ldr	r1, [r7, #0]
 800dfa8:	6878      	ldr	r0, [r7, #4]
 800dfaa:	f000 f8a7 	bl	800e0fc <USBD_CtlError>
      break;
 800dfae:	bf00      	nop
}
 800dfb0:	bf00      	nop
 800dfb2:	3708      	adds	r7, #8
 800dfb4:	46bd      	mov	sp, r7
 800dfb6:	bd80      	pop	{r7, pc}

0800dfb8 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dfb8:	b580      	push	{r7, lr}
 800dfba:	b082      	sub	sp, #8
 800dfbc:	af00      	add	r7, sp, #0
 800dfbe:	6078      	str	r0, [r7, #4]
 800dfc0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dfc8:	3b01      	subs	r3, #1
 800dfca:	2b02      	cmp	r3, #2
 800dfcc:	d81e      	bhi.n	800e00c <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 800dfce:	683b      	ldr	r3, [r7, #0]
 800dfd0:	88db      	ldrh	r3, [r3, #6]
 800dfd2:	2b02      	cmp	r3, #2
 800dfd4:	d004      	beq.n	800dfe0 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800dfd6:	6839      	ldr	r1, [r7, #0]
 800dfd8:	6878      	ldr	r0, [r7, #4]
 800dfda:	f000 f88f 	bl	800e0fc <USBD_CtlError>
      break;
 800dfde:	e01a      	b.n	800e016 <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	2201      	movs	r2, #1
 800dfe4:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800dfec:	2b00      	cmp	r3, #0
 800dfee:	d005      	beq.n	800dffc <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	68db      	ldr	r3, [r3, #12]
 800dff4:	f043 0202 	orr.w	r2, r3, #2
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	330c      	adds	r3, #12
 800e000:	2202      	movs	r2, #2
 800e002:	4619      	mov	r1, r3
 800e004:	6878      	ldr	r0, [r7, #4]
 800e006:	f000 f8ea 	bl	800e1de <USBD_CtlSendData>
    break;
 800e00a:	e004      	b.n	800e016 <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 800e00c:	6839      	ldr	r1, [r7, #0]
 800e00e:	6878      	ldr	r0, [r7, #4]
 800e010:	f000 f874 	bl	800e0fc <USBD_CtlError>
    break;
 800e014:	bf00      	nop
  }
}
 800e016:	bf00      	nop
 800e018:	3708      	adds	r7, #8
 800e01a:	46bd      	mov	sp, r7
 800e01c:	bd80      	pop	{r7, pc}

0800e01e <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e01e:	b580      	push	{r7, lr}
 800e020:	b082      	sub	sp, #8
 800e022:	af00      	add	r7, sp, #0
 800e024:	6078      	str	r0, [r7, #4]
 800e026:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e028:	683b      	ldr	r3, [r7, #0]
 800e02a:	885b      	ldrh	r3, [r3, #2]
 800e02c:	2b01      	cmp	r3, #1
 800e02e:	d106      	bne.n	800e03e <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	2201      	movs	r2, #1
 800e034:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800e038:	6878      	ldr	r0, [r7, #4]
 800e03a:	f000 f92a 	bl	800e292 <USBD_CtlSendStatus>
  }
}
 800e03e:	bf00      	nop
 800e040:	3708      	adds	r7, #8
 800e042:	46bd      	mov	sp, r7
 800e044:	bd80      	pop	{r7, pc}

0800e046 <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e046:	b580      	push	{r7, lr}
 800e048:	b082      	sub	sp, #8
 800e04a:	af00      	add	r7, sp, #0
 800e04c:	6078      	str	r0, [r7, #4]
 800e04e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e056:	3b01      	subs	r3, #1
 800e058:	2b02      	cmp	r3, #2
 800e05a:	d80b      	bhi.n	800e074 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e05c:	683b      	ldr	r3, [r7, #0]
 800e05e:	885b      	ldrh	r3, [r3, #2]
 800e060:	2b01      	cmp	r3, #1
 800e062:	d10c      	bne.n	800e07e <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	2200      	movs	r2, #0
 800e068:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800e06c:	6878      	ldr	r0, [r7, #4]
 800e06e:	f000 f910 	bl	800e292 <USBD_CtlSendStatus>
      }
      break;
 800e072:	e004      	b.n	800e07e <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800e074:	6839      	ldr	r1, [r7, #0]
 800e076:	6878      	ldr	r0, [r7, #4]
 800e078:	f000 f840 	bl	800e0fc <USBD_CtlError>
      break;
 800e07c:	e000      	b.n	800e080 <USBD_ClrFeature+0x3a>
      break;
 800e07e:	bf00      	nop
  }
}
 800e080:	bf00      	nop
 800e082:	3708      	adds	r7, #8
 800e084:	46bd      	mov	sp, r7
 800e086:	bd80      	pop	{r7, pc}

0800e088 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800e088:	b580      	push	{r7, lr}
 800e08a:	b084      	sub	sp, #16
 800e08c:	af00      	add	r7, sp, #0
 800e08e:	6078      	str	r0, [r7, #4]
 800e090:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800e092:	683b      	ldr	r3, [r7, #0]
 800e094:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800e096:	68fb      	ldr	r3, [r7, #12]
 800e098:	781a      	ldrb	r2, [r3, #0]
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800e09e:	68fb      	ldr	r3, [r7, #12]
 800e0a0:	3301      	adds	r3, #1
 800e0a2:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800e0a4:	68fb      	ldr	r3, [r7, #12]
 800e0a6:	781a      	ldrb	r2, [r3, #0]
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800e0ac:	68fb      	ldr	r3, [r7, #12]
 800e0ae:	3301      	adds	r3, #1
 800e0b0:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800e0b2:	68f8      	ldr	r0, [r7, #12]
 800e0b4:	f7ff fad3 	bl	800d65e <SWAPBYTE>
 800e0b8:	4603      	mov	r3, r0
 800e0ba:	461a      	mov	r2, r3
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800e0c0:	68fb      	ldr	r3, [r7, #12]
 800e0c2:	3301      	adds	r3, #1
 800e0c4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e0c6:	68fb      	ldr	r3, [r7, #12]
 800e0c8:	3301      	adds	r3, #1
 800e0ca:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800e0cc:	68f8      	ldr	r0, [r7, #12]
 800e0ce:	f7ff fac6 	bl	800d65e <SWAPBYTE>
 800e0d2:	4603      	mov	r3, r0
 800e0d4:	461a      	mov	r2, r3
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800e0da:	68fb      	ldr	r3, [r7, #12]
 800e0dc:	3301      	adds	r3, #1
 800e0de:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e0e0:	68fb      	ldr	r3, [r7, #12]
 800e0e2:	3301      	adds	r3, #1
 800e0e4:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800e0e6:	68f8      	ldr	r0, [r7, #12]
 800e0e8:	f7ff fab9 	bl	800d65e <SWAPBYTE>
 800e0ec:	4603      	mov	r3, r0
 800e0ee:	461a      	mov	r2, r3
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	80da      	strh	r2, [r3, #6]
}
 800e0f4:	bf00      	nop
 800e0f6:	3710      	adds	r7, #16
 800e0f8:	46bd      	mov	sp, r7
 800e0fa:	bd80      	pop	{r7, pc}

0800e0fc <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e0fc:	b580      	push	{r7, lr}
 800e0fe:	b082      	sub	sp, #8
 800e100:	af00      	add	r7, sp, #0
 800e102:	6078      	str	r0, [r7, #4]
 800e104:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800e106:	2180      	movs	r1, #128	; 0x80
 800e108:	6878      	ldr	r0, [r7, #4]
 800e10a:	f000 fcb9 	bl	800ea80 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800e10e:	2100      	movs	r1, #0
 800e110:	6878      	ldr	r0, [r7, #4]
 800e112:	f000 fcb5 	bl	800ea80 <USBD_LL_StallEP>
}
 800e116:	bf00      	nop
 800e118:	3708      	adds	r7, #8
 800e11a:	46bd      	mov	sp, r7
 800e11c:	bd80      	pop	{r7, pc}

0800e11e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800e11e:	b580      	push	{r7, lr}
 800e120:	b086      	sub	sp, #24
 800e122:	af00      	add	r7, sp, #0
 800e124:	60f8      	str	r0, [r7, #12]
 800e126:	60b9      	str	r1, [r7, #8]
 800e128:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800e12a:	2300      	movs	r3, #0
 800e12c:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800e12e:	68fb      	ldr	r3, [r7, #12]
 800e130:	2b00      	cmp	r3, #0
 800e132:	d036      	beq.n	800e1a2 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800e134:	68fb      	ldr	r3, [r7, #12]
 800e136:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800e138:	6938      	ldr	r0, [r7, #16]
 800e13a:	f000 f836 	bl	800e1aa <USBD_GetLen>
 800e13e:	4603      	mov	r3, r0
 800e140:	3301      	adds	r3, #1
 800e142:	b29b      	uxth	r3, r3
 800e144:	005b      	lsls	r3, r3, #1
 800e146:	b29a      	uxth	r2, r3
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800e14c:	7dfb      	ldrb	r3, [r7, #23]
 800e14e:	68ba      	ldr	r2, [r7, #8]
 800e150:	4413      	add	r3, r2
 800e152:	687a      	ldr	r2, [r7, #4]
 800e154:	7812      	ldrb	r2, [r2, #0]
 800e156:	701a      	strb	r2, [r3, #0]
  idx++;
 800e158:	7dfb      	ldrb	r3, [r7, #23]
 800e15a:	3301      	adds	r3, #1
 800e15c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800e15e:	7dfb      	ldrb	r3, [r7, #23]
 800e160:	68ba      	ldr	r2, [r7, #8]
 800e162:	4413      	add	r3, r2
 800e164:	2203      	movs	r2, #3
 800e166:	701a      	strb	r2, [r3, #0]
  idx++;
 800e168:	7dfb      	ldrb	r3, [r7, #23]
 800e16a:	3301      	adds	r3, #1
 800e16c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800e16e:	e013      	b.n	800e198 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800e170:	7dfb      	ldrb	r3, [r7, #23]
 800e172:	68ba      	ldr	r2, [r7, #8]
 800e174:	4413      	add	r3, r2
 800e176:	693a      	ldr	r2, [r7, #16]
 800e178:	7812      	ldrb	r2, [r2, #0]
 800e17a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800e17c:	693b      	ldr	r3, [r7, #16]
 800e17e:	3301      	adds	r3, #1
 800e180:	613b      	str	r3, [r7, #16]
    idx++;
 800e182:	7dfb      	ldrb	r3, [r7, #23]
 800e184:	3301      	adds	r3, #1
 800e186:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800e188:	7dfb      	ldrb	r3, [r7, #23]
 800e18a:	68ba      	ldr	r2, [r7, #8]
 800e18c:	4413      	add	r3, r2
 800e18e:	2200      	movs	r2, #0
 800e190:	701a      	strb	r2, [r3, #0]
    idx++;
 800e192:	7dfb      	ldrb	r3, [r7, #23]
 800e194:	3301      	adds	r3, #1
 800e196:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800e198:	693b      	ldr	r3, [r7, #16]
 800e19a:	781b      	ldrb	r3, [r3, #0]
 800e19c:	2b00      	cmp	r3, #0
 800e19e:	d1e7      	bne.n	800e170 <USBD_GetString+0x52>
 800e1a0:	e000      	b.n	800e1a4 <USBD_GetString+0x86>
    return;
 800e1a2:	bf00      	nop
  }
}
 800e1a4:	3718      	adds	r7, #24
 800e1a6:	46bd      	mov	sp, r7
 800e1a8:	bd80      	pop	{r7, pc}

0800e1aa <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800e1aa:	b480      	push	{r7}
 800e1ac:	b085      	sub	sp, #20
 800e1ae:	af00      	add	r7, sp, #0
 800e1b0:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800e1b2:	2300      	movs	r3, #0
 800e1b4:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800e1b6:	687b      	ldr	r3, [r7, #4]
 800e1b8:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800e1ba:	e005      	b.n	800e1c8 <USBD_GetLen+0x1e>
  {
    len++;
 800e1bc:	7bfb      	ldrb	r3, [r7, #15]
 800e1be:	3301      	adds	r3, #1
 800e1c0:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800e1c2:	68bb      	ldr	r3, [r7, #8]
 800e1c4:	3301      	adds	r3, #1
 800e1c6:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800e1c8:	68bb      	ldr	r3, [r7, #8]
 800e1ca:	781b      	ldrb	r3, [r3, #0]
 800e1cc:	2b00      	cmp	r3, #0
 800e1ce:	d1f5      	bne.n	800e1bc <USBD_GetLen+0x12>
  }

  return len;
 800e1d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800e1d2:	4618      	mov	r0, r3
 800e1d4:	3714      	adds	r7, #20
 800e1d6:	46bd      	mov	sp, r7
 800e1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1dc:	4770      	bx	lr

0800e1de <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800e1de:	b580      	push	{r7, lr}
 800e1e0:	b084      	sub	sp, #16
 800e1e2:	af00      	add	r7, sp, #0
 800e1e4:	60f8      	str	r0, [r7, #12]
 800e1e6:	60b9      	str	r1, [r7, #8]
 800e1e8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800e1ea:	68fb      	ldr	r3, [r7, #12]
 800e1ec:	2202      	movs	r2, #2
 800e1ee:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800e1f2:	68fb      	ldr	r3, [r7, #12]
 800e1f4:	687a      	ldr	r2, [r7, #4]
 800e1f6:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 800e1f8:	68fb      	ldr	r3, [r7, #12]
 800e1fa:	687a      	ldr	r2, [r7, #4]
 800e1fc:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	68ba      	ldr	r2, [r7, #8]
 800e202:	2100      	movs	r1, #0
 800e204:	68f8      	ldr	r0, [r7, #12]
 800e206:	f000 fcc4 	bl	800eb92 <USBD_LL_Transmit>

  return USBD_OK;
 800e20a:	2300      	movs	r3, #0
}
 800e20c:	4618      	mov	r0, r3
 800e20e:	3710      	adds	r7, #16
 800e210:	46bd      	mov	sp, r7
 800e212:	bd80      	pop	{r7, pc}

0800e214 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800e214:	b580      	push	{r7, lr}
 800e216:	b084      	sub	sp, #16
 800e218:	af00      	add	r7, sp, #0
 800e21a:	60f8      	str	r0, [r7, #12]
 800e21c:	60b9      	str	r1, [r7, #8]
 800e21e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	68ba      	ldr	r2, [r7, #8]
 800e224:	2100      	movs	r1, #0
 800e226:	68f8      	ldr	r0, [r7, #12]
 800e228:	f000 fcb3 	bl	800eb92 <USBD_LL_Transmit>

  return USBD_OK;
 800e22c:	2300      	movs	r3, #0
}
 800e22e:	4618      	mov	r0, r3
 800e230:	3710      	adds	r7, #16
 800e232:	46bd      	mov	sp, r7
 800e234:	bd80      	pop	{r7, pc}

0800e236 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800e236:	b580      	push	{r7, lr}
 800e238:	b084      	sub	sp, #16
 800e23a:	af00      	add	r7, sp, #0
 800e23c:	60f8      	str	r0, [r7, #12]
 800e23e:	60b9      	str	r1, [r7, #8]
 800e240:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800e242:	68fb      	ldr	r3, [r7, #12]
 800e244:	2203      	movs	r2, #3
 800e246:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800e24a:	68fb      	ldr	r3, [r7, #12]
 800e24c:	687a      	ldr	r2, [r7, #4]
 800e24e:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 800e252:	68fb      	ldr	r3, [r7, #12]
 800e254:	687a      	ldr	r2, [r7, #4]
 800e256:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	68ba      	ldr	r2, [r7, #8]
 800e25e:	2100      	movs	r1, #0
 800e260:	68f8      	ldr	r0, [r7, #12]
 800e262:	f000 fcb7 	bl	800ebd4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e266:	2300      	movs	r3, #0
}
 800e268:	4618      	mov	r0, r3
 800e26a:	3710      	adds	r7, #16
 800e26c:	46bd      	mov	sp, r7
 800e26e:	bd80      	pop	{r7, pc}

0800e270 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800e270:	b580      	push	{r7, lr}
 800e272:	b084      	sub	sp, #16
 800e274:	af00      	add	r7, sp, #0
 800e276:	60f8      	str	r0, [r7, #12]
 800e278:	60b9      	str	r1, [r7, #8]
 800e27a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	68ba      	ldr	r2, [r7, #8]
 800e280:	2100      	movs	r1, #0
 800e282:	68f8      	ldr	r0, [r7, #12]
 800e284:	f000 fca6 	bl	800ebd4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e288:	2300      	movs	r3, #0
}
 800e28a:	4618      	mov	r0, r3
 800e28c:	3710      	adds	r7, #16
 800e28e:	46bd      	mov	sp, r7
 800e290:	bd80      	pop	{r7, pc}

0800e292 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800e292:	b580      	push	{r7, lr}
 800e294:	b082      	sub	sp, #8
 800e296:	af00      	add	r7, sp, #0
 800e298:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	2204      	movs	r2, #4
 800e29e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800e2a2:	2300      	movs	r3, #0
 800e2a4:	2200      	movs	r2, #0
 800e2a6:	2100      	movs	r1, #0
 800e2a8:	6878      	ldr	r0, [r7, #4]
 800e2aa:	f000 fc72 	bl	800eb92 <USBD_LL_Transmit>

  return USBD_OK;
 800e2ae:	2300      	movs	r3, #0
}
 800e2b0:	4618      	mov	r0, r3
 800e2b2:	3708      	adds	r7, #8
 800e2b4:	46bd      	mov	sp, r7
 800e2b6:	bd80      	pop	{r7, pc}

0800e2b8 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800e2b8:	b580      	push	{r7, lr}
 800e2ba:	b082      	sub	sp, #8
 800e2bc:	af00      	add	r7, sp, #0
 800e2be:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	2205      	movs	r2, #5
 800e2c4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e2c8:	2300      	movs	r3, #0
 800e2ca:	2200      	movs	r2, #0
 800e2cc:	2100      	movs	r1, #0
 800e2ce:	6878      	ldr	r0, [r7, #4]
 800e2d0:	f000 fc80 	bl	800ebd4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e2d4:	2300      	movs	r3, #0
}
 800e2d6:	4618      	mov	r0, r3
 800e2d8:	3708      	adds	r7, #8
 800e2da:	46bd      	mov	sp, r7
 800e2dc:	bd80      	pop	{r7, pc}
	...

0800e2e0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800e2e0:	b580      	push	{r7, lr}
 800e2e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800e2e4:	2200      	movs	r2, #0
 800e2e6:	4912      	ldr	r1, [pc, #72]	; (800e330 <MX_USB_DEVICE_Init+0x50>)
 800e2e8:	4812      	ldr	r0, [pc, #72]	; (800e334 <MX_USB_DEVICE_Init+0x54>)
 800e2ea:	f7fe fef3 	bl	800d0d4 <USBD_Init>
 800e2ee:	4603      	mov	r3, r0
 800e2f0:	2b00      	cmp	r3, #0
 800e2f2:	d001      	beq.n	800e2f8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800e2f4:	f7f5 fab4 	bl	8003860 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800e2f8:	490f      	ldr	r1, [pc, #60]	; (800e338 <MX_USB_DEVICE_Init+0x58>)
 800e2fa:	480e      	ldr	r0, [pc, #56]	; (800e334 <MX_USB_DEVICE_Init+0x54>)
 800e2fc:	f7fe ff20 	bl	800d140 <USBD_RegisterClass>
 800e300:	4603      	mov	r3, r0
 800e302:	2b00      	cmp	r3, #0
 800e304:	d001      	beq.n	800e30a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800e306:	f7f5 faab 	bl	8003860 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800e30a:	490c      	ldr	r1, [pc, #48]	; (800e33c <MX_USB_DEVICE_Init+0x5c>)
 800e30c:	4809      	ldr	r0, [pc, #36]	; (800e334 <MX_USB_DEVICE_Init+0x54>)
 800e30e:	f7fe fe75 	bl	800cffc <USBD_CDC_RegisterInterface>
 800e312:	4603      	mov	r3, r0
 800e314:	2b00      	cmp	r3, #0
 800e316:	d001      	beq.n	800e31c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800e318:	f7f5 faa2 	bl	8003860 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800e31c:	4805      	ldr	r0, [pc, #20]	; (800e334 <MX_USB_DEVICE_Init+0x54>)
 800e31e:	f7fe ff30 	bl	800d182 <USBD_Start>
 800e322:	4603      	mov	r3, r0
 800e324:	2b00      	cmp	r3, #0
 800e326:	d001      	beq.n	800e32c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800e328:	f7f5 fa9a 	bl	8003860 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800e32c:	bf00      	nop
 800e32e:	bd80      	pop	{r7, pc}
 800e330:	2000015c 	.word	0x2000015c
 800e334:	200024c8 	.word	0x200024c8
 800e338:	20000044 	.word	0x20000044
 800e33c:	20000148 	.word	0x20000148

0800e340 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800e340:	b580      	push	{r7, lr}
 800e342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800e344:	2200      	movs	r2, #0
 800e346:	4905      	ldr	r1, [pc, #20]	; (800e35c <CDC_Init_FS+0x1c>)
 800e348:	4805      	ldr	r0, [pc, #20]	; (800e360 <CDC_Init_FS+0x20>)
 800e34a:	f7fe fe6c 	bl	800d026 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800e34e:	4905      	ldr	r1, [pc, #20]	; (800e364 <CDC_Init_FS+0x24>)
 800e350:	4803      	ldr	r0, [pc, #12]	; (800e360 <CDC_Init_FS+0x20>)
 800e352:	f7fe fe81 	bl	800d058 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800e356:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800e358:	4618      	mov	r0, r3
 800e35a:	bd80      	pop	{r7, pc}
 800e35c:	20002f98 	.word	0x20002f98
 800e360:	200024c8 	.word	0x200024c8
 800e364:	20002798 	.word	0x20002798

0800e368 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800e368:	b480      	push	{r7}
 800e36a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800e36c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800e36e:	4618      	mov	r0, r3
 800e370:	46bd      	mov	sp, r7
 800e372:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e376:	4770      	bx	lr

0800e378 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800e378:	b480      	push	{r7}
 800e37a:	b083      	sub	sp, #12
 800e37c:	af00      	add	r7, sp, #0
 800e37e:	4603      	mov	r3, r0
 800e380:	6039      	str	r1, [r7, #0]
 800e382:	71fb      	strb	r3, [r7, #7]
 800e384:	4613      	mov	r3, r2
 800e386:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800e388:	79fb      	ldrb	r3, [r7, #7]
 800e38a:	2b23      	cmp	r3, #35	; 0x23
 800e38c:	d84a      	bhi.n	800e424 <CDC_Control_FS+0xac>
 800e38e:	a201      	add	r2, pc, #4	; (adr r2, 800e394 <CDC_Control_FS+0x1c>)
 800e390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e394:	0800e425 	.word	0x0800e425
 800e398:	0800e425 	.word	0x0800e425
 800e39c:	0800e425 	.word	0x0800e425
 800e3a0:	0800e425 	.word	0x0800e425
 800e3a4:	0800e425 	.word	0x0800e425
 800e3a8:	0800e425 	.word	0x0800e425
 800e3ac:	0800e425 	.word	0x0800e425
 800e3b0:	0800e425 	.word	0x0800e425
 800e3b4:	0800e425 	.word	0x0800e425
 800e3b8:	0800e425 	.word	0x0800e425
 800e3bc:	0800e425 	.word	0x0800e425
 800e3c0:	0800e425 	.word	0x0800e425
 800e3c4:	0800e425 	.word	0x0800e425
 800e3c8:	0800e425 	.word	0x0800e425
 800e3cc:	0800e425 	.word	0x0800e425
 800e3d0:	0800e425 	.word	0x0800e425
 800e3d4:	0800e425 	.word	0x0800e425
 800e3d8:	0800e425 	.word	0x0800e425
 800e3dc:	0800e425 	.word	0x0800e425
 800e3e0:	0800e425 	.word	0x0800e425
 800e3e4:	0800e425 	.word	0x0800e425
 800e3e8:	0800e425 	.word	0x0800e425
 800e3ec:	0800e425 	.word	0x0800e425
 800e3f0:	0800e425 	.word	0x0800e425
 800e3f4:	0800e425 	.word	0x0800e425
 800e3f8:	0800e425 	.word	0x0800e425
 800e3fc:	0800e425 	.word	0x0800e425
 800e400:	0800e425 	.word	0x0800e425
 800e404:	0800e425 	.word	0x0800e425
 800e408:	0800e425 	.word	0x0800e425
 800e40c:	0800e425 	.word	0x0800e425
 800e410:	0800e425 	.word	0x0800e425
 800e414:	0800e425 	.word	0x0800e425
 800e418:	0800e425 	.word	0x0800e425
 800e41c:	0800e425 	.word	0x0800e425
 800e420:	0800e425 	.word	0x0800e425
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800e424:	bf00      	nop
  }

  return (USBD_OK);
 800e426:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800e428:	4618      	mov	r0, r3
 800e42a:	370c      	adds	r7, #12
 800e42c:	46bd      	mov	sp, r7
 800e42e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e432:	4770      	bx	lr

0800e434 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800e434:	b580      	push	{r7, lr}
 800e436:	b082      	sub	sp, #8
 800e438:	af00      	add	r7, sp, #0
 800e43a:	6078      	str	r0, [r7, #4]
 800e43c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800e43e:	6879      	ldr	r1, [r7, #4]
 800e440:	4805      	ldr	r0, [pc, #20]	; (800e458 <CDC_Receive_FS+0x24>)
 800e442:	f7fe fe09 	bl	800d058 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800e446:	4804      	ldr	r0, [pc, #16]	; (800e458 <CDC_Receive_FS+0x24>)
 800e448:	f7fe fe1a 	bl	800d080 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800e44c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800e44e:	4618      	mov	r0, r3
 800e450:	3708      	adds	r7, #8
 800e452:	46bd      	mov	sp, r7
 800e454:	bd80      	pop	{r7, pc}
 800e456:	bf00      	nop
 800e458:	200024c8 	.word	0x200024c8

0800e45c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800e45c:	b480      	push	{r7}
 800e45e:	b087      	sub	sp, #28
 800e460:	af00      	add	r7, sp, #0
 800e462:	60f8      	str	r0, [r7, #12]
 800e464:	60b9      	str	r1, [r7, #8]
 800e466:	4613      	mov	r3, r2
 800e468:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800e46a:	2300      	movs	r3, #0
 800e46c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800e46e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e472:	4618      	mov	r0, r3
 800e474:	371c      	adds	r7, #28
 800e476:	46bd      	mov	sp, r7
 800e478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e47c:	4770      	bx	lr
	...

0800e480 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e480:	b480      	push	{r7}
 800e482:	b083      	sub	sp, #12
 800e484:	af00      	add	r7, sp, #0
 800e486:	4603      	mov	r3, r0
 800e488:	6039      	str	r1, [r7, #0]
 800e48a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800e48c:	683b      	ldr	r3, [r7, #0]
 800e48e:	2212      	movs	r2, #18
 800e490:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800e492:	4b03      	ldr	r3, [pc, #12]	; (800e4a0 <USBD_FS_DeviceDescriptor+0x20>)
}
 800e494:	4618      	mov	r0, r3
 800e496:	370c      	adds	r7, #12
 800e498:	46bd      	mov	sp, r7
 800e49a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e49e:	4770      	bx	lr
 800e4a0:	20000178 	.word	0x20000178

0800e4a4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e4a4:	b480      	push	{r7}
 800e4a6:	b083      	sub	sp, #12
 800e4a8:	af00      	add	r7, sp, #0
 800e4aa:	4603      	mov	r3, r0
 800e4ac:	6039      	str	r1, [r7, #0]
 800e4ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e4b0:	683b      	ldr	r3, [r7, #0]
 800e4b2:	2204      	movs	r2, #4
 800e4b4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e4b6:	4b03      	ldr	r3, [pc, #12]	; (800e4c4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800e4b8:	4618      	mov	r0, r3
 800e4ba:	370c      	adds	r7, #12
 800e4bc:	46bd      	mov	sp, r7
 800e4be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4c2:	4770      	bx	lr
 800e4c4:	2000018c 	.word	0x2000018c

0800e4c8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e4c8:	b580      	push	{r7, lr}
 800e4ca:	b082      	sub	sp, #8
 800e4cc:	af00      	add	r7, sp, #0
 800e4ce:	4603      	mov	r3, r0
 800e4d0:	6039      	str	r1, [r7, #0]
 800e4d2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e4d4:	79fb      	ldrb	r3, [r7, #7]
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	d105      	bne.n	800e4e6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e4da:	683a      	ldr	r2, [r7, #0]
 800e4dc:	4907      	ldr	r1, [pc, #28]	; (800e4fc <USBD_FS_ProductStrDescriptor+0x34>)
 800e4de:	4808      	ldr	r0, [pc, #32]	; (800e500 <USBD_FS_ProductStrDescriptor+0x38>)
 800e4e0:	f7ff fe1d 	bl	800e11e <USBD_GetString>
 800e4e4:	e004      	b.n	800e4f0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e4e6:	683a      	ldr	r2, [r7, #0]
 800e4e8:	4904      	ldr	r1, [pc, #16]	; (800e4fc <USBD_FS_ProductStrDescriptor+0x34>)
 800e4ea:	4805      	ldr	r0, [pc, #20]	; (800e500 <USBD_FS_ProductStrDescriptor+0x38>)
 800e4ec:	f7ff fe17 	bl	800e11e <USBD_GetString>
  }
  return USBD_StrDesc;
 800e4f0:	4b02      	ldr	r3, [pc, #8]	; (800e4fc <USBD_FS_ProductStrDescriptor+0x34>)
}
 800e4f2:	4618      	mov	r0, r3
 800e4f4:	3708      	adds	r7, #8
 800e4f6:	46bd      	mov	sp, r7
 800e4f8:	bd80      	pop	{r7, pc}
 800e4fa:	bf00      	nop
 800e4fc:	20003798 	.word	0x20003798
 800e500:	08011b3c 	.word	0x08011b3c

0800e504 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e504:	b580      	push	{r7, lr}
 800e506:	b082      	sub	sp, #8
 800e508:	af00      	add	r7, sp, #0
 800e50a:	4603      	mov	r3, r0
 800e50c:	6039      	str	r1, [r7, #0]
 800e50e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e510:	683a      	ldr	r2, [r7, #0]
 800e512:	4904      	ldr	r1, [pc, #16]	; (800e524 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800e514:	4804      	ldr	r0, [pc, #16]	; (800e528 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800e516:	f7ff fe02 	bl	800e11e <USBD_GetString>
  return USBD_StrDesc;
 800e51a:	4b02      	ldr	r3, [pc, #8]	; (800e524 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800e51c:	4618      	mov	r0, r3
 800e51e:	3708      	adds	r7, #8
 800e520:	46bd      	mov	sp, r7
 800e522:	bd80      	pop	{r7, pc}
 800e524:	20003798 	.word	0x20003798
 800e528:	08011b54 	.word	0x08011b54

0800e52c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e52c:	b580      	push	{r7, lr}
 800e52e:	b082      	sub	sp, #8
 800e530:	af00      	add	r7, sp, #0
 800e532:	4603      	mov	r3, r0
 800e534:	6039      	str	r1, [r7, #0]
 800e536:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e538:	683b      	ldr	r3, [r7, #0]
 800e53a:	221a      	movs	r2, #26
 800e53c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e53e:	f000 f843 	bl	800e5c8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800e542:	4b02      	ldr	r3, [pc, #8]	; (800e54c <USBD_FS_SerialStrDescriptor+0x20>)
}
 800e544:	4618      	mov	r0, r3
 800e546:	3708      	adds	r7, #8
 800e548:	46bd      	mov	sp, r7
 800e54a:	bd80      	pop	{r7, pc}
 800e54c:	20000190 	.word	0x20000190

0800e550 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e550:	b580      	push	{r7, lr}
 800e552:	b082      	sub	sp, #8
 800e554:	af00      	add	r7, sp, #0
 800e556:	4603      	mov	r3, r0
 800e558:	6039      	str	r1, [r7, #0]
 800e55a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e55c:	79fb      	ldrb	r3, [r7, #7]
 800e55e:	2b00      	cmp	r3, #0
 800e560:	d105      	bne.n	800e56e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e562:	683a      	ldr	r2, [r7, #0]
 800e564:	4907      	ldr	r1, [pc, #28]	; (800e584 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e566:	4808      	ldr	r0, [pc, #32]	; (800e588 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e568:	f7ff fdd9 	bl	800e11e <USBD_GetString>
 800e56c:	e004      	b.n	800e578 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e56e:	683a      	ldr	r2, [r7, #0]
 800e570:	4904      	ldr	r1, [pc, #16]	; (800e584 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e572:	4805      	ldr	r0, [pc, #20]	; (800e588 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e574:	f7ff fdd3 	bl	800e11e <USBD_GetString>
  }
  return USBD_StrDesc;
 800e578:	4b02      	ldr	r3, [pc, #8]	; (800e584 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800e57a:	4618      	mov	r0, r3
 800e57c:	3708      	adds	r7, #8
 800e57e:	46bd      	mov	sp, r7
 800e580:	bd80      	pop	{r7, pc}
 800e582:	bf00      	nop
 800e584:	20003798 	.word	0x20003798
 800e588:	08011b68 	.word	0x08011b68

0800e58c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e58c:	b580      	push	{r7, lr}
 800e58e:	b082      	sub	sp, #8
 800e590:	af00      	add	r7, sp, #0
 800e592:	4603      	mov	r3, r0
 800e594:	6039      	str	r1, [r7, #0]
 800e596:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e598:	79fb      	ldrb	r3, [r7, #7]
 800e59a:	2b00      	cmp	r3, #0
 800e59c:	d105      	bne.n	800e5aa <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e59e:	683a      	ldr	r2, [r7, #0]
 800e5a0:	4907      	ldr	r1, [pc, #28]	; (800e5c0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e5a2:	4808      	ldr	r0, [pc, #32]	; (800e5c4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e5a4:	f7ff fdbb 	bl	800e11e <USBD_GetString>
 800e5a8:	e004      	b.n	800e5b4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e5aa:	683a      	ldr	r2, [r7, #0]
 800e5ac:	4904      	ldr	r1, [pc, #16]	; (800e5c0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e5ae:	4805      	ldr	r0, [pc, #20]	; (800e5c4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e5b0:	f7ff fdb5 	bl	800e11e <USBD_GetString>
  }
  return USBD_StrDesc;
 800e5b4:	4b02      	ldr	r3, [pc, #8]	; (800e5c0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800e5b6:	4618      	mov	r0, r3
 800e5b8:	3708      	adds	r7, #8
 800e5ba:	46bd      	mov	sp, r7
 800e5bc:	bd80      	pop	{r7, pc}
 800e5be:	bf00      	nop
 800e5c0:	20003798 	.word	0x20003798
 800e5c4:	08011b74 	.word	0x08011b74

0800e5c8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e5c8:	b580      	push	{r7, lr}
 800e5ca:	b084      	sub	sp, #16
 800e5cc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e5ce:	4b0f      	ldr	r3, [pc, #60]	; (800e60c <Get_SerialNum+0x44>)
 800e5d0:	681b      	ldr	r3, [r3, #0]
 800e5d2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e5d4:	4b0e      	ldr	r3, [pc, #56]	; (800e610 <Get_SerialNum+0x48>)
 800e5d6:	681b      	ldr	r3, [r3, #0]
 800e5d8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e5da:	4b0e      	ldr	r3, [pc, #56]	; (800e614 <Get_SerialNum+0x4c>)
 800e5dc:	681b      	ldr	r3, [r3, #0]
 800e5de:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e5e0:	68fa      	ldr	r2, [r7, #12]
 800e5e2:	687b      	ldr	r3, [r7, #4]
 800e5e4:	4413      	add	r3, r2
 800e5e6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e5e8:	68fb      	ldr	r3, [r7, #12]
 800e5ea:	2b00      	cmp	r3, #0
 800e5ec:	d009      	beq.n	800e602 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e5ee:	2208      	movs	r2, #8
 800e5f0:	4909      	ldr	r1, [pc, #36]	; (800e618 <Get_SerialNum+0x50>)
 800e5f2:	68f8      	ldr	r0, [r7, #12]
 800e5f4:	f000 f814 	bl	800e620 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e5f8:	2204      	movs	r2, #4
 800e5fa:	4908      	ldr	r1, [pc, #32]	; (800e61c <Get_SerialNum+0x54>)
 800e5fc:	68b8      	ldr	r0, [r7, #8]
 800e5fe:	f000 f80f 	bl	800e620 <IntToUnicode>
  }
}
 800e602:	bf00      	nop
 800e604:	3710      	adds	r7, #16
 800e606:	46bd      	mov	sp, r7
 800e608:	bd80      	pop	{r7, pc}
 800e60a:	bf00      	nop
 800e60c:	1fff7a10 	.word	0x1fff7a10
 800e610:	1fff7a14 	.word	0x1fff7a14
 800e614:	1fff7a18 	.word	0x1fff7a18
 800e618:	20000192 	.word	0x20000192
 800e61c:	200001a2 	.word	0x200001a2

0800e620 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e620:	b480      	push	{r7}
 800e622:	b087      	sub	sp, #28
 800e624:	af00      	add	r7, sp, #0
 800e626:	60f8      	str	r0, [r7, #12]
 800e628:	60b9      	str	r1, [r7, #8]
 800e62a:	4613      	mov	r3, r2
 800e62c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e62e:	2300      	movs	r3, #0
 800e630:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e632:	2300      	movs	r3, #0
 800e634:	75fb      	strb	r3, [r7, #23]
 800e636:	e027      	b.n	800e688 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e638:	68fb      	ldr	r3, [r7, #12]
 800e63a:	0f1b      	lsrs	r3, r3, #28
 800e63c:	2b09      	cmp	r3, #9
 800e63e:	d80b      	bhi.n	800e658 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e640:	68fb      	ldr	r3, [r7, #12]
 800e642:	0f1b      	lsrs	r3, r3, #28
 800e644:	b2da      	uxtb	r2, r3
 800e646:	7dfb      	ldrb	r3, [r7, #23]
 800e648:	005b      	lsls	r3, r3, #1
 800e64a:	4619      	mov	r1, r3
 800e64c:	68bb      	ldr	r3, [r7, #8]
 800e64e:	440b      	add	r3, r1
 800e650:	3230      	adds	r2, #48	; 0x30
 800e652:	b2d2      	uxtb	r2, r2
 800e654:	701a      	strb	r2, [r3, #0]
 800e656:	e00a      	b.n	800e66e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e658:	68fb      	ldr	r3, [r7, #12]
 800e65a:	0f1b      	lsrs	r3, r3, #28
 800e65c:	b2da      	uxtb	r2, r3
 800e65e:	7dfb      	ldrb	r3, [r7, #23]
 800e660:	005b      	lsls	r3, r3, #1
 800e662:	4619      	mov	r1, r3
 800e664:	68bb      	ldr	r3, [r7, #8]
 800e666:	440b      	add	r3, r1
 800e668:	3237      	adds	r2, #55	; 0x37
 800e66a:	b2d2      	uxtb	r2, r2
 800e66c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e66e:	68fb      	ldr	r3, [r7, #12]
 800e670:	011b      	lsls	r3, r3, #4
 800e672:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e674:	7dfb      	ldrb	r3, [r7, #23]
 800e676:	005b      	lsls	r3, r3, #1
 800e678:	3301      	adds	r3, #1
 800e67a:	68ba      	ldr	r2, [r7, #8]
 800e67c:	4413      	add	r3, r2
 800e67e:	2200      	movs	r2, #0
 800e680:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e682:	7dfb      	ldrb	r3, [r7, #23]
 800e684:	3301      	adds	r3, #1
 800e686:	75fb      	strb	r3, [r7, #23]
 800e688:	7dfa      	ldrb	r2, [r7, #23]
 800e68a:	79fb      	ldrb	r3, [r7, #7]
 800e68c:	429a      	cmp	r2, r3
 800e68e:	d3d3      	bcc.n	800e638 <IntToUnicode+0x18>
  }
}
 800e690:	bf00      	nop
 800e692:	371c      	adds	r7, #28
 800e694:	46bd      	mov	sp, r7
 800e696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e69a:	4770      	bx	lr

0800e69c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800e69c:	b580      	push	{r7, lr}
 800e69e:	b08a      	sub	sp, #40	; 0x28
 800e6a0:	af00      	add	r7, sp, #0
 800e6a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e6a4:	f107 0314 	add.w	r3, r7, #20
 800e6a8:	2200      	movs	r2, #0
 800e6aa:	601a      	str	r2, [r3, #0]
 800e6ac:	605a      	str	r2, [r3, #4]
 800e6ae:	609a      	str	r2, [r3, #8]
 800e6b0:	60da      	str	r2, [r3, #12]
 800e6b2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	681b      	ldr	r3, [r3, #0]
 800e6b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800e6bc:	d13a      	bne.n	800e734 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e6be:	2300      	movs	r3, #0
 800e6c0:	613b      	str	r3, [r7, #16]
 800e6c2:	4b1e      	ldr	r3, [pc, #120]	; (800e73c <HAL_PCD_MspInit+0xa0>)
 800e6c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e6c6:	4a1d      	ldr	r2, [pc, #116]	; (800e73c <HAL_PCD_MspInit+0xa0>)
 800e6c8:	f043 0301 	orr.w	r3, r3, #1
 800e6cc:	6313      	str	r3, [r2, #48]	; 0x30
 800e6ce:	4b1b      	ldr	r3, [pc, #108]	; (800e73c <HAL_PCD_MspInit+0xa0>)
 800e6d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e6d2:	f003 0301 	and.w	r3, r3, #1
 800e6d6:	613b      	str	r3, [r7, #16]
 800e6d8:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800e6da:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800e6de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e6e0:	2302      	movs	r3, #2
 800e6e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e6e4:	2300      	movs	r3, #0
 800e6e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e6e8:	2303      	movs	r3, #3
 800e6ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800e6ec:	230a      	movs	r3, #10
 800e6ee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e6f0:	f107 0314 	add.w	r3, r7, #20
 800e6f4:	4619      	mov	r1, r3
 800e6f6:	4812      	ldr	r0, [pc, #72]	; (800e740 <HAL_PCD_MspInit+0xa4>)
 800e6f8:	f7f6 fe58 	bl	80053ac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800e6fc:	4b0f      	ldr	r3, [pc, #60]	; (800e73c <HAL_PCD_MspInit+0xa0>)
 800e6fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e700:	4a0e      	ldr	r2, [pc, #56]	; (800e73c <HAL_PCD_MspInit+0xa0>)
 800e702:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e706:	6353      	str	r3, [r2, #52]	; 0x34
 800e708:	2300      	movs	r3, #0
 800e70a:	60fb      	str	r3, [r7, #12]
 800e70c:	4b0b      	ldr	r3, [pc, #44]	; (800e73c <HAL_PCD_MspInit+0xa0>)
 800e70e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e710:	4a0a      	ldr	r2, [pc, #40]	; (800e73c <HAL_PCD_MspInit+0xa0>)
 800e712:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e716:	6453      	str	r3, [r2, #68]	; 0x44
 800e718:	4b08      	ldr	r3, [pc, #32]	; (800e73c <HAL_PCD_MspInit+0xa0>)
 800e71a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e71c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e720:	60fb      	str	r3, [r7, #12]
 800e722:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800e724:	2200      	movs	r2, #0
 800e726:	2100      	movs	r1, #0
 800e728:	2043      	movs	r0, #67	; 0x43
 800e72a:	f7f6 faf0 	bl	8004d0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800e72e:	2043      	movs	r0, #67	; 0x43
 800e730:	f7f6 fb09 	bl	8004d46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800e734:	bf00      	nop
 800e736:	3728      	adds	r7, #40	; 0x28
 800e738:	46bd      	mov	sp, r7
 800e73a:	bd80      	pop	{r7, pc}
 800e73c:	40023800 	.word	0x40023800
 800e740:	40020000 	.word	0x40020000

0800e744 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e744:	b580      	push	{r7, lr}
 800e746:	b082      	sub	sp, #8
 800e748:	af00      	add	r7, sp, #0
 800e74a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800e758:	4619      	mov	r1, r3
 800e75a:	4610      	mov	r0, r2
 800e75c:	f7fe fd5c 	bl	800d218 <USBD_LL_SetupStage>
}
 800e760:	bf00      	nop
 800e762:	3708      	adds	r7, #8
 800e764:	46bd      	mov	sp, r7
 800e766:	bd80      	pop	{r7, pc}

0800e768 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e768:	b580      	push	{r7, lr}
 800e76a:	b082      	sub	sp, #8
 800e76c:	af00      	add	r7, sp, #0
 800e76e:	6078      	str	r0, [r7, #4]
 800e770:	460b      	mov	r3, r1
 800e772:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800e77a:	78fa      	ldrb	r2, [r7, #3]
 800e77c:	6879      	ldr	r1, [r7, #4]
 800e77e:	4613      	mov	r3, r2
 800e780:	00db      	lsls	r3, r3, #3
 800e782:	1a9b      	subs	r3, r3, r2
 800e784:	009b      	lsls	r3, r3, #2
 800e786:	440b      	add	r3, r1
 800e788:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800e78c:	681a      	ldr	r2, [r3, #0]
 800e78e:	78fb      	ldrb	r3, [r7, #3]
 800e790:	4619      	mov	r1, r3
 800e792:	f7fe fd94 	bl	800d2be <USBD_LL_DataOutStage>
}
 800e796:	bf00      	nop
 800e798:	3708      	adds	r7, #8
 800e79a:	46bd      	mov	sp, r7
 800e79c:	bd80      	pop	{r7, pc}

0800e79e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e79e:	b580      	push	{r7, lr}
 800e7a0:	b082      	sub	sp, #8
 800e7a2:	af00      	add	r7, sp, #0
 800e7a4:	6078      	str	r0, [r7, #4]
 800e7a6:	460b      	mov	r3, r1
 800e7a8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800e7b0:	78fa      	ldrb	r2, [r7, #3]
 800e7b2:	6879      	ldr	r1, [r7, #4]
 800e7b4:	4613      	mov	r3, r2
 800e7b6:	00db      	lsls	r3, r3, #3
 800e7b8:	1a9b      	subs	r3, r3, r2
 800e7ba:	009b      	lsls	r3, r3, #2
 800e7bc:	440b      	add	r3, r1
 800e7be:	3348      	adds	r3, #72	; 0x48
 800e7c0:	681a      	ldr	r2, [r3, #0]
 800e7c2:	78fb      	ldrb	r3, [r7, #3]
 800e7c4:	4619      	mov	r1, r3
 800e7c6:	f7fe fddd 	bl	800d384 <USBD_LL_DataInStage>
}
 800e7ca:	bf00      	nop
 800e7cc:	3708      	adds	r7, #8
 800e7ce:	46bd      	mov	sp, r7
 800e7d0:	bd80      	pop	{r7, pc}

0800e7d2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e7d2:	b580      	push	{r7, lr}
 800e7d4:	b082      	sub	sp, #8
 800e7d6:	af00      	add	r7, sp, #0
 800e7d8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e7da:	687b      	ldr	r3, [r7, #4]
 800e7dc:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e7e0:	4618      	mov	r0, r3
 800e7e2:	f7fe fee1 	bl	800d5a8 <USBD_LL_SOF>
}
 800e7e6:	bf00      	nop
 800e7e8:	3708      	adds	r7, #8
 800e7ea:	46bd      	mov	sp, r7
 800e7ec:	bd80      	pop	{r7, pc}

0800e7ee <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e7ee:	b580      	push	{r7, lr}
 800e7f0:	b084      	sub	sp, #16
 800e7f2:	af00      	add	r7, sp, #0
 800e7f4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e7f6:	2301      	movs	r3, #1
 800e7f8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	68db      	ldr	r3, [r3, #12]
 800e7fe:	2b00      	cmp	r3, #0
 800e800:	d102      	bne.n	800e808 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800e802:	2300      	movs	r3, #0
 800e804:	73fb      	strb	r3, [r7, #15]
 800e806:	e008      	b.n	800e81a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	68db      	ldr	r3, [r3, #12]
 800e80c:	2b02      	cmp	r3, #2
 800e80e:	d102      	bne.n	800e816 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800e810:	2301      	movs	r3, #1
 800e812:	73fb      	strb	r3, [r7, #15]
 800e814:	e001      	b.n	800e81a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800e816:	f7f5 f823 	bl	8003860 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e820:	7bfa      	ldrb	r2, [r7, #15]
 800e822:	4611      	mov	r1, r2
 800e824:	4618      	mov	r0, r3
 800e826:	f7fe fe84 	bl	800d532 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e830:	4618      	mov	r0, r3
 800e832:	f7fe fe3d 	bl	800d4b0 <USBD_LL_Reset>
}
 800e836:	bf00      	nop
 800e838:	3710      	adds	r7, #16
 800e83a:	46bd      	mov	sp, r7
 800e83c:	bd80      	pop	{r7, pc}
	...

0800e840 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e840:	b580      	push	{r7, lr}
 800e842:	b082      	sub	sp, #8
 800e844:	af00      	add	r7, sp, #0
 800e846:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e84e:	4618      	mov	r0, r3
 800e850:	f7fe fe7f 	bl	800d552 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	681b      	ldr	r3, [r3, #0]
 800e858:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800e85c:	681b      	ldr	r3, [r3, #0]
 800e85e:	687a      	ldr	r2, [r7, #4]
 800e860:	6812      	ldr	r2, [r2, #0]
 800e862:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800e866:	f043 0301 	orr.w	r3, r3, #1
 800e86a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	6a1b      	ldr	r3, [r3, #32]
 800e870:	2b00      	cmp	r3, #0
 800e872:	d005      	beq.n	800e880 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e874:	4b04      	ldr	r3, [pc, #16]	; (800e888 <HAL_PCD_SuspendCallback+0x48>)
 800e876:	691b      	ldr	r3, [r3, #16]
 800e878:	4a03      	ldr	r2, [pc, #12]	; (800e888 <HAL_PCD_SuspendCallback+0x48>)
 800e87a:	f043 0306 	orr.w	r3, r3, #6
 800e87e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800e880:	bf00      	nop
 800e882:	3708      	adds	r7, #8
 800e884:	46bd      	mov	sp, r7
 800e886:	bd80      	pop	{r7, pc}
 800e888:	e000ed00 	.word	0xe000ed00

0800e88c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e88c:	b580      	push	{r7, lr}
 800e88e:	b082      	sub	sp, #8
 800e890:	af00      	add	r7, sp, #0
 800e892:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e89a:	4618      	mov	r0, r3
 800e89c:	f7fe fe6e 	bl	800d57c <USBD_LL_Resume>
}
 800e8a0:	bf00      	nop
 800e8a2:	3708      	adds	r7, #8
 800e8a4:	46bd      	mov	sp, r7
 800e8a6:	bd80      	pop	{r7, pc}

0800e8a8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e8a8:	b580      	push	{r7, lr}
 800e8aa:	b082      	sub	sp, #8
 800e8ac:	af00      	add	r7, sp, #0
 800e8ae:	6078      	str	r0, [r7, #4]
 800e8b0:	460b      	mov	r3, r1
 800e8b2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e8ba:	78fa      	ldrb	r2, [r7, #3]
 800e8bc:	4611      	mov	r1, r2
 800e8be:	4618      	mov	r0, r3
 800e8c0:	f7fe fe99 	bl	800d5f6 <USBD_LL_IsoOUTIncomplete>
}
 800e8c4:	bf00      	nop
 800e8c6:	3708      	adds	r7, #8
 800e8c8:	46bd      	mov	sp, r7
 800e8ca:	bd80      	pop	{r7, pc}

0800e8cc <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e8cc:	b580      	push	{r7, lr}
 800e8ce:	b082      	sub	sp, #8
 800e8d0:	af00      	add	r7, sp, #0
 800e8d2:	6078      	str	r0, [r7, #4]
 800e8d4:	460b      	mov	r3, r1
 800e8d6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e8de:	78fa      	ldrb	r2, [r7, #3]
 800e8e0:	4611      	mov	r1, r2
 800e8e2:	4618      	mov	r0, r3
 800e8e4:	f7fe fe7a 	bl	800d5dc <USBD_LL_IsoINIncomplete>
}
 800e8e8:	bf00      	nop
 800e8ea:	3708      	adds	r7, #8
 800e8ec:	46bd      	mov	sp, r7
 800e8ee:	bd80      	pop	{r7, pc}

0800e8f0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e8f0:	b580      	push	{r7, lr}
 800e8f2:	b082      	sub	sp, #8
 800e8f4:	af00      	add	r7, sp, #0
 800e8f6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e8fe:	4618      	mov	r0, r3
 800e900:	f7fe fe86 	bl	800d610 <USBD_LL_DevConnected>
}
 800e904:	bf00      	nop
 800e906:	3708      	adds	r7, #8
 800e908:	46bd      	mov	sp, r7
 800e90a:	bd80      	pop	{r7, pc}

0800e90c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e90c:	b580      	push	{r7, lr}
 800e90e:	b082      	sub	sp, #8
 800e910:	af00      	add	r7, sp, #0
 800e912:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e91a:	4618      	mov	r0, r3
 800e91c:	f7fe fe83 	bl	800d626 <USBD_LL_DevDisconnected>
}
 800e920:	bf00      	nop
 800e922:	3708      	adds	r7, #8
 800e924:	46bd      	mov	sp, r7
 800e926:	bd80      	pop	{r7, pc}

0800e928 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e928:	b580      	push	{r7, lr}
 800e92a:	b082      	sub	sp, #8
 800e92c:	af00      	add	r7, sp, #0
 800e92e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	781b      	ldrb	r3, [r3, #0]
 800e934:	2b00      	cmp	r3, #0
 800e936:	d13c      	bne.n	800e9b2 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800e938:	4a20      	ldr	r2, [pc, #128]	; (800e9bc <USBD_LL_Init+0x94>)
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800e940:	687b      	ldr	r3, [r7, #4]
 800e942:	4a1e      	ldr	r2, [pc, #120]	; (800e9bc <USBD_LL_Init+0x94>)
 800e944:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e948:	4b1c      	ldr	r3, [pc, #112]	; (800e9bc <USBD_LL_Init+0x94>)
 800e94a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800e94e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800e950:	4b1a      	ldr	r3, [pc, #104]	; (800e9bc <USBD_LL_Init+0x94>)
 800e952:	2204      	movs	r2, #4
 800e954:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800e956:	4b19      	ldr	r3, [pc, #100]	; (800e9bc <USBD_LL_Init+0x94>)
 800e958:	2202      	movs	r2, #2
 800e95a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e95c:	4b17      	ldr	r3, [pc, #92]	; (800e9bc <USBD_LL_Init+0x94>)
 800e95e:	2200      	movs	r2, #0
 800e960:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e962:	4b16      	ldr	r3, [pc, #88]	; (800e9bc <USBD_LL_Init+0x94>)
 800e964:	2202      	movs	r2, #2
 800e966:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800e968:	4b14      	ldr	r3, [pc, #80]	; (800e9bc <USBD_LL_Init+0x94>)
 800e96a:	2200      	movs	r2, #0
 800e96c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800e96e:	4b13      	ldr	r3, [pc, #76]	; (800e9bc <USBD_LL_Init+0x94>)
 800e970:	2200      	movs	r2, #0
 800e972:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800e974:	4b11      	ldr	r3, [pc, #68]	; (800e9bc <USBD_LL_Init+0x94>)
 800e976:	2200      	movs	r2, #0
 800e978:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800e97a:	4b10      	ldr	r3, [pc, #64]	; (800e9bc <USBD_LL_Init+0x94>)
 800e97c:	2200      	movs	r2, #0
 800e97e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800e980:	4b0e      	ldr	r3, [pc, #56]	; (800e9bc <USBD_LL_Init+0x94>)
 800e982:	2200      	movs	r2, #0
 800e984:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800e986:	480d      	ldr	r0, [pc, #52]	; (800e9bc <USBD_LL_Init+0x94>)
 800e988:	f7f9 fc37 	bl	80081fa <HAL_PCD_Init>
 800e98c:	4603      	mov	r3, r0
 800e98e:	2b00      	cmp	r3, #0
 800e990:	d001      	beq.n	800e996 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800e992:	f7f4 ff65 	bl	8003860 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800e996:	2180      	movs	r1, #128	; 0x80
 800e998:	4808      	ldr	r0, [pc, #32]	; (800e9bc <USBD_LL_Init+0x94>)
 800e99a:	f7fa fd94 	bl	80094c6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800e99e:	2240      	movs	r2, #64	; 0x40
 800e9a0:	2100      	movs	r1, #0
 800e9a2:	4806      	ldr	r0, [pc, #24]	; (800e9bc <USBD_LL_Init+0x94>)
 800e9a4:	f7fa fd48 	bl	8009438 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800e9a8:	2280      	movs	r2, #128	; 0x80
 800e9aa:	2101      	movs	r1, #1
 800e9ac:	4803      	ldr	r0, [pc, #12]	; (800e9bc <USBD_LL_Init+0x94>)
 800e9ae:	f7fa fd43 	bl	8009438 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800e9b2:	2300      	movs	r3, #0
}
 800e9b4:	4618      	mov	r0, r3
 800e9b6:	3708      	adds	r7, #8
 800e9b8:	46bd      	mov	sp, r7
 800e9ba:	bd80      	pop	{r7, pc}
 800e9bc:	20003998 	.word	0x20003998

0800e9c0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e9c0:	b580      	push	{r7, lr}
 800e9c2:	b084      	sub	sp, #16
 800e9c4:	af00      	add	r7, sp, #0
 800e9c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e9c8:	2300      	movs	r3, #0
 800e9ca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e9cc:	2300      	movs	r3, #0
 800e9ce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e9d6:	4618      	mov	r0, r3
 800e9d8:	f7f9 fd2c 	bl	8008434 <HAL_PCD_Start>
 800e9dc:	4603      	mov	r3, r0
 800e9de:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e9e0:	7bfb      	ldrb	r3, [r7, #15]
 800e9e2:	4618      	mov	r0, r3
 800e9e4:	f000 f92a 	bl	800ec3c <USBD_Get_USB_Status>
 800e9e8:	4603      	mov	r3, r0
 800e9ea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e9ec:	7bbb      	ldrb	r3, [r7, #14]
}
 800e9ee:	4618      	mov	r0, r3
 800e9f0:	3710      	adds	r7, #16
 800e9f2:	46bd      	mov	sp, r7
 800e9f4:	bd80      	pop	{r7, pc}

0800e9f6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e9f6:	b580      	push	{r7, lr}
 800e9f8:	b084      	sub	sp, #16
 800e9fa:	af00      	add	r7, sp, #0
 800e9fc:	6078      	str	r0, [r7, #4]
 800e9fe:	4608      	mov	r0, r1
 800ea00:	4611      	mov	r1, r2
 800ea02:	461a      	mov	r2, r3
 800ea04:	4603      	mov	r3, r0
 800ea06:	70fb      	strb	r3, [r7, #3]
 800ea08:	460b      	mov	r3, r1
 800ea0a:	70bb      	strb	r3, [r7, #2]
 800ea0c:	4613      	mov	r3, r2
 800ea0e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ea10:	2300      	movs	r3, #0
 800ea12:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ea14:	2300      	movs	r3, #0
 800ea16:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800ea1e:	78bb      	ldrb	r3, [r7, #2]
 800ea20:	883a      	ldrh	r2, [r7, #0]
 800ea22:	78f9      	ldrb	r1, [r7, #3]
 800ea24:	f7fa f910 	bl	8008c48 <HAL_PCD_EP_Open>
 800ea28:	4603      	mov	r3, r0
 800ea2a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ea2c:	7bfb      	ldrb	r3, [r7, #15]
 800ea2e:	4618      	mov	r0, r3
 800ea30:	f000 f904 	bl	800ec3c <USBD_Get_USB_Status>
 800ea34:	4603      	mov	r3, r0
 800ea36:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ea38:	7bbb      	ldrb	r3, [r7, #14]
}
 800ea3a:	4618      	mov	r0, r3
 800ea3c:	3710      	adds	r7, #16
 800ea3e:	46bd      	mov	sp, r7
 800ea40:	bd80      	pop	{r7, pc}

0800ea42 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ea42:	b580      	push	{r7, lr}
 800ea44:	b084      	sub	sp, #16
 800ea46:	af00      	add	r7, sp, #0
 800ea48:	6078      	str	r0, [r7, #4]
 800ea4a:	460b      	mov	r3, r1
 800ea4c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ea4e:	2300      	movs	r3, #0
 800ea50:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ea52:	2300      	movs	r3, #0
 800ea54:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ea5c:	78fa      	ldrb	r2, [r7, #3]
 800ea5e:	4611      	mov	r1, r2
 800ea60:	4618      	mov	r0, r3
 800ea62:	f7fa f959 	bl	8008d18 <HAL_PCD_EP_Close>
 800ea66:	4603      	mov	r3, r0
 800ea68:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ea6a:	7bfb      	ldrb	r3, [r7, #15]
 800ea6c:	4618      	mov	r0, r3
 800ea6e:	f000 f8e5 	bl	800ec3c <USBD_Get_USB_Status>
 800ea72:	4603      	mov	r3, r0
 800ea74:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ea76:	7bbb      	ldrb	r3, [r7, #14]
}
 800ea78:	4618      	mov	r0, r3
 800ea7a:	3710      	adds	r7, #16
 800ea7c:	46bd      	mov	sp, r7
 800ea7e:	bd80      	pop	{r7, pc}

0800ea80 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ea80:	b580      	push	{r7, lr}
 800ea82:	b084      	sub	sp, #16
 800ea84:	af00      	add	r7, sp, #0
 800ea86:	6078      	str	r0, [r7, #4]
 800ea88:	460b      	mov	r3, r1
 800ea8a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ea8c:	2300      	movs	r3, #0
 800ea8e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ea90:	2300      	movs	r3, #0
 800ea92:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ea9a:	78fa      	ldrb	r2, [r7, #3]
 800ea9c:	4611      	mov	r1, r2
 800ea9e:	4618      	mov	r0, r3
 800eaa0:	f7fa fa31 	bl	8008f06 <HAL_PCD_EP_SetStall>
 800eaa4:	4603      	mov	r3, r0
 800eaa6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800eaa8:	7bfb      	ldrb	r3, [r7, #15]
 800eaaa:	4618      	mov	r0, r3
 800eaac:	f000 f8c6 	bl	800ec3c <USBD_Get_USB_Status>
 800eab0:	4603      	mov	r3, r0
 800eab2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800eab4:	7bbb      	ldrb	r3, [r7, #14]
}
 800eab6:	4618      	mov	r0, r3
 800eab8:	3710      	adds	r7, #16
 800eaba:	46bd      	mov	sp, r7
 800eabc:	bd80      	pop	{r7, pc}

0800eabe <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800eabe:	b580      	push	{r7, lr}
 800eac0:	b084      	sub	sp, #16
 800eac2:	af00      	add	r7, sp, #0
 800eac4:	6078      	str	r0, [r7, #4]
 800eac6:	460b      	mov	r3, r1
 800eac8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800eaca:	2300      	movs	r3, #0
 800eacc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800eace:	2300      	movs	r3, #0
 800ead0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ead8:	78fa      	ldrb	r2, [r7, #3]
 800eada:	4611      	mov	r1, r2
 800eadc:	4618      	mov	r0, r3
 800eade:	f7fa fa76 	bl	8008fce <HAL_PCD_EP_ClrStall>
 800eae2:	4603      	mov	r3, r0
 800eae4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800eae6:	7bfb      	ldrb	r3, [r7, #15]
 800eae8:	4618      	mov	r0, r3
 800eaea:	f000 f8a7 	bl	800ec3c <USBD_Get_USB_Status>
 800eaee:	4603      	mov	r3, r0
 800eaf0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800eaf2:	7bbb      	ldrb	r3, [r7, #14]
}
 800eaf4:	4618      	mov	r0, r3
 800eaf6:	3710      	adds	r7, #16
 800eaf8:	46bd      	mov	sp, r7
 800eafa:	bd80      	pop	{r7, pc}

0800eafc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800eafc:	b480      	push	{r7}
 800eafe:	b085      	sub	sp, #20
 800eb00:	af00      	add	r7, sp, #0
 800eb02:	6078      	str	r0, [r7, #4]
 800eb04:	460b      	mov	r3, r1
 800eb06:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800eb0e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800eb10:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800eb14:	2b00      	cmp	r3, #0
 800eb16:	da0b      	bge.n	800eb30 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800eb18:	78fb      	ldrb	r3, [r7, #3]
 800eb1a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800eb1e:	68f9      	ldr	r1, [r7, #12]
 800eb20:	4613      	mov	r3, r2
 800eb22:	00db      	lsls	r3, r3, #3
 800eb24:	1a9b      	subs	r3, r3, r2
 800eb26:	009b      	lsls	r3, r3, #2
 800eb28:	440b      	add	r3, r1
 800eb2a:	333e      	adds	r3, #62	; 0x3e
 800eb2c:	781b      	ldrb	r3, [r3, #0]
 800eb2e:	e00b      	b.n	800eb48 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800eb30:	78fb      	ldrb	r3, [r7, #3]
 800eb32:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800eb36:	68f9      	ldr	r1, [r7, #12]
 800eb38:	4613      	mov	r3, r2
 800eb3a:	00db      	lsls	r3, r3, #3
 800eb3c:	1a9b      	subs	r3, r3, r2
 800eb3e:	009b      	lsls	r3, r3, #2
 800eb40:	440b      	add	r3, r1
 800eb42:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800eb46:	781b      	ldrb	r3, [r3, #0]
  }
}
 800eb48:	4618      	mov	r0, r3
 800eb4a:	3714      	adds	r7, #20
 800eb4c:	46bd      	mov	sp, r7
 800eb4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb52:	4770      	bx	lr

0800eb54 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800eb54:	b580      	push	{r7, lr}
 800eb56:	b084      	sub	sp, #16
 800eb58:	af00      	add	r7, sp, #0
 800eb5a:	6078      	str	r0, [r7, #4]
 800eb5c:	460b      	mov	r3, r1
 800eb5e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800eb60:	2300      	movs	r3, #0
 800eb62:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800eb64:	2300      	movs	r3, #0
 800eb66:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800eb6e:	78fa      	ldrb	r2, [r7, #3]
 800eb70:	4611      	mov	r1, r2
 800eb72:	4618      	mov	r0, r3
 800eb74:	f7fa f843 	bl	8008bfe <HAL_PCD_SetAddress>
 800eb78:	4603      	mov	r3, r0
 800eb7a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800eb7c:	7bfb      	ldrb	r3, [r7, #15]
 800eb7e:	4618      	mov	r0, r3
 800eb80:	f000 f85c 	bl	800ec3c <USBD_Get_USB_Status>
 800eb84:	4603      	mov	r3, r0
 800eb86:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800eb88:	7bbb      	ldrb	r3, [r7, #14]
}
 800eb8a:	4618      	mov	r0, r3
 800eb8c:	3710      	adds	r7, #16
 800eb8e:	46bd      	mov	sp, r7
 800eb90:	bd80      	pop	{r7, pc}

0800eb92 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800eb92:	b580      	push	{r7, lr}
 800eb94:	b086      	sub	sp, #24
 800eb96:	af00      	add	r7, sp, #0
 800eb98:	60f8      	str	r0, [r7, #12]
 800eb9a:	607a      	str	r2, [r7, #4]
 800eb9c:	603b      	str	r3, [r7, #0]
 800eb9e:	460b      	mov	r3, r1
 800eba0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800eba2:	2300      	movs	r3, #0
 800eba4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800eba6:	2300      	movs	r3, #0
 800eba8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ebaa:	68fb      	ldr	r3, [r7, #12]
 800ebac:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800ebb0:	7af9      	ldrb	r1, [r7, #11]
 800ebb2:	683b      	ldr	r3, [r7, #0]
 800ebb4:	687a      	ldr	r2, [r7, #4]
 800ebb6:	f7fa f95c 	bl	8008e72 <HAL_PCD_EP_Transmit>
 800ebba:	4603      	mov	r3, r0
 800ebbc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ebbe:	7dfb      	ldrb	r3, [r7, #23]
 800ebc0:	4618      	mov	r0, r3
 800ebc2:	f000 f83b 	bl	800ec3c <USBD_Get_USB_Status>
 800ebc6:	4603      	mov	r3, r0
 800ebc8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ebca:	7dbb      	ldrb	r3, [r7, #22]
}
 800ebcc:	4618      	mov	r0, r3
 800ebce:	3718      	adds	r7, #24
 800ebd0:	46bd      	mov	sp, r7
 800ebd2:	bd80      	pop	{r7, pc}

0800ebd4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ebd4:	b580      	push	{r7, lr}
 800ebd6:	b086      	sub	sp, #24
 800ebd8:	af00      	add	r7, sp, #0
 800ebda:	60f8      	str	r0, [r7, #12]
 800ebdc:	607a      	str	r2, [r7, #4]
 800ebde:	603b      	str	r3, [r7, #0]
 800ebe0:	460b      	mov	r3, r1
 800ebe2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ebe4:	2300      	movs	r3, #0
 800ebe6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ebe8:	2300      	movs	r3, #0
 800ebea:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ebec:	68fb      	ldr	r3, [r7, #12]
 800ebee:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800ebf2:	7af9      	ldrb	r1, [r7, #11]
 800ebf4:	683b      	ldr	r3, [r7, #0]
 800ebf6:	687a      	ldr	r2, [r7, #4]
 800ebf8:	f7fa f8d8 	bl	8008dac <HAL_PCD_EP_Receive>
 800ebfc:	4603      	mov	r3, r0
 800ebfe:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ec00:	7dfb      	ldrb	r3, [r7, #23]
 800ec02:	4618      	mov	r0, r3
 800ec04:	f000 f81a 	bl	800ec3c <USBD_Get_USB_Status>
 800ec08:	4603      	mov	r3, r0
 800ec0a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ec0c:	7dbb      	ldrb	r3, [r7, #22]
}
 800ec0e:	4618      	mov	r0, r3
 800ec10:	3718      	adds	r7, #24
 800ec12:	46bd      	mov	sp, r7
 800ec14:	bd80      	pop	{r7, pc}

0800ec16 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ec16:	b580      	push	{r7, lr}
 800ec18:	b082      	sub	sp, #8
 800ec1a:	af00      	add	r7, sp, #0
 800ec1c:	6078      	str	r0, [r7, #4]
 800ec1e:	460b      	mov	r3, r1
 800ec20:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ec28:	78fa      	ldrb	r2, [r7, #3]
 800ec2a:	4611      	mov	r1, r2
 800ec2c:	4618      	mov	r0, r3
 800ec2e:	f7fa f908 	bl	8008e42 <HAL_PCD_EP_GetRxCount>
 800ec32:	4603      	mov	r3, r0
}
 800ec34:	4618      	mov	r0, r3
 800ec36:	3708      	adds	r7, #8
 800ec38:	46bd      	mov	sp, r7
 800ec3a:	bd80      	pop	{r7, pc}

0800ec3c <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ec3c:	b480      	push	{r7}
 800ec3e:	b085      	sub	sp, #20
 800ec40:	af00      	add	r7, sp, #0
 800ec42:	4603      	mov	r3, r0
 800ec44:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ec46:	2300      	movs	r3, #0
 800ec48:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ec4a:	79fb      	ldrb	r3, [r7, #7]
 800ec4c:	2b03      	cmp	r3, #3
 800ec4e:	d817      	bhi.n	800ec80 <USBD_Get_USB_Status+0x44>
 800ec50:	a201      	add	r2, pc, #4	; (adr r2, 800ec58 <USBD_Get_USB_Status+0x1c>)
 800ec52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ec56:	bf00      	nop
 800ec58:	0800ec69 	.word	0x0800ec69
 800ec5c:	0800ec6f 	.word	0x0800ec6f
 800ec60:	0800ec75 	.word	0x0800ec75
 800ec64:	0800ec7b 	.word	0x0800ec7b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ec68:	2300      	movs	r3, #0
 800ec6a:	73fb      	strb	r3, [r7, #15]
    break;
 800ec6c:	e00b      	b.n	800ec86 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ec6e:	2303      	movs	r3, #3
 800ec70:	73fb      	strb	r3, [r7, #15]
    break;
 800ec72:	e008      	b.n	800ec86 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ec74:	2301      	movs	r3, #1
 800ec76:	73fb      	strb	r3, [r7, #15]
    break;
 800ec78:	e005      	b.n	800ec86 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ec7a:	2303      	movs	r3, #3
 800ec7c:	73fb      	strb	r3, [r7, #15]
    break;
 800ec7e:	e002      	b.n	800ec86 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ec80:	2303      	movs	r3, #3
 800ec82:	73fb      	strb	r3, [r7, #15]
    break;
 800ec84:	bf00      	nop
  }
  return usb_status;
 800ec86:	7bfb      	ldrb	r3, [r7, #15]
}
 800ec88:	4618      	mov	r0, r3
 800ec8a:	3714      	adds	r7, #20
 800ec8c:	46bd      	mov	sp, r7
 800ec8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec92:	4770      	bx	lr

0800ec94 <__errno>:
 800ec94:	4b01      	ldr	r3, [pc, #4]	; (800ec9c <__errno+0x8>)
 800ec96:	6818      	ldr	r0, [r3, #0]
 800ec98:	4770      	bx	lr
 800ec9a:	bf00      	nop
 800ec9c:	200001ac 	.word	0x200001ac

0800eca0 <__libc_init_array>:
 800eca0:	b570      	push	{r4, r5, r6, lr}
 800eca2:	4e0d      	ldr	r6, [pc, #52]	; (800ecd8 <__libc_init_array+0x38>)
 800eca4:	4c0d      	ldr	r4, [pc, #52]	; (800ecdc <__libc_init_array+0x3c>)
 800eca6:	1ba4      	subs	r4, r4, r6
 800eca8:	10a4      	asrs	r4, r4, #2
 800ecaa:	2500      	movs	r5, #0
 800ecac:	42a5      	cmp	r5, r4
 800ecae:	d109      	bne.n	800ecc4 <__libc_init_array+0x24>
 800ecb0:	4e0b      	ldr	r6, [pc, #44]	; (800ece0 <__libc_init_array+0x40>)
 800ecb2:	4c0c      	ldr	r4, [pc, #48]	; (800ece4 <__libc_init_array+0x44>)
 800ecb4:	f002 ff26 	bl	8011b04 <_init>
 800ecb8:	1ba4      	subs	r4, r4, r6
 800ecba:	10a4      	asrs	r4, r4, #2
 800ecbc:	2500      	movs	r5, #0
 800ecbe:	42a5      	cmp	r5, r4
 800ecc0:	d105      	bne.n	800ecce <__libc_init_array+0x2e>
 800ecc2:	bd70      	pop	{r4, r5, r6, pc}
 800ecc4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ecc8:	4798      	blx	r3
 800ecca:	3501      	adds	r5, #1
 800eccc:	e7ee      	b.n	800ecac <__libc_init_array+0xc>
 800ecce:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ecd2:	4798      	blx	r3
 800ecd4:	3501      	adds	r5, #1
 800ecd6:	e7f2      	b.n	800ecbe <__libc_init_array+0x1e>
 800ecd8:	08011e08 	.word	0x08011e08
 800ecdc:	08011e08 	.word	0x08011e08
 800ece0:	08011e08 	.word	0x08011e08
 800ece4:	08011e0c 	.word	0x08011e0c

0800ece8 <malloc>:
 800ece8:	4b02      	ldr	r3, [pc, #8]	; (800ecf4 <malloc+0xc>)
 800ecea:	4601      	mov	r1, r0
 800ecec:	6818      	ldr	r0, [r3, #0]
 800ecee:	f000 b861 	b.w	800edb4 <_malloc_r>
 800ecf2:	bf00      	nop
 800ecf4:	200001ac 	.word	0x200001ac

0800ecf8 <free>:
 800ecf8:	4b02      	ldr	r3, [pc, #8]	; (800ed04 <free+0xc>)
 800ecfa:	4601      	mov	r1, r0
 800ecfc:	6818      	ldr	r0, [r3, #0]
 800ecfe:	f000 b80b 	b.w	800ed18 <_free_r>
 800ed02:	bf00      	nop
 800ed04:	200001ac 	.word	0x200001ac

0800ed08 <memset>:
 800ed08:	4402      	add	r2, r0
 800ed0a:	4603      	mov	r3, r0
 800ed0c:	4293      	cmp	r3, r2
 800ed0e:	d100      	bne.n	800ed12 <memset+0xa>
 800ed10:	4770      	bx	lr
 800ed12:	f803 1b01 	strb.w	r1, [r3], #1
 800ed16:	e7f9      	b.n	800ed0c <memset+0x4>

0800ed18 <_free_r>:
 800ed18:	b538      	push	{r3, r4, r5, lr}
 800ed1a:	4605      	mov	r5, r0
 800ed1c:	2900      	cmp	r1, #0
 800ed1e:	d045      	beq.n	800edac <_free_r+0x94>
 800ed20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ed24:	1f0c      	subs	r4, r1, #4
 800ed26:	2b00      	cmp	r3, #0
 800ed28:	bfb8      	it	lt
 800ed2a:	18e4      	addlt	r4, r4, r3
 800ed2c:	f000 f8d4 	bl	800eed8 <__malloc_lock>
 800ed30:	4a1f      	ldr	r2, [pc, #124]	; (800edb0 <_free_r+0x98>)
 800ed32:	6813      	ldr	r3, [r2, #0]
 800ed34:	4610      	mov	r0, r2
 800ed36:	b933      	cbnz	r3, 800ed46 <_free_r+0x2e>
 800ed38:	6063      	str	r3, [r4, #4]
 800ed3a:	6014      	str	r4, [r2, #0]
 800ed3c:	4628      	mov	r0, r5
 800ed3e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ed42:	f000 b8ca 	b.w	800eeda <__malloc_unlock>
 800ed46:	42a3      	cmp	r3, r4
 800ed48:	d90c      	bls.n	800ed64 <_free_r+0x4c>
 800ed4a:	6821      	ldr	r1, [r4, #0]
 800ed4c:	1862      	adds	r2, r4, r1
 800ed4e:	4293      	cmp	r3, r2
 800ed50:	bf04      	itt	eq
 800ed52:	681a      	ldreq	r2, [r3, #0]
 800ed54:	685b      	ldreq	r3, [r3, #4]
 800ed56:	6063      	str	r3, [r4, #4]
 800ed58:	bf04      	itt	eq
 800ed5a:	1852      	addeq	r2, r2, r1
 800ed5c:	6022      	streq	r2, [r4, #0]
 800ed5e:	6004      	str	r4, [r0, #0]
 800ed60:	e7ec      	b.n	800ed3c <_free_r+0x24>
 800ed62:	4613      	mov	r3, r2
 800ed64:	685a      	ldr	r2, [r3, #4]
 800ed66:	b10a      	cbz	r2, 800ed6c <_free_r+0x54>
 800ed68:	42a2      	cmp	r2, r4
 800ed6a:	d9fa      	bls.n	800ed62 <_free_r+0x4a>
 800ed6c:	6819      	ldr	r1, [r3, #0]
 800ed6e:	1858      	adds	r0, r3, r1
 800ed70:	42a0      	cmp	r0, r4
 800ed72:	d10b      	bne.n	800ed8c <_free_r+0x74>
 800ed74:	6820      	ldr	r0, [r4, #0]
 800ed76:	4401      	add	r1, r0
 800ed78:	1858      	adds	r0, r3, r1
 800ed7a:	4282      	cmp	r2, r0
 800ed7c:	6019      	str	r1, [r3, #0]
 800ed7e:	d1dd      	bne.n	800ed3c <_free_r+0x24>
 800ed80:	6810      	ldr	r0, [r2, #0]
 800ed82:	6852      	ldr	r2, [r2, #4]
 800ed84:	605a      	str	r2, [r3, #4]
 800ed86:	4401      	add	r1, r0
 800ed88:	6019      	str	r1, [r3, #0]
 800ed8a:	e7d7      	b.n	800ed3c <_free_r+0x24>
 800ed8c:	d902      	bls.n	800ed94 <_free_r+0x7c>
 800ed8e:	230c      	movs	r3, #12
 800ed90:	602b      	str	r3, [r5, #0]
 800ed92:	e7d3      	b.n	800ed3c <_free_r+0x24>
 800ed94:	6820      	ldr	r0, [r4, #0]
 800ed96:	1821      	adds	r1, r4, r0
 800ed98:	428a      	cmp	r2, r1
 800ed9a:	bf04      	itt	eq
 800ed9c:	6811      	ldreq	r1, [r2, #0]
 800ed9e:	6852      	ldreq	r2, [r2, #4]
 800eda0:	6062      	str	r2, [r4, #4]
 800eda2:	bf04      	itt	eq
 800eda4:	1809      	addeq	r1, r1, r0
 800eda6:	6021      	streq	r1, [r4, #0]
 800eda8:	605c      	str	r4, [r3, #4]
 800edaa:	e7c7      	b.n	800ed3c <_free_r+0x24>
 800edac:	bd38      	pop	{r3, r4, r5, pc}
 800edae:	bf00      	nop
 800edb0:	20000290 	.word	0x20000290

0800edb4 <_malloc_r>:
 800edb4:	b570      	push	{r4, r5, r6, lr}
 800edb6:	1ccd      	adds	r5, r1, #3
 800edb8:	f025 0503 	bic.w	r5, r5, #3
 800edbc:	3508      	adds	r5, #8
 800edbe:	2d0c      	cmp	r5, #12
 800edc0:	bf38      	it	cc
 800edc2:	250c      	movcc	r5, #12
 800edc4:	2d00      	cmp	r5, #0
 800edc6:	4606      	mov	r6, r0
 800edc8:	db01      	blt.n	800edce <_malloc_r+0x1a>
 800edca:	42a9      	cmp	r1, r5
 800edcc:	d903      	bls.n	800edd6 <_malloc_r+0x22>
 800edce:	230c      	movs	r3, #12
 800edd0:	6033      	str	r3, [r6, #0]
 800edd2:	2000      	movs	r0, #0
 800edd4:	bd70      	pop	{r4, r5, r6, pc}
 800edd6:	f000 f87f 	bl	800eed8 <__malloc_lock>
 800edda:	4a21      	ldr	r2, [pc, #132]	; (800ee60 <_malloc_r+0xac>)
 800eddc:	6814      	ldr	r4, [r2, #0]
 800edde:	4621      	mov	r1, r4
 800ede0:	b991      	cbnz	r1, 800ee08 <_malloc_r+0x54>
 800ede2:	4c20      	ldr	r4, [pc, #128]	; (800ee64 <_malloc_r+0xb0>)
 800ede4:	6823      	ldr	r3, [r4, #0]
 800ede6:	b91b      	cbnz	r3, 800edf0 <_malloc_r+0x3c>
 800ede8:	4630      	mov	r0, r6
 800edea:	f000 f83d 	bl	800ee68 <_sbrk_r>
 800edee:	6020      	str	r0, [r4, #0]
 800edf0:	4629      	mov	r1, r5
 800edf2:	4630      	mov	r0, r6
 800edf4:	f000 f838 	bl	800ee68 <_sbrk_r>
 800edf8:	1c43      	adds	r3, r0, #1
 800edfa:	d124      	bne.n	800ee46 <_malloc_r+0x92>
 800edfc:	230c      	movs	r3, #12
 800edfe:	6033      	str	r3, [r6, #0]
 800ee00:	4630      	mov	r0, r6
 800ee02:	f000 f86a 	bl	800eeda <__malloc_unlock>
 800ee06:	e7e4      	b.n	800edd2 <_malloc_r+0x1e>
 800ee08:	680b      	ldr	r3, [r1, #0]
 800ee0a:	1b5b      	subs	r3, r3, r5
 800ee0c:	d418      	bmi.n	800ee40 <_malloc_r+0x8c>
 800ee0e:	2b0b      	cmp	r3, #11
 800ee10:	d90f      	bls.n	800ee32 <_malloc_r+0x7e>
 800ee12:	600b      	str	r3, [r1, #0]
 800ee14:	50cd      	str	r5, [r1, r3]
 800ee16:	18cc      	adds	r4, r1, r3
 800ee18:	4630      	mov	r0, r6
 800ee1a:	f000 f85e 	bl	800eeda <__malloc_unlock>
 800ee1e:	f104 000b 	add.w	r0, r4, #11
 800ee22:	1d23      	adds	r3, r4, #4
 800ee24:	f020 0007 	bic.w	r0, r0, #7
 800ee28:	1ac3      	subs	r3, r0, r3
 800ee2a:	d0d3      	beq.n	800edd4 <_malloc_r+0x20>
 800ee2c:	425a      	negs	r2, r3
 800ee2e:	50e2      	str	r2, [r4, r3]
 800ee30:	e7d0      	b.n	800edd4 <_malloc_r+0x20>
 800ee32:	428c      	cmp	r4, r1
 800ee34:	684b      	ldr	r3, [r1, #4]
 800ee36:	bf16      	itet	ne
 800ee38:	6063      	strne	r3, [r4, #4]
 800ee3a:	6013      	streq	r3, [r2, #0]
 800ee3c:	460c      	movne	r4, r1
 800ee3e:	e7eb      	b.n	800ee18 <_malloc_r+0x64>
 800ee40:	460c      	mov	r4, r1
 800ee42:	6849      	ldr	r1, [r1, #4]
 800ee44:	e7cc      	b.n	800ede0 <_malloc_r+0x2c>
 800ee46:	1cc4      	adds	r4, r0, #3
 800ee48:	f024 0403 	bic.w	r4, r4, #3
 800ee4c:	42a0      	cmp	r0, r4
 800ee4e:	d005      	beq.n	800ee5c <_malloc_r+0xa8>
 800ee50:	1a21      	subs	r1, r4, r0
 800ee52:	4630      	mov	r0, r6
 800ee54:	f000 f808 	bl	800ee68 <_sbrk_r>
 800ee58:	3001      	adds	r0, #1
 800ee5a:	d0cf      	beq.n	800edfc <_malloc_r+0x48>
 800ee5c:	6025      	str	r5, [r4, #0]
 800ee5e:	e7db      	b.n	800ee18 <_malloc_r+0x64>
 800ee60:	20000290 	.word	0x20000290
 800ee64:	20000294 	.word	0x20000294

0800ee68 <_sbrk_r>:
 800ee68:	b538      	push	{r3, r4, r5, lr}
 800ee6a:	4c06      	ldr	r4, [pc, #24]	; (800ee84 <_sbrk_r+0x1c>)
 800ee6c:	2300      	movs	r3, #0
 800ee6e:	4605      	mov	r5, r0
 800ee70:	4608      	mov	r0, r1
 800ee72:	6023      	str	r3, [r4, #0]
 800ee74:	f7f4 fdf2 	bl	8003a5c <_sbrk>
 800ee78:	1c43      	adds	r3, r0, #1
 800ee7a:	d102      	bne.n	800ee82 <_sbrk_r+0x1a>
 800ee7c:	6823      	ldr	r3, [r4, #0]
 800ee7e:	b103      	cbz	r3, 800ee82 <_sbrk_r+0x1a>
 800ee80:	602b      	str	r3, [r5, #0]
 800ee82:	bd38      	pop	{r3, r4, r5, pc}
 800ee84:	20003da0 	.word	0x20003da0

0800ee88 <siprintf>:
 800ee88:	b40e      	push	{r1, r2, r3}
 800ee8a:	b500      	push	{lr}
 800ee8c:	b09c      	sub	sp, #112	; 0x70
 800ee8e:	ab1d      	add	r3, sp, #116	; 0x74
 800ee90:	9002      	str	r0, [sp, #8]
 800ee92:	9006      	str	r0, [sp, #24]
 800ee94:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ee98:	4809      	ldr	r0, [pc, #36]	; (800eec0 <siprintf+0x38>)
 800ee9a:	9107      	str	r1, [sp, #28]
 800ee9c:	9104      	str	r1, [sp, #16]
 800ee9e:	4909      	ldr	r1, [pc, #36]	; (800eec4 <siprintf+0x3c>)
 800eea0:	f853 2b04 	ldr.w	r2, [r3], #4
 800eea4:	9105      	str	r1, [sp, #20]
 800eea6:	6800      	ldr	r0, [r0, #0]
 800eea8:	9301      	str	r3, [sp, #4]
 800eeaa:	a902      	add	r1, sp, #8
 800eeac:	f000 f870 	bl	800ef90 <_svfiprintf_r>
 800eeb0:	9b02      	ldr	r3, [sp, #8]
 800eeb2:	2200      	movs	r2, #0
 800eeb4:	701a      	strb	r2, [r3, #0]
 800eeb6:	b01c      	add	sp, #112	; 0x70
 800eeb8:	f85d eb04 	ldr.w	lr, [sp], #4
 800eebc:	b003      	add	sp, #12
 800eebe:	4770      	bx	lr
 800eec0:	200001ac 	.word	0x200001ac
 800eec4:	ffff0208 	.word	0xffff0208

0800eec8 <strcpy>:
 800eec8:	4603      	mov	r3, r0
 800eeca:	f811 2b01 	ldrb.w	r2, [r1], #1
 800eece:	f803 2b01 	strb.w	r2, [r3], #1
 800eed2:	2a00      	cmp	r2, #0
 800eed4:	d1f9      	bne.n	800eeca <strcpy+0x2>
 800eed6:	4770      	bx	lr

0800eed8 <__malloc_lock>:
 800eed8:	4770      	bx	lr

0800eeda <__malloc_unlock>:
 800eeda:	4770      	bx	lr

0800eedc <__ssputs_r>:
 800eedc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eee0:	688e      	ldr	r6, [r1, #8]
 800eee2:	429e      	cmp	r6, r3
 800eee4:	4682      	mov	sl, r0
 800eee6:	460c      	mov	r4, r1
 800eee8:	4690      	mov	r8, r2
 800eeea:	4699      	mov	r9, r3
 800eeec:	d837      	bhi.n	800ef5e <__ssputs_r+0x82>
 800eeee:	898a      	ldrh	r2, [r1, #12]
 800eef0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800eef4:	d031      	beq.n	800ef5a <__ssputs_r+0x7e>
 800eef6:	6825      	ldr	r5, [r4, #0]
 800eef8:	6909      	ldr	r1, [r1, #16]
 800eefa:	1a6f      	subs	r7, r5, r1
 800eefc:	6965      	ldr	r5, [r4, #20]
 800eefe:	2302      	movs	r3, #2
 800ef00:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ef04:	fb95 f5f3 	sdiv	r5, r5, r3
 800ef08:	f109 0301 	add.w	r3, r9, #1
 800ef0c:	443b      	add	r3, r7
 800ef0e:	429d      	cmp	r5, r3
 800ef10:	bf38      	it	cc
 800ef12:	461d      	movcc	r5, r3
 800ef14:	0553      	lsls	r3, r2, #21
 800ef16:	d530      	bpl.n	800ef7a <__ssputs_r+0x9e>
 800ef18:	4629      	mov	r1, r5
 800ef1a:	f7ff ff4b 	bl	800edb4 <_malloc_r>
 800ef1e:	4606      	mov	r6, r0
 800ef20:	b950      	cbnz	r0, 800ef38 <__ssputs_r+0x5c>
 800ef22:	230c      	movs	r3, #12
 800ef24:	f8ca 3000 	str.w	r3, [sl]
 800ef28:	89a3      	ldrh	r3, [r4, #12]
 800ef2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ef2e:	81a3      	strh	r3, [r4, #12]
 800ef30:	f04f 30ff 	mov.w	r0, #4294967295
 800ef34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ef38:	463a      	mov	r2, r7
 800ef3a:	6921      	ldr	r1, [r4, #16]
 800ef3c:	f000 faa8 	bl	800f490 <memcpy>
 800ef40:	89a3      	ldrh	r3, [r4, #12]
 800ef42:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ef46:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ef4a:	81a3      	strh	r3, [r4, #12]
 800ef4c:	6126      	str	r6, [r4, #16]
 800ef4e:	6165      	str	r5, [r4, #20]
 800ef50:	443e      	add	r6, r7
 800ef52:	1bed      	subs	r5, r5, r7
 800ef54:	6026      	str	r6, [r4, #0]
 800ef56:	60a5      	str	r5, [r4, #8]
 800ef58:	464e      	mov	r6, r9
 800ef5a:	454e      	cmp	r6, r9
 800ef5c:	d900      	bls.n	800ef60 <__ssputs_r+0x84>
 800ef5e:	464e      	mov	r6, r9
 800ef60:	4632      	mov	r2, r6
 800ef62:	4641      	mov	r1, r8
 800ef64:	6820      	ldr	r0, [r4, #0]
 800ef66:	f000 fa9e 	bl	800f4a6 <memmove>
 800ef6a:	68a3      	ldr	r3, [r4, #8]
 800ef6c:	1b9b      	subs	r3, r3, r6
 800ef6e:	60a3      	str	r3, [r4, #8]
 800ef70:	6823      	ldr	r3, [r4, #0]
 800ef72:	441e      	add	r6, r3
 800ef74:	6026      	str	r6, [r4, #0]
 800ef76:	2000      	movs	r0, #0
 800ef78:	e7dc      	b.n	800ef34 <__ssputs_r+0x58>
 800ef7a:	462a      	mov	r2, r5
 800ef7c:	f000 faac 	bl	800f4d8 <_realloc_r>
 800ef80:	4606      	mov	r6, r0
 800ef82:	2800      	cmp	r0, #0
 800ef84:	d1e2      	bne.n	800ef4c <__ssputs_r+0x70>
 800ef86:	6921      	ldr	r1, [r4, #16]
 800ef88:	4650      	mov	r0, sl
 800ef8a:	f7ff fec5 	bl	800ed18 <_free_r>
 800ef8e:	e7c8      	b.n	800ef22 <__ssputs_r+0x46>

0800ef90 <_svfiprintf_r>:
 800ef90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef94:	461d      	mov	r5, r3
 800ef96:	898b      	ldrh	r3, [r1, #12]
 800ef98:	061f      	lsls	r7, r3, #24
 800ef9a:	b09d      	sub	sp, #116	; 0x74
 800ef9c:	4680      	mov	r8, r0
 800ef9e:	460c      	mov	r4, r1
 800efa0:	4616      	mov	r6, r2
 800efa2:	d50f      	bpl.n	800efc4 <_svfiprintf_r+0x34>
 800efa4:	690b      	ldr	r3, [r1, #16]
 800efa6:	b96b      	cbnz	r3, 800efc4 <_svfiprintf_r+0x34>
 800efa8:	2140      	movs	r1, #64	; 0x40
 800efaa:	f7ff ff03 	bl	800edb4 <_malloc_r>
 800efae:	6020      	str	r0, [r4, #0]
 800efb0:	6120      	str	r0, [r4, #16]
 800efb2:	b928      	cbnz	r0, 800efc0 <_svfiprintf_r+0x30>
 800efb4:	230c      	movs	r3, #12
 800efb6:	f8c8 3000 	str.w	r3, [r8]
 800efba:	f04f 30ff 	mov.w	r0, #4294967295
 800efbe:	e0c8      	b.n	800f152 <_svfiprintf_r+0x1c2>
 800efc0:	2340      	movs	r3, #64	; 0x40
 800efc2:	6163      	str	r3, [r4, #20]
 800efc4:	2300      	movs	r3, #0
 800efc6:	9309      	str	r3, [sp, #36]	; 0x24
 800efc8:	2320      	movs	r3, #32
 800efca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800efce:	2330      	movs	r3, #48	; 0x30
 800efd0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800efd4:	9503      	str	r5, [sp, #12]
 800efd6:	f04f 0b01 	mov.w	fp, #1
 800efda:	4637      	mov	r7, r6
 800efdc:	463d      	mov	r5, r7
 800efde:	f815 3b01 	ldrb.w	r3, [r5], #1
 800efe2:	b10b      	cbz	r3, 800efe8 <_svfiprintf_r+0x58>
 800efe4:	2b25      	cmp	r3, #37	; 0x25
 800efe6:	d13e      	bne.n	800f066 <_svfiprintf_r+0xd6>
 800efe8:	ebb7 0a06 	subs.w	sl, r7, r6
 800efec:	d00b      	beq.n	800f006 <_svfiprintf_r+0x76>
 800efee:	4653      	mov	r3, sl
 800eff0:	4632      	mov	r2, r6
 800eff2:	4621      	mov	r1, r4
 800eff4:	4640      	mov	r0, r8
 800eff6:	f7ff ff71 	bl	800eedc <__ssputs_r>
 800effa:	3001      	adds	r0, #1
 800effc:	f000 80a4 	beq.w	800f148 <_svfiprintf_r+0x1b8>
 800f000:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f002:	4453      	add	r3, sl
 800f004:	9309      	str	r3, [sp, #36]	; 0x24
 800f006:	783b      	ldrb	r3, [r7, #0]
 800f008:	2b00      	cmp	r3, #0
 800f00a:	f000 809d 	beq.w	800f148 <_svfiprintf_r+0x1b8>
 800f00e:	2300      	movs	r3, #0
 800f010:	f04f 32ff 	mov.w	r2, #4294967295
 800f014:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f018:	9304      	str	r3, [sp, #16]
 800f01a:	9307      	str	r3, [sp, #28]
 800f01c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f020:	931a      	str	r3, [sp, #104]	; 0x68
 800f022:	462f      	mov	r7, r5
 800f024:	2205      	movs	r2, #5
 800f026:	f817 1b01 	ldrb.w	r1, [r7], #1
 800f02a:	4850      	ldr	r0, [pc, #320]	; (800f16c <_svfiprintf_r+0x1dc>)
 800f02c:	f7f1 f8d8 	bl	80001e0 <memchr>
 800f030:	9b04      	ldr	r3, [sp, #16]
 800f032:	b9d0      	cbnz	r0, 800f06a <_svfiprintf_r+0xda>
 800f034:	06d9      	lsls	r1, r3, #27
 800f036:	bf44      	itt	mi
 800f038:	2220      	movmi	r2, #32
 800f03a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800f03e:	071a      	lsls	r2, r3, #28
 800f040:	bf44      	itt	mi
 800f042:	222b      	movmi	r2, #43	; 0x2b
 800f044:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800f048:	782a      	ldrb	r2, [r5, #0]
 800f04a:	2a2a      	cmp	r2, #42	; 0x2a
 800f04c:	d015      	beq.n	800f07a <_svfiprintf_r+0xea>
 800f04e:	9a07      	ldr	r2, [sp, #28]
 800f050:	462f      	mov	r7, r5
 800f052:	2000      	movs	r0, #0
 800f054:	250a      	movs	r5, #10
 800f056:	4639      	mov	r1, r7
 800f058:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f05c:	3b30      	subs	r3, #48	; 0x30
 800f05e:	2b09      	cmp	r3, #9
 800f060:	d94d      	bls.n	800f0fe <_svfiprintf_r+0x16e>
 800f062:	b1b8      	cbz	r0, 800f094 <_svfiprintf_r+0x104>
 800f064:	e00f      	b.n	800f086 <_svfiprintf_r+0xf6>
 800f066:	462f      	mov	r7, r5
 800f068:	e7b8      	b.n	800efdc <_svfiprintf_r+0x4c>
 800f06a:	4a40      	ldr	r2, [pc, #256]	; (800f16c <_svfiprintf_r+0x1dc>)
 800f06c:	1a80      	subs	r0, r0, r2
 800f06e:	fa0b f000 	lsl.w	r0, fp, r0
 800f072:	4318      	orrs	r0, r3
 800f074:	9004      	str	r0, [sp, #16]
 800f076:	463d      	mov	r5, r7
 800f078:	e7d3      	b.n	800f022 <_svfiprintf_r+0x92>
 800f07a:	9a03      	ldr	r2, [sp, #12]
 800f07c:	1d11      	adds	r1, r2, #4
 800f07e:	6812      	ldr	r2, [r2, #0]
 800f080:	9103      	str	r1, [sp, #12]
 800f082:	2a00      	cmp	r2, #0
 800f084:	db01      	blt.n	800f08a <_svfiprintf_r+0xfa>
 800f086:	9207      	str	r2, [sp, #28]
 800f088:	e004      	b.n	800f094 <_svfiprintf_r+0x104>
 800f08a:	4252      	negs	r2, r2
 800f08c:	f043 0302 	orr.w	r3, r3, #2
 800f090:	9207      	str	r2, [sp, #28]
 800f092:	9304      	str	r3, [sp, #16]
 800f094:	783b      	ldrb	r3, [r7, #0]
 800f096:	2b2e      	cmp	r3, #46	; 0x2e
 800f098:	d10c      	bne.n	800f0b4 <_svfiprintf_r+0x124>
 800f09a:	787b      	ldrb	r3, [r7, #1]
 800f09c:	2b2a      	cmp	r3, #42	; 0x2a
 800f09e:	d133      	bne.n	800f108 <_svfiprintf_r+0x178>
 800f0a0:	9b03      	ldr	r3, [sp, #12]
 800f0a2:	1d1a      	adds	r2, r3, #4
 800f0a4:	681b      	ldr	r3, [r3, #0]
 800f0a6:	9203      	str	r2, [sp, #12]
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	bfb8      	it	lt
 800f0ac:	f04f 33ff 	movlt.w	r3, #4294967295
 800f0b0:	3702      	adds	r7, #2
 800f0b2:	9305      	str	r3, [sp, #20]
 800f0b4:	4d2e      	ldr	r5, [pc, #184]	; (800f170 <_svfiprintf_r+0x1e0>)
 800f0b6:	7839      	ldrb	r1, [r7, #0]
 800f0b8:	2203      	movs	r2, #3
 800f0ba:	4628      	mov	r0, r5
 800f0bc:	f7f1 f890 	bl	80001e0 <memchr>
 800f0c0:	b138      	cbz	r0, 800f0d2 <_svfiprintf_r+0x142>
 800f0c2:	2340      	movs	r3, #64	; 0x40
 800f0c4:	1b40      	subs	r0, r0, r5
 800f0c6:	fa03 f000 	lsl.w	r0, r3, r0
 800f0ca:	9b04      	ldr	r3, [sp, #16]
 800f0cc:	4303      	orrs	r3, r0
 800f0ce:	3701      	adds	r7, #1
 800f0d0:	9304      	str	r3, [sp, #16]
 800f0d2:	7839      	ldrb	r1, [r7, #0]
 800f0d4:	4827      	ldr	r0, [pc, #156]	; (800f174 <_svfiprintf_r+0x1e4>)
 800f0d6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f0da:	2206      	movs	r2, #6
 800f0dc:	1c7e      	adds	r6, r7, #1
 800f0de:	f7f1 f87f 	bl	80001e0 <memchr>
 800f0e2:	2800      	cmp	r0, #0
 800f0e4:	d038      	beq.n	800f158 <_svfiprintf_r+0x1c8>
 800f0e6:	4b24      	ldr	r3, [pc, #144]	; (800f178 <_svfiprintf_r+0x1e8>)
 800f0e8:	bb13      	cbnz	r3, 800f130 <_svfiprintf_r+0x1a0>
 800f0ea:	9b03      	ldr	r3, [sp, #12]
 800f0ec:	3307      	adds	r3, #7
 800f0ee:	f023 0307 	bic.w	r3, r3, #7
 800f0f2:	3308      	adds	r3, #8
 800f0f4:	9303      	str	r3, [sp, #12]
 800f0f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f0f8:	444b      	add	r3, r9
 800f0fa:	9309      	str	r3, [sp, #36]	; 0x24
 800f0fc:	e76d      	b.n	800efda <_svfiprintf_r+0x4a>
 800f0fe:	fb05 3202 	mla	r2, r5, r2, r3
 800f102:	2001      	movs	r0, #1
 800f104:	460f      	mov	r7, r1
 800f106:	e7a6      	b.n	800f056 <_svfiprintf_r+0xc6>
 800f108:	2300      	movs	r3, #0
 800f10a:	3701      	adds	r7, #1
 800f10c:	9305      	str	r3, [sp, #20]
 800f10e:	4619      	mov	r1, r3
 800f110:	250a      	movs	r5, #10
 800f112:	4638      	mov	r0, r7
 800f114:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f118:	3a30      	subs	r2, #48	; 0x30
 800f11a:	2a09      	cmp	r2, #9
 800f11c:	d903      	bls.n	800f126 <_svfiprintf_r+0x196>
 800f11e:	2b00      	cmp	r3, #0
 800f120:	d0c8      	beq.n	800f0b4 <_svfiprintf_r+0x124>
 800f122:	9105      	str	r1, [sp, #20]
 800f124:	e7c6      	b.n	800f0b4 <_svfiprintf_r+0x124>
 800f126:	fb05 2101 	mla	r1, r5, r1, r2
 800f12a:	2301      	movs	r3, #1
 800f12c:	4607      	mov	r7, r0
 800f12e:	e7f0      	b.n	800f112 <_svfiprintf_r+0x182>
 800f130:	ab03      	add	r3, sp, #12
 800f132:	9300      	str	r3, [sp, #0]
 800f134:	4622      	mov	r2, r4
 800f136:	4b11      	ldr	r3, [pc, #68]	; (800f17c <_svfiprintf_r+0x1ec>)
 800f138:	a904      	add	r1, sp, #16
 800f13a:	4640      	mov	r0, r8
 800f13c:	f3af 8000 	nop.w
 800f140:	f1b0 3fff 	cmp.w	r0, #4294967295
 800f144:	4681      	mov	r9, r0
 800f146:	d1d6      	bne.n	800f0f6 <_svfiprintf_r+0x166>
 800f148:	89a3      	ldrh	r3, [r4, #12]
 800f14a:	065b      	lsls	r3, r3, #25
 800f14c:	f53f af35 	bmi.w	800efba <_svfiprintf_r+0x2a>
 800f150:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f152:	b01d      	add	sp, #116	; 0x74
 800f154:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f158:	ab03      	add	r3, sp, #12
 800f15a:	9300      	str	r3, [sp, #0]
 800f15c:	4622      	mov	r2, r4
 800f15e:	4b07      	ldr	r3, [pc, #28]	; (800f17c <_svfiprintf_r+0x1ec>)
 800f160:	a904      	add	r1, sp, #16
 800f162:	4640      	mov	r0, r8
 800f164:	f000 f882 	bl	800f26c <_printf_i>
 800f168:	e7ea      	b.n	800f140 <_svfiprintf_r+0x1b0>
 800f16a:	bf00      	nop
 800f16c:	08011ba4 	.word	0x08011ba4
 800f170:	08011baa 	.word	0x08011baa
 800f174:	08011bae 	.word	0x08011bae
 800f178:	00000000 	.word	0x00000000
 800f17c:	0800eedd 	.word	0x0800eedd

0800f180 <_printf_common>:
 800f180:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f184:	4691      	mov	r9, r2
 800f186:	461f      	mov	r7, r3
 800f188:	688a      	ldr	r2, [r1, #8]
 800f18a:	690b      	ldr	r3, [r1, #16]
 800f18c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f190:	4293      	cmp	r3, r2
 800f192:	bfb8      	it	lt
 800f194:	4613      	movlt	r3, r2
 800f196:	f8c9 3000 	str.w	r3, [r9]
 800f19a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f19e:	4606      	mov	r6, r0
 800f1a0:	460c      	mov	r4, r1
 800f1a2:	b112      	cbz	r2, 800f1aa <_printf_common+0x2a>
 800f1a4:	3301      	adds	r3, #1
 800f1a6:	f8c9 3000 	str.w	r3, [r9]
 800f1aa:	6823      	ldr	r3, [r4, #0]
 800f1ac:	0699      	lsls	r1, r3, #26
 800f1ae:	bf42      	ittt	mi
 800f1b0:	f8d9 3000 	ldrmi.w	r3, [r9]
 800f1b4:	3302      	addmi	r3, #2
 800f1b6:	f8c9 3000 	strmi.w	r3, [r9]
 800f1ba:	6825      	ldr	r5, [r4, #0]
 800f1bc:	f015 0506 	ands.w	r5, r5, #6
 800f1c0:	d107      	bne.n	800f1d2 <_printf_common+0x52>
 800f1c2:	f104 0a19 	add.w	sl, r4, #25
 800f1c6:	68e3      	ldr	r3, [r4, #12]
 800f1c8:	f8d9 2000 	ldr.w	r2, [r9]
 800f1cc:	1a9b      	subs	r3, r3, r2
 800f1ce:	42ab      	cmp	r3, r5
 800f1d0:	dc28      	bgt.n	800f224 <_printf_common+0xa4>
 800f1d2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800f1d6:	6822      	ldr	r2, [r4, #0]
 800f1d8:	3300      	adds	r3, #0
 800f1da:	bf18      	it	ne
 800f1dc:	2301      	movne	r3, #1
 800f1de:	0692      	lsls	r2, r2, #26
 800f1e0:	d42d      	bmi.n	800f23e <_printf_common+0xbe>
 800f1e2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f1e6:	4639      	mov	r1, r7
 800f1e8:	4630      	mov	r0, r6
 800f1ea:	47c0      	blx	r8
 800f1ec:	3001      	adds	r0, #1
 800f1ee:	d020      	beq.n	800f232 <_printf_common+0xb2>
 800f1f0:	6823      	ldr	r3, [r4, #0]
 800f1f2:	68e5      	ldr	r5, [r4, #12]
 800f1f4:	f8d9 2000 	ldr.w	r2, [r9]
 800f1f8:	f003 0306 	and.w	r3, r3, #6
 800f1fc:	2b04      	cmp	r3, #4
 800f1fe:	bf08      	it	eq
 800f200:	1aad      	subeq	r5, r5, r2
 800f202:	68a3      	ldr	r3, [r4, #8]
 800f204:	6922      	ldr	r2, [r4, #16]
 800f206:	bf0c      	ite	eq
 800f208:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f20c:	2500      	movne	r5, #0
 800f20e:	4293      	cmp	r3, r2
 800f210:	bfc4      	itt	gt
 800f212:	1a9b      	subgt	r3, r3, r2
 800f214:	18ed      	addgt	r5, r5, r3
 800f216:	f04f 0900 	mov.w	r9, #0
 800f21a:	341a      	adds	r4, #26
 800f21c:	454d      	cmp	r5, r9
 800f21e:	d11a      	bne.n	800f256 <_printf_common+0xd6>
 800f220:	2000      	movs	r0, #0
 800f222:	e008      	b.n	800f236 <_printf_common+0xb6>
 800f224:	2301      	movs	r3, #1
 800f226:	4652      	mov	r2, sl
 800f228:	4639      	mov	r1, r7
 800f22a:	4630      	mov	r0, r6
 800f22c:	47c0      	blx	r8
 800f22e:	3001      	adds	r0, #1
 800f230:	d103      	bne.n	800f23a <_printf_common+0xba>
 800f232:	f04f 30ff 	mov.w	r0, #4294967295
 800f236:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f23a:	3501      	adds	r5, #1
 800f23c:	e7c3      	b.n	800f1c6 <_printf_common+0x46>
 800f23e:	18e1      	adds	r1, r4, r3
 800f240:	1c5a      	adds	r2, r3, #1
 800f242:	2030      	movs	r0, #48	; 0x30
 800f244:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f248:	4422      	add	r2, r4
 800f24a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f24e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f252:	3302      	adds	r3, #2
 800f254:	e7c5      	b.n	800f1e2 <_printf_common+0x62>
 800f256:	2301      	movs	r3, #1
 800f258:	4622      	mov	r2, r4
 800f25a:	4639      	mov	r1, r7
 800f25c:	4630      	mov	r0, r6
 800f25e:	47c0      	blx	r8
 800f260:	3001      	adds	r0, #1
 800f262:	d0e6      	beq.n	800f232 <_printf_common+0xb2>
 800f264:	f109 0901 	add.w	r9, r9, #1
 800f268:	e7d8      	b.n	800f21c <_printf_common+0x9c>
	...

0800f26c <_printf_i>:
 800f26c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f270:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800f274:	460c      	mov	r4, r1
 800f276:	7e09      	ldrb	r1, [r1, #24]
 800f278:	b085      	sub	sp, #20
 800f27a:	296e      	cmp	r1, #110	; 0x6e
 800f27c:	4617      	mov	r7, r2
 800f27e:	4606      	mov	r6, r0
 800f280:	4698      	mov	r8, r3
 800f282:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f284:	f000 80b3 	beq.w	800f3ee <_printf_i+0x182>
 800f288:	d822      	bhi.n	800f2d0 <_printf_i+0x64>
 800f28a:	2963      	cmp	r1, #99	; 0x63
 800f28c:	d036      	beq.n	800f2fc <_printf_i+0x90>
 800f28e:	d80a      	bhi.n	800f2a6 <_printf_i+0x3a>
 800f290:	2900      	cmp	r1, #0
 800f292:	f000 80b9 	beq.w	800f408 <_printf_i+0x19c>
 800f296:	2958      	cmp	r1, #88	; 0x58
 800f298:	f000 8083 	beq.w	800f3a2 <_printf_i+0x136>
 800f29c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f2a0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800f2a4:	e032      	b.n	800f30c <_printf_i+0xa0>
 800f2a6:	2964      	cmp	r1, #100	; 0x64
 800f2a8:	d001      	beq.n	800f2ae <_printf_i+0x42>
 800f2aa:	2969      	cmp	r1, #105	; 0x69
 800f2ac:	d1f6      	bne.n	800f29c <_printf_i+0x30>
 800f2ae:	6820      	ldr	r0, [r4, #0]
 800f2b0:	6813      	ldr	r3, [r2, #0]
 800f2b2:	0605      	lsls	r5, r0, #24
 800f2b4:	f103 0104 	add.w	r1, r3, #4
 800f2b8:	d52a      	bpl.n	800f310 <_printf_i+0xa4>
 800f2ba:	681b      	ldr	r3, [r3, #0]
 800f2bc:	6011      	str	r1, [r2, #0]
 800f2be:	2b00      	cmp	r3, #0
 800f2c0:	da03      	bge.n	800f2ca <_printf_i+0x5e>
 800f2c2:	222d      	movs	r2, #45	; 0x2d
 800f2c4:	425b      	negs	r3, r3
 800f2c6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800f2ca:	486f      	ldr	r0, [pc, #444]	; (800f488 <_printf_i+0x21c>)
 800f2cc:	220a      	movs	r2, #10
 800f2ce:	e039      	b.n	800f344 <_printf_i+0xd8>
 800f2d0:	2973      	cmp	r1, #115	; 0x73
 800f2d2:	f000 809d 	beq.w	800f410 <_printf_i+0x1a4>
 800f2d6:	d808      	bhi.n	800f2ea <_printf_i+0x7e>
 800f2d8:	296f      	cmp	r1, #111	; 0x6f
 800f2da:	d020      	beq.n	800f31e <_printf_i+0xb2>
 800f2dc:	2970      	cmp	r1, #112	; 0x70
 800f2de:	d1dd      	bne.n	800f29c <_printf_i+0x30>
 800f2e0:	6823      	ldr	r3, [r4, #0]
 800f2e2:	f043 0320 	orr.w	r3, r3, #32
 800f2e6:	6023      	str	r3, [r4, #0]
 800f2e8:	e003      	b.n	800f2f2 <_printf_i+0x86>
 800f2ea:	2975      	cmp	r1, #117	; 0x75
 800f2ec:	d017      	beq.n	800f31e <_printf_i+0xb2>
 800f2ee:	2978      	cmp	r1, #120	; 0x78
 800f2f0:	d1d4      	bne.n	800f29c <_printf_i+0x30>
 800f2f2:	2378      	movs	r3, #120	; 0x78
 800f2f4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f2f8:	4864      	ldr	r0, [pc, #400]	; (800f48c <_printf_i+0x220>)
 800f2fa:	e055      	b.n	800f3a8 <_printf_i+0x13c>
 800f2fc:	6813      	ldr	r3, [r2, #0]
 800f2fe:	1d19      	adds	r1, r3, #4
 800f300:	681b      	ldr	r3, [r3, #0]
 800f302:	6011      	str	r1, [r2, #0]
 800f304:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f308:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f30c:	2301      	movs	r3, #1
 800f30e:	e08c      	b.n	800f42a <_printf_i+0x1be>
 800f310:	681b      	ldr	r3, [r3, #0]
 800f312:	6011      	str	r1, [r2, #0]
 800f314:	f010 0f40 	tst.w	r0, #64	; 0x40
 800f318:	bf18      	it	ne
 800f31a:	b21b      	sxthne	r3, r3
 800f31c:	e7cf      	b.n	800f2be <_printf_i+0x52>
 800f31e:	6813      	ldr	r3, [r2, #0]
 800f320:	6825      	ldr	r5, [r4, #0]
 800f322:	1d18      	adds	r0, r3, #4
 800f324:	6010      	str	r0, [r2, #0]
 800f326:	0628      	lsls	r0, r5, #24
 800f328:	d501      	bpl.n	800f32e <_printf_i+0xc2>
 800f32a:	681b      	ldr	r3, [r3, #0]
 800f32c:	e002      	b.n	800f334 <_printf_i+0xc8>
 800f32e:	0668      	lsls	r0, r5, #25
 800f330:	d5fb      	bpl.n	800f32a <_printf_i+0xbe>
 800f332:	881b      	ldrh	r3, [r3, #0]
 800f334:	4854      	ldr	r0, [pc, #336]	; (800f488 <_printf_i+0x21c>)
 800f336:	296f      	cmp	r1, #111	; 0x6f
 800f338:	bf14      	ite	ne
 800f33a:	220a      	movne	r2, #10
 800f33c:	2208      	moveq	r2, #8
 800f33e:	2100      	movs	r1, #0
 800f340:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f344:	6865      	ldr	r5, [r4, #4]
 800f346:	60a5      	str	r5, [r4, #8]
 800f348:	2d00      	cmp	r5, #0
 800f34a:	f2c0 8095 	blt.w	800f478 <_printf_i+0x20c>
 800f34e:	6821      	ldr	r1, [r4, #0]
 800f350:	f021 0104 	bic.w	r1, r1, #4
 800f354:	6021      	str	r1, [r4, #0]
 800f356:	2b00      	cmp	r3, #0
 800f358:	d13d      	bne.n	800f3d6 <_printf_i+0x16a>
 800f35a:	2d00      	cmp	r5, #0
 800f35c:	f040 808e 	bne.w	800f47c <_printf_i+0x210>
 800f360:	4665      	mov	r5, ip
 800f362:	2a08      	cmp	r2, #8
 800f364:	d10b      	bne.n	800f37e <_printf_i+0x112>
 800f366:	6823      	ldr	r3, [r4, #0]
 800f368:	07db      	lsls	r3, r3, #31
 800f36a:	d508      	bpl.n	800f37e <_printf_i+0x112>
 800f36c:	6923      	ldr	r3, [r4, #16]
 800f36e:	6862      	ldr	r2, [r4, #4]
 800f370:	429a      	cmp	r2, r3
 800f372:	bfde      	ittt	le
 800f374:	2330      	movle	r3, #48	; 0x30
 800f376:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f37a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800f37e:	ebac 0305 	sub.w	r3, ip, r5
 800f382:	6123      	str	r3, [r4, #16]
 800f384:	f8cd 8000 	str.w	r8, [sp]
 800f388:	463b      	mov	r3, r7
 800f38a:	aa03      	add	r2, sp, #12
 800f38c:	4621      	mov	r1, r4
 800f38e:	4630      	mov	r0, r6
 800f390:	f7ff fef6 	bl	800f180 <_printf_common>
 800f394:	3001      	adds	r0, #1
 800f396:	d14d      	bne.n	800f434 <_printf_i+0x1c8>
 800f398:	f04f 30ff 	mov.w	r0, #4294967295
 800f39c:	b005      	add	sp, #20
 800f39e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f3a2:	4839      	ldr	r0, [pc, #228]	; (800f488 <_printf_i+0x21c>)
 800f3a4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800f3a8:	6813      	ldr	r3, [r2, #0]
 800f3aa:	6821      	ldr	r1, [r4, #0]
 800f3ac:	1d1d      	adds	r5, r3, #4
 800f3ae:	681b      	ldr	r3, [r3, #0]
 800f3b0:	6015      	str	r5, [r2, #0]
 800f3b2:	060a      	lsls	r2, r1, #24
 800f3b4:	d50b      	bpl.n	800f3ce <_printf_i+0x162>
 800f3b6:	07ca      	lsls	r2, r1, #31
 800f3b8:	bf44      	itt	mi
 800f3ba:	f041 0120 	orrmi.w	r1, r1, #32
 800f3be:	6021      	strmi	r1, [r4, #0]
 800f3c0:	b91b      	cbnz	r3, 800f3ca <_printf_i+0x15e>
 800f3c2:	6822      	ldr	r2, [r4, #0]
 800f3c4:	f022 0220 	bic.w	r2, r2, #32
 800f3c8:	6022      	str	r2, [r4, #0]
 800f3ca:	2210      	movs	r2, #16
 800f3cc:	e7b7      	b.n	800f33e <_printf_i+0xd2>
 800f3ce:	064d      	lsls	r5, r1, #25
 800f3d0:	bf48      	it	mi
 800f3d2:	b29b      	uxthmi	r3, r3
 800f3d4:	e7ef      	b.n	800f3b6 <_printf_i+0x14a>
 800f3d6:	4665      	mov	r5, ip
 800f3d8:	fbb3 f1f2 	udiv	r1, r3, r2
 800f3dc:	fb02 3311 	mls	r3, r2, r1, r3
 800f3e0:	5cc3      	ldrb	r3, [r0, r3]
 800f3e2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800f3e6:	460b      	mov	r3, r1
 800f3e8:	2900      	cmp	r1, #0
 800f3ea:	d1f5      	bne.n	800f3d8 <_printf_i+0x16c>
 800f3ec:	e7b9      	b.n	800f362 <_printf_i+0xf6>
 800f3ee:	6813      	ldr	r3, [r2, #0]
 800f3f0:	6825      	ldr	r5, [r4, #0]
 800f3f2:	6961      	ldr	r1, [r4, #20]
 800f3f4:	1d18      	adds	r0, r3, #4
 800f3f6:	6010      	str	r0, [r2, #0]
 800f3f8:	0628      	lsls	r0, r5, #24
 800f3fa:	681b      	ldr	r3, [r3, #0]
 800f3fc:	d501      	bpl.n	800f402 <_printf_i+0x196>
 800f3fe:	6019      	str	r1, [r3, #0]
 800f400:	e002      	b.n	800f408 <_printf_i+0x19c>
 800f402:	066a      	lsls	r2, r5, #25
 800f404:	d5fb      	bpl.n	800f3fe <_printf_i+0x192>
 800f406:	8019      	strh	r1, [r3, #0]
 800f408:	2300      	movs	r3, #0
 800f40a:	6123      	str	r3, [r4, #16]
 800f40c:	4665      	mov	r5, ip
 800f40e:	e7b9      	b.n	800f384 <_printf_i+0x118>
 800f410:	6813      	ldr	r3, [r2, #0]
 800f412:	1d19      	adds	r1, r3, #4
 800f414:	6011      	str	r1, [r2, #0]
 800f416:	681d      	ldr	r5, [r3, #0]
 800f418:	6862      	ldr	r2, [r4, #4]
 800f41a:	2100      	movs	r1, #0
 800f41c:	4628      	mov	r0, r5
 800f41e:	f7f0 fedf 	bl	80001e0 <memchr>
 800f422:	b108      	cbz	r0, 800f428 <_printf_i+0x1bc>
 800f424:	1b40      	subs	r0, r0, r5
 800f426:	6060      	str	r0, [r4, #4]
 800f428:	6863      	ldr	r3, [r4, #4]
 800f42a:	6123      	str	r3, [r4, #16]
 800f42c:	2300      	movs	r3, #0
 800f42e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f432:	e7a7      	b.n	800f384 <_printf_i+0x118>
 800f434:	6923      	ldr	r3, [r4, #16]
 800f436:	462a      	mov	r2, r5
 800f438:	4639      	mov	r1, r7
 800f43a:	4630      	mov	r0, r6
 800f43c:	47c0      	blx	r8
 800f43e:	3001      	adds	r0, #1
 800f440:	d0aa      	beq.n	800f398 <_printf_i+0x12c>
 800f442:	6823      	ldr	r3, [r4, #0]
 800f444:	079b      	lsls	r3, r3, #30
 800f446:	d413      	bmi.n	800f470 <_printf_i+0x204>
 800f448:	68e0      	ldr	r0, [r4, #12]
 800f44a:	9b03      	ldr	r3, [sp, #12]
 800f44c:	4298      	cmp	r0, r3
 800f44e:	bfb8      	it	lt
 800f450:	4618      	movlt	r0, r3
 800f452:	e7a3      	b.n	800f39c <_printf_i+0x130>
 800f454:	2301      	movs	r3, #1
 800f456:	464a      	mov	r2, r9
 800f458:	4639      	mov	r1, r7
 800f45a:	4630      	mov	r0, r6
 800f45c:	47c0      	blx	r8
 800f45e:	3001      	adds	r0, #1
 800f460:	d09a      	beq.n	800f398 <_printf_i+0x12c>
 800f462:	3501      	adds	r5, #1
 800f464:	68e3      	ldr	r3, [r4, #12]
 800f466:	9a03      	ldr	r2, [sp, #12]
 800f468:	1a9b      	subs	r3, r3, r2
 800f46a:	42ab      	cmp	r3, r5
 800f46c:	dcf2      	bgt.n	800f454 <_printf_i+0x1e8>
 800f46e:	e7eb      	b.n	800f448 <_printf_i+0x1dc>
 800f470:	2500      	movs	r5, #0
 800f472:	f104 0919 	add.w	r9, r4, #25
 800f476:	e7f5      	b.n	800f464 <_printf_i+0x1f8>
 800f478:	2b00      	cmp	r3, #0
 800f47a:	d1ac      	bne.n	800f3d6 <_printf_i+0x16a>
 800f47c:	7803      	ldrb	r3, [r0, #0]
 800f47e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f482:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f486:	e76c      	b.n	800f362 <_printf_i+0xf6>
 800f488:	08011bb5 	.word	0x08011bb5
 800f48c:	08011bc6 	.word	0x08011bc6

0800f490 <memcpy>:
 800f490:	b510      	push	{r4, lr}
 800f492:	1e43      	subs	r3, r0, #1
 800f494:	440a      	add	r2, r1
 800f496:	4291      	cmp	r1, r2
 800f498:	d100      	bne.n	800f49c <memcpy+0xc>
 800f49a:	bd10      	pop	{r4, pc}
 800f49c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f4a0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f4a4:	e7f7      	b.n	800f496 <memcpy+0x6>

0800f4a6 <memmove>:
 800f4a6:	4288      	cmp	r0, r1
 800f4a8:	b510      	push	{r4, lr}
 800f4aa:	eb01 0302 	add.w	r3, r1, r2
 800f4ae:	d807      	bhi.n	800f4c0 <memmove+0x1a>
 800f4b0:	1e42      	subs	r2, r0, #1
 800f4b2:	4299      	cmp	r1, r3
 800f4b4:	d00a      	beq.n	800f4cc <memmove+0x26>
 800f4b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f4ba:	f802 4f01 	strb.w	r4, [r2, #1]!
 800f4be:	e7f8      	b.n	800f4b2 <memmove+0xc>
 800f4c0:	4283      	cmp	r3, r0
 800f4c2:	d9f5      	bls.n	800f4b0 <memmove+0xa>
 800f4c4:	1881      	adds	r1, r0, r2
 800f4c6:	1ad2      	subs	r2, r2, r3
 800f4c8:	42d3      	cmn	r3, r2
 800f4ca:	d100      	bne.n	800f4ce <memmove+0x28>
 800f4cc:	bd10      	pop	{r4, pc}
 800f4ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f4d2:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800f4d6:	e7f7      	b.n	800f4c8 <memmove+0x22>

0800f4d8 <_realloc_r>:
 800f4d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f4da:	4607      	mov	r7, r0
 800f4dc:	4614      	mov	r4, r2
 800f4de:	460e      	mov	r6, r1
 800f4e0:	b921      	cbnz	r1, 800f4ec <_realloc_r+0x14>
 800f4e2:	4611      	mov	r1, r2
 800f4e4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800f4e8:	f7ff bc64 	b.w	800edb4 <_malloc_r>
 800f4ec:	b922      	cbnz	r2, 800f4f8 <_realloc_r+0x20>
 800f4ee:	f7ff fc13 	bl	800ed18 <_free_r>
 800f4f2:	4625      	mov	r5, r4
 800f4f4:	4628      	mov	r0, r5
 800f4f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f4f8:	f000 f814 	bl	800f524 <_malloc_usable_size_r>
 800f4fc:	42a0      	cmp	r0, r4
 800f4fe:	d20f      	bcs.n	800f520 <_realloc_r+0x48>
 800f500:	4621      	mov	r1, r4
 800f502:	4638      	mov	r0, r7
 800f504:	f7ff fc56 	bl	800edb4 <_malloc_r>
 800f508:	4605      	mov	r5, r0
 800f50a:	2800      	cmp	r0, #0
 800f50c:	d0f2      	beq.n	800f4f4 <_realloc_r+0x1c>
 800f50e:	4631      	mov	r1, r6
 800f510:	4622      	mov	r2, r4
 800f512:	f7ff ffbd 	bl	800f490 <memcpy>
 800f516:	4631      	mov	r1, r6
 800f518:	4638      	mov	r0, r7
 800f51a:	f7ff fbfd 	bl	800ed18 <_free_r>
 800f51e:	e7e9      	b.n	800f4f4 <_realloc_r+0x1c>
 800f520:	4635      	mov	r5, r6
 800f522:	e7e7      	b.n	800f4f4 <_realloc_r+0x1c>

0800f524 <_malloc_usable_size_r>:
 800f524:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f528:	1f18      	subs	r0, r3, #4
 800f52a:	2b00      	cmp	r3, #0
 800f52c:	bfbc      	itt	lt
 800f52e:	580b      	ldrlt	r3, [r1, r0]
 800f530:	18c0      	addlt	r0, r0, r3
 800f532:	4770      	bx	lr

0800f534 <round>:
 800f534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f536:	ec57 6b10 	vmov	r6, r7, d0
 800f53a:	f3c7 500a 	ubfx	r0, r7, #20, #11
 800f53e:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 800f542:	2c13      	cmp	r4, #19
 800f544:	463b      	mov	r3, r7
 800f546:	463d      	mov	r5, r7
 800f548:	dc17      	bgt.n	800f57a <round+0x46>
 800f54a:	2c00      	cmp	r4, #0
 800f54c:	da09      	bge.n	800f562 <round+0x2e>
 800f54e:	3401      	adds	r4, #1
 800f550:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 800f554:	d103      	bne.n	800f55e <round+0x2a>
 800f556:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800f55a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800f55e:	2100      	movs	r1, #0
 800f560:	e02c      	b.n	800f5bc <round+0x88>
 800f562:	4a18      	ldr	r2, [pc, #96]	; (800f5c4 <round+0x90>)
 800f564:	4122      	asrs	r2, r4
 800f566:	4217      	tst	r7, r2
 800f568:	d100      	bne.n	800f56c <round+0x38>
 800f56a:	b19e      	cbz	r6, 800f594 <round+0x60>
 800f56c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800f570:	4123      	asrs	r3, r4
 800f572:	442b      	add	r3, r5
 800f574:	ea23 0302 	bic.w	r3, r3, r2
 800f578:	e7f1      	b.n	800f55e <round+0x2a>
 800f57a:	2c33      	cmp	r4, #51	; 0x33
 800f57c:	dd0d      	ble.n	800f59a <round+0x66>
 800f57e:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800f582:	d107      	bne.n	800f594 <round+0x60>
 800f584:	4630      	mov	r0, r6
 800f586:	4639      	mov	r1, r7
 800f588:	ee10 2a10 	vmov	r2, s0
 800f58c:	f7f0 fe7e 	bl	800028c <__adddf3>
 800f590:	4606      	mov	r6, r0
 800f592:	460f      	mov	r7, r1
 800f594:	ec47 6b10 	vmov	d0, r6, r7
 800f598:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f59a:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 800f59e:	f04f 30ff 	mov.w	r0, #4294967295
 800f5a2:	40d0      	lsrs	r0, r2
 800f5a4:	4206      	tst	r6, r0
 800f5a6:	d0f5      	beq.n	800f594 <round+0x60>
 800f5a8:	2201      	movs	r2, #1
 800f5aa:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800f5ae:	fa02 f404 	lsl.w	r4, r2, r4
 800f5b2:	1931      	adds	r1, r6, r4
 800f5b4:	bf28      	it	cs
 800f5b6:	189b      	addcs	r3, r3, r2
 800f5b8:	ea21 0100 	bic.w	r1, r1, r0
 800f5bc:	461f      	mov	r7, r3
 800f5be:	460e      	mov	r6, r1
 800f5c0:	e7e8      	b.n	800f594 <round+0x60>
 800f5c2:	bf00      	nop
 800f5c4:	000fffff 	.word	0x000fffff

0800f5c8 <sin>:
 800f5c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f5ca:	ec51 0b10 	vmov	r0, r1, d0
 800f5ce:	4a20      	ldr	r2, [pc, #128]	; (800f650 <sin+0x88>)
 800f5d0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f5d4:	4293      	cmp	r3, r2
 800f5d6:	dc07      	bgt.n	800f5e8 <sin+0x20>
 800f5d8:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 800f648 <sin+0x80>
 800f5dc:	2000      	movs	r0, #0
 800f5de:	f002 f82b 	bl	8011638 <__kernel_sin>
 800f5e2:	ec51 0b10 	vmov	r0, r1, d0
 800f5e6:	e007      	b.n	800f5f8 <sin+0x30>
 800f5e8:	4a1a      	ldr	r2, [pc, #104]	; (800f654 <sin+0x8c>)
 800f5ea:	4293      	cmp	r3, r2
 800f5ec:	dd09      	ble.n	800f602 <sin+0x3a>
 800f5ee:	ee10 2a10 	vmov	r2, s0
 800f5f2:	460b      	mov	r3, r1
 800f5f4:	f7f0 fe48 	bl	8000288 <__aeabi_dsub>
 800f5f8:	ec41 0b10 	vmov	d0, r0, r1
 800f5fc:	b005      	add	sp, #20
 800f5fe:	f85d fb04 	ldr.w	pc, [sp], #4
 800f602:	4668      	mov	r0, sp
 800f604:	f001 f96c 	bl	80108e0 <__ieee754_rem_pio2>
 800f608:	f000 0003 	and.w	r0, r0, #3
 800f60c:	2801      	cmp	r0, #1
 800f60e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f612:	ed9d 0b00 	vldr	d0, [sp]
 800f616:	d004      	beq.n	800f622 <sin+0x5a>
 800f618:	2802      	cmp	r0, #2
 800f61a:	d005      	beq.n	800f628 <sin+0x60>
 800f61c:	b970      	cbnz	r0, 800f63c <sin+0x74>
 800f61e:	2001      	movs	r0, #1
 800f620:	e7dd      	b.n	800f5de <sin+0x16>
 800f622:	f001 fc01 	bl	8010e28 <__kernel_cos>
 800f626:	e7dc      	b.n	800f5e2 <sin+0x1a>
 800f628:	2001      	movs	r0, #1
 800f62a:	f002 f805 	bl	8011638 <__kernel_sin>
 800f62e:	ec53 2b10 	vmov	r2, r3, d0
 800f632:	ee10 0a10 	vmov	r0, s0
 800f636:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800f63a:	e7dd      	b.n	800f5f8 <sin+0x30>
 800f63c:	f001 fbf4 	bl	8010e28 <__kernel_cos>
 800f640:	e7f5      	b.n	800f62e <sin+0x66>
 800f642:	bf00      	nop
 800f644:	f3af 8000 	nop.w
	...
 800f650:	3fe921fb 	.word	0x3fe921fb
 800f654:	7fefffff 	.word	0x7fefffff

0800f658 <asin>:
 800f658:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f65a:	ed2d 8b02 	vpush	{d8}
 800f65e:	4e26      	ldr	r6, [pc, #152]	; (800f6f8 <asin+0xa0>)
 800f660:	b08b      	sub	sp, #44	; 0x2c
 800f662:	ec55 4b10 	vmov	r4, r5, d0
 800f666:	f000 fa1b 	bl	800faa0 <__ieee754_asin>
 800f66a:	f996 3000 	ldrsb.w	r3, [r6]
 800f66e:	eeb0 8a40 	vmov.f32	s16, s0
 800f672:	eef0 8a60 	vmov.f32	s17, s1
 800f676:	3301      	adds	r3, #1
 800f678:	d036      	beq.n	800f6e8 <asin+0x90>
 800f67a:	4622      	mov	r2, r4
 800f67c:	462b      	mov	r3, r5
 800f67e:	4620      	mov	r0, r4
 800f680:	4629      	mov	r1, r5
 800f682:	f7f1 fa53 	bl	8000b2c <__aeabi_dcmpun>
 800f686:	4607      	mov	r7, r0
 800f688:	bb70      	cbnz	r0, 800f6e8 <asin+0x90>
 800f68a:	ec45 4b10 	vmov	d0, r4, r5
 800f68e:	f002 f88d 	bl	80117ac <fabs>
 800f692:	2200      	movs	r2, #0
 800f694:	4b19      	ldr	r3, [pc, #100]	; (800f6fc <asin+0xa4>)
 800f696:	ec51 0b10 	vmov	r0, r1, d0
 800f69a:	f7f1 fa3d 	bl	8000b18 <__aeabi_dcmpgt>
 800f69e:	b318      	cbz	r0, 800f6e8 <asin+0x90>
 800f6a0:	2301      	movs	r3, #1
 800f6a2:	9300      	str	r3, [sp, #0]
 800f6a4:	4816      	ldr	r0, [pc, #88]	; (800f700 <asin+0xa8>)
 800f6a6:	4b17      	ldr	r3, [pc, #92]	; (800f704 <asin+0xac>)
 800f6a8:	9301      	str	r3, [sp, #4]
 800f6aa:	9708      	str	r7, [sp, #32]
 800f6ac:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800f6b0:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800f6b4:	f002 f914 	bl	80118e0 <nan>
 800f6b8:	f996 3000 	ldrsb.w	r3, [r6]
 800f6bc:	2b02      	cmp	r3, #2
 800f6be:	ed8d 0b06 	vstr	d0, [sp, #24]
 800f6c2:	d104      	bne.n	800f6ce <asin+0x76>
 800f6c4:	f7ff fae6 	bl	800ec94 <__errno>
 800f6c8:	2321      	movs	r3, #33	; 0x21
 800f6ca:	6003      	str	r3, [r0, #0]
 800f6cc:	e004      	b.n	800f6d8 <asin+0x80>
 800f6ce:	4668      	mov	r0, sp
 800f6d0:	f002 f902 	bl	80118d8 <matherr>
 800f6d4:	2800      	cmp	r0, #0
 800f6d6:	d0f5      	beq.n	800f6c4 <asin+0x6c>
 800f6d8:	9b08      	ldr	r3, [sp, #32]
 800f6da:	b11b      	cbz	r3, 800f6e4 <asin+0x8c>
 800f6dc:	f7ff fada 	bl	800ec94 <__errno>
 800f6e0:	9b08      	ldr	r3, [sp, #32]
 800f6e2:	6003      	str	r3, [r0, #0]
 800f6e4:	ed9d 8b06 	vldr	d8, [sp, #24]
 800f6e8:	eeb0 0a48 	vmov.f32	s0, s16
 800f6ec:	eef0 0a68 	vmov.f32	s1, s17
 800f6f0:	b00b      	add	sp, #44	; 0x2c
 800f6f2:	ecbd 8b02 	vpop	{d8}
 800f6f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f6f8:	20000210 	.word	0x20000210
 800f6fc:	3ff00000 	.word	0x3ff00000
 800f700:	08011ba9 	.word	0x08011ba9
 800f704:	08011bd7 	.word	0x08011bd7

0800f708 <pow>:
 800f708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f70c:	ed2d 8b04 	vpush	{d8-d9}
 800f710:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 800f9e4 <pow+0x2dc>
 800f714:	b08d      	sub	sp, #52	; 0x34
 800f716:	ec57 6b10 	vmov	r6, r7, d0
 800f71a:	ec55 4b11 	vmov	r4, r5, d1
 800f71e:	f000 fbcf 	bl	800fec0 <__ieee754_pow>
 800f722:	f999 3000 	ldrsb.w	r3, [r9]
 800f726:	9300      	str	r3, [sp, #0]
 800f728:	3301      	adds	r3, #1
 800f72a:	eeb0 8a40 	vmov.f32	s16, s0
 800f72e:	eef0 8a60 	vmov.f32	s17, s1
 800f732:	46c8      	mov	r8, r9
 800f734:	d05f      	beq.n	800f7f6 <pow+0xee>
 800f736:	4622      	mov	r2, r4
 800f738:	462b      	mov	r3, r5
 800f73a:	4620      	mov	r0, r4
 800f73c:	4629      	mov	r1, r5
 800f73e:	f7f1 f9f5 	bl	8000b2c <__aeabi_dcmpun>
 800f742:	4683      	mov	fp, r0
 800f744:	2800      	cmp	r0, #0
 800f746:	d156      	bne.n	800f7f6 <pow+0xee>
 800f748:	4632      	mov	r2, r6
 800f74a:	463b      	mov	r3, r7
 800f74c:	4630      	mov	r0, r6
 800f74e:	4639      	mov	r1, r7
 800f750:	f7f1 f9ec 	bl	8000b2c <__aeabi_dcmpun>
 800f754:	9001      	str	r0, [sp, #4]
 800f756:	b1e8      	cbz	r0, 800f794 <pow+0x8c>
 800f758:	2200      	movs	r2, #0
 800f75a:	2300      	movs	r3, #0
 800f75c:	4620      	mov	r0, r4
 800f75e:	4629      	mov	r1, r5
 800f760:	f7f1 f9b2 	bl	8000ac8 <__aeabi_dcmpeq>
 800f764:	2800      	cmp	r0, #0
 800f766:	d046      	beq.n	800f7f6 <pow+0xee>
 800f768:	2301      	movs	r3, #1
 800f76a:	9302      	str	r3, [sp, #8]
 800f76c:	4b96      	ldr	r3, [pc, #600]	; (800f9c8 <pow+0x2c0>)
 800f76e:	9303      	str	r3, [sp, #12]
 800f770:	4b96      	ldr	r3, [pc, #600]	; (800f9cc <pow+0x2c4>)
 800f772:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800f776:	2200      	movs	r2, #0
 800f778:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f77c:	9b00      	ldr	r3, [sp, #0]
 800f77e:	2b02      	cmp	r3, #2
 800f780:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800f784:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800f788:	d033      	beq.n	800f7f2 <pow+0xea>
 800f78a:	a802      	add	r0, sp, #8
 800f78c:	f002 f8a4 	bl	80118d8 <matherr>
 800f790:	bb48      	cbnz	r0, 800f7e6 <pow+0xde>
 800f792:	e05d      	b.n	800f850 <pow+0x148>
 800f794:	f04f 0a00 	mov.w	sl, #0
 800f798:	f04f 0b00 	mov.w	fp, #0
 800f79c:	4652      	mov	r2, sl
 800f79e:	465b      	mov	r3, fp
 800f7a0:	4630      	mov	r0, r6
 800f7a2:	4639      	mov	r1, r7
 800f7a4:	f7f1 f990 	bl	8000ac8 <__aeabi_dcmpeq>
 800f7a8:	ec4b ab19 	vmov	d9, sl, fp
 800f7ac:	2800      	cmp	r0, #0
 800f7ae:	d054      	beq.n	800f85a <pow+0x152>
 800f7b0:	4652      	mov	r2, sl
 800f7b2:	465b      	mov	r3, fp
 800f7b4:	4620      	mov	r0, r4
 800f7b6:	4629      	mov	r1, r5
 800f7b8:	f7f1 f986 	bl	8000ac8 <__aeabi_dcmpeq>
 800f7bc:	4680      	mov	r8, r0
 800f7be:	b318      	cbz	r0, 800f808 <pow+0x100>
 800f7c0:	2301      	movs	r3, #1
 800f7c2:	9302      	str	r3, [sp, #8]
 800f7c4:	4b80      	ldr	r3, [pc, #512]	; (800f9c8 <pow+0x2c0>)
 800f7c6:	9303      	str	r3, [sp, #12]
 800f7c8:	9b01      	ldr	r3, [sp, #4]
 800f7ca:	930a      	str	r3, [sp, #40]	; 0x28
 800f7cc:	9b00      	ldr	r3, [sp, #0]
 800f7ce:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800f7d2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800f7d6:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800f7da:	2b00      	cmp	r3, #0
 800f7dc:	d0d5      	beq.n	800f78a <pow+0x82>
 800f7de:	4b7b      	ldr	r3, [pc, #492]	; (800f9cc <pow+0x2c4>)
 800f7e0:	2200      	movs	r2, #0
 800f7e2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f7e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f7e8:	b11b      	cbz	r3, 800f7f2 <pow+0xea>
 800f7ea:	f7ff fa53 	bl	800ec94 <__errno>
 800f7ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f7f0:	6003      	str	r3, [r0, #0]
 800f7f2:	ed9d 8b08 	vldr	d8, [sp, #32]
 800f7f6:	eeb0 0a48 	vmov.f32	s0, s16
 800f7fa:	eef0 0a68 	vmov.f32	s1, s17
 800f7fe:	b00d      	add	sp, #52	; 0x34
 800f800:	ecbd 8b04 	vpop	{d8-d9}
 800f804:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f808:	ec45 4b10 	vmov	d0, r4, r5
 800f80c:	f001 ffd7 	bl	80117be <finite>
 800f810:	2800      	cmp	r0, #0
 800f812:	d0f0      	beq.n	800f7f6 <pow+0xee>
 800f814:	4652      	mov	r2, sl
 800f816:	465b      	mov	r3, fp
 800f818:	4620      	mov	r0, r4
 800f81a:	4629      	mov	r1, r5
 800f81c:	f7f1 f95e 	bl	8000adc <__aeabi_dcmplt>
 800f820:	2800      	cmp	r0, #0
 800f822:	d0e8      	beq.n	800f7f6 <pow+0xee>
 800f824:	2301      	movs	r3, #1
 800f826:	9302      	str	r3, [sp, #8]
 800f828:	4b67      	ldr	r3, [pc, #412]	; (800f9c8 <pow+0x2c0>)
 800f82a:	9303      	str	r3, [sp, #12]
 800f82c:	f999 3000 	ldrsb.w	r3, [r9]
 800f830:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800f834:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800f838:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800f83c:	b913      	cbnz	r3, 800f844 <pow+0x13c>
 800f83e:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800f842:	e7a2      	b.n	800f78a <pow+0x82>
 800f844:	4962      	ldr	r1, [pc, #392]	; (800f9d0 <pow+0x2c8>)
 800f846:	2000      	movs	r0, #0
 800f848:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f84c:	2b02      	cmp	r3, #2
 800f84e:	d19c      	bne.n	800f78a <pow+0x82>
 800f850:	f7ff fa20 	bl	800ec94 <__errno>
 800f854:	2321      	movs	r3, #33	; 0x21
 800f856:	6003      	str	r3, [r0, #0]
 800f858:	e7c5      	b.n	800f7e6 <pow+0xde>
 800f85a:	eeb0 0a48 	vmov.f32	s0, s16
 800f85e:	eef0 0a68 	vmov.f32	s1, s17
 800f862:	f001 ffac 	bl	80117be <finite>
 800f866:	9000      	str	r0, [sp, #0]
 800f868:	2800      	cmp	r0, #0
 800f86a:	f040 8081 	bne.w	800f970 <pow+0x268>
 800f86e:	ec47 6b10 	vmov	d0, r6, r7
 800f872:	f001 ffa4 	bl	80117be <finite>
 800f876:	2800      	cmp	r0, #0
 800f878:	d07a      	beq.n	800f970 <pow+0x268>
 800f87a:	ec45 4b10 	vmov	d0, r4, r5
 800f87e:	f001 ff9e 	bl	80117be <finite>
 800f882:	2800      	cmp	r0, #0
 800f884:	d074      	beq.n	800f970 <pow+0x268>
 800f886:	ec53 2b18 	vmov	r2, r3, d8
 800f88a:	ee18 0a10 	vmov	r0, s16
 800f88e:	4619      	mov	r1, r3
 800f890:	f7f1 f94c 	bl	8000b2c <__aeabi_dcmpun>
 800f894:	f999 9000 	ldrsb.w	r9, [r9]
 800f898:	4b4b      	ldr	r3, [pc, #300]	; (800f9c8 <pow+0x2c0>)
 800f89a:	b1b0      	cbz	r0, 800f8ca <pow+0x1c2>
 800f89c:	2201      	movs	r2, #1
 800f89e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f8a2:	9b00      	ldr	r3, [sp, #0]
 800f8a4:	930a      	str	r3, [sp, #40]	; 0x28
 800f8a6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800f8aa:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800f8ae:	f1b9 0f00 	cmp.w	r9, #0
 800f8b2:	d0c4      	beq.n	800f83e <pow+0x136>
 800f8b4:	4652      	mov	r2, sl
 800f8b6:	465b      	mov	r3, fp
 800f8b8:	4650      	mov	r0, sl
 800f8ba:	4659      	mov	r1, fp
 800f8bc:	f7f0 ffc6 	bl	800084c <__aeabi_ddiv>
 800f8c0:	f1b9 0f02 	cmp.w	r9, #2
 800f8c4:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f8c8:	e7c1      	b.n	800f84e <pow+0x146>
 800f8ca:	2203      	movs	r2, #3
 800f8cc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f8d0:	900a      	str	r0, [sp, #40]	; 0x28
 800f8d2:	4629      	mov	r1, r5
 800f8d4:	4620      	mov	r0, r4
 800f8d6:	2200      	movs	r2, #0
 800f8d8:	4b3e      	ldr	r3, [pc, #248]	; (800f9d4 <pow+0x2cc>)
 800f8da:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800f8de:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800f8e2:	f7f0 fe89 	bl	80005f8 <__aeabi_dmul>
 800f8e6:	4604      	mov	r4, r0
 800f8e8:	460d      	mov	r5, r1
 800f8ea:	f1b9 0f00 	cmp.w	r9, #0
 800f8ee:	d124      	bne.n	800f93a <pow+0x232>
 800f8f0:	4b39      	ldr	r3, [pc, #228]	; (800f9d8 <pow+0x2d0>)
 800f8f2:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800f8f6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f8fa:	4630      	mov	r0, r6
 800f8fc:	4652      	mov	r2, sl
 800f8fe:	465b      	mov	r3, fp
 800f900:	4639      	mov	r1, r7
 800f902:	f7f1 f8eb 	bl	8000adc <__aeabi_dcmplt>
 800f906:	2800      	cmp	r0, #0
 800f908:	d056      	beq.n	800f9b8 <pow+0x2b0>
 800f90a:	ec45 4b10 	vmov	d0, r4, r5
 800f90e:	f001 ffef 	bl	80118f0 <rint>
 800f912:	4622      	mov	r2, r4
 800f914:	462b      	mov	r3, r5
 800f916:	ec51 0b10 	vmov	r0, r1, d0
 800f91a:	f7f1 f8d5 	bl	8000ac8 <__aeabi_dcmpeq>
 800f91e:	b920      	cbnz	r0, 800f92a <pow+0x222>
 800f920:	4b2e      	ldr	r3, [pc, #184]	; (800f9dc <pow+0x2d4>)
 800f922:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800f926:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f92a:	f998 3000 	ldrsb.w	r3, [r8]
 800f92e:	2b02      	cmp	r3, #2
 800f930:	d142      	bne.n	800f9b8 <pow+0x2b0>
 800f932:	f7ff f9af 	bl	800ec94 <__errno>
 800f936:	2322      	movs	r3, #34	; 0x22
 800f938:	e78d      	b.n	800f856 <pow+0x14e>
 800f93a:	4b29      	ldr	r3, [pc, #164]	; (800f9e0 <pow+0x2d8>)
 800f93c:	2200      	movs	r2, #0
 800f93e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f942:	4630      	mov	r0, r6
 800f944:	4652      	mov	r2, sl
 800f946:	465b      	mov	r3, fp
 800f948:	4639      	mov	r1, r7
 800f94a:	f7f1 f8c7 	bl	8000adc <__aeabi_dcmplt>
 800f94e:	2800      	cmp	r0, #0
 800f950:	d0eb      	beq.n	800f92a <pow+0x222>
 800f952:	ec45 4b10 	vmov	d0, r4, r5
 800f956:	f001 ffcb 	bl	80118f0 <rint>
 800f95a:	4622      	mov	r2, r4
 800f95c:	462b      	mov	r3, r5
 800f95e:	ec51 0b10 	vmov	r0, r1, d0
 800f962:	f7f1 f8b1 	bl	8000ac8 <__aeabi_dcmpeq>
 800f966:	2800      	cmp	r0, #0
 800f968:	d1df      	bne.n	800f92a <pow+0x222>
 800f96a:	2200      	movs	r2, #0
 800f96c:	4b18      	ldr	r3, [pc, #96]	; (800f9d0 <pow+0x2c8>)
 800f96e:	e7da      	b.n	800f926 <pow+0x21e>
 800f970:	2200      	movs	r2, #0
 800f972:	2300      	movs	r3, #0
 800f974:	ec51 0b18 	vmov	r0, r1, d8
 800f978:	f7f1 f8a6 	bl	8000ac8 <__aeabi_dcmpeq>
 800f97c:	2800      	cmp	r0, #0
 800f97e:	f43f af3a 	beq.w	800f7f6 <pow+0xee>
 800f982:	ec47 6b10 	vmov	d0, r6, r7
 800f986:	f001 ff1a 	bl	80117be <finite>
 800f98a:	2800      	cmp	r0, #0
 800f98c:	f43f af33 	beq.w	800f7f6 <pow+0xee>
 800f990:	ec45 4b10 	vmov	d0, r4, r5
 800f994:	f001 ff13 	bl	80117be <finite>
 800f998:	2800      	cmp	r0, #0
 800f99a:	f43f af2c 	beq.w	800f7f6 <pow+0xee>
 800f99e:	2304      	movs	r3, #4
 800f9a0:	9302      	str	r3, [sp, #8]
 800f9a2:	4b09      	ldr	r3, [pc, #36]	; (800f9c8 <pow+0x2c0>)
 800f9a4:	9303      	str	r3, [sp, #12]
 800f9a6:	2300      	movs	r3, #0
 800f9a8:	930a      	str	r3, [sp, #40]	; 0x28
 800f9aa:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800f9ae:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800f9b2:	ed8d 9b08 	vstr	d9, [sp, #32]
 800f9b6:	e7b8      	b.n	800f92a <pow+0x222>
 800f9b8:	a802      	add	r0, sp, #8
 800f9ba:	f001 ff8d 	bl	80118d8 <matherr>
 800f9be:	2800      	cmp	r0, #0
 800f9c0:	f47f af11 	bne.w	800f7e6 <pow+0xde>
 800f9c4:	e7b5      	b.n	800f932 <pow+0x22a>
 800f9c6:	bf00      	nop
 800f9c8:	08011bdc 	.word	0x08011bdc
 800f9cc:	3ff00000 	.word	0x3ff00000
 800f9d0:	fff00000 	.word	0xfff00000
 800f9d4:	3fe00000 	.word	0x3fe00000
 800f9d8:	47efffff 	.word	0x47efffff
 800f9dc:	c7efffff 	.word	0xc7efffff
 800f9e0:	7ff00000 	.word	0x7ff00000
 800f9e4:	20000210 	.word	0x20000210

0800f9e8 <sqrt>:
 800f9e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f9ec:	ed2d 8b02 	vpush	{d8}
 800f9f0:	b08b      	sub	sp, #44	; 0x2c
 800f9f2:	ec55 4b10 	vmov	r4, r5, d0
 800f9f6:	f001 f965 	bl	8010cc4 <__ieee754_sqrt>
 800f9fa:	4b26      	ldr	r3, [pc, #152]	; (800fa94 <sqrt+0xac>)
 800f9fc:	eeb0 8a40 	vmov.f32	s16, s0
 800fa00:	eef0 8a60 	vmov.f32	s17, s1
 800fa04:	f993 6000 	ldrsb.w	r6, [r3]
 800fa08:	1c73      	adds	r3, r6, #1
 800fa0a:	d02a      	beq.n	800fa62 <sqrt+0x7a>
 800fa0c:	4622      	mov	r2, r4
 800fa0e:	462b      	mov	r3, r5
 800fa10:	4620      	mov	r0, r4
 800fa12:	4629      	mov	r1, r5
 800fa14:	f7f1 f88a 	bl	8000b2c <__aeabi_dcmpun>
 800fa18:	4607      	mov	r7, r0
 800fa1a:	bb10      	cbnz	r0, 800fa62 <sqrt+0x7a>
 800fa1c:	f04f 0800 	mov.w	r8, #0
 800fa20:	f04f 0900 	mov.w	r9, #0
 800fa24:	4642      	mov	r2, r8
 800fa26:	464b      	mov	r3, r9
 800fa28:	4620      	mov	r0, r4
 800fa2a:	4629      	mov	r1, r5
 800fa2c:	f7f1 f856 	bl	8000adc <__aeabi_dcmplt>
 800fa30:	b1b8      	cbz	r0, 800fa62 <sqrt+0x7a>
 800fa32:	2301      	movs	r3, #1
 800fa34:	9300      	str	r3, [sp, #0]
 800fa36:	4b18      	ldr	r3, [pc, #96]	; (800fa98 <sqrt+0xb0>)
 800fa38:	9301      	str	r3, [sp, #4]
 800fa3a:	9708      	str	r7, [sp, #32]
 800fa3c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800fa40:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800fa44:	b9b6      	cbnz	r6, 800fa74 <sqrt+0x8c>
 800fa46:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800fa4a:	4668      	mov	r0, sp
 800fa4c:	f001 ff44 	bl	80118d8 <matherr>
 800fa50:	b1d0      	cbz	r0, 800fa88 <sqrt+0xa0>
 800fa52:	9b08      	ldr	r3, [sp, #32]
 800fa54:	b11b      	cbz	r3, 800fa5e <sqrt+0x76>
 800fa56:	f7ff f91d 	bl	800ec94 <__errno>
 800fa5a:	9b08      	ldr	r3, [sp, #32]
 800fa5c:	6003      	str	r3, [r0, #0]
 800fa5e:	ed9d 8b06 	vldr	d8, [sp, #24]
 800fa62:	eeb0 0a48 	vmov.f32	s0, s16
 800fa66:	eef0 0a68 	vmov.f32	s1, s17
 800fa6a:	b00b      	add	sp, #44	; 0x2c
 800fa6c:	ecbd 8b02 	vpop	{d8}
 800fa70:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fa74:	4642      	mov	r2, r8
 800fa76:	464b      	mov	r3, r9
 800fa78:	4640      	mov	r0, r8
 800fa7a:	4649      	mov	r1, r9
 800fa7c:	f7f0 fee6 	bl	800084c <__aeabi_ddiv>
 800fa80:	2e02      	cmp	r6, #2
 800fa82:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800fa86:	d1e0      	bne.n	800fa4a <sqrt+0x62>
 800fa88:	f7ff f904 	bl	800ec94 <__errno>
 800fa8c:	2321      	movs	r3, #33	; 0x21
 800fa8e:	6003      	str	r3, [r0, #0]
 800fa90:	e7df      	b.n	800fa52 <sqrt+0x6a>
 800fa92:	bf00      	nop
 800fa94:	20000210 	.word	0x20000210
 800fa98:	08011be0 	.word	0x08011be0
 800fa9c:	00000000 	.word	0x00000000

0800faa0 <__ieee754_asin>:
 800faa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800faa4:	ec55 4b10 	vmov	r4, r5, d0
 800faa8:	4bcb      	ldr	r3, [pc, #812]	; (800fdd8 <__ieee754_asin+0x338>)
 800faaa:	b087      	sub	sp, #28
 800faac:	f025 4700 	bic.w	r7, r5, #2147483648	; 0x80000000
 800fab0:	429f      	cmp	r7, r3
 800fab2:	9501      	str	r5, [sp, #4]
 800fab4:	dd31      	ble.n	800fb1a <__ieee754_asin+0x7a>
 800fab6:	f107 4740 	add.w	r7, r7, #3221225472	; 0xc0000000
 800faba:	ee10 3a10 	vmov	r3, s0
 800fabe:	f507 1780 	add.w	r7, r7, #1048576	; 0x100000
 800fac2:	433b      	orrs	r3, r7
 800fac4:	d117      	bne.n	800faf6 <__ieee754_asin+0x56>
 800fac6:	a3aa      	add	r3, pc, #680	; (adr r3, 800fd70 <__ieee754_asin+0x2d0>)
 800fac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800facc:	ee10 0a10 	vmov	r0, s0
 800fad0:	4629      	mov	r1, r5
 800fad2:	f7f0 fd91 	bl	80005f8 <__aeabi_dmul>
 800fad6:	a3a8      	add	r3, pc, #672	; (adr r3, 800fd78 <__ieee754_asin+0x2d8>)
 800fad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fadc:	4606      	mov	r6, r0
 800fade:	460f      	mov	r7, r1
 800fae0:	4620      	mov	r0, r4
 800fae2:	4629      	mov	r1, r5
 800fae4:	f7f0 fd88 	bl	80005f8 <__aeabi_dmul>
 800fae8:	4602      	mov	r2, r0
 800faea:	460b      	mov	r3, r1
 800faec:	4630      	mov	r0, r6
 800faee:	4639      	mov	r1, r7
 800faf0:	f7f0 fbcc 	bl	800028c <__adddf3>
 800faf4:	e00a      	b.n	800fb0c <__ieee754_asin+0x6c>
 800faf6:	ee10 2a10 	vmov	r2, s0
 800fafa:	462b      	mov	r3, r5
 800fafc:	4620      	mov	r0, r4
 800fafe:	4629      	mov	r1, r5
 800fb00:	f7f0 fbc2 	bl	8000288 <__aeabi_dsub>
 800fb04:	4602      	mov	r2, r0
 800fb06:	460b      	mov	r3, r1
 800fb08:	f7f0 fea0 	bl	800084c <__aeabi_ddiv>
 800fb0c:	4604      	mov	r4, r0
 800fb0e:	460d      	mov	r5, r1
 800fb10:	ec45 4b10 	vmov	d0, r4, r5
 800fb14:	b007      	add	sp, #28
 800fb16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb1a:	4bb0      	ldr	r3, [pc, #704]	; (800fddc <__ieee754_asin+0x33c>)
 800fb1c:	429f      	cmp	r7, r3
 800fb1e:	dc11      	bgt.n	800fb44 <__ieee754_asin+0xa4>
 800fb20:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 800fb24:	f280 80ae 	bge.w	800fc84 <__ieee754_asin+0x1e4>
 800fb28:	a395      	add	r3, pc, #596	; (adr r3, 800fd80 <__ieee754_asin+0x2e0>)
 800fb2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb2e:	ee10 0a10 	vmov	r0, s0
 800fb32:	4629      	mov	r1, r5
 800fb34:	f7f0 fbaa 	bl	800028c <__adddf3>
 800fb38:	2200      	movs	r2, #0
 800fb3a:	4ba9      	ldr	r3, [pc, #676]	; (800fde0 <__ieee754_asin+0x340>)
 800fb3c:	f7f0 ffec 	bl	8000b18 <__aeabi_dcmpgt>
 800fb40:	2800      	cmp	r0, #0
 800fb42:	d1e5      	bne.n	800fb10 <__ieee754_asin+0x70>
 800fb44:	ec45 4b10 	vmov	d0, r4, r5
 800fb48:	f001 fe30 	bl	80117ac <fabs>
 800fb4c:	2000      	movs	r0, #0
 800fb4e:	ec53 2b10 	vmov	r2, r3, d0
 800fb52:	49a3      	ldr	r1, [pc, #652]	; (800fde0 <__ieee754_asin+0x340>)
 800fb54:	f7f0 fb98 	bl	8000288 <__aeabi_dsub>
 800fb58:	2200      	movs	r2, #0
 800fb5a:	4ba2      	ldr	r3, [pc, #648]	; (800fde4 <__ieee754_asin+0x344>)
 800fb5c:	f7f0 fd4c 	bl	80005f8 <__aeabi_dmul>
 800fb60:	a389      	add	r3, pc, #548	; (adr r3, 800fd88 <__ieee754_asin+0x2e8>)
 800fb62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb66:	4604      	mov	r4, r0
 800fb68:	460d      	mov	r5, r1
 800fb6a:	f7f0 fd45 	bl	80005f8 <__aeabi_dmul>
 800fb6e:	a388      	add	r3, pc, #544	; (adr r3, 800fd90 <__ieee754_asin+0x2f0>)
 800fb70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb74:	f7f0 fb8a 	bl	800028c <__adddf3>
 800fb78:	4622      	mov	r2, r4
 800fb7a:	462b      	mov	r3, r5
 800fb7c:	f7f0 fd3c 	bl	80005f8 <__aeabi_dmul>
 800fb80:	a385      	add	r3, pc, #532	; (adr r3, 800fd98 <__ieee754_asin+0x2f8>)
 800fb82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb86:	f7f0 fb7f 	bl	8000288 <__aeabi_dsub>
 800fb8a:	4622      	mov	r2, r4
 800fb8c:	462b      	mov	r3, r5
 800fb8e:	f7f0 fd33 	bl	80005f8 <__aeabi_dmul>
 800fb92:	a383      	add	r3, pc, #524	; (adr r3, 800fda0 <__ieee754_asin+0x300>)
 800fb94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb98:	f7f0 fb78 	bl	800028c <__adddf3>
 800fb9c:	4622      	mov	r2, r4
 800fb9e:	462b      	mov	r3, r5
 800fba0:	f7f0 fd2a 	bl	80005f8 <__aeabi_dmul>
 800fba4:	a380      	add	r3, pc, #512	; (adr r3, 800fda8 <__ieee754_asin+0x308>)
 800fba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbaa:	f7f0 fb6d 	bl	8000288 <__aeabi_dsub>
 800fbae:	4622      	mov	r2, r4
 800fbb0:	462b      	mov	r3, r5
 800fbb2:	f7f0 fd21 	bl	80005f8 <__aeabi_dmul>
 800fbb6:	a37e      	add	r3, pc, #504	; (adr r3, 800fdb0 <__ieee754_asin+0x310>)
 800fbb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbbc:	f7f0 fb66 	bl	800028c <__adddf3>
 800fbc0:	4622      	mov	r2, r4
 800fbc2:	462b      	mov	r3, r5
 800fbc4:	f7f0 fd18 	bl	80005f8 <__aeabi_dmul>
 800fbc8:	a37b      	add	r3, pc, #492	; (adr r3, 800fdb8 <__ieee754_asin+0x318>)
 800fbca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbce:	4680      	mov	r8, r0
 800fbd0:	4689      	mov	r9, r1
 800fbd2:	4620      	mov	r0, r4
 800fbd4:	4629      	mov	r1, r5
 800fbd6:	f7f0 fd0f 	bl	80005f8 <__aeabi_dmul>
 800fbda:	a379      	add	r3, pc, #484	; (adr r3, 800fdc0 <__ieee754_asin+0x320>)
 800fbdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbe0:	f7f0 fb52 	bl	8000288 <__aeabi_dsub>
 800fbe4:	4622      	mov	r2, r4
 800fbe6:	462b      	mov	r3, r5
 800fbe8:	f7f0 fd06 	bl	80005f8 <__aeabi_dmul>
 800fbec:	a376      	add	r3, pc, #472	; (adr r3, 800fdc8 <__ieee754_asin+0x328>)
 800fbee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbf2:	f7f0 fb4b 	bl	800028c <__adddf3>
 800fbf6:	4622      	mov	r2, r4
 800fbf8:	462b      	mov	r3, r5
 800fbfa:	f7f0 fcfd 	bl	80005f8 <__aeabi_dmul>
 800fbfe:	a374      	add	r3, pc, #464	; (adr r3, 800fdd0 <__ieee754_asin+0x330>)
 800fc00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc04:	f7f0 fb40 	bl	8000288 <__aeabi_dsub>
 800fc08:	4622      	mov	r2, r4
 800fc0a:	462b      	mov	r3, r5
 800fc0c:	f7f0 fcf4 	bl	80005f8 <__aeabi_dmul>
 800fc10:	4b73      	ldr	r3, [pc, #460]	; (800fde0 <__ieee754_asin+0x340>)
 800fc12:	2200      	movs	r2, #0
 800fc14:	f7f0 fb3a 	bl	800028c <__adddf3>
 800fc18:	ec45 4b10 	vmov	d0, r4, r5
 800fc1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fc20:	f001 f850 	bl	8010cc4 <__ieee754_sqrt>
 800fc24:	4b70      	ldr	r3, [pc, #448]	; (800fde8 <__ieee754_asin+0x348>)
 800fc26:	429f      	cmp	r7, r3
 800fc28:	ec5b ab10 	vmov	sl, fp, d0
 800fc2c:	f340 80de 	ble.w	800fdec <__ieee754_asin+0x34c>
 800fc30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fc34:	4640      	mov	r0, r8
 800fc36:	4649      	mov	r1, r9
 800fc38:	f7f0 fe08 	bl	800084c <__aeabi_ddiv>
 800fc3c:	4652      	mov	r2, sl
 800fc3e:	465b      	mov	r3, fp
 800fc40:	f7f0 fcda 	bl	80005f8 <__aeabi_dmul>
 800fc44:	4652      	mov	r2, sl
 800fc46:	465b      	mov	r3, fp
 800fc48:	f7f0 fb20 	bl	800028c <__adddf3>
 800fc4c:	4602      	mov	r2, r0
 800fc4e:	460b      	mov	r3, r1
 800fc50:	f7f0 fb1c 	bl	800028c <__adddf3>
 800fc54:	a348      	add	r3, pc, #288	; (adr r3, 800fd78 <__ieee754_asin+0x2d8>)
 800fc56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc5a:	f7f0 fb15 	bl	8000288 <__aeabi_dsub>
 800fc5e:	4602      	mov	r2, r0
 800fc60:	460b      	mov	r3, r1
 800fc62:	a143      	add	r1, pc, #268	; (adr r1, 800fd70 <__ieee754_asin+0x2d0>)
 800fc64:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fc68:	f7f0 fb0e 	bl	8000288 <__aeabi_dsub>
 800fc6c:	9b01      	ldr	r3, [sp, #4]
 800fc6e:	2b00      	cmp	r3, #0
 800fc70:	bfdc      	itt	le
 800fc72:	4602      	movle	r2, r0
 800fc74:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 800fc78:	4604      	mov	r4, r0
 800fc7a:	460d      	mov	r5, r1
 800fc7c:	bfdc      	itt	le
 800fc7e:	4614      	movle	r4, r2
 800fc80:	461d      	movle	r5, r3
 800fc82:	e745      	b.n	800fb10 <__ieee754_asin+0x70>
 800fc84:	ee10 2a10 	vmov	r2, s0
 800fc88:	ee10 0a10 	vmov	r0, s0
 800fc8c:	462b      	mov	r3, r5
 800fc8e:	4629      	mov	r1, r5
 800fc90:	f7f0 fcb2 	bl	80005f8 <__aeabi_dmul>
 800fc94:	a33c      	add	r3, pc, #240	; (adr r3, 800fd88 <__ieee754_asin+0x2e8>)
 800fc96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc9a:	4606      	mov	r6, r0
 800fc9c:	460f      	mov	r7, r1
 800fc9e:	f7f0 fcab 	bl	80005f8 <__aeabi_dmul>
 800fca2:	a33b      	add	r3, pc, #236	; (adr r3, 800fd90 <__ieee754_asin+0x2f0>)
 800fca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fca8:	f7f0 faf0 	bl	800028c <__adddf3>
 800fcac:	4632      	mov	r2, r6
 800fcae:	463b      	mov	r3, r7
 800fcb0:	f7f0 fca2 	bl	80005f8 <__aeabi_dmul>
 800fcb4:	a338      	add	r3, pc, #224	; (adr r3, 800fd98 <__ieee754_asin+0x2f8>)
 800fcb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcba:	f7f0 fae5 	bl	8000288 <__aeabi_dsub>
 800fcbe:	4632      	mov	r2, r6
 800fcc0:	463b      	mov	r3, r7
 800fcc2:	f7f0 fc99 	bl	80005f8 <__aeabi_dmul>
 800fcc6:	a336      	add	r3, pc, #216	; (adr r3, 800fda0 <__ieee754_asin+0x300>)
 800fcc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fccc:	f7f0 fade 	bl	800028c <__adddf3>
 800fcd0:	4632      	mov	r2, r6
 800fcd2:	463b      	mov	r3, r7
 800fcd4:	f7f0 fc90 	bl	80005f8 <__aeabi_dmul>
 800fcd8:	a333      	add	r3, pc, #204	; (adr r3, 800fda8 <__ieee754_asin+0x308>)
 800fcda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcde:	f7f0 fad3 	bl	8000288 <__aeabi_dsub>
 800fce2:	4632      	mov	r2, r6
 800fce4:	463b      	mov	r3, r7
 800fce6:	f7f0 fc87 	bl	80005f8 <__aeabi_dmul>
 800fcea:	a331      	add	r3, pc, #196	; (adr r3, 800fdb0 <__ieee754_asin+0x310>)
 800fcec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcf0:	f7f0 facc 	bl	800028c <__adddf3>
 800fcf4:	4632      	mov	r2, r6
 800fcf6:	463b      	mov	r3, r7
 800fcf8:	f7f0 fc7e 	bl	80005f8 <__aeabi_dmul>
 800fcfc:	a32e      	add	r3, pc, #184	; (adr r3, 800fdb8 <__ieee754_asin+0x318>)
 800fcfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd02:	4680      	mov	r8, r0
 800fd04:	4689      	mov	r9, r1
 800fd06:	4630      	mov	r0, r6
 800fd08:	4639      	mov	r1, r7
 800fd0a:	f7f0 fc75 	bl	80005f8 <__aeabi_dmul>
 800fd0e:	a32c      	add	r3, pc, #176	; (adr r3, 800fdc0 <__ieee754_asin+0x320>)
 800fd10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd14:	f7f0 fab8 	bl	8000288 <__aeabi_dsub>
 800fd18:	4632      	mov	r2, r6
 800fd1a:	463b      	mov	r3, r7
 800fd1c:	f7f0 fc6c 	bl	80005f8 <__aeabi_dmul>
 800fd20:	a329      	add	r3, pc, #164	; (adr r3, 800fdc8 <__ieee754_asin+0x328>)
 800fd22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd26:	f7f0 fab1 	bl	800028c <__adddf3>
 800fd2a:	4632      	mov	r2, r6
 800fd2c:	463b      	mov	r3, r7
 800fd2e:	f7f0 fc63 	bl	80005f8 <__aeabi_dmul>
 800fd32:	a327      	add	r3, pc, #156	; (adr r3, 800fdd0 <__ieee754_asin+0x330>)
 800fd34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd38:	f7f0 faa6 	bl	8000288 <__aeabi_dsub>
 800fd3c:	4632      	mov	r2, r6
 800fd3e:	463b      	mov	r3, r7
 800fd40:	f7f0 fc5a 	bl	80005f8 <__aeabi_dmul>
 800fd44:	2200      	movs	r2, #0
 800fd46:	4b26      	ldr	r3, [pc, #152]	; (800fde0 <__ieee754_asin+0x340>)
 800fd48:	f7f0 faa0 	bl	800028c <__adddf3>
 800fd4c:	4602      	mov	r2, r0
 800fd4e:	460b      	mov	r3, r1
 800fd50:	4640      	mov	r0, r8
 800fd52:	4649      	mov	r1, r9
 800fd54:	f7f0 fd7a 	bl	800084c <__aeabi_ddiv>
 800fd58:	4622      	mov	r2, r4
 800fd5a:	462b      	mov	r3, r5
 800fd5c:	f7f0 fc4c 	bl	80005f8 <__aeabi_dmul>
 800fd60:	4602      	mov	r2, r0
 800fd62:	460b      	mov	r3, r1
 800fd64:	4620      	mov	r0, r4
 800fd66:	4629      	mov	r1, r5
 800fd68:	e6c2      	b.n	800faf0 <__ieee754_asin+0x50>
 800fd6a:	bf00      	nop
 800fd6c:	f3af 8000 	nop.w
 800fd70:	54442d18 	.word	0x54442d18
 800fd74:	3ff921fb 	.word	0x3ff921fb
 800fd78:	33145c07 	.word	0x33145c07
 800fd7c:	3c91a626 	.word	0x3c91a626
 800fd80:	8800759c 	.word	0x8800759c
 800fd84:	7e37e43c 	.word	0x7e37e43c
 800fd88:	0dfdf709 	.word	0x0dfdf709
 800fd8c:	3f023de1 	.word	0x3f023de1
 800fd90:	7501b288 	.word	0x7501b288
 800fd94:	3f49efe0 	.word	0x3f49efe0
 800fd98:	b5688f3b 	.word	0xb5688f3b
 800fd9c:	3fa48228 	.word	0x3fa48228
 800fda0:	0e884455 	.word	0x0e884455
 800fda4:	3fc9c155 	.word	0x3fc9c155
 800fda8:	03eb6f7d 	.word	0x03eb6f7d
 800fdac:	3fd4d612 	.word	0x3fd4d612
 800fdb0:	55555555 	.word	0x55555555
 800fdb4:	3fc55555 	.word	0x3fc55555
 800fdb8:	b12e9282 	.word	0xb12e9282
 800fdbc:	3fb3b8c5 	.word	0x3fb3b8c5
 800fdc0:	1b8d0159 	.word	0x1b8d0159
 800fdc4:	3fe6066c 	.word	0x3fe6066c
 800fdc8:	9c598ac8 	.word	0x9c598ac8
 800fdcc:	40002ae5 	.word	0x40002ae5
 800fdd0:	1c8a2d4b 	.word	0x1c8a2d4b
 800fdd4:	40033a27 	.word	0x40033a27
 800fdd8:	3fefffff 	.word	0x3fefffff
 800fddc:	3fdfffff 	.word	0x3fdfffff
 800fde0:	3ff00000 	.word	0x3ff00000
 800fde4:	3fe00000 	.word	0x3fe00000
 800fde8:	3fef3332 	.word	0x3fef3332
 800fdec:	ee10 2a10 	vmov	r2, s0
 800fdf0:	ee10 0a10 	vmov	r0, s0
 800fdf4:	465b      	mov	r3, fp
 800fdf6:	4659      	mov	r1, fp
 800fdf8:	f7f0 fa48 	bl	800028c <__adddf3>
 800fdfc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fe00:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fe04:	4640      	mov	r0, r8
 800fe06:	4649      	mov	r1, r9
 800fe08:	f7f0 fd20 	bl	800084c <__aeabi_ddiv>
 800fe0c:	4602      	mov	r2, r0
 800fe0e:	460b      	mov	r3, r1
 800fe10:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fe14:	f7f0 fbf0 	bl	80005f8 <__aeabi_dmul>
 800fe18:	2600      	movs	r6, #0
 800fe1a:	4680      	mov	r8, r0
 800fe1c:	4689      	mov	r9, r1
 800fe1e:	4632      	mov	r2, r6
 800fe20:	465b      	mov	r3, fp
 800fe22:	4630      	mov	r0, r6
 800fe24:	4659      	mov	r1, fp
 800fe26:	f7f0 fbe7 	bl	80005f8 <__aeabi_dmul>
 800fe2a:	4602      	mov	r2, r0
 800fe2c:	460b      	mov	r3, r1
 800fe2e:	4620      	mov	r0, r4
 800fe30:	4629      	mov	r1, r5
 800fe32:	f7f0 fa29 	bl	8000288 <__aeabi_dsub>
 800fe36:	4632      	mov	r2, r6
 800fe38:	4604      	mov	r4, r0
 800fe3a:	460d      	mov	r5, r1
 800fe3c:	465b      	mov	r3, fp
 800fe3e:	4650      	mov	r0, sl
 800fe40:	4659      	mov	r1, fp
 800fe42:	f7f0 fa23 	bl	800028c <__adddf3>
 800fe46:	4602      	mov	r2, r0
 800fe48:	460b      	mov	r3, r1
 800fe4a:	4620      	mov	r0, r4
 800fe4c:	4629      	mov	r1, r5
 800fe4e:	f7f0 fcfd 	bl	800084c <__aeabi_ddiv>
 800fe52:	4602      	mov	r2, r0
 800fe54:	460b      	mov	r3, r1
 800fe56:	f7f0 fa19 	bl	800028c <__adddf3>
 800fe5a:	4602      	mov	r2, r0
 800fe5c:	460b      	mov	r3, r1
 800fe5e:	a114      	add	r1, pc, #80	; (adr r1, 800feb0 <__ieee754_asin+0x410>)
 800fe60:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fe64:	f7f0 fa10 	bl	8000288 <__aeabi_dsub>
 800fe68:	4602      	mov	r2, r0
 800fe6a:	460b      	mov	r3, r1
 800fe6c:	4640      	mov	r0, r8
 800fe6e:	4649      	mov	r1, r9
 800fe70:	f7f0 fa0a 	bl	8000288 <__aeabi_dsub>
 800fe74:	465f      	mov	r7, fp
 800fe76:	4604      	mov	r4, r0
 800fe78:	460d      	mov	r5, r1
 800fe7a:	4632      	mov	r2, r6
 800fe7c:	465b      	mov	r3, fp
 800fe7e:	4630      	mov	r0, r6
 800fe80:	4639      	mov	r1, r7
 800fe82:	f7f0 fa03 	bl	800028c <__adddf3>
 800fe86:	4602      	mov	r2, r0
 800fe88:	460b      	mov	r3, r1
 800fe8a:	a10b      	add	r1, pc, #44	; (adr r1, 800feb8 <__ieee754_asin+0x418>)
 800fe8c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fe90:	f7f0 f9fa 	bl	8000288 <__aeabi_dsub>
 800fe94:	4602      	mov	r2, r0
 800fe96:	460b      	mov	r3, r1
 800fe98:	4620      	mov	r0, r4
 800fe9a:	4629      	mov	r1, r5
 800fe9c:	f7f0 f9f4 	bl	8000288 <__aeabi_dsub>
 800fea0:	4602      	mov	r2, r0
 800fea2:	460b      	mov	r3, r1
 800fea4:	a104      	add	r1, pc, #16	; (adr r1, 800feb8 <__ieee754_asin+0x418>)
 800fea6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800feaa:	e6dd      	b.n	800fc68 <__ieee754_asin+0x1c8>
 800feac:	f3af 8000 	nop.w
 800feb0:	33145c07 	.word	0x33145c07
 800feb4:	3c91a626 	.word	0x3c91a626
 800feb8:	54442d18 	.word	0x54442d18
 800febc:	3fe921fb 	.word	0x3fe921fb

0800fec0 <__ieee754_pow>:
 800fec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fec4:	b091      	sub	sp, #68	; 0x44
 800fec6:	ed8d 1b00 	vstr	d1, [sp]
 800feca:	e9dd 2900 	ldrd	r2, r9, [sp]
 800fece:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800fed2:	ea58 0302 	orrs.w	r3, r8, r2
 800fed6:	ec57 6b10 	vmov	r6, r7, d0
 800feda:	f000 84be 	beq.w	801085a <__ieee754_pow+0x99a>
 800fede:	4b7a      	ldr	r3, [pc, #488]	; (80100c8 <__ieee754_pow+0x208>)
 800fee0:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800fee4:	429c      	cmp	r4, r3
 800fee6:	463d      	mov	r5, r7
 800fee8:	ee10 aa10 	vmov	sl, s0
 800feec:	dc09      	bgt.n	800ff02 <__ieee754_pow+0x42>
 800feee:	d103      	bne.n	800fef8 <__ieee754_pow+0x38>
 800fef0:	b93e      	cbnz	r6, 800ff02 <__ieee754_pow+0x42>
 800fef2:	45a0      	cmp	r8, r4
 800fef4:	dc0d      	bgt.n	800ff12 <__ieee754_pow+0x52>
 800fef6:	e001      	b.n	800fefc <__ieee754_pow+0x3c>
 800fef8:	4598      	cmp	r8, r3
 800fefa:	dc02      	bgt.n	800ff02 <__ieee754_pow+0x42>
 800fefc:	4598      	cmp	r8, r3
 800fefe:	d10e      	bne.n	800ff1e <__ieee754_pow+0x5e>
 800ff00:	b16a      	cbz	r2, 800ff1e <__ieee754_pow+0x5e>
 800ff02:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800ff06:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800ff0a:	ea54 030a 	orrs.w	r3, r4, sl
 800ff0e:	f000 84a4 	beq.w	801085a <__ieee754_pow+0x99a>
 800ff12:	486e      	ldr	r0, [pc, #440]	; (80100cc <__ieee754_pow+0x20c>)
 800ff14:	b011      	add	sp, #68	; 0x44
 800ff16:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff1a:	f001 bce1 	b.w	80118e0 <nan>
 800ff1e:	2d00      	cmp	r5, #0
 800ff20:	da53      	bge.n	800ffca <__ieee754_pow+0x10a>
 800ff22:	4b6b      	ldr	r3, [pc, #428]	; (80100d0 <__ieee754_pow+0x210>)
 800ff24:	4598      	cmp	r8, r3
 800ff26:	dc4d      	bgt.n	800ffc4 <__ieee754_pow+0x104>
 800ff28:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800ff2c:	4598      	cmp	r8, r3
 800ff2e:	dd4c      	ble.n	800ffca <__ieee754_pow+0x10a>
 800ff30:	ea4f 5328 	mov.w	r3, r8, asr #20
 800ff34:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800ff38:	2b14      	cmp	r3, #20
 800ff3a:	dd26      	ble.n	800ff8a <__ieee754_pow+0xca>
 800ff3c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800ff40:	fa22 f103 	lsr.w	r1, r2, r3
 800ff44:	fa01 f303 	lsl.w	r3, r1, r3
 800ff48:	4293      	cmp	r3, r2
 800ff4a:	d13e      	bne.n	800ffca <__ieee754_pow+0x10a>
 800ff4c:	f001 0101 	and.w	r1, r1, #1
 800ff50:	f1c1 0b02 	rsb	fp, r1, #2
 800ff54:	2a00      	cmp	r2, #0
 800ff56:	d15b      	bne.n	8010010 <__ieee754_pow+0x150>
 800ff58:	4b5b      	ldr	r3, [pc, #364]	; (80100c8 <__ieee754_pow+0x208>)
 800ff5a:	4598      	cmp	r8, r3
 800ff5c:	d124      	bne.n	800ffa8 <__ieee754_pow+0xe8>
 800ff5e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800ff62:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800ff66:	ea53 030a 	orrs.w	r3, r3, sl
 800ff6a:	f000 8476 	beq.w	801085a <__ieee754_pow+0x99a>
 800ff6e:	4b59      	ldr	r3, [pc, #356]	; (80100d4 <__ieee754_pow+0x214>)
 800ff70:	429c      	cmp	r4, r3
 800ff72:	dd2d      	ble.n	800ffd0 <__ieee754_pow+0x110>
 800ff74:	f1b9 0f00 	cmp.w	r9, #0
 800ff78:	f280 8473 	bge.w	8010862 <__ieee754_pow+0x9a2>
 800ff7c:	2000      	movs	r0, #0
 800ff7e:	2100      	movs	r1, #0
 800ff80:	ec41 0b10 	vmov	d0, r0, r1
 800ff84:	b011      	add	sp, #68	; 0x44
 800ff86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff8a:	2a00      	cmp	r2, #0
 800ff8c:	d13e      	bne.n	801000c <__ieee754_pow+0x14c>
 800ff8e:	f1c3 0314 	rsb	r3, r3, #20
 800ff92:	fa48 f103 	asr.w	r1, r8, r3
 800ff96:	fa01 f303 	lsl.w	r3, r1, r3
 800ff9a:	4543      	cmp	r3, r8
 800ff9c:	f040 8469 	bne.w	8010872 <__ieee754_pow+0x9b2>
 800ffa0:	f001 0101 	and.w	r1, r1, #1
 800ffa4:	f1c1 0b02 	rsb	fp, r1, #2
 800ffa8:	4b4b      	ldr	r3, [pc, #300]	; (80100d8 <__ieee754_pow+0x218>)
 800ffaa:	4598      	cmp	r8, r3
 800ffac:	d118      	bne.n	800ffe0 <__ieee754_pow+0x120>
 800ffae:	f1b9 0f00 	cmp.w	r9, #0
 800ffb2:	f280 845a 	bge.w	801086a <__ieee754_pow+0x9aa>
 800ffb6:	4948      	ldr	r1, [pc, #288]	; (80100d8 <__ieee754_pow+0x218>)
 800ffb8:	4632      	mov	r2, r6
 800ffba:	463b      	mov	r3, r7
 800ffbc:	2000      	movs	r0, #0
 800ffbe:	f7f0 fc45 	bl	800084c <__aeabi_ddiv>
 800ffc2:	e7dd      	b.n	800ff80 <__ieee754_pow+0xc0>
 800ffc4:	f04f 0b02 	mov.w	fp, #2
 800ffc8:	e7c4      	b.n	800ff54 <__ieee754_pow+0x94>
 800ffca:	f04f 0b00 	mov.w	fp, #0
 800ffce:	e7c1      	b.n	800ff54 <__ieee754_pow+0x94>
 800ffd0:	f1b9 0f00 	cmp.w	r9, #0
 800ffd4:	dad2      	bge.n	800ff7c <__ieee754_pow+0xbc>
 800ffd6:	e9dd 0300 	ldrd	r0, r3, [sp]
 800ffda:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800ffde:	e7cf      	b.n	800ff80 <__ieee754_pow+0xc0>
 800ffe0:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800ffe4:	d106      	bne.n	800fff4 <__ieee754_pow+0x134>
 800ffe6:	4632      	mov	r2, r6
 800ffe8:	463b      	mov	r3, r7
 800ffea:	4610      	mov	r0, r2
 800ffec:	4619      	mov	r1, r3
 800ffee:	f7f0 fb03 	bl	80005f8 <__aeabi_dmul>
 800fff2:	e7c5      	b.n	800ff80 <__ieee754_pow+0xc0>
 800fff4:	4b39      	ldr	r3, [pc, #228]	; (80100dc <__ieee754_pow+0x21c>)
 800fff6:	4599      	cmp	r9, r3
 800fff8:	d10a      	bne.n	8010010 <__ieee754_pow+0x150>
 800fffa:	2d00      	cmp	r5, #0
 800fffc:	db08      	blt.n	8010010 <__ieee754_pow+0x150>
 800fffe:	ec47 6b10 	vmov	d0, r6, r7
 8010002:	b011      	add	sp, #68	; 0x44
 8010004:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010008:	f000 be5c 	b.w	8010cc4 <__ieee754_sqrt>
 801000c:	f04f 0b00 	mov.w	fp, #0
 8010010:	ec47 6b10 	vmov	d0, r6, r7
 8010014:	f001 fbca 	bl	80117ac <fabs>
 8010018:	ec51 0b10 	vmov	r0, r1, d0
 801001c:	f1ba 0f00 	cmp.w	sl, #0
 8010020:	d127      	bne.n	8010072 <__ieee754_pow+0x1b2>
 8010022:	b124      	cbz	r4, 801002e <__ieee754_pow+0x16e>
 8010024:	4b2c      	ldr	r3, [pc, #176]	; (80100d8 <__ieee754_pow+0x218>)
 8010026:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 801002a:	429a      	cmp	r2, r3
 801002c:	d121      	bne.n	8010072 <__ieee754_pow+0x1b2>
 801002e:	f1b9 0f00 	cmp.w	r9, #0
 8010032:	da05      	bge.n	8010040 <__ieee754_pow+0x180>
 8010034:	4602      	mov	r2, r0
 8010036:	460b      	mov	r3, r1
 8010038:	2000      	movs	r0, #0
 801003a:	4927      	ldr	r1, [pc, #156]	; (80100d8 <__ieee754_pow+0x218>)
 801003c:	f7f0 fc06 	bl	800084c <__aeabi_ddiv>
 8010040:	2d00      	cmp	r5, #0
 8010042:	da9d      	bge.n	800ff80 <__ieee754_pow+0xc0>
 8010044:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8010048:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801004c:	ea54 030b 	orrs.w	r3, r4, fp
 8010050:	d108      	bne.n	8010064 <__ieee754_pow+0x1a4>
 8010052:	4602      	mov	r2, r0
 8010054:	460b      	mov	r3, r1
 8010056:	4610      	mov	r0, r2
 8010058:	4619      	mov	r1, r3
 801005a:	f7f0 f915 	bl	8000288 <__aeabi_dsub>
 801005e:	4602      	mov	r2, r0
 8010060:	460b      	mov	r3, r1
 8010062:	e7ac      	b.n	800ffbe <__ieee754_pow+0xfe>
 8010064:	f1bb 0f01 	cmp.w	fp, #1
 8010068:	d18a      	bne.n	800ff80 <__ieee754_pow+0xc0>
 801006a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801006e:	4619      	mov	r1, r3
 8010070:	e786      	b.n	800ff80 <__ieee754_pow+0xc0>
 8010072:	0fed      	lsrs	r5, r5, #31
 8010074:	1e6b      	subs	r3, r5, #1
 8010076:	930d      	str	r3, [sp, #52]	; 0x34
 8010078:	ea5b 0303 	orrs.w	r3, fp, r3
 801007c:	d102      	bne.n	8010084 <__ieee754_pow+0x1c4>
 801007e:	4632      	mov	r2, r6
 8010080:	463b      	mov	r3, r7
 8010082:	e7e8      	b.n	8010056 <__ieee754_pow+0x196>
 8010084:	4b16      	ldr	r3, [pc, #88]	; (80100e0 <__ieee754_pow+0x220>)
 8010086:	4598      	cmp	r8, r3
 8010088:	f340 80fe 	ble.w	8010288 <__ieee754_pow+0x3c8>
 801008c:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8010090:	4598      	cmp	r8, r3
 8010092:	dd0a      	ble.n	80100aa <__ieee754_pow+0x1ea>
 8010094:	4b0f      	ldr	r3, [pc, #60]	; (80100d4 <__ieee754_pow+0x214>)
 8010096:	429c      	cmp	r4, r3
 8010098:	dc0d      	bgt.n	80100b6 <__ieee754_pow+0x1f6>
 801009a:	f1b9 0f00 	cmp.w	r9, #0
 801009e:	f6bf af6d 	bge.w	800ff7c <__ieee754_pow+0xbc>
 80100a2:	a307      	add	r3, pc, #28	; (adr r3, 80100c0 <__ieee754_pow+0x200>)
 80100a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100a8:	e79f      	b.n	800ffea <__ieee754_pow+0x12a>
 80100aa:	4b0e      	ldr	r3, [pc, #56]	; (80100e4 <__ieee754_pow+0x224>)
 80100ac:	429c      	cmp	r4, r3
 80100ae:	ddf4      	ble.n	801009a <__ieee754_pow+0x1da>
 80100b0:	4b09      	ldr	r3, [pc, #36]	; (80100d8 <__ieee754_pow+0x218>)
 80100b2:	429c      	cmp	r4, r3
 80100b4:	dd18      	ble.n	80100e8 <__ieee754_pow+0x228>
 80100b6:	f1b9 0f00 	cmp.w	r9, #0
 80100ba:	dcf2      	bgt.n	80100a2 <__ieee754_pow+0x1e2>
 80100bc:	e75e      	b.n	800ff7c <__ieee754_pow+0xbc>
 80100be:	bf00      	nop
 80100c0:	8800759c 	.word	0x8800759c
 80100c4:	7e37e43c 	.word	0x7e37e43c
 80100c8:	7ff00000 	.word	0x7ff00000
 80100cc:	08011ba9 	.word	0x08011ba9
 80100d0:	433fffff 	.word	0x433fffff
 80100d4:	3fefffff 	.word	0x3fefffff
 80100d8:	3ff00000 	.word	0x3ff00000
 80100dc:	3fe00000 	.word	0x3fe00000
 80100e0:	41e00000 	.word	0x41e00000
 80100e4:	3feffffe 	.word	0x3feffffe
 80100e8:	2200      	movs	r2, #0
 80100ea:	4b63      	ldr	r3, [pc, #396]	; (8010278 <__ieee754_pow+0x3b8>)
 80100ec:	f7f0 f8cc 	bl	8000288 <__aeabi_dsub>
 80100f0:	a355      	add	r3, pc, #340	; (adr r3, 8010248 <__ieee754_pow+0x388>)
 80100f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100f6:	4604      	mov	r4, r0
 80100f8:	460d      	mov	r5, r1
 80100fa:	f7f0 fa7d 	bl	80005f8 <__aeabi_dmul>
 80100fe:	a354      	add	r3, pc, #336	; (adr r3, 8010250 <__ieee754_pow+0x390>)
 8010100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010104:	4606      	mov	r6, r0
 8010106:	460f      	mov	r7, r1
 8010108:	4620      	mov	r0, r4
 801010a:	4629      	mov	r1, r5
 801010c:	f7f0 fa74 	bl	80005f8 <__aeabi_dmul>
 8010110:	2200      	movs	r2, #0
 8010112:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010116:	4b59      	ldr	r3, [pc, #356]	; (801027c <__ieee754_pow+0x3bc>)
 8010118:	4620      	mov	r0, r4
 801011a:	4629      	mov	r1, r5
 801011c:	f7f0 fa6c 	bl	80005f8 <__aeabi_dmul>
 8010120:	4602      	mov	r2, r0
 8010122:	460b      	mov	r3, r1
 8010124:	a14c      	add	r1, pc, #304	; (adr r1, 8010258 <__ieee754_pow+0x398>)
 8010126:	e9d1 0100 	ldrd	r0, r1, [r1]
 801012a:	f7f0 f8ad 	bl	8000288 <__aeabi_dsub>
 801012e:	4622      	mov	r2, r4
 8010130:	462b      	mov	r3, r5
 8010132:	f7f0 fa61 	bl	80005f8 <__aeabi_dmul>
 8010136:	4602      	mov	r2, r0
 8010138:	460b      	mov	r3, r1
 801013a:	2000      	movs	r0, #0
 801013c:	4950      	ldr	r1, [pc, #320]	; (8010280 <__ieee754_pow+0x3c0>)
 801013e:	f7f0 f8a3 	bl	8000288 <__aeabi_dsub>
 8010142:	4622      	mov	r2, r4
 8010144:	462b      	mov	r3, r5
 8010146:	4680      	mov	r8, r0
 8010148:	4689      	mov	r9, r1
 801014a:	4620      	mov	r0, r4
 801014c:	4629      	mov	r1, r5
 801014e:	f7f0 fa53 	bl	80005f8 <__aeabi_dmul>
 8010152:	4602      	mov	r2, r0
 8010154:	460b      	mov	r3, r1
 8010156:	4640      	mov	r0, r8
 8010158:	4649      	mov	r1, r9
 801015a:	f7f0 fa4d 	bl	80005f8 <__aeabi_dmul>
 801015e:	a340      	add	r3, pc, #256	; (adr r3, 8010260 <__ieee754_pow+0x3a0>)
 8010160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010164:	f7f0 fa48 	bl	80005f8 <__aeabi_dmul>
 8010168:	4602      	mov	r2, r0
 801016a:	460b      	mov	r3, r1
 801016c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010170:	f7f0 f88a 	bl	8000288 <__aeabi_dsub>
 8010174:	4602      	mov	r2, r0
 8010176:	460b      	mov	r3, r1
 8010178:	4604      	mov	r4, r0
 801017a:	460d      	mov	r5, r1
 801017c:	4630      	mov	r0, r6
 801017e:	4639      	mov	r1, r7
 8010180:	f7f0 f884 	bl	800028c <__adddf3>
 8010184:	2000      	movs	r0, #0
 8010186:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801018a:	4632      	mov	r2, r6
 801018c:	463b      	mov	r3, r7
 801018e:	f7f0 f87b 	bl	8000288 <__aeabi_dsub>
 8010192:	4602      	mov	r2, r0
 8010194:	460b      	mov	r3, r1
 8010196:	4620      	mov	r0, r4
 8010198:	4629      	mov	r1, r5
 801019a:	f7f0 f875 	bl	8000288 <__aeabi_dsub>
 801019e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80101a0:	f10b 33ff 	add.w	r3, fp, #4294967295
 80101a4:	4313      	orrs	r3, r2
 80101a6:	4606      	mov	r6, r0
 80101a8:	460f      	mov	r7, r1
 80101aa:	f040 81eb 	bne.w	8010584 <__ieee754_pow+0x6c4>
 80101ae:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8010268 <__ieee754_pow+0x3a8>
 80101b2:	e9dd 4500 	ldrd	r4, r5, [sp]
 80101b6:	2400      	movs	r4, #0
 80101b8:	4622      	mov	r2, r4
 80101ba:	462b      	mov	r3, r5
 80101bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80101c0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80101c4:	f7f0 f860 	bl	8000288 <__aeabi_dsub>
 80101c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80101cc:	f7f0 fa14 	bl	80005f8 <__aeabi_dmul>
 80101d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80101d4:	4680      	mov	r8, r0
 80101d6:	4689      	mov	r9, r1
 80101d8:	4630      	mov	r0, r6
 80101da:	4639      	mov	r1, r7
 80101dc:	f7f0 fa0c 	bl	80005f8 <__aeabi_dmul>
 80101e0:	4602      	mov	r2, r0
 80101e2:	460b      	mov	r3, r1
 80101e4:	4640      	mov	r0, r8
 80101e6:	4649      	mov	r1, r9
 80101e8:	f7f0 f850 	bl	800028c <__adddf3>
 80101ec:	4622      	mov	r2, r4
 80101ee:	462b      	mov	r3, r5
 80101f0:	4680      	mov	r8, r0
 80101f2:	4689      	mov	r9, r1
 80101f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80101f8:	f7f0 f9fe 	bl	80005f8 <__aeabi_dmul>
 80101fc:	460b      	mov	r3, r1
 80101fe:	4604      	mov	r4, r0
 8010200:	460d      	mov	r5, r1
 8010202:	4602      	mov	r2, r0
 8010204:	4649      	mov	r1, r9
 8010206:	4640      	mov	r0, r8
 8010208:	e9cd 4500 	strd	r4, r5, [sp]
 801020c:	f7f0 f83e 	bl	800028c <__adddf3>
 8010210:	4b1c      	ldr	r3, [pc, #112]	; (8010284 <__ieee754_pow+0x3c4>)
 8010212:	4299      	cmp	r1, r3
 8010214:	4606      	mov	r6, r0
 8010216:	460f      	mov	r7, r1
 8010218:	468b      	mov	fp, r1
 801021a:	f340 82f7 	ble.w	801080c <__ieee754_pow+0x94c>
 801021e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8010222:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8010226:	4303      	orrs	r3, r0
 8010228:	f000 81ea 	beq.w	8010600 <__ieee754_pow+0x740>
 801022c:	a310      	add	r3, pc, #64	; (adr r3, 8010270 <__ieee754_pow+0x3b0>)
 801022e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010232:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010236:	f7f0 f9df 	bl	80005f8 <__aeabi_dmul>
 801023a:	a30d      	add	r3, pc, #52	; (adr r3, 8010270 <__ieee754_pow+0x3b0>)
 801023c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010240:	e6d5      	b.n	800ffee <__ieee754_pow+0x12e>
 8010242:	bf00      	nop
 8010244:	f3af 8000 	nop.w
 8010248:	60000000 	.word	0x60000000
 801024c:	3ff71547 	.word	0x3ff71547
 8010250:	f85ddf44 	.word	0xf85ddf44
 8010254:	3e54ae0b 	.word	0x3e54ae0b
 8010258:	55555555 	.word	0x55555555
 801025c:	3fd55555 	.word	0x3fd55555
 8010260:	652b82fe 	.word	0x652b82fe
 8010264:	3ff71547 	.word	0x3ff71547
 8010268:	00000000 	.word	0x00000000
 801026c:	bff00000 	.word	0xbff00000
 8010270:	8800759c 	.word	0x8800759c
 8010274:	7e37e43c 	.word	0x7e37e43c
 8010278:	3ff00000 	.word	0x3ff00000
 801027c:	3fd00000 	.word	0x3fd00000
 8010280:	3fe00000 	.word	0x3fe00000
 8010284:	408fffff 	.word	0x408fffff
 8010288:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 801028c:	f04f 0200 	mov.w	r2, #0
 8010290:	da05      	bge.n	801029e <__ieee754_pow+0x3de>
 8010292:	4bd3      	ldr	r3, [pc, #844]	; (80105e0 <__ieee754_pow+0x720>)
 8010294:	f7f0 f9b0 	bl	80005f8 <__aeabi_dmul>
 8010298:	f06f 0234 	mvn.w	r2, #52	; 0x34
 801029c:	460c      	mov	r4, r1
 801029e:	1523      	asrs	r3, r4, #20
 80102a0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80102a4:	4413      	add	r3, r2
 80102a6:	9309      	str	r3, [sp, #36]	; 0x24
 80102a8:	4bce      	ldr	r3, [pc, #824]	; (80105e4 <__ieee754_pow+0x724>)
 80102aa:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80102ae:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80102b2:	429c      	cmp	r4, r3
 80102b4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80102b8:	dd08      	ble.n	80102cc <__ieee754_pow+0x40c>
 80102ba:	4bcb      	ldr	r3, [pc, #812]	; (80105e8 <__ieee754_pow+0x728>)
 80102bc:	429c      	cmp	r4, r3
 80102be:	f340 815e 	ble.w	801057e <__ieee754_pow+0x6be>
 80102c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80102c4:	3301      	adds	r3, #1
 80102c6:	9309      	str	r3, [sp, #36]	; 0x24
 80102c8:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80102cc:	f04f 0a00 	mov.w	sl, #0
 80102d0:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 80102d4:	930c      	str	r3, [sp, #48]	; 0x30
 80102d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80102d8:	4bc4      	ldr	r3, [pc, #784]	; (80105ec <__ieee754_pow+0x72c>)
 80102da:	4413      	add	r3, r2
 80102dc:	ed93 7b00 	vldr	d7, [r3]
 80102e0:	4629      	mov	r1, r5
 80102e2:	ec53 2b17 	vmov	r2, r3, d7
 80102e6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80102ea:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80102ee:	f7ef ffcb 	bl	8000288 <__aeabi_dsub>
 80102f2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80102f6:	4606      	mov	r6, r0
 80102f8:	460f      	mov	r7, r1
 80102fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80102fe:	f7ef ffc5 	bl	800028c <__adddf3>
 8010302:	4602      	mov	r2, r0
 8010304:	460b      	mov	r3, r1
 8010306:	2000      	movs	r0, #0
 8010308:	49b9      	ldr	r1, [pc, #740]	; (80105f0 <__ieee754_pow+0x730>)
 801030a:	f7f0 fa9f 	bl	800084c <__aeabi_ddiv>
 801030e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8010312:	4602      	mov	r2, r0
 8010314:	460b      	mov	r3, r1
 8010316:	4630      	mov	r0, r6
 8010318:	4639      	mov	r1, r7
 801031a:	f7f0 f96d 	bl	80005f8 <__aeabi_dmul>
 801031e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010322:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8010326:	e9cd 3402 	strd	r3, r4, [sp, #8]
 801032a:	2300      	movs	r3, #0
 801032c:	9302      	str	r3, [sp, #8]
 801032e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8010332:	106d      	asrs	r5, r5, #1
 8010334:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8010338:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 801033c:	2200      	movs	r2, #0
 801033e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8010342:	4640      	mov	r0, r8
 8010344:	4649      	mov	r1, r9
 8010346:	4614      	mov	r4, r2
 8010348:	461d      	mov	r5, r3
 801034a:	f7f0 f955 	bl	80005f8 <__aeabi_dmul>
 801034e:	4602      	mov	r2, r0
 8010350:	460b      	mov	r3, r1
 8010352:	4630      	mov	r0, r6
 8010354:	4639      	mov	r1, r7
 8010356:	f7ef ff97 	bl	8000288 <__aeabi_dsub>
 801035a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801035e:	4606      	mov	r6, r0
 8010360:	460f      	mov	r7, r1
 8010362:	4620      	mov	r0, r4
 8010364:	4629      	mov	r1, r5
 8010366:	f7ef ff8f 	bl	8000288 <__aeabi_dsub>
 801036a:	4602      	mov	r2, r0
 801036c:	460b      	mov	r3, r1
 801036e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8010372:	f7ef ff89 	bl	8000288 <__aeabi_dsub>
 8010376:	4642      	mov	r2, r8
 8010378:	464b      	mov	r3, r9
 801037a:	f7f0 f93d 	bl	80005f8 <__aeabi_dmul>
 801037e:	4602      	mov	r2, r0
 8010380:	460b      	mov	r3, r1
 8010382:	4630      	mov	r0, r6
 8010384:	4639      	mov	r1, r7
 8010386:	f7ef ff7f 	bl	8000288 <__aeabi_dsub>
 801038a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 801038e:	f7f0 f933 	bl	80005f8 <__aeabi_dmul>
 8010392:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010396:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801039a:	4610      	mov	r0, r2
 801039c:	4619      	mov	r1, r3
 801039e:	f7f0 f92b 	bl	80005f8 <__aeabi_dmul>
 80103a2:	a37b      	add	r3, pc, #492	; (adr r3, 8010590 <__ieee754_pow+0x6d0>)
 80103a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103a8:	4604      	mov	r4, r0
 80103aa:	460d      	mov	r5, r1
 80103ac:	f7f0 f924 	bl	80005f8 <__aeabi_dmul>
 80103b0:	a379      	add	r3, pc, #484	; (adr r3, 8010598 <__ieee754_pow+0x6d8>)
 80103b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103b6:	f7ef ff69 	bl	800028c <__adddf3>
 80103ba:	4622      	mov	r2, r4
 80103bc:	462b      	mov	r3, r5
 80103be:	f7f0 f91b 	bl	80005f8 <__aeabi_dmul>
 80103c2:	a377      	add	r3, pc, #476	; (adr r3, 80105a0 <__ieee754_pow+0x6e0>)
 80103c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103c8:	f7ef ff60 	bl	800028c <__adddf3>
 80103cc:	4622      	mov	r2, r4
 80103ce:	462b      	mov	r3, r5
 80103d0:	f7f0 f912 	bl	80005f8 <__aeabi_dmul>
 80103d4:	a374      	add	r3, pc, #464	; (adr r3, 80105a8 <__ieee754_pow+0x6e8>)
 80103d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103da:	f7ef ff57 	bl	800028c <__adddf3>
 80103de:	4622      	mov	r2, r4
 80103e0:	462b      	mov	r3, r5
 80103e2:	f7f0 f909 	bl	80005f8 <__aeabi_dmul>
 80103e6:	a372      	add	r3, pc, #456	; (adr r3, 80105b0 <__ieee754_pow+0x6f0>)
 80103e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103ec:	f7ef ff4e 	bl	800028c <__adddf3>
 80103f0:	4622      	mov	r2, r4
 80103f2:	462b      	mov	r3, r5
 80103f4:	f7f0 f900 	bl	80005f8 <__aeabi_dmul>
 80103f8:	a36f      	add	r3, pc, #444	; (adr r3, 80105b8 <__ieee754_pow+0x6f8>)
 80103fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103fe:	f7ef ff45 	bl	800028c <__adddf3>
 8010402:	4622      	mov	r2, r4
 8010404:	4606      	mov	r6, r0
 8010406:	460f      	mov	r7, r1
 8010408:	462b      	mov	r3, r5
 801040a:	4620      	mov	r0, r4
 801040c:	4629      	mov	r1, r5
 801040e:	f7f0 f8f3 	bl	80005f8 <__aeabi_dmul>
 8010412:	4602      	mov	r2, r0
 8010414:	460b      	mov	r3, r1
 8010416:	4630      	mov	r0, r6
 8010418:	4639      	mov	r1, r7
 801041a:	f7f0 f8ed 	bl	80005f8 <__aeabi_dmul>
 801041e:	4642      	mov	r2, r8
 8010420:	4604      	mov	r4, r0
 8010422:	460d      	mov	r5, r1
 8010424:	464b      	mov	r3, r9
 8010426:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801042a:	f7ef ff2f 	bl	800028c <__adddf3>
 801042e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010432:	f7f0 f8e1 	bl	80005f8 <__aeabi_dmul>
 8010436:	4622      	mov	r2, r4
 8010438:	462b      	mov	r3, r5
 801043a:	f7ef ff27 	bl	800028c <__adddf3>
 801043e:	4642      	mov	r2, r8
 8010440:	4606      	mov	r6, r0
 8010442:	460f      	mov	r7, r1
 8010444:	464b      	mov	r3, r9
 8010446:	4640      	mov	r0, r8
 8010448:	4649      	mov	r1, r9
 801044a:	f7f0 f8d5 	bl	80005f8 <__aeabi_dmul>
 801044e:	2200      	movs	r2, #0
 8010450:	4b68      	ldr	r3, [pc, #416]	; (80105f4 <__ieee754_pow+0x734>)
 8010452:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8010456:	f7ef ff19 	bl	800028c <__adddf3>
 801045a:	4632      	mov	r2, r6
 801045c:	463b      	mov	r3, r7
 801045e:	f7ef ff15 	bl	800028c <__adddf3>
 8010462:	9802      	ldr	r0, [sp, #8]
 8010464:	460d      	mov	r5, r1
 8010466:	4604      	mov	r4, r0
 8010468:	4602      	mov	r2, r0
 801046a:	460b      	mov	r3, r1
 801046c:	4640      	mov	r0, r8
 801046e:	4649      	mov	r1, r9
 8010470:	f7f0 f8c2 	bl	80005f8 <__aeabi_dmul>
 8010474:	2200      	movs	r2, #0
 8010476:	4680      	mov	r8, r0
 8010478:	4689      	mov	r9, r1
 801047a:	4b5e      	ldr	r3, [pc, #376]	; (80105f4 <__ieee754_pow+0x734>)
 801047c:	4620      	mov	r0, r4
 801047e:	4629      	mov	r1, r5
 8010480:	f7ef ff02 	bl	8000288 <__aeabi_dsub>
 8010484:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8010488:	f7ef fefe 	bl	8000288 <__aeabi_dsub>
 801048c:	4602      	mov	r2, r0
 801048e:	460b      	mov	r3, r1
 8010490:	4630      	mov	r0, r6
 8010492:	4639      	mov	r1, r7
 8010494:	f7ef fef8 	bl	8000288 <__aeabi_dsub>
 8010498:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801049c:	f7f0 f8ac 	bl	80005f8 <__aeabi_dmul>
 80104a0:	4622      	mov	r2, r4
 80104a2:	4606      	mov	r6, r0
 80104a4:	460f      	mov	r7, r1
 80104a6:	462b      	mov	r3, r5
 80104a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80104ac:	f7f0 f8a4 	bl	80005f8 <__aeabi_dmul>
 80104b0:	4602      	mov	r2, r0
 80104b2:	460b      	mov	r3, r1
 80104b4:	4630      	mov	r0, r6
 80104b6:	4639      	mov	r1, r7
 80104b8:	f7ef fee8 	bl	800028c <__adddf3>
 80104bc:	4606      	mov	r6, r0
 80104be:	460f      	mov	r7, r1
 80104c0:	4602      	mov	r2, r0
 80104c2:	460b      	mov	r3, r1
 80104c4:	4640      	mov	r0, r8
 80104c6:	4649      	mov	r1, r9
 80104c8:	f7ef fee0 	bl	800028c <__adddf3>
 80104cc:	9802      	ldr	r0, [sp, #8]
 80104ce:	a33c      	add	r3, pc, #240	; (adr r3, 80105c0 <__ieee754_pow+0x700>)
 80104d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104d4:	4604      	mov	r4, r0
 80104d6:	460d      	mov	r5, r1
 80104d8:	f7f0 f88e 	bl	80005f8 <__aeabi_dmul>
 80104dc:	4642      	mov	r2, r8
 80104de:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80104e2:	464b      	mov	r3, r9
 80104e4:	4620      	mov	r0, r4
 80104e6:	4629      	mov	r1, r5
 80104e8:	f7ef fece 	bl	8000288 <__aeabi_dsub>
 80104ec:	4602      	mov	r2, r0
 80104ee:	460b      	mov	r3, r1
 80104f0:	4630      	mov	r0, r6
 80104f2:	4639      	mov	r1, r7
 80104f4:	f7ef fec8 	bl	8000288 <__aeabi_dsub>
 80104f8:	a333      	add	r3, pc, #204	; (adr r3, 80105c8 <__ieee754_pow+0x708>)
 80104fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104fe:	f7f0 f87b 	bl	80005f8 <__aeabi_dmul>
 8010502:	a333      	add	r3, pc, #204	; (adr r3, 80105d0 <__ieee754_pow+0x710>)
 8010504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010508:	4606      	mov	r6, r0
 801050a:	460f      	mov	r7, r1
 801050c:	4620      	mov	r0, r4
 801050e:	4629      	mov	r1, r5
 8010510:	f7f0 f872 	bl	80005f8 <__aeabi_dmul>
 8010514:	4602      	mov	r2, r0
 8010516:	460b      	mov	r3, r1
 8010518:	4630      	mov	r0, r6
 801051a:	4639      	mov	r1, r7
 801051c:	f7ef feb6 	bl	800028c <__adddf3>
 8010520:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010522:	4b35      	ldr	r3, [pc, #212]	; (80105f8 <__ieee754_pow+0x738>)
 8010524:	4413      	add	r3, r2
 8010526:	e9d3 2300 	ldrd	r2, r3, [r3]
 801052a:	f7ef feaf 	bl	800028c <__adddf3>
 801052e:	4604      	mov	r4, r0
 8010530:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010532:	460d      	mov	r5, r1
 8010534:	f7ef fff6 	bl	8000524 <__aeabi_i2d>
 8010538:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801053a:	4b30      	ldr	r3, [pc, #192]	; (80105fc <__ieee754_pow+0x73c>)
 801053c:	4413      	add	r3, r2
 801053e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010542:	4606      	mov	r6, r0
 8010544:	460f      	mov	r7, r1
 8010546:	4622      	mov	r2, r4
 8010548:	462b      	mov	r3, r5
 801054a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801054e:	f7ef fe9d 	bl	800028c <__adddf3>
 8010552:	4642      	mov	r2, r8
 8010554:	464b      	mov	r3, r9
 8010556:	f7ef fe99 	bl	800028c <__adddf3>
 801055a:	4632      	mov	r2, r6
 801055c:	463b      	mov	r3, r7
 801055e:	f7ef fe95 	bl	800028c <__adddf3>
 8010562:	9802      	ldr	r0, [sp, #8]
 8010564:	4632      	mov	r2, r6
 8010566:	463b      	mov	r3, r7
 8010568:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801056c:	f7ef fe8c 	bl	8000288 <__aeabi_dsub>
 8010570:	4642      	mov	r2, r8
 8010572:	464b      	mov	r3, r9
 8010574:	f7ef fe88 	bl	8000288 <__aeabi_dsub>
 8010578:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801057c:	e607      	b.n	801018e <__ieee754_pow+0x2ce>
 801057e:	f04f 0a01 	mov.w	sl, #1
 8010582:	e6a5      	b.n	80102d0 <__ieee754_pow+0x410>
 8010584:	ed9f 7b14 	vldr	d7, [pc, #80]	; 80105d8 <__ieee754_pow+0x718>
 8010588:	e613      	b.n	80101b2 <__ieee754_pow+0x2f2>
 801058a:	bf00      	nop
 801058c:	f3af 8000 	nop.w
 8010590:	4a454eef 	.word	0x4a454eef
 8010594:	3fca7e28 	.word	0x3fca7e28
 8010598:	93c9db65 	.word	0x93c9db65
 801059c:	3fcd864a 	.word	0x3fcd864a
 80105a0:	a91d4101 	.word	0xa91d4101
 80105a4:	3fd17460 	.word	0x3fd17460
 80105a8:	518f264d 	.word	0x518f264d
 80105ac:	3fd55555 	.word	0x3fd55555
 80105b0:	db6fabff 	.word	0xdb6fabff
 80105b4:	3fdb6db6 	.word	0x3fdb6db6
 80105b8:	33333303 	.word	0x33333303
 80105bc:	3fe33333 	.word	0x3fe33333
 80105c0:	e0000000 	.word	0xe0000000
 80105c4:	3feec709 	.word	0x3feec709
 80105c8:	dc3a03fd 	.word	0xdc3a03fd
 80105cc:	3feec709 	.word	0x3feec709
 80105d0:	145b01f5 	.word	0x145b01f5
 80105d4:	be3e2fe0 	.word	0xbe3e2fe0
 80105d8:	00000000 	.word	0x00000000
 80105dc:	3ff00000 	.word	0x3ff00000
 80105e0:	43400000 	.word	0x43400000
 80105e4:	0003988e 	.word	0x0003988e
 80105e8:	000bb679 	.word	0x000bb679
 80105ec:	08011be8 	.word	0x08011be8
 80105f0:	3ff00000 	.word	0x3ff00000
 80105f4:	40080000 	.word	0x40080000
 80105f8:	08011c08 	.word	0x08011c08
 80105fc:	08011bf8 	.word	0x08011bf8
 8010600:	a3b4      	add	r3, pc, #720	; (adr r3, 80108d4 <__ieee754_pow+0xa14>)
 8010602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010606:	4640      	mov	r0, r8
 8010608:	4649      	mov	r1, r9
 801060a:	f7ef fe3f 	bl	800028c <__adddf3>
 801060e:	4622      	mov	r2, r4
 8010610:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010614:	462b      	mov	r3, r5
 8010616:	4630      	mov	r0, r6
 8010618:	4639      	mov	r1, r7
 801061a:	f7ef fe35 	bl	8000288 <__aeabi_dsub>
 801061e:	4602      	mov	r2, r0
 8010620:	460b      	mov	r3, r1
 8010622:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010626:	f7f0 fa77 	bl	8000b18 <__aeabi_dcmpgt>
 801062a:	2800      	cmp	r0, #0
 801062c:	f47f adfe 	bne.w	801022c <__ieee754_pow+0x36c>
 8010630:	4aa3      	ldr	r2, [pc, #652]	; (80108c0 <__ieee754_pow+0xa00>)
 8010632:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010636:	4293      	cmp	r3, r2
 8010638:	f340 810a 	ble.w	8010850 <__ieee754_pow+0x990>
 801063c:	151b      	asrs	r3, r3, #20
 801063e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8010642:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8010646:	fa4a f303 	asr.w	r3, sl, r3
 801064a:	445b      	add	r3, fp
 801064c:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8010650:	4e9c      	ldr	r6, [pc, #624]	; (80108c4 <__ieee754_pow+0xa04>)
 8010652:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8010656:	4116      	asrs	r6, r2
 8010658:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 801065c:	2000      	movs	r0, #0
 801065e:	ea23 0106 	bic.w	r1, r3, r6
 8010662:	f1c2 0214 	rsb	r2, r2, #20
 8010666:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 801066a:	fa4a fa02 	asr.w	sl, sl, r2
 801066e:	f1bb 0f00 	cmp.w	fp, #0
 8010672:	4602      	mov	r2, r0
 8010674:	460b      	mov	r3, r1
 8010676:	4620      	mov	r0, r4
 8010678:	4629      	mov	r1, r5
 801067a:	bfb8      	it	lt
 801067c:	f1ca 0a00 	rsblt	sl, sl, #0
 8010680:	f7ef fe02 	bl	8000288 <__aeabi_dsub>
 8010684:	e9cd 0100 	strd	r0, r1, [sp]
 8010688:	4642      	mov	r2, r8
 801068a:	464b      	mov	r3, r9
 801068c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010690:	f7ef fdfc 	bl	800028c <__adddf3>
 8010694:	2000      	movs	r0, #0
 8010696:	a378      	add	r3, pc, #480	; (adr r3, 8010878 <__ieee754_pow+0x9b8>)
 8010698:	e9d3 2300 	ldrd	r2, r3, [r3]
 801069c:	4604      	mov	r4, r0
 801069e:	460d      	mov	r5, r1
 80106a0:	f7ef ffaa 	bl	80005f8 <__aeabi_dmul>
 80106a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80106a8:	4606      	mov	r6, r0
 80106aa:	460f      	mov	r7, r1
 80106ac:	4620      	mov	r0, r4
 80106ae:	4629      	mov	r1, r5
 80106b0:	f7ef fdea 	bl	8000288 <__aeabi_dsub>
 80106b4:	4602      	mov	r2, r0
 80106b6:	460b      	mov	r3, r1
 80106b8:	4640      	mov	r0, r8
 80106ba:	4649      	mov	r1, r9
 80106bc:	f7ef fde4 	bl	8000288 <__aeabi_dsub>
 80106c0:	a36f      	add	r3, pc, #444	; (adr r3, 8010880 <__ieee754_pow+0x9c0>)
 80106c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106c6:	f7ef ff97 	bl	80005f8 <__aeabi_dmul>
 80106ca:	a36f      	add	r3, pc, #444	; (adr r3, 8010888 <__ieee754_pow+0x9c8>)
 80106cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106d0:	4680      	mov	r8, r0
 80106d2:	4689      	mov	r9, r1
 80106d4:	4620      	mov	r0, r4
 80106d6:	4629      	mov	r1, r5
 80106d8:	f7ef ff8e 	bl	80005f8 <__aeabi_dmul>
 80106dc:	4602      	mov	r2, r0
 80106de:	460b      	mov	r3, r1
 80106e0:	4640      	mov	r0, r8
 80106e2:	4649      	mov	r1, r9
 80106e4:	f7ef fdd2 	bl	800028c <__adddf3>
 80106e8:	4604      	mov	r4, r0
 80106ea:	460d      	mov	r5, r1
 80106ec:	4602      	mov	r2, r0
 80106ee:	460b      	mov	r3, r1
 80106f0:	4630      	mov	r0, r6
 80106f2:	4639      	mov	r1, r7
 80106f4:	f7ef fdca 	bl	800028c <__adddf3>
 80106f8:	4632      	mov	r2, r6
 80106fa:	463b      	mov	r3, r7
 80106fc:	4680      	mov	r8, r0
 80106fe:	4689      	mov	r9, r1
 8010700:	f7ef fdc2 	bl	8000288 <__aeabi_dsub>
 8010704:	4602      	mov	r2, r0
 8010706:	460b      	mov	r3, r1
 8010708:	4620      	mov	r0, r4
 801070a:	4629      	mov	r1, r5
 801070c:	f7ef fdbc 	bl	8000288 <__aeabi_dsub>
 8010710:	4642      	mov	r2, r8
 8010712:	4606      	mov	r6, r0
 8010714:	460f      	mov	r7, r1
 8010716:	464b      	mov	r3, r9
 8010718:	4640      	mov	r0, r8
 801071a:	4649      	mov	r1, r9
 801071c:	f7ef ff6c 	bl	80005f8 <__aeabi_dmul>
 8010720:	a35b      	add	r3, pc, #364	; (adr r3, 8010890 <__ieee754_pow+0x9d0>)
 8010722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010726:	4604      	mov	r4, r0
 8010728:	460d      	mov	r5, r1
 801072a:	f7ef ff65 	bl	80005f8 <__aeabi_dmul>
 801072e:	a35a      	add	r3, pc, #360	; (adr r3, 8010898 <__ieee754_pow+0x9d8>)
 8010730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010734:	f7ef fda8 	bl	8000288 <__aeabi_dsub>
 8010738:	4622      	mov	r2, r4
 801073a:	462b      	mov	r3, r5
 801073c:	f7ef ff5c 	bl	80005f8 <__aeabi_dmul>
 8010740:	a357      	add	r3, pc, #348	; (adr r3, 80108a0 <__ieee754_pow+0x9e0>)
 8010742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010746:	f7ef fda1 	bl	800028c <__adddf3>
 801074a:	4622      	mov	r2, r4
 801074c:	462b      	mov	r3, r5
 801074e:	f7ef ff53 	bl	80005f8 <__aeabi_dmul>
 8010752:	a355      	add	r3, pc, #340	; (adr r3, 80108a8 <__ieee754_pow+0x9e8>)
 8010754:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010758:	f7ef fd96 	bl	8000288 <__aeabi_dsub>
 801075c:	4622      	mov	r2, r4
 801075e:	462b      	mov	r3, r5
 8010760:	f7ef ff4a 	bl	80005f8 <__aeabi_dmul>
 8010764:	a352      	add	r3, pc, #328	; (adr r3, 80108b0 <__ieee754_pow+0x9f0>)
 8010766:	e9d3 2300 	ldrd	r2, r3, [r3]
 801076a:	f7ef fd8f 	bl	800028c <__adddf3>
 801076e:	4622      	mov	r2, r4
 8010770:	462b      	mov	r3, r5
 8010772:	f7ef ff41 	bl	80005f8 <__aeabi_dmul>
 8010776:	4602      	mov	r2, r0
 8010778:	460b      	mov	r3, r1
 801077a:	4640      	mov	r0, r8
 801077c:	4649      	mov	r1, r9
 801077e:	f7ef fd83 	bl	8000288 <__aeabi_dsub>
 8010782:	4604      	mov	r4, r0
 8010784:	460d      	mov	r5, r1
 8010786:	4602      	mov	r2, r0
 8010788:	460b      	mov	r3, r1
 801078a:	4640      	mov	r0, r8
 801078c:	4649      	mov	r1, r9
 801078e:	f7ef ff33 	bl	80005f8 <__aeabi_dmul>
 8010792:	2200      	movs	r2, #0
 8010794:	e9cd 0100 	strd	r0, r1, [sp]
 8010798:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801079c:	4620      	mov	r0, r4
 801079e:	4629      	mov	r1, r5
 80107a0:	f7ef fd72 	bl	8000288 <__aeabi_dsub>
 80107a4:	4602      	mov	r2, r0
 80107a6:	460b      	mov	r3, r1
 80107a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80107ac:	f7f0 f84e 	bl	800084c <__aeabi_ddiv>
 80107b0:	4632      	mov	r2, r6
 80107b2:	4604      	mov	r4, r0
 80107b4:	460d      	mov	r5, r1
 80107b6:	463b      	mov	r3, r7
 80107b8:	4640      	mov	r0, r8
 80107ba:	4649      	mov	r1, r9
 80107bc:	f7ef ff1c 	bl	80005f8 <__aeabi_dmul>
 80107c0:	4632      	mov	r2, r6
 80107c2:	463b      	mov	r3, r7
 80107c4:	f7ef fd62 	bl	800028c <__adddf3>
 80107c8:	4602      	mov	r2, r0
 80107ca:	460b      	mov	r3, r1
 80107cc:	4620      	mov	r0, r4
 80107ce:	4629      	mov	r1, r5
 80107d0:	f7ef fd5a 	bl	8000288 <__aeabi_dsub>
 80107d4:	4642      	mov	r2, r8
 80107d6:	464b      	mov	r3, r9
 80107d8:	f7ef fd56 	bl	8000288 <__aeabi_dsub>
 80107dc:	4602      	mov	r2, r0
 80107de:	460b      	mov	r3, r1
 80107e0:	2000      	movs	r0, #0
 80107e2:	4939      	ldr	r1, [pc, #228]	; (80108c8 <__ieee754_pow+0xa08>)
 80107e4:	f7ef fd50 	bl	8000288 <__aeabi_dsub>
 80107e8:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 80107ec:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80107f0:	4602      	mov	r2, r0
 80107f2:	460b      	mov	r3, r1
 80107f4:	da2f      	bge.n	8010856 <__ieee754_pow+0x996>
 80107f6:	4650      	mov	r0, sl
 80107f8:	ec43 2b10 	vmov	d0, r2, r3
 80107fc:	f001 f8fc 	bl	80119f8 <scalbn>
 8010800:	ec51 0b10 	vmov	r0, r1, d0
 8010804:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010808:	f7ff bbf1 	b.w	800ffee <__ieee754_pow+0x12e>
 801080c:	4b2f      	ldr	r3, [pc, #188]	; (80108cc <__ieee754_pow+0xa0c>)
 801080e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8010812:	429e      	cmp	r6, r3
 8010814:	f77f af0c 	ble.w	8010630 <__ieee754_pow+0x770>
 8010818:	4b2d      	ldr	r3, [pc, #180]	; (80108d0 <__ieee754_pow+0xa10>)
 801081a:	440b      	add	r3, r1
 801081c:	4303      	orrs	r3, r0
 801081e:	d00b      	beq.n	8010838 <__ieee754_pow+0x978>
 8010820:	a325      	add	r3, pc, #148	; (adr r3, 80108b8 <__ieee754_pow+0x9f8>)
 8010822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010826:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801082a:	f7ef fee5 	bl	80005f8 <__aeabi_dmul>
 801082e:	a322      	add	r3, pc, #136	; (adr r3, 80108b8 <__ieee754_pow+0x9f8>)
 8010830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010834:	f7ff bbdb 	b.w	800ffee <__ieee754_pow+0x12e>
 8010838:	4622      	mov	r2, r4
 801083a:	462b      	mov	r3, r5
 801083c:	f7ef fd24 	bl	8000288 <__aeabi_dsub>
 8010840:	4642      	mov	r2, r8
 8010842:	464b      	mov	r3, r9
 8010844:	f7f0 f95e 	bl	8000b04 <__aeabi_dcmpge>
 8010848:	2800      	cmp	r0, #0
 801084a:	f43f aef1 	beq.w	8010630 <__ieee754_pow+0x770>
 801084e:	e7e7      	b.n	8010820 <__ieee754_pow+0x960>
 8010850:	f04f 0a00 	mov.w	sl, #0
 8010854:	e718      	b.n	8010688 <__ieee754_pow+0x7c8>
 8010856:	4621      	mov	r1, r4
 8010858:	e7d4      	b.n	8010804 <__ieee754_pow+0x944>
 801085a:	2000      	movs	r0, #0
 801085c:	491a      	ldr	r1, [pc, #104]	; (80108c8 <__ieee754_pow+0xa08>)
 801085e:	f7ff bb8f 	b.w	800ff80 <__ieee754_pow+0xc0>
 8010862:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010866:	f7ff bb8b 	b.w	800ff80 <__ieee754_pow+0xc0>
 801086a:	4630      	mov	r0, r6
 801086c:	4639      	mov	r1, r7
 801086e:	f7ff bb87 	b.w	800ff80 <__ieee754_pow+0xc0>
 8010872:	4693      	mov	fp, r2
 8010874:	f7ff bb98 	b.w	800ffa8 <__ieee754_pow+0xe8>
 8010878:	00000000 	.word	0x00000000
 801087c:	3fe62e43 	.word	0x3fe62e43
 8010880:	fefa39ef 	.word	0xfefa39ef
 8010884:	3fe62e42 	.word	0x3fe62e42
 8010888:	0ca86c39 	.word	0x0ca86c39
 801088c:	be205c61 	.word	0xbe205c61
 8010890:	72bea4d0 	.word	0x72bea4d0
 8010894:	3e663769 	.word	0x3e663769
 8010898:	c5d26bf1 	.word	0xc5d26bf1
 801089c:	3ebbbd41 	.word	0x3ebbbd41
 80108a0:	af25de2c 	.word	0xaf25de2c
 80108a4:	3f11566a 	.word	0x3f11566a
 80108a8:	16bebd93 	.word	0x16bebd93
 80108ac:	3f66c16c 	.word	0x3f66c16c
 80108b0:	5555553e 	.word	0x5555553e
 80108b4:	3fc55555 	.word	0x3fc55555
 80108b8:	c2f8f359 	.word	0xc2f8f359
 80108bc:	01a56e1f 	.word	0x01a56e1f
 80108c0:	3fe00000 	.word	0x3fe00000
 80108c4:	000fffff 	.word	0x000fffff
 80108c8:	3ff00000 	.word	0x3ff00000
 80108cc:	4090cbff 	.word	0x4090cbff
 80108d0:	3f6f3400 	.word	0x3f6f3400
 80108d4:	652b82fe 	.word	0x652b82fe
 80108d8:	3c971547 	.word	0x3c971547
 80108dc:	00000000 	.word	0x00000000

080108e0 <__ieee754_rem_pio2>:
 80108e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108e4:	ec57 6b10 	vmov	r6, r7, d0
 80108e8:	4bc3      	ldr	r3, [pc, #780]	; (8010bf8 <__ieee754_rem_pio2+0x318>)
 80108ea:	b08d      	sub	sp, #52	; 0x34
 80108ec:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 80108f0:	4598      	cmp	r8, r3
 80108f2:	4604      	mov	r4, r0
 80108f4:	9704      	str	r7, [sp, #16]
 80108f6:	dc07      	bgt.n	8010908 <__ieee754_rem_pio2+0x28>
 80108f8:	2200      	movs	r2, #0
 80108fa:	2300      	movs	r3, #0
 80108fc:	ed84 0b00 	vstr	d0, [r4]
 8010900:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8010904:	2500      	movs	r5, #0
 8010906:	e027      	b.n	8010958 <__ieee754_rem_pio2+0x78>
 8010908:	4bbc      	ldr	r3, [pc, #752]	; (8010bfc <__ieee754_rem_pio2+0x31c>)
 801090a:	4598      	cmp	r8, r3
 801090c:	dc75      	bgt.n	80109fa <__ieee754_rem_pio2+0x11a>
 801090e:	9b04      	ldr	r3, [sp, #16]
 8010910:	4dbb      	ldr	r5, [pc, #748]	; (8010c00 <__ieee754_rem_pio2+0x320>)
 8010912:	2b00      	cmp	r3, #0
 8010914:	ee10 0a10 	vmov	r0, s0
 8010918:	a3a9      	add	r3, pc, #676	; (adr r3, 8010bc0 <__ieee754_rem_pio2+0x2e0>)
 801091a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801091e:	4639      	mov	r1, r7
 8010920:	dd36      	ble.n	8010990 <__ieee754_rem_pio2+0xb0>
 8010922:	f7ef fcb1 	bl	8000288 <__aeabi_dsub>
 8010926:	45a8      	cmp	r8, r5
 8010928:	4606      	mov	r6, r0
 801092a:	460f      	mov	r7, r1
 801092c:	d018      	beq.n	8010960 <__ieee754_rem_pio2+0x80>
 801092e:	a3a6      	add	r3, pc, #664	; (adr r3, 8010bc8 <__ieee754_rem_pio2+0x2e8>)
 8010930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010934:	f7ef fca8 	bl	8000288 <__aeabi_dsub>
 8010938:	4602      	mov	r2, r0
 801093a:	460b      	mov	r3, r1
 801093c:	e9c4 2300 	strd	r2, r3, [r4]
 8010940:	4630      	mov	r0, r6
 8010942:	4639      	mov	r1, r7
 8010944:	f7ef fca0 	bl	8000288 <__aeabi_dsub>
 8010948:	a39f      	add	r3, pc, #636	; (adr r3, 8010bc8 <__ieee754_rem_pio2+0x2e8>)
 801094a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801094e:	f7ef fc9b 	bl	8000288 <__aeabi_dsub>
 8010952:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8010956:	2501      	movs	r5, #1
 8010958:	4628      	mov	r0, r5
 801095a:	b00d      	add	sp, #52	; 0x34
 801095c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010960:	a39b      	add	r3, pc, #620	; (adr r3, 8010bd0 <__ieee754_rem_pio2+0x2f0>)
 8010962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010966:	f7ef fc8f 	bl	8000288 <__aeabi_dsub>
 801096a:	a39b      	add	r3, pc, #620	; (adr r3, 8010bd8 <__ieee754_rem_pio2+0x2f8>)
 801096c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010970:	4606      	mov	r6, r0
 8010972:	460f      	mov	r7, r1
 8010974:	f7ef fc88 	bl	8000288 <__aeabi_dsub>
 8010978:	4602      	mov	r2, r0
 801097a:	460b      	mov	r3, r1
 801097c:	e9c4 2300 	strd	r2, r3, [r4]
 8010980:	4630      	mov	r0, r6
 8010982:	4639      	mov	r1, r7
 8010984:	f7ef fc80 	bl	8000288 <__aeabi_dsub>
 8010988:	a393      	add	r3, pc, #588	; (adr r3, 8010bd8 <__ieee754_rem_pio2+0x2f8>)
 801098a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801098e:	e7de      	b.n	801094e <__ieee754_rem_pio2+0x6e>
 8010990:	f7ef fc7c 	bl	800028c <__adddf3>
 8010994:	45a8      	cmp	r8, r5
 8010996:	4606      	mov	r6, r0
 8010998:	460f      	mov	r7, r1
 801099a:	d016      	beq.n	80109ca <__ieee754_rem_pio2+0xea>
 801099c:	a38a      	add	r3, pc, #552	; (adr r3, 8010bc8 <__ieee754_rem_pio2+0x2e8>)
 801099e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109a2:	f7ef fc73 	bl	800028c <__adddf3>
 80109a6:	4602      	mov	r2, r0
 80109a8:	460b      	mov	r3, r1
 80109aa:	e9c4 2300 	strd	r2, r3, [r4]
 80109ae:	4630      	mov	r0, r6
 80109b0:	4639      	mov	r1, r7
 80109b2:	f7ef fc69 	bl	8000288 <__aeabi_dsub>
 80109b6:	a384      	add	r3, pc, #528	; (adr r3, 8010bc8 <__ieee754_rem_pio2+0x2e8>)
 80109b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109bc:	f7ef fc66 	bl	800028c <__adddf3>
 80109c0:	f04f 35ff 	mov.w	r5, #4294967295
 80109c4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80109c8:	e7c6      	b.n	8010958 <__ieee754_rem_pio2+0x78>
 80109ca:	a381      	add	r3, pc, #516	; (adr r3, 8010bd0 <__ieee754_rem_pio2+0x2f0>)
 80109cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109d0:	f7ef fc5c 	bl	800028c <__adddf3>
 80109d4:	a380      	add	r3, pc, #512	; (adr r3, 8010bd8 <__ieee754_rem_pio2+0x2f8>)
 80109d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109da:	4606      	mov	r6, r0
 80109dc:	460f      	mov	r7, r1
 80109de:	f7ef fc55 	bl	800028c <__adddf3>
 80109e2:	4602      	mov	r2, r0
 80109e4:	460b      	mov	r3, r1
 80109e6:	e9c4 2300 	strd	r2, r3, [r4]
 80109ea:	4630      	mov	r0, r6
 80109ec:	4639      	mov	r1, r7
 80109ee:	f7ef fc4b 	bl	8000288 <__aeabi_dsub>
 80109f2:	a379      	add	r3, pc, #484	; (adr r3, 8010bd8 <__ieee754_rem_pio2+0x2f8>)
 80109f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109f8:	e7e0      	b.n	80109bc <__ieee754_rem_pio2+0xdc>
 80109fa:	4b82      	ldr	r3, [pc, #520]	; (8010c04 <__ieee754_rem_pio2+0x324>)
 80109fc:	4598      	cmp	r8, r3
 80109fe:	f300 80d0 	bgt.w	8010ba2 <__ieee754_rem_pio2+0x2c2>
 8010a02:	f000 fed3 	bl	80117ac <fabs>
 8010a06:	ec57 6b10 	vmov	r6, r7, d0
 8010a0a:	ee10 0a10 	vmov	r0, s0
 8010a0e:	a374      	add	r3, pc, #464	; (adr r3, 8010be0 <__ieee754_rem_pio2+0x300>)
 8010a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a14:	4639      	mov	r1, r7
 8010a16:	f7ef fdef 	bl	80005f8 <__aeabi_dmul>
 8010a1a:	2200      	movs	r2, #0
 8010a1c:	4b7a      	ldr	r3, [pc, #488]	; (8010c08 <__ieee754_rem_pio2+0x328>)
 8010a1e:	f7ef fc35 	bl	800028c <__adddf3>
 8010a22:	f7f0 f899 	bl	8000b58 <__aeabi_d2iz>
 8010a26:	4605      	mov	r5, r0
 8010a28:	f7ef fd7c 	bl	8000524 <__aeabi_i2d>
 8010a2c:	a364      	add	r3, pc, #400	; (adr r3, 8010bc0 <__ieee754_rem_pio2+0x2e0>)
 8010a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a32:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010a36:	f7ef fddf 	bl	80005f8 <__aeabi_dmul>
 8010a3a:	4602      	mov	r2, r0
 8010a3c:	460b      	mov	r3, r1
 8010a3e:	4630      	mov	r0, r6
 8010a40:	4639      	mov	r1, r7
 8010a42:	f7ef fc21 	bl	8000288 <__aeabi_dsub>
 8010a46:	a360      	add	r3, pc, #384	; (adr r3, 8010bc8 <__ieee754_rem_pio2+0x2e8>)
 8010a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a4c:	4682      	mov	sl, r0
 8010a4e:	468b      	mov	fp, r1
 8010a50:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010a54:	f7ef fdd0 	bl	80005f8 <__aeabi_dmul>
 8010a58:	2d1f      	cmp	r5, #31
 8010a5a:	4606      	mov	r6, r0
 8010a5c:	460f      	mov	r7, r1
 8010a5e:	dc0c      	bgt.n	8010a7a <__ieee754_rem_pio2+0x19a>
 8010a60:	1e6a      	subs	r2, r5, #1
 8010a62:	4b6a      	ldr	r3, [pc, #424]	; (8010c0c <__ieee754_rem_pio2+0x32c>)
 8010a64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010a68:	4543      	cmp	r3, r8
 8010a6a:	d006      	beq.n	8010a7a <__ieee754_rem_pio2+0x19a>
 8010a6c:	4632      	mov	r2, r6
 8010a6e:	463b      	mov	r3, r7
 8010a70:	4650      	mov	r0, sl
 8010a72:	4659      	mov	r1, fp
 8010a74:	f7ef fc08 	bl	8000288 <__aeabi_dsub>
 8010a78:	e00e      	b.n	8010a98 <__ieee754_rem_pio2+0x1b8>
 8010a7a:	4632      	mov	r2, r6
 8010a7c:	463b      	mov	r3, r7
 8010a7e:	4650      	mov	r0, sl
 8010a80:	4659      	mov	r1, fp
 8010a82:	f7ef fc01 	bl	8000288 <__aeabi_dsub>
 8010a86:	ea4f 5328 	mov.w	r3, r8, asr #20
 8010a8a:	9305      	str	r3, [sp, #20]
 8010a8c:	9a05      	ldr	r2, [sp, #20]
 8010a8e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8010a92:	1ad3      	subs	r3, r2, r3
 8010a94:	2b10      	cmp	r3, #16
 8010a96:	dc02      	bgt.n	8010a9e <__ieee754_rem_pio2+0x1be>
 8010a98:	e9c4 0100 	strd	r0, r1, [r4]
 8010a9c:	e039      	b.n	8010b12 <__ieee754_rem_pio2+0x232>
 8010a9e:	a34c      	add	r3, pc, #304	; (adr r3, 8010bd0 <__ieee754_rem_pio2+0x2f0>)
 8010aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010aa4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010aa8:	f7ef fda6 	bl	80005f8 <__aeabi_dmul>
 8010aac:	4606      	mov	r6, r0
 8010aae:	460f      	mov	r7, r1
 8010ab0:	4602      	mov	r2, r0
 8010ab2:	460b      	mov	r3, r1
 8010ab4:	4650      	mov	r0, sl
 8010ab6:	4659      	mov	r1, fp
 8010ab8:	f7ef fbe6 	bl	8000288 <__aeabi_dsub>
 8010abc:	4602      	mov	r2, r0
 8010abe:	460b      	mov	r3, r1
 8010ac0:	4680      	mov	r8, r0
 8010ac2:	4689      	mov	r9, r1
 8010ac4:	4650      	mov	r0, sl
 8010ac6:	4659      	mov	r1, fp
 8010ac8:	f7ef fbde 	bl	8000288 <__aeabi_dsub>
 8010acc:	4632      	mov	r2, r6
 8010ace:	463b      	mov	r3, r7
 8010ad0:	f7ef fbda 	bl	8000288 <__aeabi_dsub>
 8010ad4:	a340      	add	r3, pc, #256	; (adr r3, 8010bd8 <__ieee754_rem_pio2+0x2f8>)
 8010ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ada:	4606      	mov	r6, r0
 8010adc:	460f      	mov	r7, r1
 8010ade:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010ae2:	f7ef fd89 	bl	80005f8 <__aeabi_dmul>
 8010ae6:	4632      	mov	r2, r6
 8010ae8:	463b      	mov	r3, r7
 8010aea:	f7ef fbcd 	bl	8000288 <__aeabi_dsub>
 8010aee:	4602      	mov	r2, r0
 8010af0:	460b      	mov	r3, r1
 8010af2:	4606      	mov	r6, r0
 8010af4:	460f      	mov	r7, r1
 8010af6:	4640      	mov	r0, r8
 8010af8:	4649      	mov	r1, r9
 8010afa:	f7ef fbc5 	bl	8000288 <__aeabi_dsub>
 8010afe:	9a05      	ldr	r2, [sp, #20]
 8010b00:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8010b04:	1ad3      	subs	r3, r2, r3
 8010b06:	2b31      	cmp	r3, #49	; 0x31
 8010b08:	dc20      	bgt.n	8010b4c <__ieee754_rem_pio2+0x26c>
 8010b0a:	e9c4 0100 	strd	r0, r1, [r4]
 8010b0e:	46c2      	mov	sl, r8
 8010b10:	46cb      	mov	fp, r9
 8010b12:	e9d4 8900 	ldrd	r8, r9, [r4]
 8010b16:	4650      	mov	r0, sl
 8010b18:	4642      	mov	r2, r8
 8010b1a:	464b      	mov	r3, r9
 8010b1c:	4659      	mov	r1, fp
 8010b1e:	f7ef fbb3 	bl	8000288 <__aeabi_dsub>
 8010b22:	463b      	mov	r3, r7
 8010b24:	4632      	mov	r2, r6
 8010b26:	f7ef fbaf 	bl	8000288 <__aeabi_dsub>
 8010b2a:	9b04      	ldr	r3, [sp, #16]
 8010b2c:	2b00      	cmp	r3, #0
 8010b2e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8010b32:	f6bf af11 	bge.w	8010958 <__ieee754_rem_pio2+0x78>
 8010b36:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8010b3a:	6063      	str	r3, [r4, #4]
 8010b3c:	f8c4 8000 	str.w	r8, [r4]
 8010b40:	60a0      	str	r0, [r4, #8]
 8010b42:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010b46:	60e3      	str	r3, [r4, #12]
 8010b48:	426d      	negs	r5, r5
 8010b4a:	e705      	b.n	8010958 <__ieee754_rem_pio2+0x78>
 8010b4c:	a326      	add	r3, pc, #152	; (adr r3, 8010be8 <__ieee754_rem_pio2+0x308>)
 8010b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b52:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010b56:	f7ef fd4f 	bl	80005f8 <__aeabi_dmul>
 8010b5a:	4606      	mov	r6, r0
 8010b5c:	460f      	mov	r7, r1
 8010b5e:	4602      	mov	r2, r0
 8010b60:	460b      	mov	r3, r1
 8010b62:	4640      	mov	r0, r8
 8010b64:	4649      	mov	r1, r9
 8010b66:	f7ef fb8f 	bl	8000288 <__aeabi_dsub>
 8010b6a:	4602      	mov	r2, r0
 8010b6c:	460b      	mov	r3, r1
 8010b6e:	4682      	mov	sl, r0
 8010b70:	468b      	mov	fp, r1
 8010b72:	4640      	mov	r0, r8
 8010b74:	4649      	mov	r1, r9
 8010b76:	f7ef fb87 	bl	8000288 <__aeabi_dsub>
 8010b7a:	4632      	mov	r2, r6
 8010b7c:	463b      	mov	r3, r7
 8010b7e:	f7ef fb83 	bl	8000288 <__aeabi_dsub>
 8010b82:	a31b      	add	r3, pc, #108	; (adr r3, 8010bf0 <__ieee754_rem_pio2+0x310>)
 8010b84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b88:	4606      	mov	r6, r0
 8010b8a:	460f      	mov	r7, r1
 8010b8c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010b90:	f7ef fd32 	bl	80005f8 <__aeabi_dmul>
 8010b94:	4632      	mov	r2, r6
 8010b96:	463b      	mov	r3, r7
 8010b98:	f7ef fb76 	bl	8000288 <__aeabi_dsub>
 8010b9c:	4606      	mov	r6, r0
 8010b9e:	460f      	mov	r7, r1
 8010ba0:	e764      	b.n	8010a6c <__ieee754_rem_pio2+0x18c>
 8010ba2:	4b1b      	ldr	r3, [pc, #108]	; (8010c10 <__ieee754_rem_pio2+0x330>)
 8010ba4:	4598      	cmp	r8, r3
 8010ba6:	dd35      	ble.n	8010c14 <__ieee754_rem_pio2+0x334>
 8010ba8:	ee10 2a10 	vmov	r2, s0
 8010bac:	463b      	mov	r3, r7
 8010bae:	4630      	mov	r0, r6
 8010bb0:	4639      	mov	r1, r7
 8010bb2:	f7ef fb69 	bl	8000288 <__aeabi_dsub>
 8010bb6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8010bba:	e9c4 0100 	strd	r0, r1, [r4]
 8010bbe:	e6a1      	b.n	8010904 <__ieee754_rem_pio2+0x24>
 8010bc0:	54400000 	.word	0x54400000
 8010bc4:	3ff921fb 	.word	0x3ff921fb
 8010bc8:	1a626331 	.word	0x1a626331
 8010bcc:	3dd0b461 	.word	0x3dd0b461
 8010bd0:	1a600000 	.word	0x1a600000
 8010bd4:	3dd0b461 	.word	0x3dd0b461
 8010bd8:	2e037073 	.word	0x2e037073
 8010bdc:	3ba3198a 	.word	0x3ba3198a
 8010be0:	6dc9c883 	.word	0x6dc9c883
 8010be4:	3fe45f30 	.word	0x3fe45f30
 8010be8:	2e000000 	.word	0x2e000000
 8010bec:	3ba3198a 	.word	0x3ba3198a
 8010bf0:	252049c1 	.word	0x252049c1
 8010bf4:	397b839a 	.word	0x397b839a
 8010bf8:	3fe921fb 	.word	0x3fe921fb
 8010bfc:	4002d97b 	.word	0x4002d97b
 8010c00:	3ff921fb 	.word	0x3ff921fb
 8010c04:	413921fb 	.word	0x413921fb
 8010c08:	3fe00000 	.word	0x3fe00000
 8010c0c:	08011c18 	.word	0x08011c18
 8010c10:	7fefffff 	.word	0x7fefffff
 8010c14:	ea4f 5528 	mov.w	r5, r8, asr #20
 8010c18:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8010c1c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8010c20:	4630      	mov	r0, r6
 8010c22:	460f      	mov	r7, r1
 8010c24:	f7ef ff98 	bl	8000b58 <__aeabi_d2iz>
 8010c28:	f7ef fc7c 	bl	8000524 <__aeabi_i2d>
 8010c2c:	4602      	mov	r2, r0
 8010c2e:	460b      	mov	r3, r1
 8010c30:	4630      	mov	r0, r6
 8010c32:	4639      	mov	r1, r7
 8010c34:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8010c38:	f7ef fb26 	bl	8000288 <__aeabi_dsub>
 8010c3c:	2200      	movs	r2, #0
 8010c3e:	4b1f      	ldr	r3, [pc, #124]	; (8010cbc <__ieee754_rem_pio2+0x3dc>)
 8010c40:	f7ef fcda 	bl	80005f8 <__aeabi_dmul>
 8010c44:	460f      	mov	r7, r1
 8010c46:	4606      	mov	r6, r0
 8010c48:	f7ef ff86 	bl	8000b58 <__aeabi_d2iz>
 8010c4c:	f7ef fc6a 	bl	8000524 <__aeabi_i2d>
 8010c50:	4602      	mov	r2, r0
 8010c52:	460b      	mov	r3, r1
 8010c54:	4630      	mov	r0, r6
 8010c56:	4639      	mov	r1, r7
 8010c58:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8010c5c:	f7ef fb14 	bl	8000288 <__aeabi_dsub>
 8010c60:	2200      	movs	r2, #0
 8010c62:	4b16      	ldr	r3, [pc, #88]	; (8010cbc <__ieee754_rem_pio2+0x3dc>)
 8010c64:	f7ef fcc8 	bl	80005f8 <__aeabi_dmul>
 8010c68:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8010c6c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8010c70:	f04f 0803 	mov.w	r8, #3
 8010c74:	2600      	movs	r6, #0
 8010c76:	2700      	movs	r7, #0
 8010c78:	4632      	mov	r2, r6
 8010c7a:	463b      	mov	r3, r7
 8010c7c:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8010c80:	f108 3aff 	add.w	sl, r8, #4294967295
 8010c84:	f7ef ff20 	bl	8000ac8 <__aeabi_dcmpeq>
 8010c88:	b9b0      	cbnz	r0, 8010cb8 <__ieee754_rem_pio2+0x3d8>
 8010c8a:	4b0d      	ldr	r3, [pc, #52]	; (8010cc0 <__ieee754_rem_pio2+0x3e0>)
 8010c8c:	9301      	str	r3, [sp, #4]
 8010c8e:	2302      	movs	r3, #2
 8010c90:	9300      	str	r3, [sp, #0]
 8010c92:	462a      	mov	r2, r5
 8010c94:	4643      	mov	r3, r8
 8010c96:	4621      	mov	r1, r4
 8010c98:	a806      	add	r0, sp, #24
 8010c9a:	f000 f98d 	bl	8010fb8 <__kernel_rem_pio2>
 8010c9e:	9b04      	ldr	r3, [sp, #16]
 8010ca0:	2b00      	cmp	r3, #0
 8010ca2:	4605      	mov	r5, r0
 8010ca4:	f6bf ae58 	bge.w	8010958 <__ieee754_rem_pio2+0x78>
 8010ca8:	6863      	ldr	r3, [r4, #4]
 8010caa:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8010cae:	6063      	str	r3, [r4, #4]
 8010cb0:	68e3      	ldr	r3, [r4, #12]
 8010cb2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8010cb6:	e746      	b.n	8010b46 <__ieee754_rem_pio2+0x266>
 8010cb8:	46d0      	mov	r8, sl
 8010cba:	e7dd      	b.n	8010c78 <__ieee754_rem_pio2+0x398>
 8010cbc:	41700000 	.word	0x41700000
 8010cc0:	08011c98 	.word	0x08011c98

08010cc4 <__ieee754_sqrt>:
 8010cc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010cc8:	4955      	ldr	r1, [pc, #340]	; (8010e20 <__ieee754_sqrt+0x15c>)
 8010cca:	ec55 4b10 	vmov	r4, r5, d0
 8010cce:	43a9      	bics	r1, r5
 8010cd0:	462b      	mov	r3, r5
 8010cd2:	462a      	mov	r2, r5
 8010cd4:	d112      	bne.n	8010cfc <__ieee754_sqrt+0x38>
 8010cd6:	ee10 2a10 	vmov	r2, s0
 8010cda:	ee10 0a10 	vmov	r0, s0
 8010cde:	4629      	mov	r1, r5
 8010ce0:	f7ef fc8a 	bl	80005f8 <__aeabi_dmul>
 8010ce4:	4602      	mov	r2, r0
 8010ce6:	460b      	mov	r3, r1
 8010ce8:	4620      	mov	r0, r4
 8010cea:	4629      	mov	r1, r5
 8010cec:	f7ef face 	bl	800028c <__adddf3>
 8010cf0:	4604      	mov	r4, r0
 8010cf2:	460d      	mov	r5, r1
 8010cf4:	ec45 4b10 	vmov	d0, r4, r5
 8010cf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010cfc:	2d00      	cmp	r5, #0
 8010cfe:	ee10 0a10 	vmov	r0, s0
 8010d02:	4621      	mov	r1, r4
 8010d04:	dc0f      	bgt.n	8010d26 <__ieee754_sqrt+0x62>
 8010d06:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8010d0a:	4330      	orrs	r0, r6
 8010d0c:	d0f2      	beq.n	8010cf4 <__ieee754_sqrt+0x30>
 8010d0e:	b155      	cbz	r5, 8010d26 <__ieee754_sqrt+0x62>
 8010d10:	ee10 2a10 	vmov	r2, s0
 8010d14:	4620      	mov	r0, r4
 8010d16:	4629      	mov	r1, r5
 8010d18:	f7ef fab6 	bl	8000288 <__aeabi_dsub>
 8010d1c:	4602      	mov	r2, r0
 8010d1e:	460b      	mov	r3, r1
 8010d20:	f7ef fd94 	bl	800084c <__aeabi_ddiv>
 8010d24:	e7e4      	b.n	8010cf0 <__ieee754_sqrt+0x2c>
 8010d26:	151b      	asrs	r3, r3, #20
 8010d28:	d073      	beq.n	8010e12 <__ieee754_sqrt+0x14e>
 8010d2a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8010d2e:	07dd      	lsls	r5, r3, #31
 8010d30:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8010d34:	bf48      	it	mi
 8010d36:	0fc8      	lsrmi	r0, r1, #31
 8010d38:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8010d3c:	bf44      	itt	mi
 8010d3e:	0049      	lslmi	r1, r1, #1
 8010d40:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8010d44:	2500      	movs	r5, #0
 8010d46:	1058      	asrs	r0, r3, #1
 8010d48:	0fcb      	lsrs	r3, r1, #31
 8010d4a:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8010d4e:	0049      	lsls	r1, r1, #1
 8010d50:	2316      	movs	r3, #22
 8010d52:	462c      	mov	r4, r5
 8010d54:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8010d58:	19a7      	adds	r7, r4, r6
 8010d5a:	4297      	cmp	r7, r2
 8010d5c:	bfde      	ittt	le
 8010d5e:	19bc      	addle	r4, r7, r6
 8010d60:	1bd2      	suble	r2, r2, r7
 8010d62:	19ad      	addle	r5, r5, r6
 8010d64:	0fcf      	lsrs	r7, r1, #31
 8010d66:	3b01      	subs	r3, #1
 8010d68:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8010d6c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8010d70:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8010d74:	d1f0      	bne.n	8010d58 <__ieee754_sqrt+0x94>
 8010d76:	f04f 0c20 	mov.w	ip, #32
 8010d7a:	469e      	mov	lr, r3
 8010d7c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8010d80:	42a2      	cmp	r2, r4
 8010d82:	eb06 070e 	add.w	r7, r6, lr
 8010d86:	dc02      	bgt.n	8010d8e <__ieee754_sqrt+0xca>
 8010d88:	d112      	bne.n	8010db0 <__ieee754_sqrt+0xec>
 8010d8a:	428f      	cmp	r7, r1
 8010d8c:	d810      	bhi.n	8010db0 <__ieee754_sqrt+0xec>
 8010d8e:	2f00      	cmp	r7, #0
 8010d90:	eb07 0e06 	add.w	lr, r7, r6
 8010d94:	da42      	bge.n	8010e1c <__ieee754_sqrt+0x158>
 8010d96:	f1be 0f00 	cmp.w	lr, #0
 8010d9a:	db3f      	blt.n	8010e1c <__ieee754_sqrt+0x158>
 8010d9c:	f104 0801 	add.w	r8, r4, #1
 8010da0:	1b12      	subs	r2, r2, r4
 8010da2:	428f      	cmp	r7, r1
 8010da4:	bf88      	it	hi
 8010da6:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8010daa:	1bc9      	subs	r1, r1, r7
 8010dac:	4433      	add	r3, r6
 8010dae:	4644      	mov	r4, r8
 8010db0:	0052      	lsls	r2, r2, #1
 8010db2:	f1bc 0c01 	subs.w	ip, ip, #1
 8010db6:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8010dba:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8010dbe:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8010dc2:	d1dd      	bne.n	8010d80 <__ieee754_sqrt+0xbc>
 8010dc4:	430a      	orrs	r2, r1
 8010dc6:	d006      	beq.n	8010dd6 <__ieee754_sqrt+0x112>
 8010dc8:	1c5c      	adds	r4, r3, #1
 8010dca:	bf13      	iteet	ne
 8010dcc:	3301      	addne	r3, #1
 8010dce:	3501      	addeq	r5, #1
 8010dd0:	4663      	moveq	r3, ip
 8010dd2:	f023 0301 	bicne.w	r3, r3, #1
 8010dd6:	106a      	asrs	r2, r5, #1
 8010dd8:	085b      	lsrs	r3, r3, #1
 8010dda:	07e9      	lsls	r1, r5, #31
 8010ddc:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8010de0:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8010de4:	bf48      	it	mi
 8010de6:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8010dea:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8010dee:	461c      	mov	r4, r3
 8010df0:	e780      	b.n	8010cf4 <__ieee754_sqrt+0x30>
 8010df2:	0aca      	lsrs	r2, r1, #11
 8010df4:	3815      	subs	r0, #21
 8010df6:	0549      	lsls	r1, r1, #21
 8010df8:	2a00      	cmp	r2, #0
 8010dfa:	d0fa      	beq.n	8010df2 <__ieee754_sqrt+0x12e>
 8010dfc:	02d6      	lsls	r6, r2, #11
 8010dfe:	d50a      	bpl.n	8010e16 <__ieee754_sqrt+0x152>
 8010e00:	f1c3 0420 	rsb	r4, r3, #32
 8010e04:	fa21 f404 	lsr.w	r4, r1, r4
 8010e08:	1e5d      	subs	r5, r3, #1
 8010e0a:	4099      	lsls	r1, r3
 8010e0c:	4322      	orrs	r2, r4
 8010e0e:	1b43      	subs	r3, r0, r5
 8010e10:	e78b      	b.n	8010d2a <__ieee754_sqrt+0x66>
 8010e12:	4618      	mov	r0, r3
 8010e14:	e7f0      	b.n	8010df8 <__ieee754_sqrt+0x134>
 8010e16:	0052      	lsls	r2, r2, #1
 8010e18:	3301      	adds	r3, #1
 8010e1a:	e7ef      	b.n	8010dfc <__ieee754_sqrt+0x138>
 8010e1c:	46a0      	mov	r8, r4
 8010e1e:	e7bf      	b.n	8010da0 <__ieee754_sqrt+0xdc>
 8010e20:	7ff00000 	.word	0x7ff00000
 8010e24:	00000000 	.word	0x00000000

08010e28 <__kernel_cos>:
 8010e28:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e2c:	ec59 8b10 	vmov	r8, r9, d0
 8010e30:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 8010e34:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8010e38:	ed2d 8b02 	vpush	{d8}
 8010e3c:	eeb0 8a41 	vmov.f32	s16, s2
 8010e40:	eef0 8a61 	vmov.f32	s17, s3
 8010e44:	da07      	bge.n	8010e56 <__kernel_cos+0x2e>
 8010e46:	ee10 0a10 	vmov	r0, s0
 8010e4a:	4649      	mov	r1, r9
 8010e4c:	f7ef fe84 	bl	8000b58 <__aeabi_d2iz>
 8010e50:	2800      	cmp	r0, #0
 8010e52:	f000 8089 	beq.w	8010f68 <__kernel_cos+0x140>
 8010e56:	4642      	mov	r2, r8
 8010e58:	464b      	mov	r3, r9
 8010e5a:	4640      	mov	r0, r8
 8010e5c:	4649      	mov	r1, r9
 8010e5e:	f7ef fbcb 	bl	80005f8 <__aeabi_dmul>
 8010e62:	2200      	movs	r2, #0
 8010e64:	4b4e      	ldr	r3, [pc, #312]	; (8010fa0 <__kernel_cos+0x178>)
 8010e66:	4604      	mov	r4, r0
 8010e68:	460d      	mov	r5, r1
 8010e6a:	f7ef fbc5 	bl	80005f8 <__aeabi_dmul>
 8010e6e:	a340      	add	r3, pc, #256	; (adr r3, 8010f70 <__kernel_cos+0x148>)
 8010e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e74:	4682      	mov	sl, r0
 8010e76:	468b      	mov	fp, r1
 8010e78:	4620      	mov	r0, r4
 8010e7a:	4629      	mov	r1, r5
 8010e7c:	f7ef fbbc 	bl	80005f8 <__aeabi_dmul>
 8010e80:	a33d      	add	r3, pc, #244	; (adr r3, 8010f78 <__kernel_cos+0x150>)
 8010e82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e86:	f7ef fa01 	bl	800028c <__adddf3>
 8010e8a:	4622      	mov	r2, r4
 8010e8c:	462b      	mov	r3, r5
 8010e8e:	f7ef fbb3 	bl	80005f8 <__aeabi_dmul>
 8010e92:	a33b      	add	r3, pc, #236	; (adr r3, 8010f80 <__kernel_cos+0x158>)
 8010e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e98:	f7ef f9f6 	bl	8000288 <__aeabi_dsub>
 8010e9c:	4622      	mov	r2, r4
 8010e9e:	462b      	mov	r3, r5
 8010ea0:	f7ef fbaa 	bl	80005f8 <__aeabi_dmul>
 8010ea4:	a338      	add	r3, pc, #224	; (adr r3, 8010f88 <__kernel_cos+0x160>)
 8010ea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010eaa:	f7ef f9ef 	bl	800028c <__adddf3>
 8010eae:	4622      	mov	r2, r4
 8010eb0:	462b      	mov	r3, r5
 8010eb2:	f7ef fba1 	bl	80005f8 <__aeabi_dmul>
 8010eb6:	a336      	add	r3, pc, #216	; (adr r3, 8010f90 <__kernel_cos+0x168>)
 8010eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ebc:	f7ef f9e4 	bl	8000288 <__aeabi_dsub>
 8010ec0:	4622      	mov	r2, r4
 8010ec2:	462b      	mov	r3, r5
 8010ec4:	f7ef fb98 	bl	80005f8 <__aeabi_dmul>
 8010ec8:	a333      	add	r3, pc, #204	; (adr r3, 8010f98 <__kernel_cos+0x170>)
 8010eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ece:	f7ef f9dd 	bl	800028c <__adddf3>
 8010ed2:	4622      	mov	r2, r4
 8010ed4:	462b      	mov	r3, r5
 8010ed6:	f7ef fb8f 	bl	80005f8 <__aeabi_dmul>
 8010eda:	4622      	mov	r2, r4
 8010edc:	462b      	mov	r3, r5
 8010ede:	f7ef fb8b 	bl	80005f8 <__aeabi_dmul>
 8010ee2:	ec53 2b18 	vmov	r2, r3, d8
 8010ee6:	4604      	mov	r4, r0
 8010ee8:	460d      	mov	r5, r1
 8010eea:	4640      	mov	r0, r8
 8010eec:	4649      	mov	r1, r9
 8010eee:	f7ef fb83 	bl	80005f8 <__aeabi_dmul>
 8010ef2:	460b      	mov	r3, r1
 8010ef4:	4602      	mov	r2, r0
 8010ef6:	4629      	mov	r1, r5
 8010ef8:	4620      	mov	r0, r4
 8010efa:	f7ef f9c5 	bl	8000288 <__aeabi_dsub>
 8010efe:	4b29      	ldr	r3, [pc, #164]	; (8010fa4 <__kernel_cos+0x17c>)
 8010f00:	429e      	cmp	r6, r3
 8010f02:	4680      	mov	r8, r0
 8010f04:	4689      	mov	r9, r1
 8010f06:	dc11      	bgt.n	8010f2c <__kernel_cos+0x104>
 8010f08:	4602      	mov	r2, r0
 8010f0a:	460b      	mov	r3, r1
 8010f0c:	4650      	mov	r0, sl
 8010f0e:	4659      	mov	r1, fp
 8010f10:	f7ef f9ba 	bl	8000288 <__aeabi_dsub>
 8010f14:	460b      	mov	r3, r1
 8010f16:	4924      	ldr	r1, [pc, #144]	; (8010fa8 <__kernel_cos+0x180>)
 8010f18:	4602      	mov	r2, r0
 8010f1a:	2000      	movs	r0, #0
 8010f1c:	f7ef f9b4 	bl	8000288 <__aeabi_dsub>
 8010f20:	ecbd 8b02 	vpop	{d8}
 8010f24:	ec41 0b10 	vmov	d0, r0, r1
 8010f28:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f2c:	4b1f      	ldr	r3, [pc, #124]	; (8010fac <__kernel_cos+0x184>)
 8010f2e:	491e      	ldr	r1, [pc, #120]	; (8010fa8 <__kernel_cos+0x180>)
 8010f30:	429e      	cmp	r6, r3
 8010f32:	bfcc      	ite	gt
 8010f34:	4d1e      	ldrgt	r5, [pc, #120]	; (8010fb0 <__kernel_cos+0x188>)
 8010f36:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8010f3a:	2400      	movs	r4, #0
 8010f3c:	4622      	mov	r2, r4
 8010f3e:	462b      	mov	r3, r5
 8010f40:	2000      	movs	r0, #0
 8010f42:	f7ef f9a1 	bl	8000288 <__aeabi_dsub>
 8010f46:	4622      	mov	r2, r4
 8010f48:	4606      	mov	r6, r0
 8010f4a:	460f      	mov	r7, r1
 8010f4c:	462b      	mov	r3, r5
 8010f4e:	4650      	mov	r0, sl
 8010f50:	4659      	mov	r1, fp
 8010f52:	f7ef f999 	bl	8000288 <__aeabi_dsub>
 8010f56:	4642      	mov	r2, r8
 8010f58:	464b      	mov	r3, r9
 8010f5a:	f7ef f995 	bl	8000288 <__aeabi_dsub>
 8010f5e:	4602      	mov	r2, r0
 8010f60:	460b      	mov	r3, r1
 8010f62:	4630      	mov	r0, r6
 8010f64:	4639      	mov	r1, r7
 8010f66:	e7d9      	b.n	8010f1c <__kernel_cos+0xf4>
 8010f68:	2000      	movs	r0, #0
 8010f6a:	490f      	ldr	r1, [pc, #60]	; (8010fa8 <__kernel_cos+0x180>)
 8010f6c:	e7d8      	b.n	8010f20 <__kernel_cos+0xf8>
 8010f6e:	bf00      	nop
 8010f70:	be8838d4 	.word	0xbe8838d4
 8010f74:	bda8fae9 	.word	0xbda8fae9
 8010f78:	bdb4b1c4 	.word	0xbdb4b1c4
 8010f7c:	3e21ee9e 	.word	0x3e21ee9e
 8010f80:	809c52ad 	.word	0x809c52ad
 8010f84:	3e927e4f 	.word	0x3e927e4f
 8010f88:	19cb1590 	.word	0x19cb1590
 8010f8c:	3efa01a0 	.word	0x3efa01a0
 8010f90:	16c15177 	.word	0x16c15177
 8010f94:	3f56c16c 	.word	0x3f56c16c
 8010f98:	5555554c 	.word	0x5555554c
 8010f9c:	3fa55555 	.word	0x3fa55555
 8010fa0:	3fe00000 	.word	0x3fe00000
 8010fa4:	3fd33332 	.word	0x3fd33332
 8010fa8:	3ff00000 	.word	0x3ff00000
 8010fac:	3fe90000 	.word	0x3fe90000
 8010fb0:	3fd20000 	.word	0x3fd20000
 8010fb4:	00000000 	.word	0x00000000

08010fb8 <__kernel_rem_pio2>:
 8010fb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010fbc:	ed2d 8b02 	vpush	{d8}
 8010fc0:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8010fc4:	1ed4      	subs	r4, r2, #3
 8010fc6:	9308      	str	r3, [sp, #32]
 8010fc8:	9101      	str	r1, [sp, #4]
 8010fca:	4bc5      	ldr	r3, [pc, #788]	; (80112e0 <__kernel_rem_pio2+0x328>)
 8010fcc:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8010fce:	9009      	str	r0, [sp, #36]	; 0x24
 8010fd0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010fd4:	9304      	str	r3, [sp, #16]
 8010fd6:	9b08      	ldr	r3, [sp, #32]
 8010fd8:	3b01      	subs	r3, #1
 8010fda:	9307      	str	r3, [sp, #28]
 8010fdc:	2318      	movs	r3, #24
 8010fde:	fb94 f4f3 	sdiv	r4, r4, r3
 8010fe2:	f06f 0317 	mvn.w	r3, #23
 8010fe6:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8010fea:	fb04 3303 	mla	r3, r4, r3, r3
 8010fee:	eb03 0a02 	add.w	sl, r3, r2
 8010ff2:	9b04      	ldr	r3, [sp, #16]
 8010ff4:	9a07      	ldr	r2, [sp, #28]
 8010ff6:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 80112d0 <__kernel_rem_pio2+0x318>
 8010ffa:	eb03 0802 	add.w	r8, r3, r2
 8010ffe:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8011000:	1aa7      	subs	r7, r4, r2
 8011002:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8011006:	ae22      	add	r6, sp, #136	; 0x88
 8011008:	2500      	movs	r5, #0
 801100a:	4545      	cmp	r5, r8
 801100c:	dd13      	ble.n	8011036 <__kernel_rem_pio2+0x7e>
 801100e:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 80112d0 <__kernel_rem_pio2+0x318>
 8011012:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8011016:	2600      	movs	r6, #0
 8011018:	9b04      	ldr	r3, [sp, #16]
 801101a:	429e      	cmp	r6, r3
 801101c:	dc32      	bgt.n	8011084 <__kernel_rem_pio2+0xcc>
 801101e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011020:	9302      	str	r3, [sp, #8]
 8011022:	9b08      	ldr	r3, [sp, #32]
 8011024:	199d      	adds	r5, r3, r6
 8011026:	ab22      	add	r3, sp, #136	; 0x88
 8011028:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 801102c:	9306      	str	r3, [sp, #24]
 801102e:	ec59 8b18 	vmov	r8, r9, d8
 8011032:	2700      	movs	r7, #0
 8011034:	e01f      	b.n	8011076 <__kernel_rem_pio2+0xbe>
 8011036:	42ef      	cmn	r7, r5
 8011038:	d407      	bmi.n	801104a <__kernel_rem_pio2+0x92>
 801103a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801103e:	f7ef fa71 	bl	8000524 <__aeabi_i2d>
 8011042:	e8e6 0102 	strd	r0, r1, [r6], #8
 8011046:	3501      	adds	r5, #1
 8011048:	e7df      	b.n	801100a <__kernel_rem_pio2+0x52>
 801104a:	ec51 0b18 	vmov	r0, r1, d8
 801104e:	e7f8      	b.n	8011042 <__kernel_rem_pio2+0x8a>
 8011050:	9906      	ldr	r1, [sp, #24]
 8011052:	9d02      	ldr	r5, [sp, #8]
 8011054:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8011058:	9106      	str	r1, [sp, #24]
 801105a:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 801105e:	9502      	str	r5, [sp, #8]
 8011060:	f7ef faca 	bl	80005f8 <__aeabi_dmul>
 8011064:	4602      	mov	r2, r0
 8011066:	460b      	mov	r3, r1
 8011068:	4640      	mov	r0, r8
 801106a:	4649      	mov	r1, r9
 801106c:	f7ef f90e 	bl	800028c <__adddf3>
 8011070:	3701      	adds	r7, #1
 8011072:	4680      	mov	r8, r0
 8011074:	4689      	mov	r9, r1
 8011076:	9b07      	ldr	r3, [sp, #28]
 8011078:	429f      	cmp	r7, r3
 801107a:	dde9      	ble.n	8011050 <__kernel_rem_pio2+0x98>
 801107c:	e8eb 8902 	strd	r8, r9, [fp], #8
 8011080:	3601      	adds	r6, #1
 8011082:	e7c9      	b.n	8011018 <__kernel_rem_pio2+0x60>
 8011084:	9b04      	ldr	r3, [sp, #16]
 8011086:	aa0e      	add	r2, sp, #56	; 0x38
 8011088:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801108c:	930c      	str	r3, [sp, #48]	; 0x30
 801108e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8011090:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8011094:	9c04      	ldr	r4, [sp, #16]
 8011096:	930b      	str	r3, [sp, #44]	; 0x2c
 8011098:	ab9a      	add	r3, sp, #616	; 0x268
 801109a:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 801109e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80110a2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80110a6:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 80110aa:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 80110ae:	ab9a      	add	r3, sp, #616	; 0x268
 80110b0:	445b      	add	r3, fp
 80110b2:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 80110b6:	2500      	movs	r5, #0
 80110b8:	1b63      	subs	r3, r4, r5
 80110ba:	2b00      	cmp	r3, #0
 80110bc:	dc78      	bgt.n	80111b0 <__kernel_rem_pio2+0x1f8>
 80110be:	4650      	mov	r0, sl
 80110c0:	ec49 8b10 	vmov	d0, r8, r9
 80110c4:	f000 fc98 	bl	80119f8 <scalbn>
 80110c8:	ec57 6b10 	vmov	r6, r7, d0
 80110cc:	2200      	movs	r2, #0
 80110ce:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80110d2:	ee10 0a10 	vmov	r0, s0
 80110d6:	4639      	mov	r1, r7
 80110d8:	f7ef fa8e 	bl	80005f8 <__aeabi_dmul>
 80110dc:	ec41 0b10 	vmov	d0, r0, r1
 80110e0:	f000 fb76 	bl	80117d0 <floor>
 80110e4:	2200      	movs	r2, #0
 80110e6:	ec51 0b10 	vmov	r0, r1, d0
 80110ea:	4b7e      	ldr	r3, [pc, #504]	; (80112e4 <__kernel_rem_pio2+0x32c>)
 80110ec:	f7ef fa84 	bl	80005f8 <__aeabi_dmul>
 80110f0:	4602      	mov	r2, r0
 80110f2:	460b      	mov	r3, r1
 80110f4:	4630      	mov	r0, r6
 80110f6:	4639      	mov	r1, r7
 80110f8:	f7ef f8c6 	bl	8000288 <__aeabi_dsub>
 80110fc:	460f      	mov	r7, r1
 80110fe:	4606      	mov	r6, r0
 8011100:	f7ef fd2a 	bl	8000b58 <__aeabi_d2iz>
 8011104:	9006      	str	r0, [sp, #24]
 8011106:	f7ef fa0d 	bl	8000524 <__aeabi_i2d>
 801110a:	4602      	mov	r2, r0
 801110c:	460b      	mov	r3, r1
 801110e:	4630      	mov	r0, r6
 8011110:	4639      	mov	r1, r7
 8011112:	f7ef f8b9 	bl	8000288 <__aeabi_dsub>
 8011116:	f1ba 0f00 	cmp.w	sl, #0
 801111a:	4606      	mov	r6, r0
 801111c:	460f      	mov	r7, r1
 801111e:	dd6c      	ble.n	80111fa <__kernel_rem_pio2+0x242>
 8011120:	1e62      	subs	r2, r4, #1
 8011122:	ab0e      	add	r3, sp, #56	; 0x38
 8011124:	f1ca 0118 	rsb	r1, sl, #24
 8011128:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 801112c:	9d06      	ldr	r5, [sp, #24]
 801112e:	fa40 f301 	asr.w	r3, r0, r1
 8011132:	441d      	add	r5, r3
 8011134:	408b      	lsls	r3, r1
 8011136:	1ac0      	subs	r0, r0, r3
 8011138:	ab0e      	add	r3, sp, #56	; 0x38
 801113a:	9506      	str	r5, [sp, #24]
 801113c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8011140:	f1ca 0317 	rsb	r3, sl, #23
 8011144:	fa40 f303 	asr.w	r3, r0, r3
 8011148:	9302      	str	r3, [sp, #8]
 801114a:	9b02      	ldr	r3, [sp, #8]
 801114c:	2b00      	cmp	r3, #0
 801114e:	dd62      	ble.n	8011216 <__kernel_rem_pio2+0x25e>
 8011150:	9b06      	ldr	r3, [sp, #24]
 8011152:	2200      	movs	r2, #0
 8011154:	3301      	adds	r3, #1
 8011156:	9306      	str	r3, [sp, #24]
 8011158:	4615      	mov	r5, r2
 801115a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 801115e:	4294      	cmp	r4, r2
 8011160:	f300 8095 	bgt.w	801128e <__kernel_rem_pio2+0x2d6>
 8011164:	f1ba 0f00 	cmp.w	sl, #0
 8011168:	dd07      	ble.n	801117a <__kernel_rem_pio2+0x1c2>
 801116a:	f1ba 0f01 	cmp.w	sl, #1
 801116e:	f000 80a2 	beq.w	80112b6 <__kernel_rem_pio2+0x2fe>
 8011172:	f1ba 0f02 	cmp.w	sl, #2
 8011176:	f000 80c1 	beq.w	80112fc <__kernel_rem_pio2+0x344>
 801117a:	9b02      	ldr	r3, [sp, #8]
 801117c:	2b02      	cmp	r3, #2
 801117e:	d14a      	bne.n	8011216 <__kernel_rem_pio2+0x25e>
 8011180:	4632      	mov	r2, r6
 8011182:	463b      	mov	r3, r7
 8011184:	2000      	movs	r0, #0
 8011186:	4958      	ldr	r1, [pc, #352]	; (80112e8 <__kernel_rem_pio2+0x330>)
 8011188:	f7ef f87e 	bl	8000288 <__aeabi_dsub>
 801118c:	4606      	mov	r6, r0
 801118e:	460f      	mov	r7, r1
 8011190:	2d00      	cmp	r5, #0
 8011192:	d040      	beq.n	8011216 <__kernel_rem_pio2+0x25e>
 8011194:	4650      	mov	r0, sl
 8011196:	ed9f 0b50 	vldr	d0, [pc, #320]	; 80112d8 <__kernel_rem_pio2+0x320>
 801119a:	f000 fc2d 	bl	80119f8 <scalbn>
 801119e:	4630      	mov	r0, r6
 80111a0:	4639      	mov	r1, r7
 80111a2:	ec53 2b10 	vmov	r2, r3, d0
 80111a6:	f7ef f86f 	bl	8000288 <__aeabi_dsub>
 80111aa:	4606      	mov	r6, r0
 80111ac:	460f      	mov	r7, r1
 80111ae:	e032      	b.n	8011216 <__kernel_rem_pio2+0x25e>
 80111b0:	2200      	movs	r2, #0
 80111b2:	4b4e      	ldr	r3, [pc, #312]	; (80112ec <__kernel_rem_pio2+0x334>)
 80111b4:	4640      	mov	r0, r8
 80111b6:	4649      	mov	r1, r9
 80111b8:	f7ef fa1e 	bl	80005f8 <__aeabi_dmul>
 80111bc:	f7ef fccc 	bl	8000b58 <__aeabi_d2iz>
 80111c0:	f7ef f9b0 	bl	8000524 <__aeabi_i2d>
 80111c4:	2200      	movs	r2, #0
 80111c6:	4b4a      	ldr	r3, [pc, #296]	; (80112f0 <__kernel_rem_pio2+0x338>)
 80111c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80111cc:	f7ef fa14 	bl	80005f8 <__aeabi_dmul>
 80111d0:	4602      	mov	r2, r0
 80111d2:	460b      	mov	r3, r1
 80111d4:	4640      	mov	r0, r8
 80111d6:	4649      	mov	r1, r9
 80111d8:	f7ef f856 	bl	8000288 <__aeabi_dsub>
 80111dc:	f7ef fcbc 	bl	8000b58 <__aeabi_d2iz>
 80111e0:	ab0e      	add	r3, sp, #56	; 0x38
 80111e2:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 80111e6:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 80111ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80111ee:	f7ef f84d 	bl	800028c <__adddf3>
 80111f2:	3501      	adds	r5, #1
 80111f4:	4680      	mov	r8, r0
 80111f6:	4689      	mov	r9, r1
 80111f8:	e75e      	b.n	80110b8 <__kernel_rem_pio2+0x100>
 80111fa:	d105      	bne.n	8011208 <__kernel_rem_pio2+0x250>
 80111fc:	1e63      	subs	r3, r4, #1
 80111fe:	aa0e      	add	r2, sp, #56	; 0x38
 8011200:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8011204:	15c3      	asrs	r3, r0, #23
 8011206:	e79f      	b.n	8011148 <__kernel_rem_pio2+0x190>
 8011208:	2200      	movs	r2, #0
 801120a:	4b3a      	ldr	r3, [pc, #232]	; (80112f4 <__kernel_rem_pio2+0x33c>)
 801120c:	f7ef fc7a 	bl	8000b04 <__aeabi_dcmpge>
 8011210:	2800      	cmp	r0, #0
 8011212:	d139      	bne.n	8011288 <__kernel_rem_pio2+0x2d0>
 8011214:	9002      	str	r0, [sp, #8]
 8011216:	2200      	movs	r2, #0
 8011218:	2300      	movs	r3, #0
 801121a:	4630      	mov	r0, r6
 801121c:	4639      	mov	r1, r7
 801121e:	f7ef fc53 	bl	8000ac8 <__aeabi_dcmpeq>
 8011222:	2800      	cmp	r0, #0
 8011224:	f000 80c7 	beq.w	80113b6 <__kernel_rem_pio2+0x3fe>
 8011228:	1e65      	subs	r5, r4, #1
 801122a:	462b      	mov	r3, r5
 801122c:	2200      	movs	r2, #0
 801122e:	9904      	ldr	r1, [sp, #16]
 8011230:	428b      	cmp	r3, r1
 8011232:	da6a      	bge.n	801130a <__kernel_rem_pio2+0x352>
 8011234:	2a00      	cmp	r2, #0
 8011236:	f000 8088 	beq.w	801134a <__kernel_rem_pio2+0x392>
 801123a:	ab0e      	add	r3, sp, #56	; 0x38
 801123c:	f1aa 0a18 	sub.w	sl, sl, #24
 8011240:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8011244:	2b00      	cmp	r3, #0
 8011246:	f000 80b4 	beq.w	80113b2 <__kernel_rem_pio2+0x3fa>
 801124a:	4650      	mov	r0, sl
 801124c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 80112d8 <__kernel_rem_pio2+0x320>
 8011250:	f000 fbd2 	bl	80119f8 <scalbn>
 8011254:	00ec      	lsls	r4, r5, #3
 8011256:	ab72      	add	r3, sp, #456	; 0x1c8
 8011258:	191e      	adds	r6, r3, r4
 801125a:	ec59 8b10 	vmov	r8, r9, d0
 801125e:	f106 0a08 	add.w	sl, r6, #8
 8011262:	462f      	mov	r7, r5
 8011264:	2f00      	cmp	r7, #0
 8011266:	f280 80df 	bge.w	8011428 <__kernel_rem_pio2+0x470>
 801126a:	ed9f 8b19 	vldr	d8, [pc, #100]	; 80112d0 <__kernel_rem_pio2+0x318>
 801126e:	f04f 0a00 	mov.w	sl, #0
 8011272:	eba5 030a 	sub.w	r3, r5, sl
 8011276:	2b00      	cmp	r3, #0
 8011278:	f2c0 810a 	blt.w	8011490 <__kernel_rem_pio2+0x4d8>
 801127c:	f8df b078 	ldr.w	fp, [pc, #120]	; 80112f8 <__kernel_rem_pio2+0x340>
 8011280:	ec59 8b18 	vmov	r8, r9, d8
 8011284:	2700      	movs	r7, #0
 8011286:	e0f5      	b.n	8011474 <__kernel_rem_pio2+0x4bc>
 8011288:	2302      	movs	r3, #2
 801128a:	9302      	str	r3, [sp, #8]
 801128c:	e760      	b.n	8011150 <__kernel_rem_pio2+0x198>
 801128e:	ab0e      	add	r3, sp, #56	; 0x38
 8011290:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011294:	b94d      	cbnz	r5, 80112aa <__kernel_rem_pio2+0x2f2>
 8011296:	b12b      	cbz	r3, 80112a4 <__kernel_rem_pio2+0x2ec>
 8011298:	a80e      	add	r0, sp, #56	; 0x38
 801129a:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 801129e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80112a2:	2301      	movs	r3, #1
 80112a4:	3201      	adds	r2, #1
 80112a6:	461d      	mov	r5, r3
 80112a8:	e759      	b.n	801115e <__kernel_rem_pio2+0x1a6>
 80112aa:	a80e      	add	r0, sp, #56	; 0x38
 80112ac:	1acb      	subs	r3, r1, r3
 80112ae:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80112b2:	462b      	mov	r3, r5
 80112b4:	e7f6      	b.n	80112a4 <__kernel_rem_pio2+0x2ec>
 80112b6:	1e62      	subs	r2, r4, #1
 80112b8:	ab0e      	add	r3, sp, #56	; 0x38
 80112ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80112be:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80112c2:	a90e      	add	r1, sp, #56	; 0x38
 80112c4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80112c8:	e757      	b.n	801117a <__kernel_rem_pio2+0x1c2>
 80112ca:	bf00      	nop
 80112cc:	f3af 8000 	nop.w
	...
 80112dc:	3ff00000 	.word	0x3ff00000
 80112e0:	08011de0 	.word	0x08011de0
 80112e4:	40200000 	.word	0x40200000
 80112e8:	3ff00000 	.word	0x3ff00000
 80112ec:	3e700000 	.word	0x3e700000
 80112f0:	41700000 	.word	0x41700000
 80112f4:	3fe00000 	.word	0x3fe00000
 80112f8:	08011da0 	.word	0x08011da0
 80112fc:	1e62      	subs	r2, r4, #1
 80112fe:	ab0e      	add	r3, sp, #56	; 0x38
 8011300:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011304:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8011308:	e7db      	b.n	80112c2 <__kernel_rem_pio2+0x30a>
 801130a:	a90e      	add	r1, sp, #56	; 0x38
 801130c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8011310:	3b01      	subs	r3, #1
 8011312:	430a      	orrs	r2, r1
 8011314:	e78b      	b.n	801122e <__kernel_rem_pio2+0x276>
 8011316:	3301      	adds	r3, #1
 8011318:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 801131c:	2900      	cmp	r1, #0
 801131e:	d0fa      	beq.n	8011316 <__kernel_rem_pio2+0x35e>
 8011320:	9a08      	ldr	r2, [sp, #32]
 8011322:	4422      	add	r2, r4
 8011324:	00d2      	lsls	r2, r2, #3
 8011326:	a922      	add	r1, sp, #136	; 0x88
 8011328:	18e3      	adds	r3, r4, r3
 801132a:	9206      	str	r2, [sp, #24]
 801132c:	440a      	add	r2, r1
 801132e:	9302      	str	r3, [sp, #8]
 8011330:	f10b 0108 	add.w	r1, fp, #8
 8011334:	f102 0308 	add.w	r3, r2, #8
 8011338:	1c66      	adds	r6, r4, #1
 801133a:	910a      	str	r1, [sp, #40]	; 0x28
 801133c:	2500      	movs	r5, #0
 801133e:	930d      	str	r3, [sp, #52]	; 0x34
 8011340:	9b02      	ldr	r3, [sp, #8]
 8011342:	42b3      	cmp	r3, r6
 8011344:	da04      	bge.n	8011350 <__kernel_rem_pio2+0x398>
 8011346:	461c      	mov	r4, r3
 8011348:	e6a6      	b.n	8011098 <__kernel_rem_pio2+0xe0>
 801134a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801134c:	2301      	movs	r3, #1
 801134e:	e7e3      	b.n	8011318 <__kernel_rem_pio2+0x360>
 8011350:	9b06      	ldr	r3, [sp, #24]
 8011352:	18ef      	adds	r7, r5, r3
 8011354:	ab22      	add	r3, sp, #136	; 0x88
 8011356:	441f      	add	r7, r3
 8011358:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801135a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801135e:	f7ef f8e1 	bl	8000524 <__aeabi_i2d>
 8011362:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011364:	461c      	mov	r4, r3
 8011366:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011368:	e9c7 0100 	strd	r0, r1, [r7]
 801136c:	eb03 0b05 	add.w	fp, r3, r5
 8011370:	2700      	movs	r7, #0
 8011372:	f04f 0800 	mov.w	r8, #0
 8011376:	f04f 0900 	mov.w	r9, #0
 801137a:	9b07      	ldr	r3, [sp, #28]
 801137c:	429f      	cmp	r7, r3
 801137e:	dd08      	ble.n	8011392 <__kernel_rem_pio2+0x3da>
 8011380:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011382:	aa72      	add	r2, sp, #456	; 0x1c8
 8011384:	18eb      	adds	r3, r5, r3
 8011386:	4413      	add	r3, r2
 8011388:	e9c3 8902 	strd	r8, r9, [r3, #8]
 801138c:	3601      	adds	r6, #1
 801138e:	3508      	adds	r5, #8
 8011390:	e7d6      	b.n	8011340 <__kernel_rem_pio2+0x388>
 8011392:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8011396:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 801139a:	f7ef f92d 	bl	80005f8 <__aeabi_dmul>
 801139e:	4602      	mov	r2, r0
 80113a0:	460b      	mov	r3, r1
 80113a2:	4640      	mov	r0, r8
 80113a4:	4649      	mov	r1, r9
 80113a6:	f7ee ff71 	bl	800028c <__adddf3>
 80113aa:	3701      	adds	r7, #1
 80113ac:	4680      	mov	r8, r0
 80113ae:	4689      	mov	r9, r1
 80113b0:	e7e3      	b.n	801137a <__kernel_rem_pio2+0x3c2>
 80113b2:	3d01      	subs	r5, #1
 80113b4:	e741      	b.n	801123a <__kernel_rem_pio2+0x282>
 80113b6:	f1ca 0000 	rsb	r0, sl, #0
 80113ba:	ec47 6b10 	vmov	d0, r6, r7
 80113be:	f000 fb1b 	bl	80119f8 <scalbn>
 80113c2:	ec57 6b10 	vmov	r6, r7, d0
 80113c6:	2200      	movs	r2, #0
 80113c8:	4b99      	ldr	r3, [pc, #612]	; (8011630 <__kernel_rem_pio2+0x678>)
 80113ca:	ee10 0a10 	vmov	r0, s0
 80113ce:	4639      	mov	r1, r7
 80113d0:	f7ef fb98 	bl	8000b04 <__aeabi_dcmpge>
 80113d4:	b1f8      	cbz	r0, 8011416 <__kernel_rem_pio2+0x45e>
 80113d6:	2200      	movs	r2, #0
 80113d8:	4b96      	ldr	r3, [pc, #600]	; (8011634 <__kernel_rem_pio2+0x67c>)
 80113da:	4630      	mov	r0, r6
 80113dc:	4639      	mov	r1, r7
 80113de:	f7ef f90b 	bl	80005f8 <__aeabi_dmul>
 80113e2:	f7ef fbb9 	bl	8000b58 <__aeabi_d2iz>
 80113e6:	4680      	mov	r8, r0
 80113e8:	f7ef f89c 	bl	8000524 <__aeabi_i2d>
 80113ec:	2200      	movs	r2, #0
 80113ee:	4b90      	ldr	r3, [pc, #576]	; (8011630 <__kernel_rem_pio2+0x678>)
 80113f0:	f7ef f902 	bl	80005f8 <__aeabi_dmul>
 80113f4:	460b      	mov	r3, r1
 80113f6:	4602      	mov	r2, r0
 80113f8:	4639      	mov	r1, r7
 80113fa:	4630      	mov	r0, r6
 80113fc:	f7ee ff44 	bl	8000288 <__aeabi_dsub>
 8011400:	f7ef fbaa 	bl	8000b58 <__aeabi_d2iz>
 8011404:	1c65      	adds	r5, r4, #1
 8011406:	ab0e      	add	r3, sp, #56	; 0x38
 8011408:	f10a 0a18 	add.w	sl, sl, #24
 801140c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8011410:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8011414:	e719      	b.n	801124a <__kernel_rem_pio2+0x292>
 8011416:	4630      	mov	r0, r6
 8011418:	4639      	mov	r1, r7
 801141a:	f7ef fb9d 	bl	8000b58 <__aeabi_d2iz>
 801141e:	ab0e      	add	r3, sp, #56	; 0x38
 8011420:	4625      	mov	r5, r4
 8011422:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8011426:	e710      	b.n	801124a <__kernel_rem_pio2+0x292>
 8011428:	ab0e      	add	r3, sp, #56	; 0x38
 801142a:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 801142e:	f7ef f879 	bl	8000524 <__aeabi_i2d>
 8011432:	4642      	mov	r2, r8
 8011434:	464b      	mov	r3, r9
 8011436:	f7ef f8df 	bl	80005f8 <__aeabi_dmul>
 801143a:	2200      	movs	r2, #0
 801143c:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8011440:	4b7c      	ldr	r3, [pc, #496]	; (8011634 <__kernel_rem_pio2+0x67c>)
 8011442:	4640      	mov	r0, r8
 8011444:	4649      	mov	r1, r9
 8011446:	f7ef f8d7 	bl	80005f8 <__aeabi_dmul>
 801144a:	3f01      	subs	r7, #1
 801144c:	4680      	mov	r8, r0
 801144e:	4689      	mov	r9, r1
 8011450:	e708      	b.n	8011264 <__kernel_rem_pio2+0x2ac>
 8011452:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 8011456:	e9d3 2300 	ldrd	r2, r3, [r3]
 801145a:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 801145e:	f7ef f8cb 	bl	80005f8 <__aeabi_dmul>
 8011462:	4602      	mov	r2, r0
 8011464:	460b      	mov	r3, r1
 8011466:	4640      	mov	r0, r8
 8011468:	4649      	mov	r1, r9
 801146a:	f7ee ff0f 	bl	800028c <__adddf3>
 801146e:	3701      	adds	r7, #1
 8011470:	4680      	mov	r8, r0
 8011472:	4689      	mov	r9, r1
 8011474:	9b04      	ldr	r3, [sp, #16]
 8011476:	429f      	cmp	r7, r3
 8011478:	dc01      	bgt.n	801147e <__kernel_rem_pio2+0x4c6>
 801147a:	45ba      	cmp	sl, r7
 801147c:	dae9      	bge.n	8011452 <__kernel_rem_pio2+0x49a>
 801147e:	ab4a      	add	r3, sp, #296	; 0x128
 8011480:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8011484:	e9c3 8900 	strd	r8, r9, [r3]
 8011488:	f10a 0a01 	add.w	sl, sl, #1
 801148c:	3e08      	subs	r6, #8
 801148e:	e6f0      	b.n	8011272 <__kernel_rem_pio2+0x2ba>
 8011490:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8011492:	2b03      	cmp	r3, #3
 8011494:	d85b      	bhi.n	801154e <__kernel_rem_pio2+0x596>
 8011496:	e8df f003 	tbb	[pc, r3]
 801149a:	264a      	.short	0x264a
 801149c:	0226      	.short	0x0226
 801149e:	ab9a      	add	r3, sp, #616	; 0x268
 80114a0:	441c      	add	r4, r3
 80114a2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 80114a6:	46a2      	mov	sl, r4
 80114a8:	46ab      	mov	fp, r5
 80114aa:	f1bb 0f00 	cmp.w	fp, #0
 80114ae:	dc6c      	bgt.n	801158a <__kernel_rem_pio2+0x5d2>
 80114b0:	46a2      	mov	sl, r4
 80114b2:	46ab      	mov	fp, r5
 80114b4:	f1bb 0f01 	cmp.w	fp, #1
 80114b8:	f300 8086 	bgt.w	80115c8 <__kernel_rem_pio2+0x610>
 80114bc:	2000      	movs	r0, #0
 80114be:	2100      	movs	r1, #0
 80114c0:	2d01      	cmp	r5, #1
 80114c2:	f300 80a0 	bgt.w	8011606 <__kernel_rem_pio2+0x64e>
 80114c6:	9b02      	ldr	r3, [sp, #8]
 80114c8:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 80114cc:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 80114d0:	2b00      	cmp	r3, #0
 80114d2:	f040 809e 	bne.w	8011612 <__kernel_rem_pio2+0x65a>
 80114d6:	9b01      	ldr	r3, [sp, #4]
 80114d8:	e9c3 7800 	strd	r7, r8, [r3]
 80114dc:	e9c3 5602 	strd	r5, r6, [r3, #8]
 80114e0:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80114e4:	e033      	b.n	801154e <__kernel_rem_pio2+0x596>
 80114e6:	3408      	adds	r4, #8
 80114e8:	ab4a      	add	r3, sp, #296	; 0x128
 80114ea:	441c      	add	r4, r3
 80114ec:	462e      	mov	r6, r5
 80114ee:	2000      	movs	r0, #0
 80114f0:	2100      	movs	r1, #0
 80114f2:	2e00      	cmp	r6, #0
 80114f4:	da3a      	bge.n	801156c <__kernel_rem_pio2+0x5b4>
 80114f6:	9b02      	ldr	r3, [sp, #8]
 80114f8:	2b00      	cmp	r3, #0
 80114fa:	d03d      	beq.n	8011578 <__kernel_rem_pio2+0x5c0>
 80114fc:	4602      	mov	r2, r0
 80114fe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011502:	9c01      	ldr	r4, [sp, #4]
 8011504:	e9c4 2300 	strd	r2, r3, [r4]
 8011508:	4602      	mov	r2, r0
 801150a:	460b      	mov	r3, r1
 801150c:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8011510:	f7ee feba 	bl	8000288 <__aeabi_dsub>
 8011514:	ae4c      	add	r6, sp, #304	; 0x130
 8011516:	2401      	movs	r4, #1
 8011518:	42a5      	cmp	r5, r4
 801151a:	da30      	bge.n	801157e <__kernel_rem_pio2+0x5c6>
 801151c:	9b02      	ldr	r3, [sp, #8]
 801151e:	b113      	cbz	r3, 8011526 <__kernel_rem_pio2+0x56e>
 8011520:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011524:	4619      	mov	r1, r3
 8011526:	9b01      	ldr	r3, [sp, #4]
 8011528:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801152c:	e00f      	b.n	801154e <__kernel_rem_pio2+0x596>
 801152e:	ab9a      	add	r3, sp, #616	; 0x268
 8011530:	441c      	add	r4, r3
 8011532:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8011536:	2000      	movs	r0, #0
 8011538:	2100      	movs	r1, #0
 801153a:	2d00      	cmp	r5, #0
 801153c:	da10      	bge.n	8011560 <__kernel_rem_pio2+0x5a8>
 801153e:	9b02      	ldr	r3, [sp, #8]
 8011540:	b113      	cbz	r3, 8011548 <__kernel_rem_pio2+0x590>
 8011542:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011546:	4619      	mov	r1, r3
 8011548:	9b01      	ldr	r3, [sp, #4]
 801154a:	e9c3 0100 	strd	r0, r1, [r3]
 801154e:	9b06      	ldr	r3, [sp, #24]
 8011550:	f003 0007 	and.w	r0, r3, #7
 8011554:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8011558:	ecbd 8b02 	vpop	{d8}
 801155c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011560:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8011564:	f7ee fe92 	bl	800028c <__adddf3>
 8011568:	3d01      	subs	r5, #1
 801156a:	e7e6      	b.n	801153a <__kernel_rem_pio2+0x582>
 801156c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8011570:	f7ee fe8c 	bl	800028c <__adddf3>
 8011574:	3e01      	subs	r6, #1
 8011576:	e7bc      	b.n	80114f2 <__kernel_rem_pio2+0x53a>
 8011578:	4602      	mov	r2, r0
 801157a:	460b      	mov	r3, r1
 801157c:	e7c1      	b.n	8011502 <__kernel_rem_pio2+0x54a>
 801157e:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8011582:	f7ee fe83 	bl	800028c <__adddf3>
 8011586:	3401      	adds	r4, #1
 8011588:	e7c6      	b.n	8011518 <__kernel_rem_pio2+0x560>
 801158a:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 801158e:	ed3a 7b02 	vldmdb	sl!, {d7}
 8011592:	4640      	mov	r0, r8
 8011594:	ec53 2b17 	vmov	r2, r3, d7
 8011598:	4649      	mov	r1, r9
 801159a:	ed8d 7b04 	vstr	d7, [sp, #16]
 801159e:	f7ee fe75 	bl	800028c <__adddf3>
 80115a2:	4602      	mov	r2, r0
 80115a4:	460b      	mov	r3, r1
 80115a6:	4606      	mov	r6, r0
 80115a8:	460f      	mov	r7, r1
 80115aa:	4640      	mov	r0, r8
 80115ac:	4649      	mov	r1, r9
 80115ae:	f7ee fe6b 	bl	8000288 <__aeabi_dsub>
 80115b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80115b6:	f7ee fe69 	bl	800028c <__adddf3>
 80115ba:	f10b 3bff 	add.w	fp, fp, #4294967295
 80115be:	e9ca 0100 	strd	r0, r1, [sl]
 80115c2:	e94a 6702 	strd	r6, r7, [sl, #-8]
 80115c6:	e770      	b.n	80114aa <__kernel_rem_pio2+0x4f2>
 80115c8:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 80115cc:	ed3a 7b02 	vldmdb	sl!, {d7}
 80115d0:	4630      	mov	r0, r6
 80115d2:	ec53 2b17 	vmov	r2, r3, d7
 80115d6:	4639      	mov	r1, r7
 80115d8:	ed8d 7b04 	vstr	d7, [sp, #16]
 80115dc:	f7ee fe56 	bl	800028c <__adddf3>
 80115e0:	4602      	mov	r2, r0
 80115e2:	460b      	mov	r3, r1
 80115e4:	4680      	mov	r8, r0
 80115e6:	4689      	mov	r9, r1
 80115e8:	4630      	mov	r0, r6
 80115ea:	4639      	mov	r1, r7
 80115ec:	f7ee fe4c 	bl	8000288 <__aeabi_dsub>
 80115f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80115f4:	f7ee fe4a 	bl	800028c <__adddf3>
 80115f8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80115fc:	e9ca 0100 	strd	r0, r1, [sl]
 8011600:	e94a 8902 	strd	r8, r9, [sl, #-8]
 8011604:	e756      	b.n	80114b4 <__kernel_rem_pio2+0x4fc>
 8011606:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801160a:	f7ee fe3f 	bl	800028c <__adddf3>
 801160e:	3d01      	subs	r5, #1
 8011610:	e756      	b.n	80114c0 <__kernel_rem_pio2+0x508>
 8011612:	9b01      	ldr	r3, [sp, #4]
 8011614:	9a01      	ldr	r2, [sp, #4]
 8011616:	601f      	str	r7, [r3, #0]
 8011618:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 801161c:	605c      	str	r4, [r3, #4]
 801161e:	609d      	str	r5, [r3, #8]
 8011620:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8011624:	60d3      	str	r3, [r2, #12]
 8011626:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801162a:	6110      	str	r0, [r2, #16]
 801162c:	6153      	str	r3, [r2, #20]
 801162e:	e78e      	b.n	801154e <__kernel_rem_pio2+0x596>
 8011630:	41700000 	.word	0x41700000
 8011634:	3e700000 	.word	0x3e700000

08011638 <__kernel_sin>:
 8011638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801163c:	ec55 4b10 	vmov	r4, r5, d0
 8011640:	b085      	sub	sp, #20
 8011642:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8011646:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 801164a:	ed8d 1b00 	vstr	d1, [sp]
 801164e:	9002      	str	r0, [sp, #8]
 8011650:	da06      	bge.n	8011660 <__kernel_sin+0x28>
 8011652:	ee10 0a10 	vmov	r0, s0
 8011656:	4629      	mov	r1, r5
 8011658:	f7ef fa7e 	bl	8000b58 <__aeabi_d2iz>
 801165c:	2800      	cmp	r0, #0
 801165e:	d051      	beq.n	8011704 <__kernel_sin+0xcc>
 8011660:	4622      	mov	r2, r4
 8011662:	462b      	mov	r3, r5
 8011664:	4620      	mov	r0, r4
 8011666:	4629      	mov	r1, r5
 8011668:	f7ee ffc6 	bl	80005f8 <__aeabi_dmul>
 801166c:	4682      	mov	sl, r0
 801166e:	468b      	mov	fp, r1
 8011670:	4602      	mov	r2, r0
 8011672:	460b      	mov	r3, r1
 8011674:	4620      	mov	r0, r4
 8011676:	4629      	mov	r1, r5
 8011678:	f7ee ffbe 	bl	80005f8 <__aeabi_dmul>
 801167c:	a341      	add	r3, pc, #260	; (adr r3, 8011784 <__kernel_sin+0x14c>)
 801167e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011682:	4680      	mov	r8, r0
 8011684:	4689      	mov	r9, r1
 8011686:	4650      	mov	r0, sl
 8011688:	4659      	mov	r1, fp
 801168a:	f7ee ffb5 	bl	80005f8 <__aeabi_dmul>
 801168e:	a33f      	add	r3, pc, #252	; (adr r3, 801178c <__kernel_sin+0x154>)
 8011690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011694:	f7ee fdf8 	bl	8000288 <__aeabi_dsub>
 8011698:	4652      	mov	r2, sl
 801169a:	465b      	mov	r3, fp
 801169c:	f7ee ffac 	bl	80005f8 <__aeabi_dmul>
 80116a0:	a33c      	add	r3, pc, #240	; (adr r3, 8011794 <__kernel_sin+0x15c>)
 80116a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116a6:	f7ee fdf1 	bl	800028c <__adddf3>
 80116aa:	4652      	mov	r2, sl
 80116ac:	465b      	mov	r3, fp
 80116ae:	f7ee ffa3 	bl	80005f8 <__aeabi_dmul>
 80116b2:	a33a      	add	r3, pc, #232	; (adr r3, 801179c <__kernel_sin+0x164>)
 80116b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116b8:	f7ee fde6 	bl	8000288 <__aeabi_dsub>
 80116bc:	4652      	mov	r2, sl
 80116be:	465b      	mov	r3, fp
 80116c0:	f7ee ff9a 	bl	80005f8 <__aeabi_dmul>
 80116c4:	a337      	add	r3, pc, #220	; (adr r3, 80117a4 <__kernel_sin+0x16c>)
 80116c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116ca:	f7ee fddf 	bl	800028c <__adddf3>
 80116ce:	9b02      	ldr	r3, [sp, #8]
 80116d0:	4606      	mov	r6, r0
 80116d2:	460f      	mov	r7, r1
 80116d4:	b9db      	cbnz	r3, 801170e <__kernel_sin+0xd6>
 80116d6:	4602      	mov	r2, r0
 80116d8:	460b      	mov	r3, r1
 80116da:	4650      	mov	r0, sl
 80116dc:	4659      	mov	r1, fp
 80116de:	f7ee ff8b 	bl	80005f8 <__aeabi_dmul>
 80116e2:	a325      	add	r3, pc, #148	; (adr r3, 8011778 <__kernel_sin+0x140>)
 80116e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116e8:	f7ee fdce 	bl	8000288 <__aeabi_dsub>
 80116ec:	4642      	mov	r2, r8
 80116ee:	464b      	mov	r3, r9
 80116f0:	f7ee ff82 	bl	80005f8 <__aeabi_dmul>
 80116f4:	4602      	mov	r2, r0
 80116f6:	460b      	mov	r3, r1
 80116f8:	4620      	mov	r0, r4
 80116fa:	4629      	mov	r1, r5
 80116fc:	f7ee fdc6 	bl	800028c <__adddf3>
 8011700:	4604      	mov	r4, r0
 8011702:	460d      	mov	r5, r1
 8011704:	ec45 4b10 	vmov	d0, r4, r5
 8011708:	b005      	add	sp, #20
 801170a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801170e:	2200      	movs	r2, #0
 8011710:	4b1b      	ldr	r3, [pc, #108]	; (8011780 <__kernel_sin+0x148>)
 8011712:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011716:	f7ee ff6f 	bl	80005f8 <__aeabi_dmul>
 801171a:	4632      	mov	r2, r6
 801171c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011720:	463b      	mov	r3, r7
 8011722:	4640      	mov	r0, r8
 8011724:	4649      	mov	r1, r9
 8011726:	f7ee ff67 	bl	80005f8 <__aeabi_dmul>
 801172a:	4602      	mov	r2, r0
 801172c:	460b      	mov	r3, r1
 801172e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011732:	f7ee fda9 	bl	8000288 <__aeabi_dsub>
 8011736:	4652      	mov	r2, sl
 8011738:	465b      	mov	r3, fp
 801173a:	f7ee ff5d 	bl	80005f8 <__aeabi_dmul>
 801173e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011742:	f7ee fda1 	bl	8000288 <__aeabi_dsub>
 8011746:	a30c      	add	r3, pc, #48	; (adr r3, 8011778 <__kernel_sin+0x140>)
 8011748:	e9d3 2300 	ldrd	r2, r3, [r3]
 801174c:	4606      	mov	r6, r0
 801174e:	460f      	mov	r7, r1
 8011750:	4640      	mov	r0, r8
 8011752:	4649      	mov	r1, r9
 8011754:	f7ee ff50 	bl	80005f8 <__aeabi_dmul>
 8011758:	4602      	mov	r2, r0
 801175a:	460b      	mov	r3, r1
 801175c:	4630      	mov	r0, r6
 801175e:	4639      	mov	r1, r7
 8011760:	f7ee fd94 	bl	800028c <__adddf3>
 8011764:	4602      	mov	r2, r0
 8011766:	460b      	mov	r3, r1
 8011768:	4620      	mov	r0, r4
 801176a:	4629      	mov	r1, r5
 801176c:	f7ee fd8c 	bl	8000288 <__aeabi_dsub>
 8011770:	e7c6      	b.n	8011700 <__kernel_sin+0xc8>
 8011772:	bf00      	nop
 8011774:	f3af 8000 	nop.w
 8011778:	55555549 	.word	0x55555549
 801177c:	3fc55555 	.word	0x3fc55555
 8011780:	3fe00000 	.word	0x3fe00000
 8011784:	5acfd57c 	.word	0x5acfd57c
 8011788:	3de5d93a 	.word	0x3de5d93a
 801178c:	8a2b9ceb 	.word	0x8a2b9ceb
 8011790:	3e5ae5e6 	.word	0x3e5ae5e6
 8011794:	57b1fe7d 	.word	0x57b1fe7d
 8011798:	3ec71de3 	.word	0x3ec71de3
 801179c:	19c161d5 	.word	0x19c161d5
 80117a0:	3f2a01a0 	.word	0x3f2a01a0
 80117a4:	1110f8a6 	.word	0x1110f8a6
 80117a8:	3f811111 	.word	0x3f811111

080117ac <fabs>:
 80117ac:	ec51 0b10 	vmov	r0, r1, d0
 80117b0:	ee10 2a10 	vmov	r2, s0
 80117b4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80117b8:	ec43 2b10 	vmov	d0, r2, r3
 80117bc:	4770      	bx	lr

080117be <finite>:
 80117be:	ee10 3a90 	vmov	r3, s1
 80117c2:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 80117c6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80117ca:	0fc0      	lsrs	r0, r0, #31
 80117cc:	4770      	bx	lr
	...

080117d0 <floor>:
 80117d0:	ec51 0b10 	vmov	r0, r1, d0
 80117d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80117d8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80117dc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80117e0:	2e13      	cmp	r6, #19
 80117e2:	460c      	mov	r4, r1
 80117e4:	ee10 5a10 	vmov	r5, s0
 80117e8:	4680      	mov	r8, r0
 80117ea:	dc34      	bgt.n	8011856 <floor+0x86>
 80117ec:	2e00      	cmp	r6, #0
 80117ee:	da16      	bge.n	801181e <floor+0x4e>
 80117f0:	a335      	add	r3, pc, #212	; (adr r3, 80118c8 <floor+0xf8>)
 80117f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80117f6:	f7ee fd49 	bl	800028c <__adddf3>
 80117fa:	2200      	movs	r2, #0
 80117fc:	2300      	movs	r3, #0
 80117fe:	f7ef f98b 	bl	8000b18 <__aeabi_dcmpgt>
 8011802:	b148      	cbz	r0, 8011818 <floor+0x48>
 8011804:	2c00      	cmp	r4, #0
 8011806:	da59      	bge.n	80118bc <floor+0xec>
 8011808:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801180c:	4a30      	ldr	r2, [pc, #192]	; (80118d0 <floor+0x100>)
 801180e:	432b      	orrs	r3, r5
 8011810:	2500      	movs	r5, #0
 8011812:	42ab      	cmp	r3, r5
 8011814:	bf18      	it	ne
 8011816:	4614      	movne	r4, r2
 8011818:	4621      	mov	r1, r4
 801181a:	4628      	mov	r0, r5
 801181c:	e025      	b.n	801186a <floor+0x9a>
 801181e:	4f2d      	ldr	r7, [pc, #180]	; (80118d4 <floor+0x104>)
 8011820:	4137      	asrs	r7, r6
 8011822:	ea01 0307 	and.w	r3, r1, r7
 8011826:	4303      	orrs	r3, r0
 8011828:	d01f      	beq.n	801186a <floor+0x9a>
 801182a:	a327      	add	r3, pc, #156	; (adr r3, 80118c8 <floor+0xf8>)
 801182c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011830:	f7ee fd2c 	bl	800028c <__adddf3>
 8011834:	2200      	movs	r2, #0
 8011836:	2300      	movs	r3, #0
 8011838:	f7ef f96e 	bl	8000b18 <__aeabi_dcmpgt>
 801183c:	2800      	cmp	r0, #0
 801183e:	d0eb      	beq.n	8011818 <floor+0x48>
 8011840:	2c00      	cmp	r4, #0
 8011842:	bfbe      	ittt	lt
 8011844:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8011848:	fa43 f606 	asrlt.w	r6, r3, r6
 801184c:	19a4      	addlt	r4, r4, r6
 801184e:	ea24 0407 	bic.w	r4, r4, r7
 8011852:	2500      	movs	r5, #0
 8011854:	e7e0      	b.n	8011818 <floor+0x48>
 8011856:	2e33      	cmp	r6, #51	; 0x33
 8011858:	dd0b      	ble.n	8011872 <floor+0xa2>
 801185a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801185e:	d104      	bne.n	801186a <floor+0x9a>
 8011860:	ee10 2a10 	vmov	r2, s0
 8011864:	460b      	mov	r3, r1
 8011866:	f7ee fd11 	bl	800028c <__adddf3>
 801186a:	ec41 0b10 	vmov	d0, r0, r1
 801186e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011872:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8011876:	f04f 33ff 	mov.w	r3, #4294967295
 801187a:	fa23 f707 	lsr.w	r7, r3, r7
 801187e:	4207      	tst	r7, r0
 8011880:	d0f3      	beq.n	801186a <floor+0x9a>
 8011882:	a311      	add	r3, pc, #68	; (adr r3, 80118c8 <floor+0xf8>)
 8011884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011888:	f7ee fd00 	bl	800028c <__adddf3>
 801188c:	2200      	movs	r2, #0
 801188e:	2300      	movs	r3, #0
 8011890:	f7ef f942 	bl	8000b18 <__aeabi_dcmpgt>
 8011894:	2800      	cmp	r0, #0
 8011896:	d0bf      	beq.n	8011818 <floor+0x48>
 8011898:	2c00      	cmp	r4, #0
 801189a:	da02      	bge.n	80118a2 <floor+0xd2>
 801189c:	2e14      	cmp	r6, #20
 801189e:	d103      	bne.n	80118a8 <floor+0xd8>
 80118a0:	3401      	adds	r4, #1
 80118a2:	ea25 0507 	bic.w	r5, r5, r7
 80118a6:	e7b7      	b.n	8011818 <floor+0x48>
 80118a8:	2301      	movs	r3, #1
 80118aa:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80118ae:	fa03 f606 	lsl.w	r6, r3, r6
 80118b2:	4435      	add	r5, r6
 80118b4:	4545      	cmp	r5, r8
 80118b6:	bf38      	it	cc
 80118b8:	18e4      	addcc	r4, r4, r3
 80118ba:	e7f2      	b.n	80118a2 <floor+0xd2>
 80118bc:	2500      	movs	r5, #0
 80118be:	462c      	mov	r4, r5
 80118c0:	e7aa      	b.n	8011818 <floor+0x48>
 80118c2:	bf00      	nop
 80118c4:	f3af 8000 	nop.w
 80118c8:	8800759c 	.word	0x8800759c
 80118cc:	7e37e43c 	.word	0x7e37e43c
 80118d0:	bff00000 	.word	0xbff00000
 80118d4:	000fffff 	.word	0x000fffff

080118d8 <matherr>:
 80118d8:	2000      	movs	r0, #0
 80118da:	4770      	bx	lr
 80118dc:	0000      	movs	r0, r0
	...

080118e0 <nan>:
 80118e0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80118e8 <nan+0x8>
 80118e4:	4770      	bx	lr
 80118e6:	bf00      	nop
 80118e8:	00000000 	.word	0x00000000
 80118ec:	7ff80000 	.word	0x7ff80000

080118f0 <rint>:
 80118f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80118f2:	ec51 0b10 	vmov	r0, r1, d0
 80118f6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80118fa:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 80118fe:	2e13      	cmp	r6, #19
 8011900:	460b      	mov	r3, r1
 8011902:	ee10 4a10 	vmov	r4, s0
 8011906:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 801190a:	dc56      	bgt.n	80119ba <rint+0xca>
 801190c:	2e00      	cmp	r6, #0
 801190e:	da2b      	bge.n	8011968 <rint+0x78>
 8011910:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8011914:	4302      	orrs	r2, r0
 8011916:	d023      	beq.n	8011960 <rint+0x70>
 8011918:	f3c1 0213 	ubfx	r2, r1, #0, #20
 801191c:	4302      	orrs	r2, r0
 801191e:	4254      	negs	r4, r2
 8011920:	4314      	orrs	r4, r2
 8011922:	0c4b      	lsrs	r3, r1, #17
 8011924:	0b24      	lsrs	r4, r4, #12
 8011926:	045b      	lsls	r3, r3, #17
 8011928:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 801192c:	ea44 0103 	orr.w	r1, r4, r3
 8011930:	460b      	mov	r3, r1
 8011932:	492f      	ldr	r1, [pc, #188]	; (80119f0 <rint+0x100>)
 8011934:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8011938:	e9d1 6700 	ldrd	r6, r7, [r1]
 801193c:	4602      	mov	r2, r0
 801193e:	4639      	mov	r1, r7
 8011940:	4630      	mov	r0, r6
 8011942:	f7ee fca3 	bl	800028c <__adddf3>
 8011946:	e9cd 0100 	strd	r0, r1, [sp]
 801194a:	463b      	mov	r3, r7
 801194c:	4632      	mov	r2, r6
 801194e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011952:	f7ee fc99 	bl	8000288 <__aeabi_dsub>
 8011956:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801195a:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 801195e:	4639      	mov	r1, r7
 8011960:	ec41 0b10 	vmov	d0, r0, r1
 8011964:	b003      	add	sp, #12
 8011966:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011968:	4a22      	ldr	r2, [pc, #136]	; (80119f4 <rint+0x104>)
 801196a:	4132      	asrs	r2, r6
 801196c:	ea01 0702 	and.w	r7, r1, r2
 8011970:	4307      	orrs	r7, r0
 8011972:	d0f5      	beq.n	8011960 <rint+0x70>
 8011974:	0852      	lsrs	r2, r2, #1
 8011976:	4011      	ands	r1, r2
 8011978:	430c      	orrs	r4, r1
 801197a:	d00b      	beq.n	8011994 <rint+0xa4>
 801197c:	ea23 0202 	bic.w	r2, r3, r2
 8011980:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8011984:	2e13      	cmp	r6, #19
 8011986:	fa43 f306 	asr.w	r3, r3, r6
 801198a:	bf0c      	ite	eq
 801198c:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8011990:	2400      	movne	r4, #0
 8011992:	4313      	orrs	r3, r2
 8011994:	4916      	ldr	r1, [pc, #88]	; (80119f0 <rint+0x100>)
 8011996:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 801199a:	4622      	mov	r2, r4
 801199c:	e9d5 4500 	ldrd	r4, r5, [r5]
 80119a0:	4620      	mov	r0, r4
 80119a2:	4629      	mov	r1, r5
 80119a4:	f7ee fc72 	bl	800028c <__adddf3>
 80119a8:	e9cd 0100 	strd	r0, r1, [sp]
 80119ac:	4622      	mov	r2, r4
 80119ae:	462b      	mov	r3, r5
 80119b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80119b4:	f7ee fc68 	bl	8000288 <__aeabi_dsub>
 80119b8:	e7d2      	b.n	8011960 <rint+0x70>
 80119ba:	2e33      	cmp	r6, #51	; 0x33
 80119bc:	dd07      	ble.n	80119ce <rint+0xde>
 80119be:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80119c2:	d1cd      	bne.n	8011960 <rint+0x70>
 80119c4:	ee10 2a10 	vmov	r2, s0
 80119c8:	f7ee fc60 	bl	800028c <__adddf3>
 80119cc:	e7c8      	b.n	8011960 <rint+0x70>
 80119ce:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 80119d2:	f04f 32ff 	mov.w	r2, #4294967295
 80119d6:	40f2      	lsrs	r2, r6
 80119d8:	4210      	tst	r0, r2
 80119da:	d0c1      	beq.n	8011960 <rint+0x70>
 80119dc:	0852      	lsrs	r2, r2, #1
 80119de:	4210      	tst	r0, r2
 80119e0:	bf1f      	itttt	ne
 80119e2:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 80119e6:	ea20 0202 	bicne.w	r2, r0, r2
 80119ea:	4134      	asrne	r4, r6
 80119ec:	4314      	orrne	r4, r2
 80119ee:	e7d1      	b.n	8011994 <rint+0xa4>
 80119f0:	08011df0 	.word	0x08011df0
 80119f4:	000fffff 	.word	0x000fffff

080119f8 <scalbn>:
 80119f8:	b570      	push	{r4, r5, r6, lr}
 80119fa:	ec55 4b10 	vmov	r4, r5, d0
 80119fe:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8011a02:	4606      	mov	r6, r0
 8011a04:	462b      	mov	r3, r5
 8011a06:	b9aa      	cbnz	r2, 8011a34 <scalbn+0x3c>
 8011a08:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8011a0c:	4323      	orrs	r3, r4
 8011a0e:	d03b      	beq.n	8011a88 <scalbn+0x90>
 8011a10:	4b31      	ldr	r3, [pc, #196]	; (8011ad8 <scalbn+0xe0>)
 8011a12:	4629      	mov	r1, r5
 8011a14:	2200      	movs	r2, #0
 8011a16:	ee10 0a10 	vmov	r0, s0
 8011a1a:	f7ee fded 	bl	80005f8 <__aeabi_dmul>
 8011a1e:	4b2f      	ldr	r3, [pc, #188]	; (8011adc <scalbn+0xe4>)
 8011a20:	429e      	cmp	r6, r3
 8011a22:	4604      	mov	r4, r0
 8011a24:	460d      	mov	r5, r1
 8011a26:	da12      	bge.n	8011a4e <scalbn+0x56>
 8011a28:	a327      	add	r3, pc, #156	; (adr r3, 8011ac8 <scalbn+0xd0>)
 8011a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a2e:	f7ee fde3 	bl	80005f8 <__aeabi_dmul>
 8011a32:	e009      	b.n	8011a48 <scalbn+0x50>
 8011a34:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8011a38:	428a      	cmp	r2, r1
 8011a3a:	d10c      	bne.n	8011a56 <scalbn+0x5e>
 8011a3c:	ee10 2a10 	vmov	r2, s0
 8011a40:	4620      	mov	r0, r4
 8011a42:	4629      	mov	r1, r5
 8011a44:	f7ee fc22 	bl	800028c <__adddf3>
 8011a48:	4604      	mov	r4, r0
 8011a4a:	460d      	mov	r5, r1
 8011a4c:	e01c      	b.n	8011a88 <scalbn+0x90>
 8011a4e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8011a52:	460b      	mov	r3, r1
 8011a54:	3a36      	subs	r2, #54	; 0x36
 8011a56:	4432      	add	r2, r6
 8011a58:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8011a5c:	428a      	cmp	r2, r1
 8011a5e:	dd0b      	ble.n	8011a78 <scalbn+0x80>
 8011a60:	ec45 4b11 	vmov	d1, r4, r5
 8011a64:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8011ad0 <scalbn+0xd8>
 8011a68:	f000 f83c 	bl	8011ae4 <copysign>
 8011a6c:	a318      	add	r3, pc, #96	; (adr r3, 8011ad0 <scalbn+0xd8>)
 8011a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a72:	ec51 0b10 	vmov	r0, r1, d0
 8011a76:	e7da      	b.n	8011a2e <scalbn+0x36>
 8011a78:	2a00      	cmp	r2, #0
 8011a7a:	dd08      	ble.n	8011a8e <scalbn+0x96>
 8011a7c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8011a80:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8011a84:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8011a88:	ec45 4b10 	vmov	d0, r4, r5
 8011a8c:	bd70      	pop	{r4, r5, r6, pc}
 8011a8e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8011a92:	da0d      	bge.n	8011ab0 <scalbn+0xb8>
 8011a94:	f24c 3350 	movw	r3, #50000	; 0xc350
 8011a98:	429e      	cmp	r6, r3
 8011a9a:	ec45 4b11 	vmov	d1, r4, r5
 8011a9e:	dce1      	bgt.n	8011a64 <scalbn+0x6c>
 8011aa0:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8011ac8 <scalbn+0xd0>
 8011aa4:	f000 f81e 	bl	8011ae4 <copysign>
 8011aa8:	a307      	add	r3, pc, #28	; (adr r3, 8011ac8 <scalbn+0xd0>)
 8011aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011aae:	e7e0      	b.n	8011a72 <scalbn+0x7a>
 8011ab0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8011ab4:	3236      	adds	r2, #54	; 0x36
 8011ab6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8011aba:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8011abe:	4620      	mov	r0, r4
 8011ac0:	4629      	mov	r1, r5
 8011ac2:	2200      	movs	r2, #0
 8011ac4:	4b06      	ldr	r3, [pc, #24]	; (8011ae0 <scalbn+0xe8>)
 8011ac6:	e7b2      	b.n	8011a2e <scalbn+0x36>
 8011ac8:	c2f8f359 	.word	0xc2f8f359
 8011acc:	01a56e1f 	.word	0x01a56e1f
 8011ad0:	8800759c 	.word	0x8800759c
 8011ad4:	7e37e43c 	.word	0x7e37e43c
 8011ad8:	43500000 	.word	0x43500000
 8011adc:	ffff3cb0 	.word	0xffff3cb0
 8011ae0:	3c900000 	.word	0x3c900000

08011ae4 <copysign>:
 8011ae4:	ec51 0b10 	vmov	r0, r1, d0
 8011ae8:	ee11 0a90 	vmov	r0, s3
 8011aec:	ee10 2a10 	vmov	r2, s0
 8011af0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8011af4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8011af8:	ea41 0300 	orr.w	r3, r1, r0
 8011afc:	ec43 2b10 	vmov	d0, r2, r3
 8011b00:	4770      	bx	lr
	...

08011b04 <_init>:
 8011b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011b06:	bf00      	nop
 8011b08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011b0a:	bc08      	pop	{r3}
 8011b0c:	469e      	mov	lr, r3
 8011b0e:	4770      	bx	lr

08011b10 <_fini>:
 8011b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011b12:	bf00      	nop
 8011b14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011b16:	bc08      	pop	{r3}
 8011b18:	469e      	mov	lr, r3
 8011b1a:	4770      	bx	lr
