
---------- Begin Simulation Statistics ----------
host_inst_rate                                 376785                       # Simulator instruction rate (inst/s)
host_mem_usage                                 364220                       # Number of bytes of host memory used
host_seconds                                    53.08                       # Real time elapsed on the host
host_tick_rate                              452011205                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.023994                       # Number of seconds simulated
sim_ticks                                 23993850000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4696976                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 38031.508937                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 34050.042046                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4269748                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    16248125500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.090958                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               427228                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            291661                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   4616028000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.028862                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          135566                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2287638                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 77112.979937                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 74626.258182                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2085625                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   15577824416                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.088306                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              202013                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           129812                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   5388090467                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.031561                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          72201                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 40895.517982                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  38.002990                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           95069                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   3887895999                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6984614                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 50578.315647                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 48150.661400                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6355373                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     31825949916                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.090090                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                629241                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             421473                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  10004118467                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.029746                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           207767                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996252                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.162523                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6984614                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 50578.315647                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 48150.661400                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6355373                       # number of overall hits
system.cpu.dcache.overall_miss_latency    31825949916                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.090090                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               629241                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            421473                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  10004118467                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.029746                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          207767                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 167873                       # number of replacements
system.cpu.dcache.sampled_refs                 168897                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1020.162523                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6418591                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           525128660000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    72163                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13724468                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 70893.220339                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 69060.869565                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13724173                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       20913500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  295                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                64                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     15884000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             230                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        69000                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               59412.004329                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       345000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13724468                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 70893.220339                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 69060.869565                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13724173                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        20913500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000021                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   295                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 64                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     15884000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              230                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.207648                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            106.315819                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13724468                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 70893.220339                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 69060.869565                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13724173                       # number of overall hits
system.cpu.icache.overall_miss_latency       20913500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000021                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  295                       # number of overall misses
system.cpu.icache.overall_mshr_hits                64                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     15884000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.sampled_refs                    231                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                106.315819                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13724173                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 57290.469832                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      3854101777                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 67273                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    33330                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     88887.603706                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 73853.857567                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                          304                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           2935602000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.990879                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      33026                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency      2439097500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.990879                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 33026                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     135798                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       79587.800370                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  65735.506573                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          90895                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             3573731000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.330660                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        44903                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      1847                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        2830176500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.317044                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   43054                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   38871                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    60795.901520                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 45084.381673                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          2363197488                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     38871                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     1752475000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                38871                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    72163                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        72163                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.803998                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      169128                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        83529.020005                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   69259.647739                       # average overall mshr miss latency
system.l2.demand_hits                           91199                       # number of demand (read+write) hits
system.l2.demand_miss_latency              6509333000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.460769                       # miss rate for demand accesses
system.l2.demand_misses                         77929                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       1847                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         5269274000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.449837                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    76080                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.364928                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.144595                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5978.976600                       # Average occupied blocks per context
system.l2.occ_blocks::1                   2369.050272                       # Average occupied blocks per context
system.l2.overall_accesses                     169128                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       83529.020005                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  63642.726535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          91199                       # number of overall hits
system.l2.overall_miss_latency             6509333000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.460769                       # miss rate for overall accesses
system.l2.overall_misses                        77929                       # number of overall misses
system.l2.overall_mshr_hits                      1847                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        9123375777                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.847601                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  143353                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.818471                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         55061                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        24511                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        93553                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            67273                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         1769                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          83348                       # number of replacements
system.l2.sampled_refs                          93249                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       8348.026871                       # Cycle average of tags in use
system.l2.total_refs                           168221                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            43500                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3466591                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3462053                       # DTB hits
system.switch_cpus.dtb.data_misses               4538                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2343921                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2339392                       # DTB read hits
system.switch_cpus.dtb.read_misses               4529                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1122670                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1122661                       # DTB write hits
system.switch_cpus.dtb.write_misses                 9                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10004545                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10004539                       # ITB hits
system.switch_cpus.itb.fetch_misses                 6                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 31991880                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4468027                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2020553                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      2105583                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        50609                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      2113918                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        2129438                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           7542                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       749135                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       215621                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     14035131                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.715207                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.743470                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     11101515     79.10%     79.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       738649      5.26%     84.36% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       578434      4.12%     88.48% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       487462      3.47%     91.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       396767      2.83%     94.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        84849      0.60%     95.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        78998      0.56%     95.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       352836      2.51%     98.46% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       215621      1.54%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     14035131                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10038024                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2943885                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4240268                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        50502                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10038024                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8390787                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.599582                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.599582                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1244153                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          113                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         7571                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     25303152                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      8443555                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4288658                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1504090                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          448                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        58764                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        5175815                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4986298                       # DTB hits
system.switch_cpus_1.dtb.data_misses           189517                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3975958                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3788924                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           187034                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1199857                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1197374                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2483                       # DTB write misses
system.switch_cpus_1.fetch.Branches           2129438                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3719928                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8959479                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        42712                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             32362080                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        998761                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.133125                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3720077                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2028095                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.023159                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     15539221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.082606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.208227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       10299697     66.28%     66.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         584114      3.76%     70.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          49417      0.32%     70.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          37723      0.24%     70.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         572369      3.68%     74.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          43317      0.28%     74.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         711175      4.58%     79.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        1138420      7.33%     86.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2102989     13.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     15539221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                456598                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1033248                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               73494                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.062898                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6465395                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1336659                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7710651                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            15318318                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.812973                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6268548                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.957645                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             15521358                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        62311                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        467688                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5355183                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       110900                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1855567                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18566631                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5128736                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       313380                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     17001926                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents          827                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1504090                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        10802                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1454355                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1588                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        64969                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      2411290                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       559180                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        64969                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         4661                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        57650                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.625163                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.625163                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      8864730     51.20%     51.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         4061      0.02%     51.22% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     51.22% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       867417      5.01%     56.23% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         3373      0.02%     56.25% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt           81      0.00%     56.25% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1020390      5.89%     62.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv          658      0.00%     62.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     62.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5203617     30.05%     92.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1350981      7.80%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     17315308                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt        55655                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.003214                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu          777      1.40%      1.40% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      1.40% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      1.40% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          803      1.44%      2.84% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      2.84% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      2.84% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        42958     77.19%     80.03% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            8      0.01%     80.04% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     80.04% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        10614     19.07%     99.11% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          495      0.89%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     15539221                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.114297                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.807468                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      9780480     62.94%     62.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1685343     10.85%     73.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       738123      4.75%     78.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1294611      8.33%     86.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       906931      5.84%     92.70% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       257089      1.65%     94.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       786978      5.06%     99.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        82479      0.53%     99.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         7187      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     15539221                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.082490                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         18493137                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        17315308                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      8426266                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        11526                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3856903                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3719958                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3719928                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              30                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       986464                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       999853                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5355183                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1855567                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               15995819                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       973531                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7039443                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        21387                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8536946                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       247729                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        14611                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35324383                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     24801601                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     17209175                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4251561                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1504090                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       273092                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     10169712                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       479136                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                  8787                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
