#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Mar 26 13:32:03 2025
# Process ID         : 12728
# Current directory  : C:/Users/maste/OneDrive/Documents/I-CHIP/project_2
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent46784 C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.xpr
# Log file           : C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/vivado.log
# Journal file       : C:/Users/maste/OneDrive/Documents/I-CHIP/project_2\vivado.jou
# Running On         : LAPTOP-3K4TLJ9H
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : Intel(R) Core(TM) i5-1035G1 CPU @ 1.00GHz
# CPU Frequency      : 1190 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 8320 MB
# Swap memory        : 16106 MB
# Total Virtual      : 24426 MB
# Available Virtual  : 9339 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v w ]
add_files -fileset sim_1 C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source master_dma_controller_tb.tcl
close_sim
launch_simulation
source master_dma_controller_tb.tcl
close_sim
launch_simulation
source master_dma_controller_tb.tcl
close_sim
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source master_dma_tb.tcl
close_sim
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top dma_tb [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source dma_tb.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top master_dma_controller_tb [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
source master_dma_controller_tb.tcl
close_sim
