// Seed: 2108172818
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  assign module_1.id_8 = 0;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input wire id_0,
    output uwire id_1,
    input supply1 id_2,
    output uwire id_3,
    input uwire id_4,
    output wor id_5,
    input wand id_6,
    inout supply0 id_7,
    input tri1 id_8,
    output supply1 id_9,
    output tri1 id_10,
    output wire id_11,
    output wire id_12,
    input tri id_13,
    output supply1 id_14,
    input supply0 id_15
);
  assign id_7 = (~id_0);
  wire id_17;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
endmodule
