.. SpinalHDL documentation master file, created by
   sphinx-quickstart on Mon Oct 29 19:54:23 2018.
   You can adapt this file completely to your liking, but it should at least
   contain the root `toctree` directive.

Welcome to SpinalHDL's documentation!
=====================================

.. toctree::
   :maxdepth: 2
   :titlesonly:

   SpinalHDL/About SpinalHDL/index
   SpinalHDL/Getting Started/index
   SpinalHDL/Data types/index
   SpinalHDL/Structuring/index
   SpinalHDL/Semantic/index
   SpinalHDL/Sequential logic/index
   SpinalHDL/Design errors/index
   SpinalHDL/Other language features/index
   SpinalHDL/Libraries/index
   SpinalHDL/Simulation/index
   SpinalHDL/Examples/index
   SpinalHDL/Legacy/index
   SpinalHDL/Developers area/index

.. d
    .. toctree::
    :maxdepth: 2
    :caption: About SpinalHDL:
    rst/introduction
    rst/users
    rst/support
    rst/faq
    .. toctree::
    :maxdepth: 2
    :caption: Getting Started:
    rst/getting_started
    rst/scala/introduction
    rst/scala/basics
    rst/scala/coding_conventions
    rst/scala/interaction
    rst/core/vhdl_perspective
    rst/vhdl_comp
    .. toctree::
    :maxdepth: 2
    :caption: Data types:
    rst/core/TypeIntroduction
    rst/core/bool
    rst/core/bits
    rst/core/Int
    rst/core/enum
    rst/core/bundle
    rst/core/Vec
    rst/core/Fix
    rst/core/Floating
    .. toctree::
    :maxdepth: 2
    :caption: Structuring:
    rst/core/components_hierarchy
    rst/core/area
    rst/core/function
    rst/core/clock_domain
    rst/core/blackbox
    .. toctree::
    :maxdepth: 2
    :caption: Semantic:
    rst/core/assignements
    rst/core/when_switch
    rst/core/sementic
    .. toctree::
    :maxdepth: 2
    :caption: Sequential logic:
    rst/core/registers
    rst/core/memory
    .. toctree::
    :maxdepth: 2
    :caption: Design errors:
    :glob:
    rst/core/checks/*
    .. toctree::
    :maxdepth: 2
    :caption: Other language features:
    rst/core/introduction
    rst/core/utils
    rst/core/assertion
    rst/core/analog_inout
    rst/core/vhdl_generation
    .. toctree::
    :maxdepth: 2
    :caption: Libraries:
    :glob:
    rst/lib/*
    rst/bus/*/*
    rst/lib/com/*
    rst/lib/io/*
    rst/lib/graphic/*
    rst/lib/eda/*/*
    .. toctree::
    :maxdepth: 2
    :caption: Simulation:
    :glob:
    rst/sim/*
    rst/sim/examples/*
    .. toctree::
    :maxdepth: 2
    :caption: Examples:
    :glob:
    rst/examples/introduction
    rst/examples/simple/*
    rst/examples/vga
    rst/examples/uart
    rst/examples/fractal
    rst/examples/memory_mapped_uart
    rst/examples/timer
    rst/examples/jtag
    rst/lib/pinsec/hardware_toplevel
    .. toctree::
    :maxdepth: 2
    :caption: Legacy:
    :glob:
    rst/lib/riscv
    rst/lib/pinsec/*
    .. toctree::
    :maxdepth: 2
    :caption: Developers area:
    :glob:
    rst/core/types
    rst/lib/bus_slave_factory_impl
