{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Full Version " "Info: Version 6.0 Build 178 04/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 17 16:02:47 2012 " "Info: Processing started: Tue Jul 17 16:02:47 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Phase_ctrl -c Phase_ctrl " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Phase_ctrl -c Phase_ctrl" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 7 -1 0 } } { "d:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "d:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Encoder:send\|counter1\[2\] register Encoder:send\|pulse 74.88 MHz 13.354 ns Internal " "Info: Clock \"clk\" has Internal fmax of 74.88 MHz between source register \"Encoder:send\|counter1\[2\]\" and destination register \"Encoder:send\|pulse\" (period= 13.354 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.645 ns + Longest register register " "Info: + Longest register to register delay is 12.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Encoder:send\|counter1\[2\] 1 REG LC_X11_Y2_N7 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y2_N7; Fanout = 10; REG Node = 'Encoder:send\|counter1\[2\]'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Encoder:send|counter1[2] } "NODE_NAME" } } { "Encoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Encoder.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.740 ns) 1.670 ns Encoder:send\|LessThan34~295 2 COMB LC_X11_Y2_N8 4 " "Info: 2: + IC(0.930 ns) + CELL(0.740 ns) = 1.670 ns; Loc. = LC_X11_Y2_N8; Fanout = 4; COMB Node = 'Encoder:send\|LessThan34~295'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.670 ns" { Encoder:send|counter1[2] Encoder:send|LessThan34~295 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Encoder.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.511 ns) 4.034 ns Encoder:send\|LessThan34~297 3 COMB LC_X12_Y2_N4 3 " "Info: 3: + IC(1.853 ns) + CELL(0.511 ns) = 4.034 ns; Loc. = LC_X12_Y2_N4; Fanout = 3; COMB Node = 'Encoder:send\|LessThan34~297'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.364 ns" { Encoder:send|LessThan34~295 Encoder:send|LessThan34~297 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Encoder.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.200 ns) 5.409 ns Encoder:send\|pulse~2833 4 COMB LC_X12_Y2_N8 1 " "Info: 4: + IC(1.175 ns) + CELL(0.200 ns) = 5.409 ns; Loc. = LC_X12_Y2_N8; Fanout = 1; COMB Node = 'Encoder:send\|pulse~2833'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.375 ns" { Encoder:send|LessThan34~297 Encoder:send|pulse~2833 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Encoder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.200 ns) 6.350 ns Encoder:send\|pulse~2835 5 COMB LC_X12_Y2_N2 2 " "Info: 5: + IC(0.741 ns) + CELL(0.200 ns) = 6.350 ns; Loc. = LC_X12_Y2_N2; Fanout = 2; COMB Node = 'Encoder:send\|pulse~2835'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.941 ns" { Encoder:send|pulse~2833 Encoder:send|pulse~2835 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Encoder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.944 ns) + CELL(0.740 ns) 9.034 ns Encoder:send\|pulse~2839 6 COMB LC_X12_Y4_N9 1 " "Info: 6: + IC(1.944 ns) + CELL(0.740 ns) = 9.034 ns; Loc. = LC_X12_Y4_N9; Fanout = 1; COMB Node = 'Encoder:send\|pulse~2839'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.684 ns" { Encoder:send|pulse~2835 Encoder:send|pulse~2839 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Encoder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.200 ns) 9.957 ns Encoder:send\|pulse~2840 7 COMB LC_X12_Y4_N0 1 " "Info: 7: + IC(0.723 ns) + CELL(0.200 ns) = 9.957 ns; Loc. = LC_X12_Y4_N0; Fanout = 1; COMB Node = 'Encoder:send\|pulse~2840'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.923 ns" { Encoder:send|pulse~2839 Encoder:send|pulse~2840 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Encoder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.511 ns) 11.244 ns Encoder:send\|pulse~2841 8 COMB LC_X12_Y4_N2 1 " "Info: 8: + IC(0.776 ns) + CELL(0.511 ns) = 11.244 ns; Loc. = LC_X12_Y4_N2; Fanout = 1; COMB Node = 'Encoder:send\|pulse~2841'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.287 ns" { Encoder:send|pulse~2840 Encoder:send|pulse~2841 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Encoder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 11.749 ns Encoder:send\|pulse~2844 9 COMB LC_X12_Y4_N3 1 " "Info: 9: + IC(0.305 ns) + CELL(0.200 ns) = 11.749 ns; Loc. = LC_X12_Y4_N3; Fanout = 1; COMB Node = 'Encoder:send\|pulse~2844'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.505 ns" { Encoder:send|pulse~2841 Encoder:send|pulse~2844 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Encoder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 12.645 ns Encoder:send\|pulse 10 REG LC_X12_Y4_N4 1 " "Info: 10: + IC(0.305 ns) + CELL(0.591 ns) = 12.645 ns; Loc. = LC_X12_Y4_N4; Fanout = 1; REG Node = 'Encoder:send\|pulse'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.896 ns" { Encoder:send|pulse~2844 Encoder:send|pulse } "NODE_NAME" } } { "Encoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Encoder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.893 ns ( 30.79 % ) " "Info: Total cell delay = 3.893 ns ( 30.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.752 ns ( 69.21 % ) " "Info: Total interconnect delay = 8.752 ns ( 69.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.645 ns" { Encoder:send|counter1[2] Encoder:send|LessThan34~295 Encoder:send|LessThan34~297 Encoder:send|pulse~2833 Encoder:send|pulse~2835 Encoder:send|pulse~2839 Encoder:send|pulse~2840 Encoder:send|pulse~2841 Encoder:send|pulse~2844 Encoder:send|pulse } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "12.645 ns" { Encoder:send|counter1[2] Encoder:send|LessThan34~295 Encoder:send|LessThan34~297 Encoder:send|pulse~2833 Encoder:send|pulse~2835 Encoder:send|pulse~2839 Encoder:send|pulse~2840 Encoder:send|pulse~2841 Encoder:send|pulse~2844 Encoder:send|pulse } { 0.000ns 0.930ns 1.853ns 1.175ns 0.741ns 1.944ns 0.723ns 0.776ns 0.305ns 0.305ns } { 0.000ns 0.740ns 0.511ns 0.200ns 0.200ns 0.740ns 0.200ns 0.511ns 0.200ns 0.591ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_14 304 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 304; CLK Node = 'clk'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns Encoder:send\|pulse 2 REG LC_X12_Y4_N4 1 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X12_Y4_N4; Fanout = 1; REG Node = 'Encoder:send\|pulse'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.518 ns" { clk Encoder:send|pulse } "NODE_NAME" } } { "Encoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Encoder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.681 ns" { clk Encoder:send|pulse } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "3.681 ns" { clk clk~combout Encoder:send|pulse } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.681 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_14 304 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 304; CLK Node = 'clk'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns Encoder:send\|counter1\[2\] 2 REG LC_X11_Y2_N7 10 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X11_Y2_N7; Fanout = 10; REG Node = 'Encoder:send\|counter1\[2\]'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.518 ns" { clk Encoder:send|counter1[2] } "NODE_NAME" } } { "Encoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Encoder.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.681 ns" { clk Encoder:send|counter1[2] } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "3.681 ns" { clk clk~combout Encoder:send|counter1[2] } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.681 ns" { clk Encoder:send|pulse } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "3.681 ns" { clk clk~combout Encoder:send|pulse } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } } } { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.681 ns" { clk Encoder:send|counter1[2] } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "3.681 ns" { clk clk~combout Encoder:send|counter1[2] } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Encoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Encoder.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Encoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Encoder.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.645 ns" { Encoder:send|counter1[2] Encoder:send|LessThan34~295 Encoder:send|LessThan34~297 Encoder:send|pulse~2833 Encoder:send|pulse~2835 Encoder:send|pulse~2839 Encoder:send|pulse~2840 Encoder:send|pulse~2841 Encoder:send|pulse~2844 Encoder:send|pulse } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "12.645 ns" { Encoder:send|counter1[2] Encoder:send|LessThan34~295 Encoder:send|LessThan34~297 Encoder:send|pulse~2833 Encoder:send|pulse~2835 Encoder:send|pulse~2839 Encoder:send|pulse~2840 Encoder:send|pulse~2841 Encoder:send|pulse~2844 Encoder:send|pulse } { 0.000ns 0.930ns 1.853ns 1.175ns 0.741ns 1.944ns 0.723ns 0.776ns 0.305ns 0.305ns } { 0.000ns 0.740ns 0.511ns 0.200ns 0.200ns 0.740ns 0.200ns 0.511ns 0.200ns 0.591ns } } } { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.681 ns" { clk Encoder:send|pulse } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "3.681 ns" { clk clk~combout Encoder:send|pulse } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } } } { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.681 ns" { clk Encoder:send|counter1[2] } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "3.681 ns" { clk clk~combout Encoder:send|counter1[2] } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "LED\[6\]~reg0 flt\[7\] clk 8.114 ns register " "Info: tsu for register \"LED\[6\]~reg0\" (data pin = \"flt\[7\]\", clock pin = \"clk\") is 8.114 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.462 ns + Longest pin register " "Info: + Longest pin to register delay is 11.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns flt\[7\] 1 PIN PIN_54 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_54; Fanout = 3; PIN Node = 'flt\[7\]'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { flt[7] } "NODE_NAME" } } { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.759 ns) + CELL(0.511 ns) 4.402 ns err_drv~54 2 COMB LC_X9_Y4_N0 1 " "Info: 2: + IC(2.759 ns) + CELL(0.511 ns) = 4.402 ns; Loc. = LC_X9_Y4_N0; Fanout = 1; COMB Node = 'err_drv~54'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.270 ns" { flt[7] err_drv~54 } "NODE_NAME" } } { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.511 ns) 5.732 ns err_drv~56 3 COMB LC_X9_Y4_N7 20 " "Info: 3: + IC(0.819 ns) + CELL(0.511 ns) = 5.732 ns; Loc. = LC_X9_Y4_N7; Fanout = 20; COMB Node = 'err_drv~56'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.330 ns" { err_drv~54 err_drv~56 } "NODE_NAME" } } { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 6.237 ns pwma~97 4 COMB LC_X9_Y4_N8 1 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 6.237 ns; Loc. = LC_X9_Y4_N8; Fanout = 1; COMB Node = 'pwma~97'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.505 ns" { err_drv~56 pwma~97 } "NODE_NAME" } } { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.881 ns) + CELL(0.200 ns) 8.318 ns LED\[6\]~169 5 COMB LC_X9_Y6_N2 12 " "Info: 5: + IC(1.881 ns) + CELL(0.200 ns) = 8.318 ns; Loc. = LC_X9_Y6_N2; Fanout = 12; COMB Node = 'LED\[6\]~169'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.081 ns" { pwma~97 LED[6]~169 } "NODE_NAME" } } { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.048 ns) + CELL(0.200 ns) 10.566 ns LED~180 6 COMB LC_X11_Y6_N5 1 " "Info: 6: + IC(2.048 ns) + CELL(0.200 ns) = 10.566 ns; Loc. = LC_X11_Y6_N5; Fanout = 1; COMB Node = 'LED~180'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.248 ns" { LED[6]~169 LED~180 } "NODE_NAME" } } { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 11.462 ns LED\[6\]~reg0 7 REG LC_X11_Y6_N6 1 " "Info: 7: + IC(0.305 ns) + CELL(0.591 ns) = 11.462 ns; Loc. = LC_X11_Y6_N6; Fanout = 1; REG Node = 'LED\[6\]~reg0'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.896 ns" { LED~180 LED[6]~reg0 } "NODE_NAME" } } { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.345 ns ( 29.18 % ) " "Info: Total cell delay = 3.345 ns ( 29.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.117 ns ( 70.82 % ) " "Info: Total interconnect delay = 8.117 ns ( 70.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.462 ns" { flt[7] err_drv~54 err_drv~56 pwma~97 LED[6]~169 LED~180 LED[6]~reg0 } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "11.462 ns" { flt[7] flt[7]~combout err_drv~54 err_drv~56 pwma~97 LED[6]~169 LED~180 LED[6]~reg0 } { 0.000ns 0.000ns 2.759ns 0.819ns 0.305ns 1.881ns 2.048ns 0.305ns } { 0.000ns 1.132ns 0.511ns 0.511ns 0.200ns 0.200ns 0.200ns 0.591ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 126 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.681 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_14 304 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 304; CLK Node = 'clk'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns LED\[6\]~reg0 2 REG LC_X11_Y6_N6 1 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X11_Y6_N6; Fanout = 1; REG Node = 'LED\[6\]~reg0'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.518 ns" { clk LED[6]~reg0 } "NODE_NAME" } } { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.681 ns" { clk LED[6]~reg0 } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "3.681 ns" { clk clk~combout LED[6]~reg0 } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.462 ns" { flt[7] err_drv~54 err_drv~56 pwma~97 LED[6]~169 LED~180 LED[6]~reg0 } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "11.462 ns" { flt[7] flt[7]~combout err_drv~54 err_drv~56 pwma~97 LED[6]~169 LED~180 LED[6]~reg0 } { 0.000ns 0.000ns 2.759ns 0.819ns 0.305ns 1.881ns 2.048ns 0.305ns } { 0.000ns 1.132ns 0.511ns 0.511ns 0.200ns 0.200ns 0.200ns 0.591ns } } } { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.681 ns" { clk LED[6]~reg0 } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "3.681 ns" { clk clk~combout LED[6]~reg0 } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk pwmn\[3\] Decoder:receive\|err_com 12.478 ns register " "Info: tco from clock \"clk\" to destination pin \"pwmn\[3\]\" through register \"Decoder:receive\|err_com\" is 12.478 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.681 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_14 304 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 304; CLK Node = 'clk'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns Decoder:receive\|err_com 2 REG LC_X8_Y4_N2 14 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X8_Y4_N2; Fanout = 14; REG Node = 'Decoder:receive\|err_com'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.518 ns" { clk Decoder:receive|err_com } "NODE_NAME" } } { "Decoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Decoder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.681 ns" { clk Decoder:receive|err_com } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "3.681 ns" { clk clk~combout Decoder:receive|err_com } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Decoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Decoder.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.421 ns + Longest register pin " "Info: + Longest register to pin delay is 8.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Decoder:receive\|err_com 1 REG LC_X8_Y4_N2 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y4_N2; Fanout = 14; REG Node = 'Decoder:receive\|err_com'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Decoder:receive|err_com } "NODE_NAME" } } { "Decoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Decoder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.740 ns) 1.682 ns pwma~89 2 COMB LC_X8_Y4_N9 6 " "Info: 2: + IC(0.942 ns) + CELL(0.740 ns) = 1.682 ns; Loc. = LC_X8_Y4_N9; Fanout = 6; COMB Node = 'pwma~89'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.682 ns" { Decoder:receive|err_com pwma~89 } "NODE_NAME" } } { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.511 ns) 3.428 ns pwma~91 3 COMB LC_X9_Y4_N4 2 " "Info: 3: + IC(1.235 ns) + CELL(0.511 ns) = 3.428 ns; Loc. = LC_X9_Y4_N4; Fanout = 2; COMB Node = 'pwma~91'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.746 ns" { pwma~89 pwma~91 } "NODE_NAME" } } { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.671 ns) + CELL(2.322 ns) 8.421 ns pwmn\[3\] 4 PIN PIN_49 0 " "Info: 4: + IC(2.671 ns) + CELL(2.322 ns) = 8.421 ns; Loc. = PIN_49; Fanout = 0; PIN Node = 'pwmn\[3\]'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.993 ns" { pwma~91 pwmn[3] } "NODE_NAME" } } { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.573 ns ( 42.43 % ) " "Info: Total cell delay = 3.573 ns ( 42.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.848 ns ( 57.57 % ) " "Info: Total interconnect delay = 4.848 ns ( 57.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.421 ns" { Decoder:receive|err_com pwma~89 pwma~91 pwmn[3] } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "8.421 ns" { Decoder:receive|err_com pwma~89 pwma~91 pwmn[3] } { 0.000ns 0.942ns 1.235ns 2.671ns } { 0.000ns 0.740ns 0.511ns 2.322ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.681 ns" { clk Decoder:receive|err_com } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "3.681 ns" { clk clk~combout Decoder:receive|err_com } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } } } { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.421 ns" { Decoder:receive|err_com pwma~89 pwma~91 pwmn[3] } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "8.421 ns" { Decoder:receive|err_com pwma~89 pwma~91 pwmn[3] } { 0.000ns 0.942ns 1.235ns 2.671ns } { 0.000ns 0.740ns 0.511ns 2.322ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "flt\[7\] pwma\[4\] 12.318 ns Longest " "Info: Longest tpd from source pin \"flt\[7\]\" to destination pin \"pwma\[4\]\" is 12.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns flt\[7\] 1 PIN PIN_54 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_54; Fanout = 3; PIN Node = 'flt\[7\]'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { flt[7] } "NODE_NAME" } } { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.759 ns) + CELL(0.511 ns) 4.402 ns err_drv~54 2 COMB LC_X9_Y4_N0 1 " "Info: 2: + IC(2.759 ns) + CELL(0.511 ns) = 4.402 ns; Loc. = LC_X9_Y4_N0; Fanout = 1; COMB Node = 'err_drv~54'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.270 ns" { flt[7] err_drv~54 } "NODE_NAME" } } { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.511 ns) 5.732 ns err_drv~56 3 COMB LC_X9_Y4_N7 20 " "Info: 3: + IC(0.819 ns) + CELL(0.511 ns) = 5.732 ns; Loc. = LC_X9_Y4_N7; Fanout = 20; COMB Node = 'err_drv~56'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.330 ns" { err_drv~54 err_drv~56 } "NODE_NAME" } } { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.200 ns) 7.266 ns pwma~92 4 COMB LC_X8_Y4_N3 2 " "Info: 4: + IC(1.334 ns) + CELL(0.200 ns) = 7.266 ns; Loc. = LC_X8_Y4_N3; Fanout = 2; COMB Node = 'pwma~92'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.534 ns" { err_drv~56 pwma~92 } "NODE_NAME" } } { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.730 ns) + CELL(2.322 ns) 12.318 ns pwma\[4\] 5 PIN PIN_47 0 " "Info: 5: + IC(2.730 ns) + CELL(2.322 ns) = 12.318 ns; Loc. = PIN_47; Fanout = 0; PIN Node = 'pwma\[4\]'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.052 ns" { pwma~92 pwma[4] } "NODE_NAME" } } { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.676 ns ( 37.96 % ) " "Info: Total cell delay = 4.676 ns ( 37.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.642 ns ( 62.04 % ) " "Info: Total interconnect delay = 7.642 ns ( 62.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.318 ns" { flt[7] err_drv~54 err_drv~56 pwma~92 pwma[4] } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "12.318 ns" { flt[7] flt[7]~combout err_drv~54 err_drv~56 pwma~92 pwma[4] } { 0.000ns 0.000ns 2.759ns 0.819ns 1.334ns 2.730ns } { 0.000ns 1.132ns 0.511ns 0.511ns 0.200ns 2.322ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "LED\[5\]~reg0 flt\[5\] clk -1.212 ns register " "Info: th for register \"LED\[5\]~reg0\" (data pin = \"flt\[5\]\", clock pin = \"clk\") is -1.212 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.681 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_14 304 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 304; CLK Node = 'clk'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns LED\[5\]~reg0 2 REG LC_X9_Y6_N7 1 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X9_Y6_N7; Fanout = 1; REG Node = 'LED\[5\]~reg0'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.518 ns" { clk LED[5]~reg0 } "NODE_NAME" } } { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.681 ns" { clk LED[5]~reg0 } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "3.681 ns" { clk clk~combout LED[5]~reg0 } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 126 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.114 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns flt\[5\] 1 PIN PIN_78 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_78; Fanout = 3; PIN Node = 'flt\[5\]'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { flt[5] } "NODE_NAME" } } { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.799 ns) + CELL(1.183 ns) 5.114 ns LED\[5\]~reg0 2 REG LC_X9_Y6_N7 1 " "Info: 2: + IC(2.799 ns) + CELL(1.183 ns) = 5.114 ns; Loc. = LC_X9_Y6_N7; Fanout = 1; REG Node = 'LED\[5\]~reg0'" {  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.982 ns" { flt[5] LED[5]~reg0 } "NODE_NAME" } } { "Phase_ctrl.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/Phase_ctrl120629/Phase_ctrl.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 45.27 % ) " "Info: Total cell delay = 2.315 ns ( 45.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.799 ns ( 54.73 % ) " "Info: Total interconnect delay = 2.799 ns ( 54.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.114 ns" { flt[5] LED[5]~reg0 } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "5.114 ns" { flt[5] flt[5]~combout LED[5]~reg0 } { 0.000ns 0.000ns 2.799ns } { 0.000ns 1.132ns 1.183ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.681 ns" { clk LED[5]~reg0 } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "3.681 ns" { clk clk~combout LED[5]~reg0 } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } } } { "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.114 ns" { flt[5] LED[5]~reg0 } "NODE_NAME" } } { "d:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus60/win/Technology_Viewer.qrui" "5.114 ns" { flt[5] flt[5]~combout LED[5]~reg0 } { 0.000ns 0.000ns 2.799ns } { 0.000ns 1.132ns 1.183ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 17 16:02:48 2012 " "Info: Processing ended: Tue Jul 17 16:02:48 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
