<def f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1109' ll='1122' type='bool llvm::MachineInstr::isTransient() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1106'>/// Return true if this is a transient instruction that is either very likely
  /// to be eliminated during register allocation (such as copy-like
  /// instructions), or if this instruction doesn&apos;t have an execution-time cost.</doc>
<use f='llvm/llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp' l='974' u='c' c='_ZN4llvm10AsmPrinter18emitCFIInstructionERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MachineTraceMetrics.cpp' l='112' u='c' c='_ZN4llvm19MachineTraceMetrics12getResourcesEPKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/MachineTraceMetrics.cpp' l='802' u='c' c='_ZN4llvm19MachineTraceMetrics8Ensemble11updateDepthERNS0_14TraceBlockInfoERKNS_12MachineInstrERNS_9SparseSetINS_11LiveRegUnitENS_8identityIjEEhEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineTraceMetrics.cpp' l='919' u='c' c='_ZL21updatePhysDepsUpwardsRKN4llvm12MachineInstrEjRNS_9SparseSetINS_11LiveRegUnitENS_8identityIjEEhEERKNS_16TargetSchedModelEPKNS_15TargetInstrInfoEPK13369886'/>
<use f='llvm/llvm/lib/CodeGen/MachineTraceMetrics.cpp' l='957' u='c' c='_ZL13pushDepHeightRKN12_GLOBAL__N_17DataDepERKN4llvm12MachineInstrEjRNS3_8DenseMapIPS5_jNS3_12DenseMapInfoIS8_EENS3_6detail12DenseMapPairIS8_jEEEERKNS1438809'/>
<use f='llvm/llvm/lib/CodeGen/MachineTraceMetrics.cpp' l='1189' u='c' c='_ZNK4llvm19MachineTraceMetrics5Trace11getPHIDepthERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='1228' u='c' c='_ZN4llvm12SchedDFSImpl13visitPreorderEPKNS_5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='1239' u='c' c='_ZN4llvm12SchedDFSImpl18visitPostorderNodeEPKNS_5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='1081' u='c' c='_ZNK4llvm15TargetInstrInfo17defaultDefLatencyERKNS_12MCSchedModelERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/TargetSchedule.cpp' l='119' u='c' c='_ZNK4llvm16TargetSchedModel14getNumMicroOpsEPKNS_12MachineInstrEPKNS_16MCSchedClassDescE'/>
<use f='llvm/llvm/lib/CodeGen/TargetSchedule.cpp' l='252' u='c' c='_ZNK4llvm16TargetSchedModel21computeOperandLatencyEPKNS_12MachineInstrEjS3_j'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='1064' u='c' c='_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17findMatchingStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRS4_'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='1178' u='c' c='_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16findMatchingInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS_13LdStPairFlagsEjb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='1464' u='c' c='_ZN12_GLOBAL__N_119AArch64LoadStoreOpt29findMatchingUpdateInsnForwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEij'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='1517' u='c' c='_ZN12_GLOBAL__N_119AArch64LoadStoreOpt30findMatchingUpdateInsnBackwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='532' u='c' c='_ZNK12_GLOBAL__N_115SIWholeQuadMode20requiresCorrectStateERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='4071' u='c' c='_ZNK4llvm16HexagonInstrInfo26getInstrTimingClassLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MicroMipsSizeReduction.cpp' l='683' u='c' c='_ZN12_GLOBAL__N_119MicroMipsSizeReduce9ReduceMBBERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsBranchExpansion.cpp' l='195' u='c' c='_ZL23getNextMachineInstrInBBN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE'/>
