INVERTER_BD_pwm_generator_0_0.vhd,vhdl,xil_defaultlib,../../../bd/INVERTER_BD/ip/INVERTER_BD_pwm_generator_0_0/sim/INVERTER_BD_pwm_generator_0_0.vhd,
INVERTER_BD_pwm_generator_1_0.vhd,vhdl,xil_defaultlib,../../../bd/INVERTER_BD/ip/INVERTER_BD_pwm_generator_1_0/sim/INVERTER_BD_pwm_generator_1_0.vhd,
INVERTER_BD_pwm_generator_2_0.vhd,vhdl,xil_defaultlib,../../../bd/INVERTER_BD/ip/INVERTER_BD_pwm_generator_2_0/sim/INVERTER_BD_pwm_generator_2_0.vhd,
INVERTER_BD_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/INVERTER_BD/ip/INVERTER_BD_axi_gpio_0_0/sim/INVERTER_BD_axi_gpio_0_0.vhd,
INVERTER_BD_xlslice_0_0.v,verilog,xil_defaultlib,../../../bd/INVERTER_BD/ip/INVERTER_BD_xlslice_0_0/sim/INVERTER_BD_xlslice_0_0.v,
INVERTER_BD_xlslice_1_0.v,verilog,xil_defaultlib,../../../bd/INVERTER_BD/ip/INVERTER_BD_xlslice_1_0/sim/INVERTER_BD_xlslice_1_0.v,
INVERTER_BD.vhd,vhdl,xil_defaultlib,../../../bd/INVERTER_BD/sim/INVERTER_BD.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
