<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/PowerPC/PPCInstrInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_1854d513cb8eef295481a59a854f7656.html">PowerPC</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">PPCInstrInfo.h</div></div>
</div><!--header-->
<div class="contents">
<a href="PPCInstrInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===-- PPCInstrInfo.h - PowerPC Instruction Information --------*- C++ -*-===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This file contains the PowerPC implementation of the TargetInstrInfo class.</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">//</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span> </div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#ifndef LLVM_LIB_TARGET_POWERPC_PPCINSTRINFO_H</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#define LLVM_LIB_TARGET_POWERPC_PPCINSTRINFO_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span> </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="PPCRegisterInfo_8h.html">PPCRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8h.html#ab12de263eb2ee622714701bc1946fad6">   19</a></span><span class="preprocessor">#define GET_INSTRINFO_HEADER</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;PPCGenInstrInfo.inc&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"></span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">/// PPCII - This namespace holds all of the PowerPC target-specific</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">/// per-instruction flags.  These must match the corresponding definitions in</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">/// PPC.td and PPCInstrFormats.td.</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment"></span><span class="keyword">namespace </span>PPCII {</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="keyword">enum</span> {</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>  <span class="comment">// PPC970 Instruction Flags.  These flags describe the characteristics of the</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>  <span class="comment">// PowerPC 970 (aka G5) dispatch groups and how they are formed out of</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>  <span class="comment">// raw machine instructions.</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment"></span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">  /// PPC970_First - This instruction starts a new dispatch group, so it will</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">  /// always be the first one in the group.</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#a050ac6e7e8235fe099b31fbb1984096fa89de693ba41c59ed962f9571eb6f20b5">   35</a></span><span class="comment"></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#a050ac6e7e8235fe099b31fbb1984096fa89de693ba41c59ed962f9571eb6f20b5">PPC970_First</a> = 0x1,</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment"></span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">  /// PPC970_Single - This instruction starts a new dispatch group and</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">  /// terminates it, so it will be the sole instruction in the group.</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#a050ac6e7e8235fe099b31fbb1984096facb11d47c910b37516bd9a4fb15c7de43">   39</a></span><span class="comment"></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#a050ac6e7e8235fe099b31fbb1984096facb11d47c910b37516bd9a4fb15c7de43">PPC970_Single</a> = 0x2,</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment"></span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">  /// PPC970_Cracked - This instruction is cracked into two pieces, requiring</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">  /// two dispatch pipes to be available to issue.</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#a050ac6e7e8235fe099b31fbb1984096fa8b8512a8f2e954aeeb98c8f24eda1447">   43</a></span><span class="comment"></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#a050ac6e7e8235fe099b31fbb1984096fa8b8512a8f2e954aeeb98c8f24eda1447">PPC970_Cracked</a> = 0x4,</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment"></span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">  /// PPC970_Mask/Shift - This is a bitmask that selects the pipeline type that</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">  /// an instruction is issued to.</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#a050ac6e7e8235fe099b31fbb1984096fa9de8ef894c3658424828ffc22ea43575">   47</a></span><span class="comment"></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#a050ac6e7e8235fe099b31fbb1984096fa9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a> = 3,</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#a050ac6e7e8235fe099b31fbb1984096fa7cec875ed7c232b602c5433ef76e6e73">PPC970_Mask</a> = 0x07 &lt;&lt; <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#a050ac6e7e8235fe099b31fbb1984096fa9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#a050ac6e7e8235fe099b31fbb1984096fa7cec875ed7c232b602c5433ef76e6e73">   49</a></span>};</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6">   50</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6">PPC970_Unit</a> {<span class="comment"></span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">  /// These are the various PPC970 execution unit pipelines.  Each instruction</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">  /// is one of these.</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ad2c577175ece5487d0aa1cba0f3f21cf">   53</a></span><span class="comment"></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ad2c577175ece5487d0aa1cba0f3f21cf">PPC970_Pseudo</a> = 0 &lt;&lt; <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#a050ac6e7e8235fe099b31fbb1984096fa9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a>,   <span class="comment">// Pseudo instruction</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ab2e7d507b6cb4772d11fcc18fed5f80f">   54</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ab2e7d507b6cb4772d11fcc18fed5f80f">PPC970_FXU</a>    = 1 &lt;&lt; <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#a050ac6e7e8235fe099b31fbb1984096fa9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a>,   <span class="comment">// Fixed Point (aka Integer/ALU) Unit</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a2a7334a88276120f2238e6d4d1a7a51e">   55</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a2a7334a88276120f2238e6d4d1a7a51e">PPC970_LSU</a>    = 2 &lt;&lt; <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#a050ac6e7e8235fe099b31fbb1984096fa9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a>,   <span class="comment">// Load Store Unit</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a8fd98b2e3c101aa85bbc07409022b6ed">   56</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a8fd98b2e3c101aa85bbc07409022b6ed">PPC970_FPU</a>    = 3 &lt;&lt; <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#a050ac6e7e8235fe099b31fbb1984096fa9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a>,   <span class="comment">// Floating Point Unit</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ad81768864759a838d64839c7b75d958c">   57</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ad81768864759a838d64839c7b75d958c">PPC970_CRU</a>    = 4 &lt;&lt; <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#a050ac6e7e8235fe099b31fbb1984096fa9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a>,   <span class="comment">// Control Register Unit</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a48b808627be5e642a62d9cca1d68dd7e">   58</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a48b808627be5e642a62d9cca1d68dd7e">PPC970_VALU</a>   = 5 &lt;&lt; <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#a050ac6e7e8235fe099b31fbb1984096fa9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a>,   <span class="comment">// Vector ALU</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a4b7f050b44fba7f1b01e3a0df85f0138">   59</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a4b7f050b44fba7f1b01e3a0df85f0138">PPC970_VPERM</a>  = 6 &lt;&lt; <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#a050ac6e7e8235fe099b31fbb1984096fa9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a>,   <span class="comment">// Vector Permute Unit</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ad3d339fe9c9bdedb6a7c90a2c58f4fad">PPC970_BRU</a>    = 7 &lt;&lt; <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#a050ac6e7e8235fe099b31fbb1984096fa9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a>    <span class="comment">// Branch Unit</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ad3d339fe9c9bdedb6a7c90a2c58f4fad">   61</a></span>};</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="keyword">enum</span> {<span class="comment"></span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">  /// Shift count to bypass PPC970 flags</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#af0a6a8220833a98aed6c1c237d944e5ca4b5f73325be34c748d292f6aac6b9095">   65</a></span><span class="comment"></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#af0a6a8220833a98aed6c1c237d944e5ca4b5f73325be34c748d292f6aac6b9095">NewDef_Shift</a> = 6,</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment"></span> </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">  /// This instruction is an X-Form memory operation.</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment"></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#af0a6a8220833a98aed6c1c237d944e5caabe404a41cd6c42173c719a7911563c5">XFormMemOp</a> = 0x1 &lt;&lt; (<a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#af0a6a8220833a98aed6c1c237d944e5ca4b5f73325be34c748d292f6aac6b9095">NewDef_Shift</a>+1)</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#af0a6a8220833a98aed6c1c237d944e5caabe404a41cd6c42173c719a7911563c5">   69</a></span>};</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>} <span class="comment">// end namespace PPCII</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span> </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">// Instructions that have an immediate form might be convertible to that</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">// form if the correct input is a result of a load immediate. In order to</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">// know whether the transformation is special, we might need to know some</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">// of the details of the two forms.</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html">   76</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> {</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>  <span class="comment">// Is the immediate field in the immediate form signed or unsigned?</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#a0d02c7cf038307122fd7169fe910d72f">   78</a></span>  uint64_t <a class="code hl_variable" href="structllvm_1_1ImmInstrInfo.html#a0d02c7cf038307122fd7169fe910d72f">SignedImm</a> : 1;</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>  <span class="comment">// Does the immediate need to be a multiple of some value?</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#a5dd4306fe361b27da876c8023b219a56">   80</a></span>  uint64_t <a class="code hl_variable" href="structllvm_1_1ImmInstrInfo.html#a5dd4306fe361b27da876c8023b219a56">ImmMustBeMultipleOf</a> : 5;</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>  <span class="comment">// Is R0/X0 treated specially by the original r+r instruction?</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>  <span class="comment">// If so, in which operand?</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#ace8444c8f03d1c0079250b15cd607337">   83</a></span>  uint64_t <a class="code hl_variable" href="structllvm_1_1ImmInstrInfo.html#ace8444c8f03d1c0079250b15cd607337">ZeroIsSpecialOrig</a> : 3;</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>  <span class="comment">// Is R0/X0 treated specially by the new r+i instruction?</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>  <span class="comment">// If so, in which operand?</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#aae8bd368f3ad729fdc192b2eb4ca80bf">   86</a></span>  uint64_t <a class="code hl_variable" href="structllvm_1_1ImmInstrInfo.html#aae8bd368f3ad729fdc192b2eb4ca80bf">ZeroIsSpecialNew</a> : 3;</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  <span class="comment">// Is the operation commutative?</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#a606436aa8a72e17a56ccb60ffadd54f2">   88</a></span>  uint64_t <a class="code hl_variable" href="structllvm_1_1ImmInstrInfo.html#a606436aa8a72e17a56ccb60ffadd54f2">IsCommutative</a> : 1;</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>  <span class="comment">// The operand number to check for add-immediate def.</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#a528b7ccd92e952d902dd916aa4c0ad4b">   90</a></span>  uint64_t <a class="code hl_variable" href="structllvm_1_1ImmInstrInfo.html#a528b7ccd92e952d902dd916aa4c0ad4b">OpNoForForwarding</a> : 3;</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>  <span class="comment">// The operand number for the immediate.</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#a3c87effe0ac9501aee6aa53828a65c0c">   92</a></span>  uint64_t <a class="code hl_variable" href="structllvm_1_1ImmInstrInfo.html#a3c87effe0ac9501aee6aa53828a65c0c">ImmOpNo</a> : 3;</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  <span class="comment">// The opcode of the new instruction.</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">   94</a></span>  uint64_t <a class="code hl_variable" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> : 16;</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>  <span class="comment">// The size of the immediate.</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#aa50dc0db89af0c3fa23a670a65f4bea5">   96</a></span>  uint64_t <a class="code hl_variable" href="structllvm_1_1ImmInstrInfo.html#aa50dc0db89af0c3fa23a670a65f4bea5">ImmWidth</a> : 5;</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>  <span class="comment">// The immediate should be truncated to N bits.</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#ac6c300b1cfe574d36fe8547c4470f661">   98</a></span>  uint64_t <a class="code hl_variable" href="structllvm_1_1ImmInstrInfo.html#ac6c300b1cfe574d36fe8547c4470f661">TruncateImmTo</a> : 5;</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>  <span class="comment">// Is the instruction summing the operand</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#a1749c6946477b2e208391a3555fb94b9">  100</a></span>  uint64_t <a class="code hl_variable" href="structllvm_1_1ImmInstrInfo.html#a1749c6946477b2e208391a3555fb94b9">IsSummingOperands</a> : 1;</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>};</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">// Information required to convert an instruction to just a materialized</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">// immediate.</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="structllvm_1_1LoadImmediateInfo.html">  105</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1LoadImmediateInfo.html">LoadImmediateInfo</a> {</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="structllvm_1_1LoadImmediateInfo.html#aaf91f2e9fa96f015190607fb90e932b7">  106</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1LoadImmediateInfo.html#aaf91f2e9fa96f015190607fb90e932b7">Imm</a> : 16;</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="structllvm_1_1LoadImmediateInfo.html#acaf80d046c8829eb2e8f84a785ded662">  107</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1LoadImmediateInfo.html#acaf80d046c8829eb2e8f84a785ded662">Is64Bit</a> : 1;</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="structllvm_1_1LoadImmediateInfo.html#a66834eb3a0e2888f90445ced87675079">  108</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1LoadImmediateInfo.html#a66834eb3a0e2888f90445ced87675079">SetCR</a> : 1;</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>};</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span> </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1PPCSubtarget.html">PPCSubtarget</a>;</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html">  112</a></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1PPCInstrInfo.html">PPCInstrInfo</a> : <span class="keyword">public</span> <a class="code hl_class" href="classPPCGenInstrInfo.html">PPCGenInstrInfo</a> {</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>  <a class="code hl_class" href="classllvm_1_1PPCSubtarget.html">PPCSubtarget</a> &amp;Subtarget;</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1PPCRegisterInfo.html">PPCRegisterInfo</a> RI;</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span> </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>  <span class="keywordtype">void</span> StoreRegToStackSlot(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> isKill,</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>                           <span class="keywordtype">int</span> FrameIdx, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>                           <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;NewMIs) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>  <span class="keywordtype">void</span> LoadRegFromStackSlot(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL,</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>                            <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">int</span> FrameIdx,</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>                            <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;NewMIs) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>  <span class="comment">// If the inst has imm-form and one of its operand is produced by a LI,</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>  <span class="comment">// put the imm into the inst directly and remove the LI if possible.</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>  <span class="keywordtype">bool</span> transformToImmFormFedByLI(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;III,</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>                                 <span class="keywordtype">unsigned</span> ConstantOpNo, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>                                 int64_t Imm) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>  <span class="comment">// If the inst has imm-form and one of its operand is produced by an</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>  <span class="comment">// add-immediate, try to transform it when possible.</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>  <span class="keywordtype">bool</span> transformToImmFormFedByAdd(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;III,</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>                                  <span class="keywordtype">unsigned</span> ConstantOpNo, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>                                  <span class="keywordtype">bool</span> KillDefMI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>  <span class="comment">// Try to find that, if the instruction &#39;MI&#39; contains any operand that</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>  <span class="comment">// could be forwarded from some inst that feeds it. If yes, return the</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>  <span class="comment">// Def of that operand. And OpNoForForwarding is the operand index in</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>  <span class="comment">// the &#39;MI&#39; for that &#39;Def&#39;. If we see another use of this Def between</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>  <span class="comment">// the Def and the MI, SeenIntermediateUse becomes &#39;true&#39;.</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *getForwardingDefMI(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>                                   <span class="keywordtype">unsigned</span> &amp;OpNoForForwarding,</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>                                   <span class="keywordtype">bool</span> &amp;SeenIntermediateUse) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>  <span class="comment">// Can the user MI have it&#39;s source at index \p OpNoForForwarding</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>  <span class="comment">// forwarded from an add-immediate that feeds it?</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>  <span class="keywordtype">bool</span> isUseMIElgibleForForwarding(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;III,</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>                                   <span class="keywordtype">unsigned</span> OpNoForForwarding) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>  <span class="keywordtype">bool</span> isDefMIElgibleForForwarding(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>                                   <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;III,</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>                                   <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;ImmMO,</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>                                   <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;RegMO) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>  <span class="keywordtype">bool</span> isImmElgibleForForwarding(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;ImmMO,</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>                                 <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;III,</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>                                 int64_t &amp;Imm) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>  <span class="keywordtype">bool</span> isRegElgibleForForwarding(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RegMO,</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">bool</span> KillDefMI,</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>                                 <span class="keywordtype">bool</span> &amp;IsFwdFeederRegKilled) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> *getStoreOpcodesForSpillArray() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> *getLoadOpcodesForSpillArray() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> anchor();</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span> </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="keyword">protected</span>:<span class="comment"></span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">  /// Commutes the operands in the given instruction.</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">  /// The commutable operands are specified by their indices OpIdx1 and OpIdx2.</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">  /// Do not call this method for a non-commutable instruction or for</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">  /// non-commutable pair of operand indices OpIdx1 and OpIdx2.</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">  /// Even though the instruction is commutable, the method may still</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment">  /// fail to commute the operands, null pointer is returned in such cases.</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">  /// For example, we can commute rlwimi instructions, but only if the</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment">  /// rotate amt is zero.  We also have to munge the immediates a bit.</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a3ea2369e6bcfa35889cf566047e3ca3f">commuteInstructionImpl</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">bool</span> NewMI,</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>                                       <span class="keywordtype">unsigned</span> OpIdx1,</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>                                       <span class="keywordtype">unsigned</span> OpIdx2) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span> </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>  <span class="keyword">explicit</span> <a class="code hl_class" href="classllvm_1_1PPCInstrInfo.html">PPCInstrInfo</a>(<a class="code hl_class" href="classllvm_1_1PPCSubtarget.html">PPCSubtarget</a> &amp;STI);</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment"></span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">  /// getRegisterInfo - TargetInstrInfo is a superset of MRegister info.  As</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">  /// such, whenever a client has an instance of instruction info, it should</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">  /// always be able to get register info as well (through this method).</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a4689e7af05ff1347bf7f4be83521a3ae">  185</a></span><span class="comment"></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1PPCRegisterInfo.html">PPCRegisterInfo</a> &amp;<a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a4689e7af05ff1347bf7f4be83521a3ae">getRegisterInfo</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> RI; }</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span> </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a463b524077a8bf49aff4cdcdb0a5b107">  187</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a463b524077a8bf49aff4cdcdb0a5b107">isXFormMemOp</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>    <span class="keywordflow">return</span> get(Opcode).TSFlags &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#af0a6a8220833a98aed6c1c237d944e5caabe404a41cd6c42173c719a7911563c5">PPCII::XFormMemOp</a>;</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>  }</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a8cec51f86ff45d3fa0b21d714dcb1970">  190</a></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a8cec51f86ff45d3fa0b21d714dcb1970">isSameClassPhysRegCopy</a>(<span class="keywordtype">unsigned</span> Opcode) {</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>    <span class="keywordtype">unsigned</span> CopyOpcodes[] =</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>      { PPC::OR, PPC::OR8, PPC::FMR, PPC::VOR, PPC::XXLOR, PPC::XXLORf,</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>        PPC::XSCPSGNDP, PPC::MCRF, PPC::QVFMR, PPC::QVFMRs, PPC::QVFMRb,</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>        PPC::CROR, PPC::EVOR, -1U };</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; CopyOpcodes[i] != -1U; i++)</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>      <span class="keywordflow">if</span> (Opcode == CopyOpcodes[i])</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>  }</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span> </div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>  <a class="code hl_class" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>  <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a8abe69762bb82834b786c78b35015734">CreateTargetHazardRecognizer</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *STI,</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>  <a class="code hl_class" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>  <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a63d1433613d2b51a9c6389a63ccd2cce">CreateTargetPostRAHazardRecognizer</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *II,</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span> </div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#aa88dfb98a274ef5f8da3ce147c8c45eb">getInstrLatency</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>                           <span class="keywordtype">unsigned</span> *PredCost = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span> </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>  <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#af7fcfb5e7294b3fe2d66d3349d5acfb7">getOperandLatency</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <span class="keywordtype">unsigned</span> DefIdx,</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>,</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>                        <span class="keywordtype">unsigned</span> UseIdx) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#af4e58946e3b0844e0c36ddee1433284a">  216</a></span>  <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#af4e58946e3b0844e0c36ddee1433284a">getOperandLatency</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>                        <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *DefNode, <span class="keywordtype">unsigned</span> DefIdx,</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>                        <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *UseNode, <span class="keywordtype">unsigned</span> UseIdx)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>    <span class="keywordflow">return</span> PPCGenInstrInfo::getOperandLatency(ItinData, DefNode, DefIdx,</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>                                              UseNode, UseIdx);</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>  }</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span> </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#abb81aa2a9fed25ed7a1762421866fcc3">  223</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#abb81aa2a9fed25ed7a1762421866fcc3">hasLowDefLatency</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> &amp;SchedModel,</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>                        <span class="keywordtype">unsigned</span> DefIdx)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>    <span class="comment">// Machine LICM should hoist all instructions in low-register-pressure</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>    <span class="comment">// situations; none are sufficiently free to justify leaving in a loop</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>    <span class="comment">// body.</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>  }</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span> </div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a950ab81bc77e4b2b21183e92a7d44e4a">  232</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a950ab81bc77e4b2b21183e92a7d44e4a">useMachineCombiner</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>  }</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment"></span> </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment">  /// Return true when there is potentially a faster code sequence</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">  /// for an instruction chain ending in &lt;Root&gt;. All potential patterns are</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">  /// output in the &lt;Pattern&gt; array.</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#ab29a74c54db1e0ef935d15714d857ddc">getMachineCombinerPatterns</a>(</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>      <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root,</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>      <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineCombinerPattern&gt;</a> &amp;<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span> </div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a6a83bdf9a27a338871cb49fbada7d846">isAssociativeAndCommutative</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span> </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a0e886d9a212d231f928f41099b629ad9">isCoalescableExtInstr</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>                             <span class="keywordtype">unsigned</span> &amp;SrcReg, <span class="keywordtype">unsigned</span> &amp;DstReg,</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>                             <span class="keywordtype">unsigned</span> &amp;SubIdx) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a5d0eb474ed80ff47a9838b71df8cf1f4">isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>                               <span class="keywordtype">int</span> &amp;FrameIndex) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#acecf45de74735c5f0b8335a1c3cae24b">isReallyTriviallyReMaterializable</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>                                         <a class="code hl_class" href="classllvm_1_1AAResults.html">AliasAnalysis</a> *AA) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#ae91d2d0672c290bb7ecdc7527d6eb08c">isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>                              <span class="keywordtype">int</span> &amp;FrameIndex) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span> </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#ad39d88eb3f932345f8fb449b57080f7e">findCommutedOpIndices</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> &amp;SrcOpIdx1,</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>                             <span class="keywordtype">unsigned</span> &amp;SrcOpIdx2) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span> </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a7c1001c415a0435743c316d7b941f56f">insertNoop</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>                  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span> </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span> </div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>  <span class="comment">// Branch analysis.</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#aedb2f85719d229f0c9bc62ab1d17e918">analyzeBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB,</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>                     <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>                     <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>                     <span class="keywordtype">bool</span> AllowModify) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#aa311c9795e28799c06e59252e767c155">removeBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>                        <span class="keywordtype">int</span> *BytesRemoved = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#ac73a2a13806418aeb40c26ea794c3dd7">insertBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB,</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>                        <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond,</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL,</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>                        <span class="keywordtype">int</span> *BytesAdded = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span> </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>  <span class="comment">// Select analysis.</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#ad429378397640f1b9bd01d55da3e4763">canInsertSelect</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond,</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>                       <span class="keywordtype">unsigned</span>, <span class="keywordtype">unsigned</span>, <span class="keywordtype">int</span> &amp;, <span class="keywordtype">int</span> &amp;, <span class="keywordtype">int</span> &amp;) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#af79cadcb165f606087d2ba7200fabb93">insertSelect</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <span class="keywordtype">unsigned</span> DstReg,</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>                    <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond, <span class="keywordtype">unsigned</span> TrueReg,</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>                    <span class="keywordtype">unsigned</span> FalseReg) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span> </div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a84ef1c3737b00fa579c7bfe7a5bd58ab">copyPhysReg</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>                   <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SrcReg,</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>                   <span class="keywordtype">bool</span> KillSrc) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span> </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a4f87cda2779f52553b03485a7973d619">storeRegToStackSlot</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>                           <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI,</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>                           <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> FrameIndex,</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span> </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#ad6baf8df1c1b7018aac6efd45462d3d6">loadRegFromStackSlot</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>                            <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI,</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>                            <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">int</span> FrameIndex,</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span> </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a41a87a658cbc7d769341c7ae47436305">getStoreOpcodeForSpill</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>                                  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span> </div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a17463e83d13415aa673c6296f0fbe2c1">getLoadOpcodeForSpill</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span> </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>  <span class="keywordtype">bool</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>  <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a71d26c25426803c700863bc98bc1d4fd">reverseBranchCondition</a>(<a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span> </div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a6a795ea8121aee4241d4e53d56c5741f">FoldImmediate</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>                     <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span> </div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>  <span class="comment">// If conversion by predication (only supported by some branch instructions).</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>  <span class="comment">// All of the profitability checks always return true; it is always</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>  <span class="comment">// profitable to use the predicated branches.</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a7a39ff16bf039402969f41f53763d905">  313</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a7a39ff16bf039402969f41f53763d905">isProfitableToIfCvt</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>                          <span class="keywordtype">unsigned</span> NumCycles, <span class="keywordtype">unsigned</span> ExtraPredCycles,</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>                          <a class="code hl_class" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>  }</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span> </div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a7a39ff16bf039402969f41f53763d905">isProfitableToIfCvt</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB,</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>                           <span class="keywordtype">unsigned</span> NumT, <span class="keywordtype">unsigned</span> ExtraT,</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>                           <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB,</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>                           <span class="keywordtype">unsigned</span> NumF, <span class="keywordtype">unsigned</span> ExtraF,</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>                           <a class="code hl_class" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span> </div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#abcfd8b3068601b3ec4fd32fac98b99b5">  325</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#abcfd8b3068601b3ec4fd32fac98b99b5">isProfitableToDupForIfCvt</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <span class="keywordtype">unsigned</span> NumCycles,</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>                                 <a class="code hl_class" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>  }</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span> </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#ab4f21416bf92bf6e1d1a2bb14c45f67b">  330</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#ab4f21416bf92bf6e1d1a2bb14c45f67b">isProfitableToUnpredicate</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB,</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>                                 <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>  }</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span> </div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>  <span class="comment">// Predication support.</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a142a35a3df3a734306ff0a9d751c76bd">isPredicated</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span> </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a3922ba52ea3ad741ad0fcd568dd4adce">isUnpredicatedTerminator</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span> </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#ae5781ad71db6e0e3bf84f10c4490e291">PredicateInstruction</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>                            <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Pred) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span> </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a87b39c65c6a9fd9acdc3cd6ea03ed323">SubsumesPredicate</a>(<a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Pred1,</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>                         <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Pred2) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span> </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a81d3f027b08f5bcac3813ec29ea87d94">DefinesPredicate</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>                        std::vector&lt;MachineOperand&gt; &amp;Pred) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span> </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a722aa3789d9e86068c119265fa73caa3">isPredicable</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span> </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>  <span class="comment">// Comparison optimization.</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span> </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a7208e2490045a3f9775f51c3722b1812">analyzeCompare</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> &amp;SrcReg,</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>                      <span class="keywordtype">unsigned</span> &amp;SrcReg2, <span class="keywordtype">int</span> &amp;Mask, <span class="keywordtype">int</span> &amp;<a class="code hl_class" href="classllvm_1_1Value.html">Value</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span> </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#aad6b76b2d031e35e9b9b4341f6277bad">optimizeCompareInstr</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;CmpInstr, <span class="keywordtype">unsigned</span> SrcReg,</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>                            <span class="keywordtype">unsigned</span> SrcReg2, <span class="keywordtype">int</span> Mask, <span class="keywordtype">int</span> <a class="code hl_class" href="classllvm_1_1Value.html">Value</a>,</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span> </div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment"></span> </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment">  /// Return true if get the base operand, byte offset of an instruction and</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment">  /// the memory width. Width is the size of memory that is being</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment">  /// loaded/stored (e.g. 1, 2, 4, 8).</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a7d841f6c4d4a0042484feff56fd25857">getMemOperandWithOffsetWidth</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LdSt,</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;BaseOp,</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>                                    int64_t &amp;Offset, <span class="keywordtype">unsigned</span> &amp;Width,</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment"></span> </div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment">  /// Return true if two MIs access different memory addresses and false</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment">  /// otherwise</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment"></span>  <span class="keywordtype">bool</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>  <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a8e542384660b862d4c561f03730c182e">areMemAccessesTriviallyDisjoint</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIa,</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>                                  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIb,</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>                                  <a class="code hl_class" href="classllvm_1_1AAResults.html">AliasAnalysis</a> *AA = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment"></span> </div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment">  /// GetInstSize - Return the number of bytes of code the specified</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">  /// instruction may be.  This returns the maximum number of bytes.</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#adaba46ae7351c9a651fc32fae020cb0d">getInstSizeInBytes</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span> </div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#af9f681180cbdf52e64376e14092d76fa">getNoop</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;NopInst) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span> </div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>  std::pair&lt;unsigned, unsigned&gt;</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>  <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a76f800670cc87a59e8df8f90f74ffc02">decomposeMachineOperandsTargetFlags</a>(<span class="keywordtype">unsigned</span> TF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span> </div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>  <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a830ea3a66d17dde796c0623587a8d701">getSerializableDirectMachineOperandTargetFlags</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span> </div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>  <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#afd94e27d369270a3c80e08cc32646ce9">getSerializableBitmaskMachineOperandTargetFlags</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span> </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>  <span class="comment">// Expand VSX Memory Pseudo instruction to either a VSX or a FP instruction.</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a1517c8d905b7053ac5bdb9582cf49c03">expandVSXMemPseudo</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span> </div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>  <span class="comment">// Lower pseudo instructions after register allocation.</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a7941fd2c7d339dfe155c4327fd95fab0">expandPostRAPseudo</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span> </div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a4a925741128762aa8606a501ed9dad40">  398</a></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a4a925741128762aa8606a501ed9dad40">isVFRegister</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> &gt;= PPC::VF0 &amp;&amp; <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> &lt;= PPC::VF31;</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>  }</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a1ad9d77362b83674dd372fa84a088cbc">  401</a></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a1ad9d77362b83674dd372fa84a088cbc">isVRRegister</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> &gt;= PPC::V0 &amp;&amp; <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> &lt;= PPC::V31;</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>  }</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a111dcd9b1325e89d9724d5481ddcd1a9">updatedRC</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>  <span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a31fef05bbdd37ce0a7cf6ee85a6b5a9c">getRecordFormOpcode</a>(<span class="keywordtype">unsigned</span> Opcode);</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span> </div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a62e484f70a2007cfe30d42db868f84ab">isTOCSaveMI</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span> </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#aa2cdddb81613139de612d588dd7d4bc5">isSignOrZeroExtended</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">bool</span> SignExt,</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>                            <span class="keyword">const</span> <span class="keywordtype">unsigned</span> PhiDepth) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment"></span> </div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment">  /// Return true if the output of the instruction is always a sign-extended,</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment">  /// i.e. 0 to 31-th bits are same as 32-th bit.</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a59887cae1e7262972fc0511d90110c13">  414</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a59887cae1e7262972fc0511d90110c13">isSignExtended</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <span class="keywordtype">unsigned</span> depth = 0)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#aa2cdddb81613139de612d588dd7d4bc5">isSignOrZeroExtended</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">true</span>, depth);</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>  }</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment"></span> </div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">  /// Return true if the output of the instruction is always zero-extended,</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">  /// i.e. 0 to 31-th bits are all zeros</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a6d03f34bcff20f1daa14c53bd4dee09b">  420</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a6d03f34bcff20f1daa14c53bd4dee09b">isZeroExtended</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <span class="keywordtype">unsigned</span> depth = 0)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>   <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#aa2cdddb81613139de612d588dd7d4bc5">isSignOrZeroExtended</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">false</span>, depth);</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>  }</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span> </div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a66df27d1558e144f63148f347b79392f">convertToImmediateForm</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>                              <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> **KilledDef = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment"></span> </div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment">  /// Fixup killed/dead flag for register \p RegNo between instructions [\p</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment">  /// StartMI, \p EndMI]. Some PostRA transformations may violate register</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment">  /// killed/dead flags semantics, this function can be called to fix up. Before</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment">  /// calling this function,</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment">  /// 1. Ensure that \p RegNo liveness is killed after instruction \p EndMI.</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment">  /// 2. Ensure that there is no new definition between (\p StartMI, \p EndMI)</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment">  ///    and possible definition for \p RegNo is \p StartMI or \p EndMI.</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment">  /// 3. Ensure that all instructions between [\p StartMI, \p EndMI] are in same</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment">  ///    basic block.</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a9d6784be23d8e71c2aa5aa878d7f18ec">fixupIsDeadOrKill</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;StartMI, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;EndMI,</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>                         <span class="keywordtype">unsigned</span> RegNo) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#ae0793a0ace15ba8cf0d9ee31e30dc2c5">replaceInstrWithLI</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1LoadImmediateInfo.html">LoadImmediateInfo</a> &amp;LII) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#ad6408dc62ff8fa8de6c9c6daa57b897f">replaceInstrOperandWithImm</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>                                  int64_t Imm) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span> </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a891865284d0500720a6ab2fc1f75383d">instrHasImmForm</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_struct" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;III,</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>                       <span class="keywordtype">bool</span> PostRA) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment"></span> </div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment">  /// getRegNumForOperand - some operands use different numbering schemes</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment">  /// for the same registers. For example, a VSX instruction may have any of</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment">  /// vs0-vs63 allocated whereas an Altivec instruction could only have</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment">  /// vs32-vs63 allocated (numbered as v0-v31). This function returns the actual</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment">  /// register number needed for the opcode/operand number combination.</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment">  /// The operand number argument will be useful when we need to extend this</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment">  /// to instructions that use both Altivec and VSX numbering (for different</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment">  /// operands).</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#afd73e5d524894500c034b811457a29e2">  453</a></span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#afd73e5d524894500c034b811457a29e2">getRegNumForOperand</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>                                      <span class="keywordtype">unsigned</span> OpNo) {</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>    int16_t regClass = Desc.<a class="code hl_variable" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[OpNo].<a class="code hl_variable" href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">RegClass</a>;</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>    <span class="keywordflow">switch</span> (regClass) {</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>      <span class="comment">// We store F0-F31, VF0-VF31 in MCOperand and it should be F0-F31,</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>      <span class="comment">// VSX32-VSX63 during encoding/disassembling</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>      <span class="keywordflow">case</span> PPC::VSSRCRegClassID:</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>      <span class="keywordflow">case</span> PPC::VSFRCRegClassID:</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>        <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a4a925741128762aa8606a501ed9dad40">isVFRegister</a>(<a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>))</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>          <span class="keywordflow">return</span> PPC::VSX32 + (<a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> - PPC::VF0);</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>      <span class="comment">// We store VSL0-VSL31, V0-V31 in MCOperand and it should be VSL0-VSL31,</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>      <span class="comment">// VSX32-VSX63 during encoding/disassembling</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>      <span class="keywordflow">case</span> PPC::VSRCRegClassID:</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>        <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a1ad9d77362b83674dd372fa84a088cbc">isVRRegister</a>(<a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>))</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>          <span class="keywordflow">return</span> PPC::VSX32 + (<a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> - PPC::V0);</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>      <span class="comment">// Other RegClass doesn&#39;t need mapping</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>      <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>    }</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>  }</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="comment"></span> </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment">  /// Check \p Opcode is BDNZ (Decrement CTR and branch if it is still nonzero).</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a6bc6b3ade5432bb6d51e0039c8482445">isBDNZ</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment"></span> </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment">  /// Find the hardware loop instruction used to set-up the specified loop.</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment">  /// On PPC, we have two instructions used to set-up the hardware loop</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment">  /// (MTCTRloop, MTCTR8loop) with corresponding endloop (BDNZ, BDNZ8)</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment">  /// instructions to indicate the end of a loop.</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#ad157976d12dd3568bfffc4017152aa2f">findLoopInstr</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;PreHeader) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment"></span> </div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment">  /// Analyze the loop code to find the loop induction variable and compare used</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment">  /// to compute the number of iterations. Currently, we analyze loop that are</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment">  /// controlled using hardware loops.  In this case, the induction variable</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment">  /// instruction is null.  For all other cases, this function returns true,</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment">  /// which means we&#39;re unable to analyze it. \p IndVarInst and \p CmpInst will</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment">  /// return new values when we can analyze the readonly loop \p L, otherwise,</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment">  /// nothing got changed</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#aee7248f1bb321f9af01660b094271d58">analyzeLoop</a>(<a class="code hl_class" href="classllvm_1_1MachineLoop.html">MachineLoop</a> &amp;L, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;IndVarInst,</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>                   <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;<a class="code hl_class" href="classllvm_1_1CmpInst.html">CmpInst</a>) <span class="keyword">const override</span>;<span class="comment"></span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment">  /// Generate code to reduce the loop iteration by one and check if the loop</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment">  /// is finished.  Return the value/register of the new loop count.  We need</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment">  /// this function when peeling off one or more iterations of a loop. This</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment">  /// function assumes the last iteration is peeled first.</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a1a4cad0db93913f5eb24c289a19dace4">reduceLoopCount</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;PreHeader,</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>                           <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *IndVar, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Cmp,</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>                           <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>                           <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;PrevInsts,</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>                           <span class="keywordtype">unsigned</span> Iter, <span class="keywordtype">unsigned</span> MaxIter) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>};</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span> </div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>}</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span> </div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_a6cf2f8996b1e9aaf2d7a435aaa62382f"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a></div><div class="ttdeci">MachineInstrBuilder &amp; UseMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00092">AArch64ExpandPseudoInsts.cpp:92</a></div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00093">AArch64ExpandPseudoInsts.cpp:93</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00091">IRTranslator.cpp:91</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l00978">MachineSink.cpp:978</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l00977">MachineSink.cpp:977</a></div></div>
<div class="ttc" id="aOption_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="aPPCRegisterInfo_8h_html"><div class="ttname"><a href="PPCRegisterInfo_8h.html">PPCRegisterInfo.h</a></div></div>
<div class="ttc" id="aTargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="aclassPPCGenInstrInfo_html"><div class="ttname"><a href="classPPCGenInstrInfo.html">PPCGenInstrInfo</a></div></div>
<div class="ttc" id="aclassllvm_1_1AAResults_html"><div class="ttname"><a href="classllvm_1_1AAResults.html">llvm::AAResults</a></div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8h_source.html#l00311">AliasAnalysis.h:311</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00041">ArrayRef.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1BranchProbability_html"><div class="ttname"><a href="classllvm_1_1BranchProbability.html">llvm::BranchProbability</a></div><div class="ttdef"><b>Definition:</b> <a href="BranchProbability_8h_source.html#l00030">BranchProbability.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html"><div class="ttname"><a href="classllvm_1_1CmpInst.html">llvm::CmpInst</a></div><div class="ttdoc">This class is the base class for the comparison instructions.</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00722">InstrTypes.h:722</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1InstrItineraryData_html"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html">llvm::InstrItineraryData</a></div><div class="ttdoc">Itinerary data supplied by a subtarget to be used by a target.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00106">MCInstrItineraries.h:106</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00164">MCInstrDesc.h:164</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_aa4766bd7c8b854a0c28d85283ab303ad"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">llvm::MCInstrDesc::OpInfo</a></div><div class="ttdeci">const MCOperandInfo * OpInfo</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00175">MCInstrDesc.h:175</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperandInfo_html_ad3abf78805559fecd7642d0c57032c56"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">llvm::MCOperandInfo::RegClass</a></div><div class="ttdeci">int16_t RegClass</div><div class="ttdoc">This specifies the register class enumeration of the operand if the operand is a register.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00072">MCInstrDesc.h:72</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00222">MachineFunction.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00064">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineLoop_html"><div class="ttname"><a href="classllvm_1_1MachineLoop.html">llvm::MachineLoop</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineLoopInfo_8h_source.html#l00044">MachineLoopInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00049">MachineOperand.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00112">PPCInstrInfo.h:112</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a0e886d9a212d231f928f41099b629ad9"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a0e886d9a212d231f928f41099b629ad9">llvm::PPCInstrInfo::isCoalescableExtInstr</a></div><div class="ttdeci">bool isCoalescableExtInstr(const MachineInstr &amp;MI, unsigned &amp;SrcReg, unsigned &amp;DstReg, unsigned &amp;SubIdx) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00284">PPCInstrInfo.cpp:284</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a111dcd9b1325e89d9724d5481ddcd1a9"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a111dcd9b1325e89d9724d5481ddcd1a9">llvm::PPCInstrInfo::updatedRC</a></div><div class="ttdeci">const TargetRegisterClass * updatedRC(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l03626">PPCInstrInfo.cpp:3626</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a142a35a3df3a734306ff0a9d751c76bd"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a142a35a3df3a734306ff0a9d751c76bd">llvm::PPCInstrInfo::isPredicated</a></div><div class="ttdeci">bool isPredicated(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01423">PPCInstrInfo.cpp:1423</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a1517c8d905b7053ac5bdb9582cf49c03"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a1517c8d905b7053ac5bdb9582cf49c03">llvm::PPCInstrInfo::expandVSXMemPseudo</a></div><div class="ttdeci">bool expandVSXMemPseudo(MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02074">PPCInstrInfo.cpp:2074</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a17463e83d13415aa673c6296f0fbe2c1"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a17463e83d13415aa673c6296f0fbe2c1">llvm::PPCInstrInfo::getLoadOpcodeForSpill</a></div><div class="ttdeci">unsigned getLoadOpcodeForSpill(unsigned Reg, const TargetRegisterClass *RC=nullptr) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01118">PPCInstrInfo.cpp:1118</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a1a4cad0db93913f5eb24c289a19dace4"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a1a4cad0db93913f5eb24c289a19dace4">llvm::PPCInstrInfo::reduceLoopCount</a></div><div class="ttdeci">unsigned reduceLoopCount(MachineBasicBlock &amp;MBB, MachineBasicBlock &amp;PreHeader, MachineInstr *IndVar, MachineInstr &amp;Cmp, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, SmallVectorImpl&lt; MachineInstr * &gt; &amp;PrevInsts, unsigned Iter, unsigned MaxIter) const override</div><div class="ttdoc">Generate code to reduce the loop iteration by one and check if the loop is finished.</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l03953">PPCInstrInfo.cpp:3953</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a1ad9d77362b83674dd372fa84a088cbc"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a1ad9d77362b83674dd372fa84a088cbc">llvm::PPCInstrInfo::isVRRegister</a></div><div class="ttdeci">static bool isVRRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00401">PPCInstrInfo.h:401</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a31fef05bbdd37ce0a7cf6ee85a6b5a9c"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a31fef05bbdd37ce0a7cf6ee85a6b5a9c">llvm::PPCInstrInfo::getRecordFormOpcode</a></div><div class="ttdeci">static int getRecordFormOpcode(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l03632">PPCInstrInfo.cpp:3632</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a3922ba52ea3ad741ad0fcd568dd4adce"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a3922ba52ea3ad741ad0fcd568dd4adce">llvm::PPCInstrInfo::isUnpredicatedTerminator</a></div><div class="ttdeci">bool isUnpredicatedTerminator(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01434">PPCInstrInfo.cpp:1434</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a3ea2369e6bcfa35889cf566047e3ca3f"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a3ea2369e6bcfa35889cf566047e3ca3f">llvm::PPCInstrInfo::commuteInstructionImpl</a></div><div class="ttdeci">MachineInstr * commuteInstructionImpl(MachineInstr &amp;MI, bool NewMI, unsigned OpIdx1, unsigned OpIdx2) const override</div><div class="ttdoc">Commutes the operands in the given instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00367">PPCInstrInfo.cpp:367</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a41a87a658cbc7d769341c7ae47436305"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a41a87a658cbc7d769341c7ae47436305">llvm::PPCInstrInfo::getStoreOpcodeForSpill</a></div><div class="ttdeci">unsigned getStoreOpcodeForSpill(unsigned Reg, const TargetRegisterClass *RC=nullptr) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01027">PPCInstrInfo.cpp:1027</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a463b524077a8bf49aff4cdcdb0a5b107"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a463b524077a8bf49aff4cdcdb0a5b107">llvm::PPCInstrInfo::isXFormMemOp</a></div><div class="ttdeci">bool isXFormMemOp(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00187">PPCInstrInfo.h:187</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a4689e7af05ff1347bf7f4be83521a3ae"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a4689e7af05ff1347bf7f4be83521a3ae">llvm::PPCInstrInfo::getRegisterInfo</a></div><div class="ttdeci">const PPCRegisterInfo &amp; getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - TargetInstrInfo is a superset of MRegister info.</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00185">PPCInstrInfo.h:185</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a4a925741128762aa8606a501ed9dad40"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a4a925741128762aa8606a501ed9dad40">llvm::PPCInstrInfo::isVFRegister</a></div><div class="ttdeci">static bool isVFRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00398">PPCInstrInfo.h:398</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a4f87cda2779f52553b03485a7973d619"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a4f87cda2779f52553b03485a7973d619">llvm::PPCInstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01232">PPCInstrInfo.cpp:1232</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a59887cae1e7262972fc0511d90110c13"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a59887cae1e7262972fc0511d90110c13">llvm::PPCInstrInfo::isSignExtended</a></div><div class="ttdeci">bool isSignExtended(const MachineInstr &amp;MI, const unsigned depth=0) const</div><div class="ttdoc">Return true if the output of the instruction is always a sign-extended, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00414">PPCInstrInfo.h:414</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a5d0eb474ed80ff47a9838b71df8cf1f4"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a5d0eb474ed80ff47a9838b71df8cf1f4">llvm::PPCInstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">unsigned isLoadFromStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00299">PPCInstrInfo.cpp:299</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a62e484f70a2007cfe30d42db868f84ab"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a62e484f70a2007cfe30d42db868f84ab">llvm::PPCInstrInfo::isTOCSaveMI</a></div><div class="ttdeci">bool isTOCSaveMI(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l03747">PPCInstrInfo.cpp:3747</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a63d1433613d2b51a9c6389a63ccd2cce"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a63d1433613d2b51a9c6389a63ccd2cce">llvm::PPCInstrInfo::CreateTargetPostRAHazardRecognizer</a></div><div class="ttdeci">ScheduleHazardRecognizer * CreateTargetPostRAHazardRecognizer(const InstrItineraryData *II, const ScheduleDAG *DAG) const override</div><div class="ttdoc">CreateTargetPostRAHazardRecognizer - Return the postRA hazard recognizer to use for this target when ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00126">PPCInstrInfo.cpp:126</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a66df27d1558e144f63148f347b79392f"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a66df27d1558e144f63148f347b79392f">llvm::PPCInstrInfo::convertToImmediateForm</a></div><div class="ttdeci">bool convertToImmediateForm(MachineInstr &amp;MI, MachineInstr **KilledDef=nullptr) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02526">PPCInstrInfo.cpp:2526</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a6a795ea8121aee4241d4e53d56c5741f"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a6a795ea8121aee4241d4e53d56c5741f">llvm::PPCInstrInfo::FoldImmediate</a></div><div class="ttdeci">bool FoldImmediate(MachineInstr &amp;UseMI, MachineInstr &amp;DefMI, unsigned Reg, MachineRegisterInfo *MRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01332">PPCInstrInfo.cpp:1332</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a6a83bdf9a27a338871cb49fbada7d846"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a6a83bdf9a27a338871cb49fbada7d846">llvm::PPCInstrInfo::isAssociativeAndCommutative</a></div><div class="ttdeci">bool isAssociativeAndCommutative(const MachineInstr &amp;Inst) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00234">PPCInstrInfo.cpp:234</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a6bc6b3ade5432bb6d51e0039c8482445"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a6bc6b3ade5432bb6d51e0039c8482445">llvm::PPCInstrInfo::isBDNZ</a></div><div class="ttdeci">bool isBDNZ(unsigned Opcode) const</div><div class="ttdoc">Check Opcode is BDNZ (Decrement CTR and branch if it is still nonzero).</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l03924">PPCInstrInfo.cpp:3924</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a6d03f34bcff20f1daa14c53bd4dee09b"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a6d03f34bcff20f1daa14c53bd4dee09b">llvm::PPCInstrInfo::isZeroExtended</a></div><div class="ttdeci">bool isZeroExtended(const MachineInstr &amp;MI, const unsigned depth=0) const</div><div class="ttdoc">Return true if the output of the instruction is always zero-extended, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00420">PPCInstrInfo.h:420</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a71d26c25426803c700863bc98bc1d4fd"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a71d26c25426803c700863bc98bc1d4fd">llvm::PPCInstrInfo::reverseBranchCondition</a></div><div class="ttdeci">bool reverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01321">PPCInstrInfo.cpp:1322</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a7208e2490045a3f9775f51c3722b1812"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a7208e2490045a3f9775f51c3722b1812">llvm::PPCInstrInfo::analyzeCompare</a></div><div class="ttdeci">bool analyzeCompare(const MachineInstr &amp;MI, unsigned &amp;SrcReg, unsigned &amp;SrcReg2, int &amp;Mask, int &amp;Value) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01614">PPCInstrInfo.cpp:1614</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a722aa3789d9e86068c119265fa73caa3"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a722aa3789d9e86068c119265fa73caa3">llvm::PPCInstrInfo::isPredicable</a></div><div class="ttdeci">bool isPredicable(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01598">PPCInstrInfo.cpp:1598</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a76f800670cc87a59e8df8f90f74ffc02"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a76f800670cc87a59e8df8f90f74ffc02">llvm::PPCInstrInfo::decomposeMachineOperandsTargetFlags</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; decomposeMachineOperandsTargetFlags(unsigned TF) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02037">PPCInstrInfo.cpp:2037</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a7941fd2c7d339dfe155c4327fd95fab0"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a7941fd2c7d339dfe155c4327fd95fab0">llvm::PPCInstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">bool expandPostRAPseudo(MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02140">PPCInstrInfo.cpp:2140</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a7a39ff16bf039402969f41f53763d905"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a7a39ff16bf039402969f41f53763d905">llvm::PPCInstrInfo::isProfitableToIfCvt</a></div><div class="ttdeci">bool isProfitableToIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCycles, unsigned ExtraPredCycles, BranchProbability Probability) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00313">PPCInstrInfo.h:313</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a7c1001c415a0435743c316d7b941f56f"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a7c1001c415a0435743c316d7b941f56f">llvm::PPCInstrInfo::insertNoop</a></div><div class="ttdeci">void insertNoop(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00466">PPCInstrInfo.cpp:466</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a7d841f6c4d4a0042484feff56fd25857"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a7d841f6c4d4a0042484feff56fd25857">llvm::PPCInstrInfo::getMemOperandWithOffsetWidth</a></div><div class="ttdeci">bool getMemOperandWithOffsetWidth(const MachineInstr &amp;LdSt, const MachineOperand *&amp;BaseOp, int64_t &amp;Offset, unsigned &amp;Width, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Return true if get the base operand, byte offset of an instruction and the memory width.</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l03999">PPCInstrInfo.cpp:3999</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a81d3f027b08f5bcac3813ec29ea87d94"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a81d3f027b08f5bcac3813ec29ea87d94">llvm::PPCInstrInfo::DefinesPredicate</a></div><div class="ttdeci">bool DefinesPredicate(MachineInstr &amp;MI, std::vector&lt; MachineOperand &gt; &amp;Pred) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01562">PPCInstrInfo.cpp:1562</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a830ea3a66d17dde796c0623587a8d701"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a830ea3a66d17dde796c0623587a8d701">llvm::PPCInstrInfo::getSerializableDirectMachineOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableDirectMachineOperandTargetFlags() const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02043">PPCInstrInfo.cpp:2043</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a84ef1c3737b00fa579c7bfe7a5bd58ab"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a84ef1c3737b00fa579c7bfe7a5bd58ab">llvm::PPCInstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, unsigned DestReg, unsigned SrcReg, bool KillSrc) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00902">PPCInstrInfo.cpp:902</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a87b39c65c6a9fd9acdc3cd6ea03ed323"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a87b39c65c6a9fd9acdc3cd6ea03ed323">llvm::PPCInstrInfo::SubsumesPredicate</a></div><div class="ttdeci">bool SubsumesPredicate(ArrayRef&lt; MachineOperand &gt; Pred1, ArrayRef&lt; MachineOperand &gt; Pred2) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01531">PPCInstrInfo.cpp:1531</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a891865284d0500720a6ab2fc1f75383d"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a891865284d0500720a6ab2fc1f75383d">llvm::PPCInstrInfo::instrHasImmForm</a></div><div class="ttdeci">bool instrHasImmForm(const MachineInstr &amp;MI, ImmInstrInfo &amp;III, bool PostRA) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02780">PPCInstrInfo.cpp:2780</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a8abe69762bb82834b786c78b35015734"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a8abe69762bb82834b786c78b35015734">llvm::PPCInstrInfo::CreateTargetHazardRecognizer</a></div><div class="ttdeci">ScheduleHazardRecognizer * CreateTargetHazardRecognizer(const TargetSubtargetInfo *STI, const ScheduleDAG *DAG) const override</div><div class="ttdoc">CreateTargetHazardRecognizer - Return the hazard recognizer to use for this target when scheduling th...</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00109">PPCInstrInfo.cpp:109</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a8cec51f86ff45d3fa0b21d714dcb1970"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a8cec51f86ff45d3fa0b21d714dcb1970">llvm::PPCInstrInfo::isSameClassPhysRegCopy</a></div><div class="ttdeci">static bool isSameClassPhysRegCopy(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00190">PPCInstrInfo.h:190</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a8e542384660b862d4c561f03730c182e"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a8e542384660b862d4c561f03730c182e">llvm::PPCInstrInfo::areMemAccessesTriviallyDisjoint</a></div><div class="ttdeci">bool areMemAccessesTriviallyDisjoint(const MachineInstr &amp;MIa, const MachineInstr &amp;MIb, AliasAnalysis *AA=nullptr) const override</div><div class="ttdoc">Return true if two MIs access different memory addresses and false otherwise.</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l04022">PPCInstrInfo.cpp:4022</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a950ab81bc77e4b2b21183e92a7d44e4a"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a950ab81bc77e4b2b21183e92a7d44e4a">llvm::PPCInstrInfo::useMachineCombiner</a></div><div class="ttdeci">bool useMachineCombiner() const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00232">PPCInstrInfo.h:232</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a9d6784be23d8e71c2aa5aa878d7f18ec"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a9d6784be23d8e71c2aa5aa878d7f18ec">llvm::PPCInstrInfo::fixupIsDeadOrKill</a></div><div class="ttdeci">void fixupIsDeadOrKill(MachineInstr &amp;StartMI, MachineInstr &amp;EndMI, unsigned RegNo) const</div><div class="ttdoc">Fixup killed/dead flag for register RegNo between instructions [StartMI, EndMI].</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02446">PPCInstrInfo.cpp:2446</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_aa2cdddb81613139de612d588dd7d4bc5"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#aa2cdddb81613139de612d588dd7d4bc5">llvm::PPCInstrInfo::isSignOrZeroExtended</a></div><div class="ttdeci">bool isSignOrZeroExtended(const MachineInstr &amp;MI, bool SignExt, const unsigned PhiDepth) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l03764">PPCInstrInfo.cpp:3764</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_aa311c9795e28799c06e59252e767c155"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#aa311c9795e28799c06e59252e767c155">llvm::PPCInstrInfo::removeBranch</a></div><div class="ttdeci">unsigned removeBranch(MachineBasicBlock &amp;MBB, int *BytesRemoved=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00668">PPCInstrInfo.cpp:668</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_aa88dfb98a274ef5f8da3ce147c8c45eb"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#aa88dfb98a274ef5f8da3ce147c8c45eb">llvm::PPCInstrInfo::getInstrLatency</a></div><div class="ttdeci">unsigned getInstrLatency(const InstrItineraryData *ItinData, const MachineInstr &amp;MI, unsigned *PredCost=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00146">PPCInstrInfo.cpp:146</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_aad6b76b2d031e35e9b9b4341f6277bad"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#aad6b76b2d031e35e9b9b4341f6277bad">llvm::PPCInstrInfo::optimizeCompareInstr</a></div><div class="ttdeci">bool optimizeCompareInstr(MachineInstr &amp;CmpInstr, unsigned SrcReg, unsigned SrcReg2, int Mask, int Value, const MachineRegisterInfo *MRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01644">PPCInstrInfo.cpp:1644</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_ab29a74c54db1e0ef935d15714d857ddc"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ab29a74c54db1e0ef935d15714d857ddc">llvm::PPCInstrInfo::getMachineCombinerPatterns</a></div><div class="ttdeci">bool getMachineCombinerPatterns(MachineInstr &amp;Root, SmallVectorImpl&lt; MachineCombinerPattern &gt; &amp;P) const override</div><div class="ttdoc">Return true when there is potentially a faster code sequence for an instruction chain ending in &lt;Root...</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00268">PPCInstrInfo.cpp:268</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_ab4f21416bf92bf6e1d1a2bb14c45f67b"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ab4f21416bf92bf6e1d1a2bb14c45f67b">llvm::PPCInstrInfo::isProfitableToUnpredicate</a></div><div class="ttdeci">bool isProfitableToUnpredicate(MachineBasicBlock &amp;TMBB, MachineBasicBlock &amp;FMBB) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00330">PPCInstrInfo.h:330</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_abb81aa2a9fed25ed7a1762421866fcc3"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#abb81aa2a9fed25ed7a1762421866fcc3">llvm::PPCInstrInfo::hasLowDefLatency</a></div><div class="ttdeci">bool hasLowDefLatency(const TargetSchedModel &amp;SchedModel, const MachineInstr &amp;DefMI, unsigned DefIdx) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00223">PPCInstrInfo.h:223</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_abcfd8b3068601b3ec4fd32fac98b99b5"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#abcfd8b3068601b3ec4fd32fac98b99b5">llvm::PPCInstrInfo::isProfitableToDupForIfCvt</a></div><div class="ttdeci">bool isProfitableToDupForIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCycles, BranchProbability Probability) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00325">PPCInstrInfo.h:325</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_ac73a2a13806418aeb40c26ea794c3dd7"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ac73a2a13806418aeb40c26ea794c3dd7">llvm::PPCInstrInfo::insertBranch</a></div><div class="ttdeci">unsigned insertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00700">PPCInstrInfo.cpp:700</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_acecf45de74735c5f0b8335a1c3cae24b"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#acecf45de74735c5f0b8335a1c3cae24b">llvm::PPCInstrInfo::isReallyTriviallyReMaterializable</a></div><div class="ttdeci">bool isReallyTriviallyReMaterializable(const MachineInstr &amp;MI, AliasAnalysis *AA) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00319">PPCInstrInfo.cpp:319</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_ad157976d12dd3568bfffc4017152aa2f"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ad157976d12dd3568bfffc4017152aa2f">llvm::PPCInstrInfo::findLoopInstr</a></div><div class="ttdeci">MachineInstr * findLoopInstr(MachineBasicBlock &amp;PreHeader) const</div><div class="ttdoc">Find the hardware loop instruction used to set-up the specified loop.</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l03942">PPCInstrInfo.cpp:3942</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_ad39d88eb3f932345f8fb449b57080f7e"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ad39d88eb3f932345f8fb449b57080f7e">llvm::PPCInstrInfo::findCommutedOpIndices</a></div><div class="ttdeci">bool findCommutedOpIndices(MachineInstr &amp;MI, unsigned &amp;SrcOpIdx1, unsigned &amp;SrcOpIdx2) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00451">PPCInstrInfo.cpp:451</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_ad429378397640f1b9bd01d55da3e4763"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ad429378397640f1b9bd01d55da3e4763">llvm::PPCInstrInfo::canInsertSelect</a></div><div class="ttdeci">bool canInsertSelect(const MachineBasicBlock &amp;, ArrayRef&lt; MachineOperand &gt; Cond, unsigned, unsigned, int &amp;, int &amp;, int &amp;) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00753">PPCInstrInfo.cpp:753</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_ad6408dc62ff8fa8de6c9c6daa57b897f"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ad6408dc62ff8fa8de6c9c6daa57b897f">llvm::PPCInstrInfo::replaceInstrOperandWithImm</a></div><div class="ttdeci">void replaceInstrOperandWithImm(MachineInstr &amp;MI, unsigned OpNo, int64_t Imm) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02277">PPCInstrInfo.cpp:2277</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_ad6baf8df1c1b7018aac6efd45462d3d6"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ad6baf8df1c1b7018aac6efd45462d3d6">llvm::PPCInstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01285">PPCInstrInfo.cpp:1285</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_adaba46ae7351c9a651fc32fae020cb0d"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#adaba46ae7351c9a651fc32fae020cb0d">llvm::PPCInstrInfo::getInstSizeInBytes</a></div><div class="ttdeci">unsigned getInstSizeInBytes(const MachineInstr &amp;MI) const override</div><div class="ttdoc">GetInstSize - Return the number of bytes of code the specified instruction may be.</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02018">PPCInstrInfo.cpp:2018</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_ae0793a0ace15ba8cf0d9ee31e30dc2c5"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ae0793a0ace15ba8cf0d9ee31e30dc2c5">llvm::PPCInstrInfo::replaceInstrWithLI</a></div><div class="ttdeci">void replaceInstrWithLI(MachineInstr &amp;MI, const LoadImmediateInfo &amp;LII) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02308">PPCInstrInfo.cpp:2308</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_ae5781ad71db6e0e3bf84f10c4490e291"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ae5781ad71db6e0e3bf84f10c4490e291">llvm::PPCInstrInfo::PredicateInstruction</a></div><div class="ttdeci">bool PredicateInstruction(MachineInstr &amp;MI, ArrayRef&lt; MachineOperand &gt; Pred) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01445">PPCInstrInfo.cpp:1445</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_ae91d2d0672c290bb7ecdc7527d6eb08c"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ae91d2d0672c290bb7ecdc7527d6eb08c">llvm::PPCInstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">unsigned isStoreToStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00351">PPCInstrInfo.cpp:351</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_aedb2f85719d229f0c9bc62ab1d17e918"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#aedb2f85719d229f0c9bc62ab1d17e918">llvm::PPCInstrInfo::analyzeBranch</a></div><div class="ttdeci">bool analyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00493">PPCInstrInfo.cpp:493</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_aee7248f1bb321f9af01660b094271d58"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#aee7248f1bb321f9af01660b094271d58">llvm::PPCInstrInfo::analyzeLoop</a></div><div class="ttdeci">bool analyzeLoop(MachineLoop &amp;L, MachineInstr *&amp;IndVarInst, MachineInstr *&amp;CmpInst) const override</div><div class="ttdoc">Analyze the loop code to find the loop induction variable and compare used to compute the number of i...</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l03928">PPCInstrInfo.cpp:3928</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_af4e58946e3b0844e0c36ddee1433284a"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#af4e58946e3b0844e0c36ddee1433284a">llvm::PPCInstrInfo::getOperandLatency</a></div><div class="ttdeci">int getOperandLatency(const InstrItineraryData *ItinData, SDNode *DefNode, unsigned DefIdx, SDNode *UseNode, unsigned UseIdx) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00216">PPCInstrInfo.h:216</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_af79cadcb165f606087d2ba7200fabb93"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#af79cadcb165f606087d2ba7200fabb93">llvm::PPCInstrInfo::insertSelect</a></div><div class="ttdeci">void insertSelect(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, unsigned DstReg, ArrayRef&lt; MachineOperand &gt; Cond, unsigned TrueReg, unsigned FalseReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00790">PPCInstrInfo.cpp:790</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_af7fcfb5e7294b3fe2d66d3349d5acfb7"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#af7fcfb5e7294b3fe2d66d3349d5acfb7">llvm::PPCInstrInfo::getOperandLatency</a></div><div class="ttdeci">int getOperandLatency(const InstrItineraryData *ItinData, const MachineInstr &amp;DefMI, unsigned DefIdx, const MachineInstr &amp;UseMI, unsigned UseIdx) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00176">PPCInstrInfo.cpp:176</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_af9f681180cbdf52e64376e14092d76fa"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#af9f681180cbdf52e64376e14092d76fa">llvm::PPCInstrInfo::getNoop</a></div><div class="ttdeci">void getNoop(MCInst &amp;NopInst) const override</div><div class="ttdoc">Return the noop instruction to use for a noop.</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00486">PPCInstrInfo.cpp:486</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_afd73e5d524894500c034b811457a29e2"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#afd73e5d524894500c034b811457a29e2">llvm::PPCInstrInfo::getRegNumForOperand</a></div><div class="ttdeci">static unsigned getRegNumForOperand(const MCInstrDesc &amp;Desc, unsigned Reg, unsigned OpNo)</div><div class="ttdoc">getRegNumForOperand - some operands use different numbering schemes for the same registers.</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00453">PPCInstrInfo.h:453</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_afd94e27d369270a3c80e08cc32646ce9"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#afd94e27d369270a3c80e08cc32646ce9">llvm::PPCInstrInfo::getSerializableBitmaskMachineOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableBitmaskMachineOperandTargetFlags() const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02058">PPCInstrInfo.cpp:2058</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1PPCRegisterInfo.html">llvm::PPCRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCRegisterInfo_8h_source.html#l00057">PPCRegisterInfo.h:57</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCSubtarget_html"><div class="ttname"><a href="classllvm_1_1PPCSubtarget.html">llvm::PPCSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCSubtarget_8h_source.html#l00067">PPCSubtarget.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00494">SelectionDAGNodes.h:494</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00555">ScheduleDAG.h:555</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleHazardRecognizer_html"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html">llvm::ScheduleHazardRecognizer</a></div><div class="ttdoc">HazardRecognizer - This determines whether or not an instruction can be issued this cycle,...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00025">ScheduleHazardRecognizer.h:25</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00315">SmallVector.h:315</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html">llvm::TargetSchedModel</a></div><div class="ttdoc">Provide an instruction scheduling machine model to CodeGen passes.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00031">TargetSchedule.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdoc">TargetSubtargetInfo - Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00062">TargetSubtargetInfo.h:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation.</div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00072">Value.h:72</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_a050ac6e7e8235fe099b31fbb1984096fa7cec875ed7c232b602c5433ef76e6e73"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#a050ac6e7e8235fe099b31fbb1984096fa7cec875ed7c232b602c5433ef76e6e73">llvm::PPCII::PPC970_Mask</a></div><div class="ttdeci">@ PPC970_Mask</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00049">PPCInstrInfo.h:48</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_a050ac6e7e8235fe099b31fbb1984096fa89de693ba41c59ed962f9571eb6f20b5"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#a050ac6e7e8235fe099b31fbb1984096fa89de693ba41c59ed962f9571eb6f20b5">llvm::PPCII::PPC970_First</a></div><div class="ttdeci">@ PPC970_First</div><div class="ttdoc">PPC970_First - This instruction starts a new dispatch group, so it will always be the first one in th...</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00035">PPCInstrInfo.h:35</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_a050ac6e7e8235fe099b31fbb1984096fa8b8512a8f2e954aeeb98c8f24eda1447"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#a050ac6e7e8235fe099b31fbb1984096fa8b8512a8f2e954aeeb98c8f24eda1447">llvm::PPCII::PPC970_Cracked</a></div><div class="ttdeci">@ PPC970_Cracked</div><div class="ttdoc">PPC970_Cracked - This instruction is cracked into two pieces, requiring two dispatch pipes to be avai...</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00043">PPCInstrInfo.h:43</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_a050ac6e7e8235fe099b31fbb1984096fa9de8ef894c3658424828ffc22ea43575"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#a050ac6e7e8235fe099b31fbb1984096fa9de8ef894c3658424828ffc22ea43575">llvm::PPCII::PPC970_Shift</a></div><div class="ttdeci">@ PPC970_Shift</div><div class="ttdoc">PPC970_Mask/Shift - This is a bitmask that selects the pipeline type that an instruction is issued to...</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00047">PPCInstrInfo.h:47</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_a050ac6e7e8235fe099b31fbb1984096facb11d47c910b37516bd9a4fb15c7de43"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#a050ac6e7e8235fe099b31fbb1984096facb11d47c910b37516bd9a4fb15c7de43">llvm::PPCII::PPC970_Single</a></div><div class="ttdeci">@ PPC970_Single</div><div class="ttdoc">PPC970_Single - This instruction starts a new dispatch group and terminates it, so it will be the sol...</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00039">PPCInstrInfo.h:39</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_aebfd14c5a918997e894a9698f27c58e6"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6">llvm::PPCII::PPC970_Unit</a></div><div class="ttdeci">PPC970_Unit</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00050">PPCInstrInfo.h:50</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_aebfd14c5a918997e894a9698f27c58e6a2a7334a88276120f2238e6d4d1a7a51e"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a2a7334a88276120f2238e6d4d1a7a51e">llvm::PPCII::PPC970_LSU</a></div><div class="ttdeci">@ PPC970_LSU</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00055">PPCInstrInfo.h:55</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_aebfd14c5a918997e894a9698f27c58e6a48b808627be5e642a62d9cca1d68dd7e"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a48b808627be5e642a62d9cca1d68dd7e">llvm::PPCII::PPC970_VALU</a></div><div class="ttdeci">@ PPC970_VALU</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00058">PPCInstrInfo.h:58</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_aebfd14c5a918997e894a9698f27c58e6a4b7f050b44fba7f1b01e3a0df85f0138"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a4b7f050b44fba7f1b01e3a0df85f0138">llvm::PPCII::PPC970_VPERM</a></div><div class="ttdeci">@ PPC970_VPERM</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00059">PPCInstrInfo.h:59</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_aebfd14c5a918997e894a9698f27c58e6a8fd98b2e3c101aa85bbc07409022b6ed"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a8fd98b2e3c101aa85bbc07409022b6ed">llvm::PPCII::PPC970_FPU</a></div><div class="ttdeci">@ PPC970_FPU</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00056">PPCInstrInfo.h:56</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_aebfd14c5a918997e894a9698f27c58e6ab2e7d507b6cb4772d11fcc18fed5f80f"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ab2e7d507b6cb4772d11fcc18fed5f80f">llvm::PPCII::PPC970_FXU</a></div><div class="ttdeci">@ PPC970_FXU</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00054">PPCInstrInfo.h:54</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_aebfd14c5a918997e894a9698f27c58e6ad2c577175ece5487d0aa1cba0f3f21cf"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ad2c577175ece5487d0aa1cba0f3f21cf">llvm::PPCII::PPC970_Pseudo</a></div><div class="ttdeci">@ PPC970_Pseudo</div><div class="ttdoc">These are the various PPC970 execution unit pipelines.</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00053">PPCInstrInfo.h:53</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_aebfd14c5a918997e894a9698f27c58e6ad3d339fe9c9bdedb6a7c90a2c58f4fad"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ad3d339fe9c9bdedb6a7c90a2c58f4fad">llvm::PPCII::PPC970_BRU</a></div><div class="ttdeci">@ PPC970_BRU</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00061">PPCInstrInfo.h:60</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_aebfd14c5a918997e894a9698f27c58e6ad81768864759a838d64839c7b75d958c"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ad81768864759a838d64839c7b75d958c">llvm::PPCII::PPC970_CRU</a></div><div class="ttdeci">@ PPC970_CRU</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00057">PPCInstrInfo.h:57</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_af0a6a8220833a98aed6c1c237d944e5ca4b5f73325be34c748d292f6aac6b9095"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#af0a6a8220833a98aed6c1c237d944e5ca4b5f73325be34c748d292f6aac6b9095">llvm::PPCII::NewDef_Shift</a></div><div class="ttdeci">@ NewDef_Shift</div><div class="ttdoc">Shift count to bypass PPC970 flags.</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00065">PPCInstrInfo.h:65</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_af0a6a8220833a98aed6c1c237d944e5caabe404a41cd6c42173c719a7911563c5"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#af0a6a8220833a98aed6c1c237d944e5caabe404a41cd6c42173c719a7911563c5">llvm::PPCII::XFormMemOp</a></div><div class="ttdeci">@ XFormMemOp</div><div class="ttdoc">This instruction is an X-Form memory operation.</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00069">PPCInstrInfo.h:68</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="astructllvm_1_1ImmInstrInfo_html"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html">llvm::ImmInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00076">PPCInstrInfo.h:76</a></div></div>
<div class="ttc" id="astructllvm_1_1ImmInstrInfo_html_a0d02c7cf038307122fd7169fe910d72f"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#a0d02c7cf038307122fd7169fe910d72f">llvm::ImmInstrInfo::SignedImm</a></div><div class="ttdeci">uint64_t SignedImm</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00078">PPCInstrInfo.h:78</a></div></div>
<div class="ttc" id="astructllvm_1_1ImmInstrInfo_html_a1749c6946477b2e208391a3555fb94b9"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#a1749c6946477b2e208391a3555fb94b9">llvm::ImmInstrInfo::IsSummingOperands</a></div><div class="ttdeci">uint64_t IsSummingOperands</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00100">PPCInstrInfo.h:100</a></div></div>
<div class="ttc" id="astructllvm_1_1ImmInstrInfo_html_a1efa58146b5134a31174c35b39cb6bd4"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">llvm::ImmInstrInfo::ImmOpcode</a></div><div class="ttdeci">uint64_t ImmOpcode</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00094">PPCInstrInfo.h:94</a></div></div>
<div class="ttc" id="astructllvm_1_1ImmInstrInfo_html_a3c87effe0ac9501aee6aa53828a65c0c"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#a3c87effe0ac9501aee6aa53828a65c0c">llvm::ImmInstrInfo::ImmOpNo</a></div><div class="ttdeci">uint64_t ImmOpNo</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00092">PPCInstrInfo.h:92</a></div></div>
<div class="ttc" id="astructllvm_1_1ImmInstrInfo_html_a528b7ccd92e952d902dd916aa4c0ad4b"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#a528b7ccd92e952d902dd916aa4c0ad4b">llvm::ImmInstrInfo::OpNoForForwarding</a></div><div class="ttdeci">uint64_t OpNoForForwarding</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00090">PPCInstrInfo.h:90</a></div></div>
<div class="ttc" id="astructllvm_1_1ImmInstrInfo_html_a5dd4306fe361b27da876c8023b219a56"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#a5dd4306fe361b27da876c8023b219a56">llvm::ImmInstrInfo::ImmMustBeMultipleOf</a></div><div class="ttdeci">uint64_t ImmMustBeMultipleOf</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00080">PPCInstrInfo.h:80</a></div></div>
<div class="ttc" id="astructllvm_1_1ImmInstrInfo_html_a606436aa8a72e17a56ccb60ffadd54f2"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#a606436aa8a72e17a56ccb60ffadd54f2">llvm::ImmInstrInfo::IsCommutative</a></div><div class="ttdeci">uint64_t IsCommutative</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00088">PPCInstrInfo.h:88</a></div></div>
<div class="ttc" id="astructllvm_1_1ImmInstrInfo_html_aa50dc0db89af0c3fa23a670a65f4bea5"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#aa50dc0db89af0c3fa23a670a65f4bea5">llvm::ImmInstrInfo::ImmWidth</a></div><div class="ttdeci">uint64_t ImmWidth</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00096">PPCInstrInfo.h:96</a></div></div>
<div class="ttc" id="astructllvm_1_1ImmInstrInfo_html_aae8bd368f3ad729fdc192b2eb4ca80bf"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#aae8bd368f3ad729fdc192b2eb4ca80bf">llvm::ImmInstrInfo::ZeroIsSpecialNew</a></div><div class="ttdeci">uint64_t ZeroIsSpecialNew</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00086">PPCInstrInfo.h:86</a></div></div>
<div class="ttc" id="astructllvm_1_1ImmInstrInfo_html_ac6c300b1cfe574d36fe8547c4470f661"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#ac6c300b1cfe574d36fe8547c4470f661">llvm::ImmInstrInfo::TruncateImmTo</a></div><div class="ttdeci">uint64_t TruncateImmTo</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00098">PPCInstrInfo.h:98</a></div></div>
<div class="ttc" id="astructllvm_1_1ImmInstrInfo_html_ace8444c8f03d1c0079250b15cd607337"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#ace8444c8f03d1c0079250b15cd607337">llvm::ImmInstrInfo::ZeroIsSpecialOrig</a></div><div class="ttdeci">uint64_t ZeroIsSpecialOrig</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00083">PPCInstrInfo.h:83</a></div></div>
<div class="ttc" id="astructllvm_1_1LoadImmediateInfo_html"><div class="ttname"><a href="structllvm_1_1LoadImmediateInfo.html">llvm::LoadImmediateInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00105">PPCInstrInfo.h:105</a></div></div>
<div class="ttc" id="astructllvm_1_1LoadImmediateInfo_html_a66834eb3a0e2888f90445ced87675079"><div class="ttname"><a href="structllvm_1_1LoadImmediateInfo.html#a66834eb3a0e2888f90445ced87675079">llvm::LoadImmediateInfo::SetCR</a></div><div class="ttdeci">unsigned SetCR</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00108">PPCInstrInfo.h:108</a></div></div>
<div class="ttc" id="astructllvm_1_1LoadImmediateInfo_html_aaf91f2e9fa96f015190607fb90e932b7"><div class="ttname"><a href="structllvm_1_1LoadImmediateInfo.html#aaf91f2e9fa96f015190607fb90e932b7">llvm::LoadImmediateInfo::Imm</a></div><div class="ttdeci">unsigned Imm</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00106">PPCInstrInfo.h:106</a></div></div>
<div class="ttc" id="astructllvm_1_1LoadImmediateInfo_html_acaf80d046c8829eb2e8f84a785ded662"><div class="ttname"><a href="structllvm_1_1LoadImmediateInfo.html#acaf80d046c8829eb2e8f84a785ded662">llvm::LoadImmediateInfo::Is64Bit</a></div><div class="ttdeci">unsigned Is64Bit</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00107">PPCInstrInfo.h:107</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:24:12 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
