TimeQuest Timing Analyzer report for processor_design
Thu Jul 19 19:45:55 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'slowclock:slowclock1|clockout'
 13. Slow 1200mV 85C Model Setup: 'fast_clock'
 14. Slow 1200mV 85C Model Hold: 'fast_clock'
 15. Slow 1200mV 85C Model Hold: 'slowclock:slowclock1|clockout'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'fast_clock'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'slowclock:slowclock1|clockout'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'slowclock:slowclock1|clockout'
 30. Slow 1200mV 0C Model Setup: 'fast_clock'
 31. Slow 1200mV 0C Model Hold: 'fast_clock'
 32. Slow 1200mV 0C Model Hold: 'slowclock:slowclock1|clockout'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'fast_clock'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'slowclock:slowclock1|clockout'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'slowclock:slowclock1|clockout'
 46. Fast 1200mV 0C Model Setup: 'fast_clock'
 47. Fast 1200mV 0C Model Hold: 'fast_clock'
 48. Fast 1200mV 0C Model Hold: 'slowclock:slowclock1|clockout'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'fast_clock'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'slowclock:slowclock1|clockout'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Signal Integrity Metrics (Slow 1200mv 0c Model)
 64. Signal Integrity Metrics (Slow 1200mv 85c Model)
 65. Signal Integrity Metrics (Fast 1200mv 0c Model)
 66. Setup Transfers
 67. Hold Transfers
 68. Report TCCS
 69. Report RSKM
 70. Unconstrained Paths
 71. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; processor_design                                   ;
; Device Family      ; Cyclone IV GX                                      ;
; Device Name        ; EP4CGX22BF14C6                                     ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                       ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; Clock Name                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                           ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; fast_clock                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { fast_clock }                    ;
; slowclock:slowclock1|clockout ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { slowclock:slowclock1|clockout } ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                           ;
+------------+-----------------+-------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                    ; Note                                                          ;
+------------+-----------------+-------------------------------+---------------------------------------------------------------+
; 164.02 MHz ; 164.02 MHz      ; slowclock:slowclock1|clockout ;                                                               ;
; 939.85 MHz ; 250.0 MHz       ; fast_clock                    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                    ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; slowclock:slowclock1|clockout ; -5.097 ; -1891.547     ;
; fast_clock                    ; -0.126 ; -0.126        ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                    ;
+-------------------------------+-------+---------------+
; Clock                         ; Slack ; End Point TNS ;
+-------------------------------+-------+---------------+
; fast_clock                    ; 0.002 ; 0.000         ;
; slowclock:slowclock1|clockout ; 0.355 ; 0.000         ;
+-------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary      ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; fast_clock                    ; -3.000 ; -5.000        ;
; slowclock:slowclock1|clockout ; -2.174 ; -1057.066     ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'slowclock:slowclock1|clockout'                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                        ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -5.097 ; processor:processor1|control:control1|present[0] ; instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ram_block1a0~portb_address_reg0 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.210      ; 6.335      ;
; -5.030 ; processor:processor1|control:control1|present[3] ; instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ram_block1a0~portb_address_reg0 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.210      ; 6.268      ;
; -5.009 ; processor:processor1|control:control1|present[2] ; instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ram_block1a0~portb_address_reg0 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.210      ; 6.247      ;
; -4.993 ; processor:processor1|control:control1|present[0] ; processor:processor1|regr:reg_r|dataout[0]                                                                     ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.231      ; 6.219      ;
; -4.990 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:pc|dataout[14]                                                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.115     ; 5.870      ;
; -4.967 ; processor:processor1|control:control1|present[0] ; processor:processor1|ac:ac1|dataout[4]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.107     ; 5.855      ;
; -4.960 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:regr_r2|dataout[7]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.206      ; 6.161      ;
; -4.958 ; processor:processor1|control:control1|present[0] ; processor:processor1|regr:ir|dataout[0]                                                                        ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.292      ; 6.245      ;
; -4.957 ; processor:processor1|control:control1|present[2] ; processor:processor1|ac:ac1|dataout[4]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.107     ; 5.845      ;
; -4.945 ; processor:processor1|control:control1|present[0] ; processor:processor1|ac:ac1|dataout[0]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.107     ; 5.833      ;
; -4.936 ; processor:processor1|control:control1|present[0] ; selector:selector1|datain[3]                                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.107     ; 5.824      ;
; -4.930 ; processor:processor1|control:control1|present[0] ; processor:processor1|regr:regr_r4|dataout[0]                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.214      ; 6.139      ;
; -4.929 ; processor:processor1|control:control1|present[0] ; processor:processor1|ac:ac1|dataout[7]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.117     ; 5.807      ;
; -4.926 ; processor:processor1|control:control1|present[3] ; processor:processor1|regr:reg_r|dataout[0]                                                                     ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.231      ; 6.152      ;
; -4.923 ; processor:processor1|control:control1|present[3] ; processor:processor1|regrinc:pc|dataout[14]                                                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.115     ; 5.803      ;
; -4.910 ; processor:processor1|control:control1|present[0] ; selector:selector1|datain[0]                                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.107     ; 5.798      ;
; -4.908 ; processor:processor1|control:control1|present[0] ; processor:processor1|regr:regr_r5|dataout[0]                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.240      ; 6.143      ;
; -4.900 ; processor:processor1|control:control1|present[3] ; processor:processor1|ac:ac1|dataout[4]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.107     ; 5.788      ;
; -4.899 ; processor:processor1|control:control1|present[0] ; selector:selector1|datain[7]                                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.107     ; 5.787      ;
; -4.895 ; processor:processor1|control:control1|present[1] ; instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ram_block1a0~portb_address_reg0 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.210      ; 6.133      ;
; -4.893 ; processor:processor1|control:control1|present[3] ; processor:processor1|regrinc:regr_r2|dataout[7]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.206      ; 6.094      ;
; -4.892 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:regr_r2|dataout[3]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.206      ; 6.093      ;
; -4.891 ; processor:processor1|control:control1|present[3] ; processor:processor1|regr:ir|dataout[0]                                                                        ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.292      ; 6.178      ;
; -4.888 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:dar|dataout[0]                                                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.221      ; 6.104      ;
; -4.884 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:regr_r3|dataout[7]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.205      ; 6.084      ;
; -4.878 ; processor:processor1|control:control1|present[3] ; processor:processor1|ac:ac1|dataout[0]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.107     ; 5.766      ;
; -4.876 ; processor:processor1|control:control1|present[5] ; instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ram_block1a0~portb_address_reg0 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.209      ; 6.113      ;
; -4.872 ; processor:processor1|control:control1|present[2] ; processor:processor1|regrinc:regr_r2|dataout[7]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.206      ; 6.073      ;
; -4.871 ; processor:processor1|control:control1|present[2] ; selector:selector1|datain[5]                                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.107     ; 5.759      ;
; -4.869 ; processor:processor1|control:control1|present[3] ; selector:selector1|datain[3]                                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.107     ; 5.757      ;
; -4.863 ; processor:processor1|control:control1|present[3] ; processor:processor1|regr:regr_r4|dataout[0]                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.214      ; 6.072      ;
; -4.862 ; processor:processor1|control:control1|present[3] ; processor:processor1|ac:ac1|dataout[7]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.117     ; 5.740      ;
; -4.855 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:regr_r3|dataout[14]                                                               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.205      ; 6.055      ;
; -4.852 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:dar|dataout[2]                                                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.221      ; 6.068      ;
; -4.848 ; processor:processor1|control:control1|present[2] ; processor:processor1|regrinc:dar|dataout[5]                                                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.221      ; 6.064      ;
; -4.844 ; processor:processor1|control:control1|present[2] ; processor:processor1|ac:ac1|dataout[5]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.203      ; 6.042      ;
; -4.843 ; processor:processor1|control:control1|present[3] ; selector:selector1|datain[0]                                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.107     ; 5.731      ;
; -4.841 ; processor:processor1|control:control1|present[3] ; processor:processor1|regr:regr_r5|dataout[0]                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.240      ; 6.076      ;
; -4.841 ; processor:processor1|control:control1|present[2] ; processor:processor1|ac:ac1|dataout[7]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.117     ; 5.719      ;
; -4.832 ; processor:processor1|control:control1|present[3] ; selector:selector1|datain[7]                                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.107     ; 5.720      ;
; -4.825 ; processor:processor1|control:control1|present[3] ; processor:processor1|regrinc:regr_r2|dataout[3]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.206      ; 6.026      ;
; -4.821 ; processor:processor1|control:control1|present[3] ; processor:processor1|regrinc:dar|dataout[0]                                                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.221      ; 6.037      ;
; -4.819 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:regr_r1|dataout[4]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.205      ; 6.019      ;
; -4.817 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:dar|dataout[14]                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.221      ; 6.033      ;
; -4.817 ; processor:processor1|control:control1|present[3] ; processor:processor1|regrinc:regr_r3|dataout[7]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.205      ; 6.017      ;
; -4.811 ; processor:processor1|control:control1|present[2] ; selector:selector1|datain[7]                                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.107     ; 5.699      ;
; -4.809 ; processor:processor1|control:control1|present[2] ; processor:processor1|regrinc:regr_r1|dataout[4]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.205      ; 6.009      ;
; -4.806 ; processor:processor1|control:control1|present[0] ; processor:processor1|ac:ac1|dataout[1]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.107     ; 5.694      ;
; -4.800 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:dar|dataout[11]                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.221      ; 6.016      ;
; -4.797 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:regr_r2|dataout[4]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.206      ; 5.998      ;
; -4.796 ; processor:processor1|control:control1|present[2] ; processor:processor1|regrinc:regr_r3|dataout[7]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.205      ; 5.996      ;
; -4.795 ; processor:processor1|control:control1|present[2] ; processor:processor1|regr:reg_r|dataout[0]                                                                     ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.231      ; 6.021      ;
; -4.795 ; processor:processor1|control:control1|present[0] ; selector:selector1|datain[5]                                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.107     ; 5.683      ;
; -4.792 ; processor:processor1|control:control1|present[1] ; processor:processor1|ac:ac1|dataout[4]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.107     ; 5.680      ;
; -4.791 ; processor:processor1|control:control1|present[1] ; processor:processor1|regr:reg_r|dataout[0]                                                                     ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.231      ; 6.017      ;
; -4.788 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:dar|dataout[15]                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.221      ; 6.004      ;
; -4.788 ; processor:processor1|control:control1|present[1] ; processor:processor1|regrinc:pc|dataout[14]                                                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.115     ; 5.668      ;
; -4.788 ; processor:processor1|control:control1|present[3] ; processor:processor1|regrinc:regr_r3|dataout[14]                                                               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.205      ; 5.988      ;
; -4.787 ; processor:processor1|control:control1|present[2] ; processor:processor1|regrinc:regr_r2|dataout[4]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.206      ; 5.988      ;
; -4.785 ; processor:processor1|control:control1|present[3] ; processor:processor1|regrinc:dar|dataout[2]                                                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.221      ; 6.001      ;
; -4.784 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:regr_r1|dataout[14]                                                               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.205      ; 5.984      ;
; -4.776 ; processor:processor1|control:control1|present[2] ; processor:processor1|regrinc:regr_r2|dataout[5]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.206      ; 5.977      ;
; -4.776 ; processor:processor1|control:control1|present[2] ; processor:processor1|ac:ac1|dataout[1]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.107     ; 5.664      ;
; -4.773 ; processor:processor1|control:control1|present[2] ; selector:selector1|datain[3]                                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.107     ; 5.661      ;
; -4.772 ; processor:processor1|control:control1|present[5] ; processor:processor1|regr:reg_r|dataout[0]                                                                     ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.230      ; 5.997      ;
; -4.772 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:dar|dataout[5]                                                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.221      ; 5.988      ;
; -4.771 ; processor:processor1|control:control1|present[2] ; processor:processor1|regrinc:pc|dataout[14]                                                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.115     ; 5.651      ;
; -4.769 ; processor:processor1|control:control1|present[2] ; processor:processor1|regrinc:pc|dataout[5]                                                                     ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.218      ; 5.982      ;
; -4.769 ; processor:processor1|control:control1|present[5] ; processor:processor1|regrinc:pc|dataout[14]                                                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.116     ; 5.648      ;
; -4.768 ; processor:processor1|control:control1|present[0] ; processor:processor1|ac:ac1|dataout[5]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.203      ; 5.966      ;
; -4.763 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:regr_r3|dataout[1]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.205      ; 5.963      ;
; -4.760 ; processor:processor1|control:control1|present[2] ; processor:processor1|regr:ir|dataout[0]                                                                        ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.292      ; 6.047      ;
; -4.760 ; processor:processor1|control:control1|present[2] ; processor:processor1|regrinc:regr_r1|dataout[5]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.205      ; 5.960      ;
; -4.758 ; processor:processor1|control:control1|present[1] ; processor:processor1|regrinc:regr_r2|dataout[7]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.206      ; 5.959      ;
; -4.756 ; processor:processor1|control:control1|present[1] ; processor:processor1|regr:ir|dataout[0]                                                                        ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.292      ; 6.043      ;
; -4.755 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:regr_r1|dataout[7]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.205      ; 5.955      ;
; -4.752 ; processor:processor1|control:control1|present[3] ; processor:processor1|regrinc:regr_r1|dataout[4]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.205      ; 5.952      ;
; -4.750 ; processor:processor1|control:control1|present[3] ; processor:processor1|regrinc:dar|dataout[14]                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.221      ; 5.966      ;
; -4.749 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:regr_r1|dataout[0]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.205      ; 5.949      ;
; -4.747 ; processor:processor1|control:control1|present[2] ; processor:processor1|ac:ac1|dataout[0]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.107     ; 5.635      ;
; -4.746 ; processor:processor1|control:control1|present[0] ; processor:processor1|regr:regr_r5|dataout[15]                                                                  ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.288      ; 6.029      ;
; -4.746 ; processor:processor1|control:control1|present[0] ; instr_memory:instr_memory1|ram_rtl_0_bypass[25]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.216      ; 5.957      ;
; -4.746 ; processor:processor1|control:control1|present[5] ; processor:processor1|ac:ac1|dataout[4]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.108     ; 5.633      ;
; -4.743 ; processor:processor1|control:control1|present[1] ; processor:processor1|ac:ac1|dataout[0]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.107     ; 5.631      ;
; -4.740 ; processor:processor1|control:control1|present[2] ; processor:processor1|regr:reg_r|dataout[5]                                                                     ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.231      ; 5.966      ;
; -4.739 ; processor:processor1|control:control1|present[5] ; processor:processor1|regrinc:regr_r2|dataout[7]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.205      ; 5.939      ;
; -4.739 ; processor:processor1|control:control1|present[3] ; processor:processor1|ac:ac1|dataout[1]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.107     ; 5.627      ;
; -4.737 ; processor:processor1|control:control1|present[5] ; processor:processor1|regr:ir|dataout[0]                                                                        ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.291      ; 6.023      ;
; -4.736 ; processor:processor1|control:control1|present[2] ; instr_memory:instr_memory1|ram_rtl_0_bypass[25]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.216      ; 5.947      ;
; -4.734 ; processor:processor1|control:control1|present[1] ; selector:selector1|datain[3]                                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.107     ; 5.622      ;
; -4.733 ; processor:processor1|control:control1|present[2] ; processor:processor1|regr:ir|dataout[5]                                                                        ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.291      ; 6.019      ;
; -4.733 ; processor:processor1|control:control1|present[0] ; processor:processor1|regr:regr_r4|dataout[11]                                                                  ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.280      ; 6.008      ;
; -4.733 ; processor:processor1|control:control1|present[0] ; processor:processor1|ac:ac1|dataout[14]                                                                        ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.219      ; 5.947      ;
; -4.733 ; processor:processor1|control:control1|present[3] ; processor:processor1|regrinc:dar|dataout[11]                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.221      ; 5.949      ;
; -4.733 ; processor:processor1|control:control1|present[2] ; processor:processor1|regrinc:regr_r3|dataout[1]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.205      ; 5.933      ;
; -4.732 ; processor:processor1|control:control1|present[2] ; processor:processor1|regr:regr_r4|dataout[0]                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.214      ; 5.941      ;
; -4.730 ; processor:processor1|control:control1|present[3] ; processor:processor1|regrinc:regr_r2|dataout[4]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.206      ; 5.931      ;
; -4.728 ; processor:processor1|control:control1|present[1] ; processor:processor1|regr:regr_r4|dataout[0]                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.214      ; 5.937      ;
; -4.728 ; processor:processor1|control:control1|present[3] ; selector:selector1|datain[5]                                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.107     ; 5.616      ;
; -4.727 ; processor:processor1|control:control1|present[1] ; processor:processor1|ac:ac1|dataout[7]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.117     ; 5.605      ;
+--------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'fast_clock'                                                                                                                     ;
+--------+-------------------------------+-------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -0.126 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; fast_clock  ; 0.500        ; 2.443      ; 3.253      ;
; -0.064 ; slowclock:slowclock1|counter  ; slowclock:slowclock1|clockout ; fast_clock                    ; fast_clock  ; 1.000        ; -0.064     ; 0.995      ;
; 0.272  ; slowclock:slowclock1|counter  ; slowclock:slowclock1|counter  ; fast_clock                    ; fast_clock  ; 1.000        ; -0.064     ; 0.659      ;
; 0.528  ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; fast_clock  ; 1.000        ; 2.443      ; 3.099      ;
+--------+-------------------------------+-------------------------------+-------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'fast_clock'                                                                                                                     ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.002 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; fast_clock  ; 0.000        ; 2.541      ; 2.929      ;
; 0.359 ; slowclock:slowclock1|counter  ; slowclock:slowclock1|counter  ; fast_clock                    ; fast_clock  ; 0.000        ; 0.064      ; 0.580      ;
; 0.609 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; fast_clock  ; -0.500       ; 2.541      ; 3.036      ;
; 0.665 ; slowclock:slowclock1|counter  ; slowclock:slowclock1|clockout ; fast_clock                    ; fast_clock  ; 0.000        ; 0.064      ; 0.886      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'slowclock:slowclock1|clockout'                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                  ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.355 ; communicate:communicate1|async_transmitter:tx|TxD_shift[7]               ; communicate:communicate1|async_transmitter:tx|TxD_shift[7]               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; communicate:communicate1|async_receiver:rx|RxD_state[0]                  ; communicate:communicate1|async_receiver:rx|RxD_state[0]                  ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; communicate:communicate1|async_receiver:rx|RxD_state[2]                  ; communicate:communicate1|async_receiver:rx|RxD_state[2]                  ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; communicate:communicate1|async_receiver:rx|RxD_state[1]                  ; communicate:communicate1|async_receiver:rx|RxD_state[1]                  ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; communicate:communicate1|async_receiver:rx|RxD_state[3]                  ; communicate:communicate1|async_receiver:rx|RxD_state[3]                  ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; communicate:communicate1|async_receiver:rx|OversamplingCnt[1]            ; communicate:communicate1|async_receiver:rx|OversamplingCnt[1]            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; communicate:communicate1|async_receiver:rx|OversamplingCnt[2]            ; communicate:communicate1|async_receiver:rx|OversamplingCnt[2]            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.065      ; 0.577      ;
; 0.356 ; communicate:communicate1|next.tx_send_wait                               ; communicate:communicate1|next.tx_send_wait                               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; communicate:communicate1|next.tx_end                                     ; communicate:communicate1|next.tx_end                                     ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; communicate:communicate1|en_com                                          ; communicate:communicate1|en_com                                          ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; communicate:communicate1|next.0000                                       ; communicate:communicate1|next.0000                                       ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; communicate:communicate1|next.rx_get                                     ; communicate:communicate1|next.rx_get                                     ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; communicate:communicate1|tx_enable                                       ; communicate:communicate1|tx_enable                                       ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; communicate:communicate1|async_receiver:rx|Filter_cnt[1]                 ; communicate:communicate1|async_receiver:rx|Filter_cnt[1]                 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; communicate:communicate1|async_receiver:rx|Filter_cnt[0]                 ; communicate:communicate1|async_receiver:rx|Filter_cnt[0]                 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; communicate:communicate1|async_receiver:rx|RxD_bit                       ; communicate:communicate1|async_receiver:rx|RxD_bit                       ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; communicate:communicate1|async_transmitter:tx|TxD_state[0]               ; communicate:communicate1|async_transmitter:tx|TxD_state[0]               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; communicate:communicate1|async_transmitter:tx|TxD_state[3]               ; communicate:communicate1|async_transmitter:tx|TxD_state[3]               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; communicate:communicate1|async_transmitter:tx|TxD_state[1]               ; communicate:communicate1|async_transmitter:tx|TxD_state[1]               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; main_control:main_control1|g1                                            ; main_control:main_control1|g1                                            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; processor:processor1|dm_en                                               ; processor:processor1|dm_en                                               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; selector:selector1|data_write_en                                         ; selector:selector1|data_write_en                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; main_control:main_control1|present.process                               ; main_control:main_control1|present.process                               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; main_control:main_control1|present.transmit                              ; main_control:main_control1|present.transmit                              ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; main_control:main_control1|present.00                                    ; main_control:main_control1|present.00                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; main_control:main_control1|present.alldone                               ; main_control:main_control1|present.alldone                               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; main_control:main_control1|g2                                            ; main_control:main_control1|g2                                            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; main_control:main_control1|g3                                            ; main_control:main_control1|g3                                            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; communicate:communicate1|async_receiver:rx|OversamplingCnt[0]            ; communicate:communicate1|async_receiver:rx|OversamplingCnt[0]            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.065      ; 0.580      ;
; 0.359 ; communicate:communicate1|async_receiver:rx|BaudTickGen:tickgen|Acc[4]    ; communicate:communicate1|async_receiver:rx|BaudTickGen:tickgen|Acc[4]    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.580      ;
; 0.359 ; process_switch_buffer[9]                                                 ; process_switch_buffer[9]                                                 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.079      ; 0.595      ;
; 0.369 ; communicate:communicate1|async_transmitter:tx|TxD_shift[5]               ; communicate:communicate1|async_transmitter:tx|TxD_shift[4]               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.065      ; 0.591      ;
; 0.369 ; communicate:communicate1|async_transmitter:tx|TxD_shift[3]               ; communicate:communicate1|async_transmitter:tx|TxD_shift[2]               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.065      ; 0.591      ;
; 0.371 ; communicate:communicate1|next_receive_addr[13]                           ; communicate:communicate1|receive_addr[13]                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; communicate:communicate1|async_transmitter:tx|TxD_shift[2]               ; communicate:communicate1|async_transmitter:tx|TxD_shift[1]               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.065      ; 0.593      ;
; 0.371 ; communicate:communicate1|async_receiver:rx|RxD_sync[0]                   ; communicate:communicate1|async_receiver:rx|RxD_sync[1]                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.592      ;
; 0.372 ; processor:processor1|dm_en                                               ; selector:selector1|data_write_en                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; instr_memory:instr_memory1|ram_rtl_0_bypass[34]                          ; instr_memory:instr_memory1|instr_out[8]                                  ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.593      ;
; 0.375 ; transmit_switch_buffer[9]                                                ; transmit_switch_buffer[9]                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.596      ;
; 0.375 ; communicate:communicate1|async_receiver:rx|Filter_cnt[0]                 ; communicate:communicate1|async_receiver:rx|Filter_cnt[1]                 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.596      ;
; 0.376 ; communicate:communicate1|async_receiver:rx|Filter_cnt[1]                 ; communicate:communicate1|async_receiver:rx|Filter_cnt[0]                 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.597      ;
; 0.377 ; communicate:communicate1|async_receiver:rx|Filter_cnt[0]                 ; communicate:communicate1|async_receiver:rx|RxD_bit                       ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.598      ;
; 0.378 ; communicate:communicate1|async_receiver:rx|OversamplingCnt[0]            ; communicate:communicate1|async_receiver:rx|OversamplingCnt[1]            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.065      ; 0.600      ;
; 0.379 ; begin_transmit                                                           ; main_control:main_control1|g2                                            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.063      ; 0.599      ;
; 0.380 ; communicate:communicate1|async_receiver:rx|OversamplingCnt[0]            ; communicate:communicate1|async_receiver:rx|OversamplingCnt[2]            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.065      ; 0.602      ;
; 0.393 ; communicate:communicate1|async_receiver:rx|RxD_state[1]                  ; communicate:communicate1|async_receiver:rx|RxD_state[3]                  ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.065      ; 0.615      ;
; 0.394 ; communicate:communicate1|async_receiver:rx|RxD_state[1]                  ; communicate:communicate1|async_receiver:rx|RxD_state[2]                  ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.065      ; 0.616      ;
; 0.395 ; communicate:communicate1|async_transmitter:tx|TxD_state[1]               ; communicate:communicate1|async_transmitter:tx|TxD_state[3]               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.616      ;
; 0.397 ; communicate:communicate1|receive_addr[13]                                ; communicate:communicate1|next_receive_addr[13]                           ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.618      ;
; 0.397 ; selector:selector1|data_addr[4]                                          ; datamemory:datamemory1|ram_rtl_0_bypass[9]                               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.618      ;
; 0.399 ; selector:selector1|data_addr[5]                                          ; datamemory:datamemory1|ram_rtl_0_bypass[11]                              ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.620      ;
; 0.407 ; communicate:communicate1|async_receiver:rx|RxD_state[3]                  ; communicate:communicate1|async_receiver:rx|RxD_state[1]                  ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.065      ; 0.629      ;
; 0.409 ; main_control:main_control1|present.process                               ; main_control:main_control1|present.transmit                              ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.063      ; 0.629      ;
; 0.409 ; communicate:communicate1|async_receiver:rx|RxD_state[3]                  ; communicate:communicate1|async_receiver:rx|RxD_state[0]                  ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.065      ; 0.631      ;
; 0.446 ; communicate:communicate1|async_transmitter:tx|TxD_state[3]               ; communicate:communicate1|async_transmitter:tx|TxD_state[2]               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.667      ;
; 0.450 ; processor:processor1|control:control1|present[4]                         ; processor:processor1|control:control1|present[5]                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.066      ; 0.673      ;
; 0.455 ; communicate:communicate1|async_transmitter:tx|TxD_state[3]               ; communicate:communicate1|async_transmitter:tx|TxD_state[1]               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.676      ;
; 0.461 ; instr_memory:instr_memory1|ram_rtl_0_bypass[30]                          ; instr_memory:instr_memory1|instr_out[6]                                  ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.079      ; 0.697      ;
; 0.462 ; instr_memory:instr_memory1|ram_rtl_0_bypass[20]                          ; instr_memory:instr_memory1|instr_out[1]                                  ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.078      ; 0.697      ;
; 0.466 ; instr_memory:instr_memory1|ram_rtl_0_bypass[25]                          ; instr_memory:instr_memory1|instr_out[4]                                  ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.078      ; 0.701      ;
; 0.477 ; communicate:communicate1|addr_com[6]                                     ; selector:selector1|data_addr[6]                                          ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.698      ;
; 0.478 ; communicate:communicate1|async_transmitter:tx|TxD_shift[6]               ; communicate:communicate1|async_transmitter:tx|TxD_shift[5]               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.065      ; 0.700      ;
; 0.480 ; communicate:communicate1|async_transmitter:tx|TxD_shift[7]               ; communicate:communicate1|async_transmitter:tx|TxD_shift[6]               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.065      ; 0.702      ;
; 0.482 ; instr_memory:instr_memory1|ram_rtl_0_bypass[38]                          ; instr_memory:instr_memory1|instr_out[10]                                 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.703      ;
; 0.485 ; communicate:communicate1|async_receiver:rx|RxD_data[1]                   ; communicate:communicate1|async_receiver:rx|RxD_data[0]                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.706      ;
; 0.487 ; communicate:communicate1|async_receiver:rx|RxD_data[6]                   ; communicate:communicate1|async_receiver:rx|RxD_data[5]                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.708      ;
; 0.488 ; communicate:communicate1|async_receiver:rx|RxD_data[5]                   ; communicate:communicate1|async_receiver:rx|RxD_data[4]                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.709      ;
; 0.488 ; communicate:communicate1|async_receiver:rx|RxD_data[4]                   ; communicate:communicate1|async_receiver:rx|RxD_data[3]                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.709      ;
; 0.488 ; communicate:communicate1|async_receiver:rx|RxD_data[3]                   ; communicate:communicate1|async_receiver:rx|RxD_data[2]                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.709      ;
; 0.488 ; communicate:communicate1|async_receiver:rx|RxD_data[2]                   ; communicate:communicate1|async_receiver:rx|RxD_data[1]                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.709      ;
; 0.497 ; communicate:communicate1|async_transmitter:tx|TxD_shift[4]               ; communicate:communicate1|async_transmitter:tx|TxD_shift[3]               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.065      ; 0.719      ;
; 0.515 ; communicate:communicate1|receive_addr[14]                                ; communicate:communicate1|next_receive_addr[14]                           ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.736      ;
; 0.517 ; communicate:communicate1|next_receive_addr[12]                           ; communicate:communicate1|receive_addr[12]                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.738      ;
; 0.517 ; communicate:communicate1|next_receive_addr[14]                           ; communicate:communicate1|receive_addr[14]                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.738      ;
; 0.518 ; communicate:communicate1|next_receive_addr[2]                            ; communicate:communicate1|receive_addr[2]                                 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.739      ;
; 0.518 ; communicate:communicate1|next_receive_addr[4]                            ; communicate:communicate1|receive_addr[4]                                 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.739      ;
; 0.518 ; communicate:communicate1|next_receive_addr[10]                           ; communicate:communicate1|receive_addr[10]                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.739      ;
; 0.519 ; communicate:communicate1|next_receive_addr[7]                            ; communicate:communicate1|receive_addr[7]                                 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.740      ;
; 0.519 ; communicate:communicate1|next_receive_addr[15]                           ; communicate:communicate1|receive_addr[15]                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.740      ;
; 0.519 ; communicate:communicate1|next_trans_addr[3]                              ; communicate:communicate1|trans_addr[3]                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.063      ; 0.739      ;
; 0.519 ; communicate:communicate1|next_trans_addr[8]                              ; communicate:communicate1|trans_addr[8]                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.063      ; 0.739      ;
; 0.519 ; communicate:communicate1|next_trans_addr[9]                              ; communicate:communicate1|trans_addr[9]                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.063      ; 0.739      ;
; 0.520 ; communicate:communicate1|next.tx_send                                    ; communicate:communicate1|tx_enable                                       ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.741      ;
; 0.522 ; communicate:communicate1|next_trans_addr[6]                              ; communicate:communicate1|trans_addr[6]                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.063      ; 0.742      ;
; 0.523 ; communicate:communicate1|async_receiver:rx|RxD_data[4]                   ; selector:selector1|datain[4]                                             ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.744      ;
; 0.524 ; communicate:communicate1|async_receiver:rx|RxD_data[1]                   ; selector:selector1|datain[1]                                             ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.745      ;
; 0.525 ; communicate:communicate1|async_receiver:rx|RxD_data[2]                   ; selector:selector1|datain[2]                                             ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.746      ;
; 0.526 ; communicate:communicate1|async_receiver:rx|RxD_data[6]                   ; selector:selector1|datain[6]                                             ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.747      ;
; 0.526 ; communicate:communicate1|async_receiver:rx|RxD_data[5]                   ; selector:selector1|datain[5]                                             ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.747      ;
; 0.527 ; communicate:communicate1|next.tx_send_wait                               ; communicate:communicate1|next.tx_update                                  ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.748      ;
; 0.527 ; communicate:communicate1|async_receiver:rx|RxD_data[3]                   ; selector:selector1|datain[3]                                             ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.748      ;
; 0.528 ; communicate:communicate1|next_trans_addr[15]                             ; communicate:communicate1|trans_addr[15]                                  ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.749      ;
; 0.538 ; selector:selector1|data_addr[8]                                          ; datamemory:datamemory1|ram_rtl_0_bypass[17]                              ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.064      ; 0.759      ;
; 0.542 ; instr_memory:instr_memory1|ram_rtl_0_bypass[29]                          ; instr_memory:instr_memory1|instr_out[6]                                  ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.079      ; 0.778      ;
; 0.543 ; process_switch_buffer[1]                                                 ; process_switch_buffer[1]                                                 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.079      ; 0.779      ;
; 0.546 ; process_switch_buffer[3]                                                 ; process_switch_buffer[3]                                                 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.079      ; 0.782      ;
; 0.547 ; process_switch_buffer[2]                                                 ; process_switch_buffer[2]                                                 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.079      ; 0.783      ;
; 0.547 ; process_switch_buffer[7]                                                 ; process_switch_buffer[7]                                                 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.079      ; 0.783      ;
; 0.548 ; process_switch_buffer[4]                                                 ; process_switch_buffer[4]                                                 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.079      ; 0.784      ;
; 0.552 ; communicate:communicate1|async_transmitter:tx|BaudTickGen:tickgen|Acc[3] ; communicate:communicate1|async_transmitter:tx|BaudTickGen:tickgen|Acc[3] ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.065      ; 0.774      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'fast_clock'                                                                ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; fast_clock ; Rise       ; fast_clock                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; fast_clock ; Rise       ; slowclock:slowclock1|clockout    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; fast_clock ; Rise       ; slowclock:slowclock1|counter     ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width  ; fast_clock ; Rise       ; slowclock:slowclock1|clockout    ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width  ; fast_clock ; Rise       ; slowclock:slowclock1|counter     ;
; 0.326  ; 0.326        ; 0.000          ; Low Pulse Width  ; fast_clock ; Rise       ; fast_clock~input|o               ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; fast_clock ; Rise       ; fast_clock~inputclkctrl|inclk[0] ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; fast_clock ; Rise       ; fast_clock~inputclkctrl|outclk   ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; fast_clock ; Rise       ; slowclock1|clockout|clk          ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; fast_clock ; Rise       ; slowclock1|counter|clk           ;
; 0.387  ; 0.603        ; 0.216          ; High Pulse Width ; fast_clock ; Rise       ; slowclock:slowclock1|clockout    ;
; 0.387  ; 0.603        ; 0.216          ; High Pulse Width ; fast_clock ; Rise       ; slowclock:slowclock1|counter     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; fast_clock ; Rise       ; fast_clock~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; fast_clock ; Rise       ; fast_clock~input|i               ;
; 0.626  ; 0.626        ; 0.000          ; High Pulse Width ; fast_clock ; Rise       ; slowclock1|clockout|clk          ;
; 0.626  ; 0.626        ; 0.000          ; High Pulse Width ; fast_clock ; Rise       ; slowclock1|counter|clk           ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; fast_clock ; Rise       ; fast_clock~inputclkctrl|inclk[0] ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; fast_clock ; Rise       ; fast_clock~inputclkctrl|outclk   ;
; 0.674  ; 0.674        ; 0.000          ; High Pulse Width ; fast_clock ; Rise       ; fast_clock~input|o               ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'slowclock:slowclock1|clockout'                                                                                                                                     ;
+--------+--------------+----------------+------------+-------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                         ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------+-------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a10~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a11~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a13~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a14~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a15~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a16~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a17~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a18~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a19~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a20~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a21~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a22~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a23~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a24~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a25~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a25~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a25~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a26~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a26~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a26~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a27~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a27~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a27~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a28~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a28~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a28~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a29~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a29~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a29~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a2~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a30~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a30~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a30~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a31~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a31~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a31~portb_address_reg0 ;
+--------+--------------+----------------+------------+-------------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+----------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port      ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+----------------+-------------------------------+--------+--------+------------+-------------------------------+
; data_from_pc   ; slowclock:slowclock1|clockout ; -0.436 ; -0.290 ; Rise       ; slowclock:slowclock1|clockout ;
; start_process  ; slowclock:slowclock1|clockout ; -0.087 ; 0.122  ; Rise       ; slowclock:slowclock1|clockout ;
; start_transmit ; slowclock:slowclock1|clockout ; 3.400  ; 3.915  ; Rise       ; slowclock:slowclock1|clockout ;
+----------------+-------------------------------+--------+--------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+----------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port      ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+----------------+-------------------------------+--------+--------+------------+-------------------------------+
; data_from_pc   ; slowclock:slowclock1|clockout ; 0.770  ; 0.613  ; Rise       ; slowclock:slowclock1|clockout ;
; start_process  ; slowclock:slowclock1|clockout ; 1.485  ; 1.222  ; Rise       ; slowclock:slowclock1|clockout ;
; start_transmit ; slowclock:slowclock1|clockout ; -1.935 ; -2.483 ; Rise       ; slowclock:slowclock1|clockout ;
+----------------+-------------------------------+--------+--------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+------------+-------------------------------+-------+-------+------------+-------------------------------+
; Data Port  ; Clock Port                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+------------+-------------------------------+-------+-------+------------+-------------------------------+
; data_to_pc ; slowclock:slowclock1|clockout ; 7.802 ; 7.705 ; Rise       ; slowclock:slowclock1|clockout ;
; g1         ; slowclock:slowclock1|clockout ; 6.039 ; 6.003 ; Rise       ; slowclock:slowclock1|clockout ;
; g2         ; slowclock:slowclock1|clockout ; 7.604 ; 7.624 ; Rise       ; slowclock:slowclock1|clockout ;
; g3         ; slowclock:slowclock1|clockout ; 7.245 ; 7.226 ; Rise       ; slowclock:slowclock1|clockout ;
; l1         ; slowclock:slowclock1|clockout ; 7.392 ; 7.387 ; Rise       ; slowclock:slowclock1|clockout ;
; l2         ; slowclock:slowclock1|clockout ; 7.777 ; 7.717 ; Rise       ; slowclock:slowclock1|clockout ;
; l3         ; slowclock:slowclock1|clockout ; 7.010 ; 6.979 ; Rise       ; slowclock:slowclock1|clockout ;
+------------+-------------------------------+-------+-------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+------------+-------------------------------+-------+-------+------------+-------------------------------+
; Data Port  ; Clock Port                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+------------+-------------------------------+-------+-------+------------+-------------------------------+
; data_to_pc ; slowclock:slowclock1|clockout ; 7.295 ; 7.278 ; Rise       ; slowclock:slowclock1|clockout ;
; g1         ; slowclock:slowclock1|clockout ; 5.824 ; 5.786 ; Rise       ; slowclock:slowclock1|clockout ;
; g2         ; slowclock:slowclock1|clockout ; 7.358 ; 7.376 ; Rise       ; slowclock:slowclock1|clockout ;
; g3         ; slowclock:slowclock1|clockout ; 6.983 ; 6.961 ; Rise       ; slowclock:slowclock1|clockout ;
; l1         ; slowclock:slowclock1|clockout ; 7.121 ; 7.112 ; Rise       ; slowclock:slowclock1|clockout ;
; l2         ; slowclock:slowclock1|clockout ; 7.196 ; 7.301 ; Rise       ; slowclock:slowclock1|clockout ;
; l3         ; slowclock:slowclock1|clockout ; 6.755 ; 6.721 ; Rise       ; slowclock:slowclock1|clockout ;
+------------+-------------------------------+-------+-------+------------+-------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                             ;
+-------------+-----------------+-------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                    ; Note                                                          ;
+-------------+-----------------+-------------------------------+---------------------------------------------------------------+
; 180.47 MHz  ; 180.47 MHz      ; slowclock:slowclock1|clockout ;                                                               ;
; 1044.93 MHz ; 250.0 MHz       ; fast_clock                    ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+-------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                     ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; slowclock:slowclock1|clockout ; -4.541 ; -1633.481     ;
; fast_clock                    ; -0.030 ; -0.030        ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                     ;
+-------------------------------+-------+---------------+
; Clock                         ; Slack ; End Point TNS ;
+-------------------------------+-------+---------------+
; fast_clock                    ; 0.028 ; 0.000         ;
; slowclock:slowclock1|clockout ; 0.309 ; 0.000         ;
+-------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary       ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; fast_clock                    ; -3.000 ; -5.000        ;
; slowclock:slowclock1|clockout ; -2.174 ; -1057.066     ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'slowclock:slowclock1|clockout'                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                        ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -4.541 ; processor:processor1|control:control1|present[0] ; instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ram_block1a0~portb_address_reg0 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.185      ; 5.746      ;
; -4.485 ; processor:processor1|control:control1|present[3] ; instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ram_block1a0~portb_address_reg0 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.185      ; 5.690      ;
; -4.469 ; processor:processor1|control:control1|present[2] ; instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ram_block1a0~portb_address_reg0 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.185      ; 5.674      ;
; -4.389 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:regr_r2|dataout[7]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.187      ; 5.571      ;
; -4.384 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:pc|dataout[14]                                                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.100     ; 5.279      ;
; -4.375 ; processor:processor1|control:control1|present[0] ; processor:processor1|regr:reg_r|dataout[0]                                                                     ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.210      ; 5.580      ;
; -4.362 ; processor:processor1|control:control1|present[1] ; instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ram_block1a0~portb_address_reg0 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.185      ; 5.567      ;
; -4.357 ; processor:processor1|control:control1|present[0] ; processor:processor1|regr:ir|dataout[0]                                                                        ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.261      ; 5.613      ;
; -4.356 ; processor:processor1|control:control1|present[0] ; processor:processor1|ac:ac1|dataout[7]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.103     ; 5.248      ;
; -4.346 ; processor:processor1|control:control1|present[5] ; instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ram_block1a0~portb_address_reg0 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.185      ; 5.551      ;
; -4.341 ; processor:processor1|control:control1|present[0] ; processor:processor1|ac:ac1|dataout[4]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.093     ; 5.243      ;
; -4.334 ; processor:processor1|control:control1|present[0] ; processor:processor1|regr:regr_r4|dataout[0]                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.193      ; 5.522      ;
; -4.333 ; processor:processor1|control:control1|present[3] ; processor:processor1|regrinc:regr_r2|dataout[7]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.187      ; 5.515      ;
; -4.331 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:regr_r3|dataout[7]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.186      ; 5.512      ;
; -4.330 ; processor:processor1|control:control1|present[0] ; selector:selector1|datain[7]                                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.092     ; 5.233      ;
; -4.330 ; processor:processor1|control:control1|present[2] ; processor:processor1|ac:ac1|dataout[4]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.093     ; 5.232      ;
; -4.328 ; processor:processor1|control:control1|present[0] ; processor:processor1|ac:ac1|dataout[0]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.093     ; 5.230      ;
; -4.328 ; processor:processor1|control:control1|present[3] ; processor:processor1|regrinc:pc|dataout[14]                                                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.100     ; 5.223      ;
; -4.326 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:regr_r2|dataout[3]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.187      ; 5.508      ;
; -4.322 ; processor:processor1|control:control1|present[0] ; selector:selector1|datain[3]                                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.092     ; 5.225      ;
; -4.317 ; processor:processor1|control:control1|present[2] ; processor:processor1|regrinc:regr_r2|dataout[7]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.187      ; 5.499      ;
; -4.314 ; processor:processor1|control:control1|present[0] ; processor:processor1|regr:regr_r5|dataout[0]                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.218      ; 5.527      ;
; -4.305 ; processor:processor1|control:control1|present[3] ; processor:processor1|regr:reg_r|dataout[0]                                                                     ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.210      ; 5.510      ;
; -4.302 ; processor:processor1|control:control1|present[0] ; selector:selector1|datain[0]                                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.092     ; 5.205      ;
; -4.301 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:dar|dataout[0]                                                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.200      ; 5.496      ;
; -4.300 ; processor:processor1|control:control1|present[3] ; processor:processor1|ac:ac1|dataout[7]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.103     ; 5.192      ;
; -4.296 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:dar|dataout[2]                                                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.200      ; 5.491      ;
; -4.287 ; processor:processor1|control:control1|present[3] ; processor:processor1|regr:ir|dataout[0]                                                                        ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.261      ; 5.543      ;
; -4.284 ; processor:processor1|control:control1|present[2] ; processor:processor1|ac:ac1|dataout[7]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.103     ; 5.176      ;
; -4.275 ; processor:processor1|control:control1|present[3] ; processor:processor1|regrinc:regr_r3|dataout[7]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.186      ; 5.456      ;
; -4.274 ; processor:processor1|control:control1|present[3] ; selector:selector1|datain[7]                                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.092     ; 5.177      ;
; -4.270 ; processor:processor1|control:control1|present[3] ; processor:processor1|regrinc:regr_r2|dataout[3]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.187      ; 5.452      ;
; -4.268 ; processor:processor1|control:control1|present[3] ; processor:processor1|ac:ac1|dataout[4]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.093     ; 5.170      ;
; -4.266 ; processor:processor1|control:control1|present[3] ; selector:selector1|datain[3]                                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.092     ; 5.169      ;
; -4.264 ; processor:processor1|control:control1|present[3] ; processor:processor1|regr:regr_r4|dataout[0]                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.193      ; 5.452      ;
; -4.259 ; processor:processor1|control:control1|present[2] ; processor:processor1|regrinc:regr_r3|dataout[7]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.186      ; 5.440      ;
; -4.258 ; processor:processor1|control:control1|present[2] ; selector:selector1|datain[7]                                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.092     ; 5.161      ;
; -4.258 ; processor:processor1|control:control1|present[3] ; processor:processor1|ac:ac1|dataout[0]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.093     ; 5.160      ;
; -4.256 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:regr_r3|dataout[14]                                                               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.186      ; 5.437      ;
; -4.255 ; processor:processor1|control:control1|present[2] ; selector:selector1|datain[5]                                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.092     ; 5.158      ;
; -4.244 ; processor:processor1|control:control1|present[3] ; processor:processor1|regr:regr_r5|dataout[0]                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.218      ; 5.457      ;
; -4.243 ; processor:processor1|control:control1|present[2] ; processor:processor1|regrinc:dar|dataout[5]                                                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.200      ; 5.438      ;
; -4.240 ; processor:processor1|control:control1|present[3] ; processor:processor1|regrinc:dar|dataout[2]                                                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.200      ; 5.435      ;
; -4.232 ; processor:processor1|control:control1|present[3] ; selector:selector1|datain[0]                                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.092     ; 5.135      ;
; -4.231 ; processor:processor1|control:control1|present[2] ; processor:processor1|ac:ac1|dataout[5]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.183      ; 5.409      ;
; -4.231 ; processor:processor1|control:control1|present[3] ; processor:processor1|regrinc:dar|dataout[0]                                                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.200      ; 5.426      ;
; -4.226 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:dar|dataout[11]                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.200      ; 5.421      ;
; -4.220 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:dar|dataout[14]                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.200      ; 5.415      ;
; -4.215 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:regr_r1|dataout[4]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.186      ; 5.396      ;
; -4.210 ; processor:processor1|control:control1|present[1] ; processor:processor1|regrinc:regr_r2|dataout[7]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.187      ; 5.392      ;
; -4.210 ; processor:processor1|control:control1|present[2] ; processor:processor1|regr:reg_r|dataout[0]                                                                     ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.210      ; 5.415      ;
; -4.208 ; processor:processor1|control:control1|present[2] ; processor:processor1|ac:ac1|dataout[1]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.093     ; 5.110      ;
; -4.206 ; processor:processor1|control:control1|present[2] ; processor:processor1|regrinc:regr_r1|dataout[4]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.186      ; 5.387      ;
; -4.205 ; processor:processor1|control:control1|present[1] ; processor:processor1|regrinc:pc|dataout[14]                                                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.100     ; 5.100      ;
; -4.204 ; processor:processor1|control:control1|present[0] ; processor:processor1|ac:ac1|dataout[1]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.093     ; 5.106      ;
; -4.203 ; processor:processor1|control:control1|present[4] ; instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ram_block1a0~portb_address_reg0 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.185      ; 5.408      ;
; -4.200 ; processor:processor1|control:control1|present[3] ; processor:processor1|regrinc:regr_r3|dataout[14]                                                               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.186      ; 5.381      ;
; -4.199 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:regr_r1|dataout[14]                                                               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.186      ; 5.380      ;
; -4.198 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:regr_r1|dataout[7]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.186      ; 5.379      ;
; -4.196 ; processor:processor1|control:control1|present[1] ; processor:processor1|regr:reg_r|dataout[0]                                                                     ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.210      ; 5.401      ;
; -4.195 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:regr_r2|dataout[4]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.187      ; 5.377      ;
; -4.195 ; processor:processor1|control:control1|present[0] ; selector:selector1|datain[5]                                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.092     ; 5.098      ;
; -4.194 ; processor:processor1|control:control1|present[5] ; processor:processor1|regrinc:regr_r2|dataout[7]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.187      ; 5.376      ;
; -4.193 ; processor:processor1|control:control1|present[2] ; processor:processor1|regrinc:regr_r3|dataout[1]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.186      ; 5.374      ;
; -4.191 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:dar|dataout[15]                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.200      ; 5.386      ;
; -4.189 ; processor:processor1|control:control1|present[5] ; processor:processor1|regrinc:pc|dataout[14]                                                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.100     ; 5.084      ;
; -4.189 ; processor:processor1|control:control1|present[2] ; processor:processor1|regrinc:pc|dataout[14]                                                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.100     ; 5.084      ;
; -4.189 ; processor:processor1|control:control1|present[1] ; processor:processor1|ac:ac1|dataout[4]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.093     ; 5.091      ;
; -4.189 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:regr_r3|dataout[1]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.186      ; 5.370      ;
; -4.188 ; processor:processor1|control:control1|present[2] ; processor:processor1|regr:ir|dataout[0]                                                                        ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.261      ; 5.444      ;
; -4.186 ; processor:processor1|control:control1|present[2] ; processor:processor1|regrinc:regr_r2|dataout[4]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.187      ; 5.368      ;
; -4.183 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:dar|dataout[5]                                                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.200      ; 5.378      ;
; -4.180 ; processor:processor1|control:control1|present[0] ; processor:processor1|regr:regr_r4|dataout[11]                                                                  ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.251      ; 5.426      ;
; -4.178 ; processor:processor1|control:control1|present[1] ; processor:processor1|regr:ir|dataout[0]                                                                        ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.261      ; 5.434      ;
; -4.177 ; processor:processor1|control:control1|present[2] ; processor:processor1|regrinc:regr_r2|dataout[5]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.187      ; 5.359      ;
; -4.177 ; processor:processor1|control:control1|present[1] ; processor:processor1|ac:ac1|dataout[7]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.103     ; 5.069      ;
; -4.171 ; processor:processor1|control:control1|present[0] ; processor:processor1|ac:ac1|dataout[5]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.183      ; 5.349      ;
; -4.170 ; processor:processor1|control:control1|present[3] ; processor:processor1|regrinc:dar|dataout[11]                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.200      ; 5.365      ;
; -4.167 ; processor:processor1|control:control1|present[0] ; instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ram_block1a0~porta_datain_reg0  ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.188      ; 5.375      ;
; -4.166 ; processor:processor1|control:control1|present[5] ; processor:processor1|regr:reg_r|dataout[0]                                                                     ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.210      ; 5.371      ;
; -4.165 ; processor:processor1|control:control1|present[2] ; processor:processor1|regrinc:pc|dataout[5]                                                                     ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.198      ; 5.358      ;
; -4.164 ; processor:processor1|control:control1|present[3] ; processor:processor1|regrinc:dar|dataout[14]                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.200      ; 5.359      ;
; -4.162 ; processor:processor1|control:control1|present[2] ; processor:processor1|regr:regr_r4|dataout[0]                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.193      ; 5.350      ;
; -4.161 ; processor:processor1|control:control1|present[2] ; processor:processor1|regrinc:regr_r1|dataout[5]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.186      ; 5.342      ;
; -4.161 ; processor:processor1|control:control1|present[5] ; processor:processor1|ac:ac1|dataout[7]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.103     ; 5.053      ;
; -4.161 ; processor:processor1|control:control1|present[2] ; processor:processor1|ac:ac1|dataout[0]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.093     ; 5.063      ;
; -4.161 ; processor:processor1|control:control1|present[3] ; processor:processor1|ac:ac1|dataout[1]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.093     ; 5.063      ;
; -4.158 ; processor:processor1|control:control1|present[0] ; processor:processor1|regr:regr_r5|dataout[15]                                                                  ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.257      ; 5.410      ;
; -4.158 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:regr_r1|dataout[0]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.186      ; 5.339      ;
; -4.158 ; processor:processor1|control:control1|present[2] ; selector:selector1|datain[3]                                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.092     ; 5.061      ;
; -4.155 ; processor:processor1|control:control1|present[1] ; processor:processor1|regr:regr_r4|dataout[0]                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.193      ; 5.343      ;
; -4.154 ; processor:processor1|control:control1|present[0] ; instr_memory:instr_memory1|ram_rtl_0_bypass[25]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.197      ; 5.346      ;
; -4.152 ; processor:processor1|control:control1|present[0] ; processor:processor1|regr:ir|dataout[7]                                                                        ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.261      ; 5.408      ;
; -4.152 ; processor:processor1|control:control1|present[1] ; processor:processor1|regrinc:regr_r3|dataout[7]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.186      ; 5.333      ;
; -4.151 ; processor:processor1|control:control1|present[0] ; instr_memory:instr_memory1|ram_rtl_0_bypass[31]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.236      ; 5.382      ;
; -4.151 ; processor:processor1|control:control1|present[1] ; selector:selector1|datain[7]                                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.092     ; 5.054      ;
; -4.149 ; processor:processor1|control:control1|present[1] ; processor:processor1|ac:ac1|dataout[0]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.093     ; 5.051      ;
; -4.148 ; processor:processor1|control:control1|present[5] ; processor:processor1|regr:ir|dataout[0]                                                                        ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.261      ; 5.404      ;
; -4.147 ; processor:processor1|control:control1|present[1] ; processor:processor1|regrinc:regr_r2|dataout[3]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.187      ; 5.329      ;
; -4.146 ; processor:processor1|control:control1|present[3] ; processor:processor1|regrinc:regr_r3|dataout[1]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.186      ; 5.327      ;
+--------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'fast_clock'                                                                                                                      ;
+--------+-------------------------------+-------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -0.030 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; fast_clock  ; 0.500        ; 2.206      ; 2.901      ;
; 0.043  ; slowclock:slowclock1|counter  ; slowclock:slowclock1|clockout ; fast_clock                    ; fast_clock  ; 1.000        ; -0.057     ; 0.895      ;
; 0.355  ; slowclock:slowclock1|counter  ; slowclock:slowclock1|counter  ; fast_clock                    ; fast_clock  ; 1.000        ; -0.057     ; 0.583      ;
; 0.533  ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; fast_clock  ; 1.000        ; 2.206      ; 2.838      ;
+--------+-------------------------------+-------------------------------+-------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'fast_clock'                                                                                                                      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.028 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; fast_clock  ; 0.000        ; 2.293      ; 2.675      ;
; 0.318 ; slowclock:slowclock1|counter  ; slowclock:slowclock1|counter  ; fast_clock                    ; fast_clock  ; 0.000        ; 0.057      ; 0.519      ;
; 0.572 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; fast_clock  ; -0.500       ; 2.293      ; 2.719      ;
; 0.592 ; slowclock:slowclock1|counter  ; slowclock:slowclock1|clockout ; fast_clock                    ; fast_clock  ; 0.000        ; 0.057      ; 0.793      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'slowclock:slowclock1|clockout'                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.309 ; communicate:communicate1|next.tx_send_wait                            ; communicate:communicate1|next.tx_send_wait                            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; communicate:communicate1|en_com                                       ; communicate:communicate1|en_com                                       ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; processor:processor1|dm_en                                            ; processor:processor1|dm_en                                            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; selector:selector1|data_write_en                                      ; selector:selector1|data_write_en                                      ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; main_control:main_control1|present.process                            ; main_control:main_control1|present.process                            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; main_control:main_control1|present.transmit                           ; main_control:main_control1|present.transmit                           ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; communicate:communicate1|next.0000                                    ; communicate:communicate1|next.0000                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; main_control:main_control1|present.00                                 ; main_control:main_control1|present.00                                 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; communicate:communicate1|next.rx_get                                  ; communicate:communicate1|next.rx_get                                  ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; communicate:communicate1|tx_enable                                    ; communicate:communicate1|tx_enable                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; communicate:communicate1|async_transmitter:tx|TxD_shift[7]            ; communicate:communicate1|async_transmitter:tx|TxD_shift[7]            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; main_control:main_control1|present.alldone                            ; main_control:main_control1|present.alldone                            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; main_control:main_control1|g2                                         ; main_control:main_control1|g2                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; main_control:main_control1|g3                                         ; main_control:main_control1|g3                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; communicate:communicate1|async_receiver:rx|Filter_cnt[1]              ; communicate:communicate1|async_receiver:rx|Filter_cnt[1]              ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; communicate:communicate1|async_receiver:rx|Filter_cnt[0]              ; communicate:communicate1|async_receiver:rx|Filter_cnt[0]              ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; communicate:communicate1|async_receiver:rx|RxD_bit                    ; communicate:communicate1|async_receiver:rx|RxD_bit                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; communicate:communicate1|async_receiver:rx|RxD_state[0]               ; communicate:communicate1|async_receiver:rx|RxD_state[0]               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; communicate:communicate1|async_receiver:rx|RxD_state[2]               ; communicate:communicate1|async_receiver:rx|RxD_state[2]               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; communicate:communicate1|async_receiver:rx|RxD_state[1]               ; communicate:communicate1|async_receiver:rx|RxD_state[1]               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; communicate:communicate1|async_receiver:rx|RxD_state[3]               ; communicate:communicate1|async_receiver:rx|RxD_state[3]               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; communicate:communicate1|async_receiver:rx|OversamplingCnt[1]         ; communicate:communicate1|async_receiver:rx|OversamplingCnt[1]         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; communicate:communicate1|async_receiver:rx|OversamplingCnt[2]         ; communicate:communicate1|async_receiver:rx|OversamplingCnt[2]         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; communicate:communicate1|async_transmitter:tx|TxD_state[0]            ; communicate:communicate1|async_transmitter:tx|TxD_state[0]            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; communicate:communicate1|async_transmitter:tx|TxD_state[3]            ; communicate:communicate1|async_transmitter:tx|TxD_state[3]            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; communicate:communicate1|async_transmitter:tx|TxD_state[1]            ; communicate:communicate1|async_transmitter:tx|TxD_state[1]            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; main_control:main_control1|g1                                         ; main_control:main_control1|g1                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.511      ;
; 0.310 ; communicate:communicate1|next.tx_end                                  ; communicate:communicate1|next.tx_end                                  ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.057      ; 0.511      ;
; 0.317 ; communicate:communicate1|async_receiver:rx|BaudTickGen:tickgen|Acc[4] ; communicate:communicate1|async_receiver:rx|BaudTickGen:tickgen|Acc[4] ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.519      ;
; 0.317 ; communicate:communicate1|async_receiver:rx|OversamplingCnt[0]         ; communicate:communicate1|async_receiver:rx|OversamplingCnt[0]         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.519      ;
; 0.318 ; process_switch_buffer[9]                                              ; process_switch_buffer[9]                                              ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.071      ; 0.533      ;
; 0.332 ; transmit_switch_buffer[9]                                             ; transmit_switch_buffer[9]                                             ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.534      ;
; 0.333 ; communicate:communicate1|async_transmitter:tx|TxD_shift[5]            ; communicate:communicate1|async_transmitter:tx|TxD_shift[4]            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.535      ;
; 0.334 ; communicate:communicate1|async_transmitter:tx|TxD_shift[3]            ; communicate:communicate1|async_transmitter:tx|TxD_shift[2]            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.536      ;
; 0.335 ; communicate:communicate1|next_receive_addr[13]                        ; communicate:communicate1|receive_addr[13]                             ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.057      ; 0.536      ;
; 0.335 ; communicate:communicate1|async_transmitter:tx|TxD_shift[2]            ; communicate:communicate1|async_transmitter:tx|TxD_shift[1]            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.537      ;
; 0.335 ; processor:processor1|dm_en                                            ; selector:selector1|data_write_en                                      ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.537      ;
; 0.335 ; communicate:communicate1|async_receiver:rx|RxD_sync[0]                ; communicate:communicate1|async_receiver:rx|RxD_sync[1]                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.537      ;
; 0.336 ; communicate:communicate1|async_receiver:rx|OversamplingCnt[0]         ; communicate:communicate1|async_receiver:rx|OversamplingCnt[1]         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.538      ;
; 0.337 ; instr_memory:instr_memory1|ram_rtl_0_bypass[34]                       ; instr_memory:instr_memory1|instr_out[8]                               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.057      ; 0.538      ;
; 0.339 ; communicate:communicate1|async_receiver:rx|OversamplingCnt[0]         ; communicate:communicate1|async_receiver:rx|OversamplingCnt[2]         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.541      ;
; 0.339 ; communicate:communicate1|async_receiver:rx|Filter_cnt[0]              ; communicate:communicate1|async_receiver:rx|Filter_cnt[1]              ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.541      ;
; 0.339 ; communicate:communicate1|async_receiver:rx|Filter_cnt[1]              ; communicate:communicate1|async_receiver:rx|Filter_cnt[0]              ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.541      ;
; 0.340 ; communicate:communicate1|async_receiver:rx|Filter_cnt[0]              ; communicate:communicate1|async_receiver:rx|RxD_bit                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.542      ;
; 0.341 ; begin_transmit                                                        ; main_control:main_control1|g2                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.543      ;
; 0.351 ; communicate:communicate1|async_receiver:rx|RxD_state[1]               ; communicate:communicate1|async_receiver:rx|RxD_state[3]               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.553      ;
; 0.352 ; communicate:communicate1|async_receiver:rx|RxD_state[1]               ; communicate:communicate1|async_receiver:rx|RxD_state[2]               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.554      ;
; 0.352 ; communicate:communicate1|async_transmitter:tx|TxD_state[1]            ; communicate:communicate1|async_transmitter:tx|TxD_state[3]            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.554      ;
; 0.358 ; selector:selector1|data_addr[4]                                       ; datamemory:datamemory1|ram_rtl_0_bypass[9]                            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.560      ;
; 0.359 ; communicate:communicate1|receive_addr[13]                             ; communicate:communicate1|next_receive_addr[13]                        ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.057      ; 0.560      ;
; 0.361 ; selector:selector1|data_addr[5]                                       ; datamemory:datamemory1|ram_rtl_0_bypass[11]                           ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.563      ;
; 0.366 ; communicate:communicate1|async_receiver:rx|RxD_state[3]               ; communicate:communicate1|async_receiver:rx|RxD_state[0]               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.568      ;
; 0.369 ; main_control:main_control1|present.process                            ; main_control:main_control1|present.transmit                           ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.571      ;
; 0.369 ; communicate:communicate1|async_receiver:rx|RxD_state[3]               ; communicate:communicate1|async_receiver:rx|RxD_state[1]               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.571      ;
; 0.400 ; communicate:communicate1|async_transmitter:tx|TxD_state[3]            ; communicate:communicate1|async_transmitter:tx|TxD_state[2]            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.602      ;
; 0.403 ; processor:processor1|control:control1|present[4]                      ; processor:processor1|control:control1|present[5]                      ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.059      ; 0.606      ;
; 0.410 ; instr_memory:instr_memory1|ram_rtl_0_bypass[30]                       ; instr_memory:instr_memory1|instr_out[6]                               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.071      ; 0.625      ;
; 0.412 ; instr_memory:instr_memory1|ram_rtl_0_bypass[20]                       ; instr_memory:instr_memory1|instr_out[1]                               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.070      ; 0.626      ;
; 0.416 ; communicate:communicate1|async_transmitter:tx|TxD_state[3]            ; communicate:communicate1|async_transmitter:tx|TxD_state[1]            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.618      ;
; 0.421 ; instr_memory:instr_memory1|ram_rtl_0_bypass[25]                       ; instr_memory:instr_memory1|instr_out[4]                               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.070      ; 0.635      ;
; 0.431 ; communicate:communicate1|addr_com[6]                                  ; selector:selector1|data_addr[6]                                       ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.633      ;
; 0.433 ; communicate:communicate1|async_transmitter:tx|TxD_shift[6]            ; communicate:communicate1|async_transmitter:tx|TxD_shift[5]            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.635      ;
; 0.434 ; communicate:communicate1|async_transmitter:tx|TxD_shift[7]            ; communicate:communicate1|async_transmitter:tx|TxD_shift[6]            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.636      ;
; 0.437 ; instr_memory:instr_memory1|ram_rtl_0_bypass[38]                       ; instr_memory:instr_memory1|instr_out[10]                              ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.057      ; 0.638      ;
; 0.437 ; communicate:communicate1|async_receiver:rx|RxD_data[1]                ; communicate:communicate1|async_receiver:rx|RxD_data[0]                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.639      ;
; 0.440 ; communicate:communicate1|async_receiver:rx|RxD_data[6]                ; communicate:communicate1|async_receiver:rx|RxD_data[5]                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.642      ;
; 0.441 ; communicate:communicate1|async_receiver:rx|RxD_data[5]                ; communicate:communicate1|async_receiver:rx|RxD_data[4]                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.643      ;
; 0.441 ; communicate:communicate1|async_receiver:rx|RxD_data[4]                ; communicate:communicate1|async_receiver:rx|RxD_data[3]                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.643      ;
; 0.441 ; communicate:communicate1|async_receiver:rx|RxD_data[3]                ; communicate:communicate1|async_receiver:rx|RxD_data[2]                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.643      ;
; 0.441 ; communicate:communicate1|async_receiver:rx|RxD_data[2]                ; communicate:communicate1|async_receiver:rx|RxD_data[1]                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.643      ;
; 0.458 ; communicate:communicate1|async_transmitter:tx|TxD_shift[4]            ; communicate:communicate1|async_transmitter:tx|TxD_shift[3]            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.660      ;
; 0.467 ; communicate:communicate1|next_receive_addr[4]                         ; communicate:communicate1|receive_addr[4]                              ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.669      ;
; 0.467 ; communicate:communicate1|next_receive_addr[12]                        ; communicate:communicate1|receive_addr[12]                             ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.057      ; 0.668      ;
; 0.467 ; communicate:communicate1|next_receive_addr[14]                        ; communicate:communicate1|receive_addr[14]                             ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.057      ; 0.668      ;
; 0.468 ; communicate:communicate1|next_receive_addr[10]                        ; communicate:communicate1|receive_addr[10]                             ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.057      ; 0.669      ;
; 0.468 ; communicate:communicate1|next_trans_addr[3]                           ; communicate:communicate1|trans_addr[3]                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.057      ; 0.669      ;
; 0.468 ; communicate:communicate1|next_trans_addr[8]                           ; communicate:communicate1|trans_addr[8]                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.057      ; 0.669      ;
; 0.468 ; communicate:communicate1|next_trans_addr[9]                           ; communicate:communicate1|trans_addr[9]                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.057      ; 0.669      ;
; 0.469 ; communicate:communicate1|next_receive_addr[2]                         ; communicate:communicate1|receive_addr[2]                              ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.057      ; 0.670      ;
; 0.469 ; communicate:communicate1|next_receive_addr[15]                        ; communicate:communicate1|receive_addr[15]                             ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.057      ; 0.670      ;
; 0.470 ; communicate:communicate1|next_receive_addr[7]                         ; communicate:communicate1|receive_addr[7]                              ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.057      ; 0.671      ;
; 0.471 ; communicate:communicate1|next_trans_addr[6]                           ; communicate:communicate1|trans_addr[6]                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.057      ; 0.672      ;
; 0.472 ; communicate:communicate1|receive_addr[14]                             ; communicate:communicate1|next_receive_addr[14]                        ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.057      ; 0.673      ;
; 0.472 ; communicate:communicate1|async_receiver:rx|RxD_data[4]                ; selector:selector1|datain[4]                                          ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.674      ;
; 0.473 ; communicate:communicate1|async_receiver:rx|RxD_data[1]                ; selector:selector1|datain[1]                                          ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.675      ;
; 0.474 ; communicate:communicate1|async_receiver:rx|RxD_data[6]                ; selector:selector1|datain[6]                                          ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.676      ;
; 0.474 ; communicate:communicate1|async_receiver:rx|RxD_data[2]                ; selector:selector1|datain[2]                                          ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.676      ;
; 0.475 ; communicate:communicate1|async_receiver:rx|RxD_data[5]                ; selector:selector1|datain[5]                                          ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.677      ;
; 0.476 ; communicate:communicate1|next.tx_send_wait                            ; communicate:communicate1|next.tx_update                               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.678      ;
; 0.476 ; communicate:communicate1|next.tx_send                                 ; communicate:communicate1|tx_enable                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.678      ;
; 0.476 ; communicate:communicate1|async_receiver:rx|RxD_data[3]                ; selector:selector1|datain[3]                                          ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.678      ;
; 0.478 ; communicate:communicate1|next_trans_addr[15]                          ; communicate:communicate1|trans_addr[15]                               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.057      ; 0.679      ;
; 0.486 ; selector:selector1|data_addr[8]                                       ; datamemory:datamemory1|ram_rtl_0_bypass[17]                           ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.057      ; 0.687      ;
; 0.489 ; instr_memory:instr_memory1|ram_rtl_0_bypass[29]                       ; instr_memory:instr_memory1|instr_out[6]                               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.071      ; 0.704      ;
; 0.490 ; process_switch_buffer[1]                                              ; process_switch_buffer[1]                                              ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.071      ; 0.705      ;
; 0.492 ; process_switch_buffer[3]                                              ; process_switch_buffer[3]                                              ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.071      ; 0.707      ;
; 0.493 ; process_switch_buffer[2]                                              ; process_switch_buffer[2]                                              ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.071      ; 0.708      ;
; 0.493 ; process_switch_buffer[7]                                              ; process_switch_buffer[7]                                              ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.071      ; 0.708      ;
; 0.494 ; process_switch_buffer[4]                                              ; process_switch_buffer[4]                                              ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.071      ; 0.709      ;
; 0.498 ; communicate:communicate1|addr_com[7]                                  ; selector:selector1|data_addr[7]                                       ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.058      ; 0.700      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'fast_clock'                                                                 ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; fast_clock ; Rise       ; fast_clock                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; fast_clock ; Rise       ; slowclock:slowclock1|clockout    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; fast_clock ; Rise       ; slowclock:slowclock1|counter     ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width  ; fast_clock ; Rise       ; slowclock:slowclock1|clockout    ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width  ; fast_clock ; Rise       ; slowclock:slowclock1|counter     ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; fast_clock ; Rise       ; fast_clock~input|o               ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; fast_clock ; Rise       ; fast_clock~inputclkctrl|inclk[0] ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; fast_clock ; Rise       ; fast_clock~inputclkctrl|outclk   ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; fast_clock ; Rise       ; slowclock1|clockout|clk          ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; fast_clock ; Rise       ; slowclock1|counter|clk           ;
; 0.379  ; 0.595        ; 0.216          ; High Pulse Width ; fast_clock ; Rise       ; slowclock:slowclock1|clockout    ;
; 0.379  ; 0.595        ; 0.216          ; High Pulse Width ; fast_clock ; Rise       ; slowclock:slowclock1|counter     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; fast_clock ; Rise       ; fast_clock~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; fast_clock ; Rise       ; fast_clock~input|i               ;
; 0.619  ; 0.619        ; 0.000          ; High Pulse Width ; fast_clock ; Rise       ; slowclock1|clockout|clk          ;
; 0.619  ; 0.619        ; 0.000          ; High Pulse Width ; fast_clock ; Rise       ; slowclock1|counter|clk           ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; fast_clock ; Rise       ; fast_clock~inputclkctrl|inclk[0] ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; fast_clock ; Rise       ; fast_clock~inputclkctrl|outclk   ;
; 0.656  ; 0.656        ; 0.000          ; High Pulse Width ; fast_clock ; Rise       ; fast_clock~input|o               ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'slowclock:slowclock1|clockout'                                                                                                                                      ;
+--------+--------------+----------------+------------+-------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                         ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------+-------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a10~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a11~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a13~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a14~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a15~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a16~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a17~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a18~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a19~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a20~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a21~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a22~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a23~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a24~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a25~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a25~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a25~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a26~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a26~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a26~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a27~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a27~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a27~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a28~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a28~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a28~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a29~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a29~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a29~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a2~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a30~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a30~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a30~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a31~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a31~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ram_block1a31~portb_address_reg0 ;
+--------+--------------+----------------+------------+-------------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+----------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port      ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+----------------+-------------------------------+--------+--------+------------+-------------------------------+
; data_from_pc   ; slowclock:slowclock1|clockout ; -0.366 ; -0.206 ; Rise       ; slowclock:slowclock1|clockout ;
; start_process  ; slowclock:slowclock1|clockout ; -0.054 ; 0.150  ; Rise       ; slowclock:slowclock1|clockout ;
; start_transmit ; slowclock:slowclock1|clockout ; 3.021  ; 3.412  ; Rise       ; slowclock:slowclock1|clockout ;
+----------------+-------------------------------+--------+--------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+----------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port      ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+----------------+-------------------------------+--------+--------+------------+-------------------------------+
; data_from_pc   ; slowclock:slowclock1|clockout ; 0.667  ; 0.501  ; Rise       ; slowclock:slowclock1|clockout ;
; start_process  ; slowclock:slowclock1|clockout ; 1.297  ; 1.047  ; Rise       ; slowclock:slowclock1|clockout ;
; start_transmit ; slowclock:slowclock1|clockout ; -1.704 ; -2.144 ; Rise       ; slowclock:slowclock1|clockout ;
+----------------+-------------------------------+--------+--------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+------------+-------------------------------+-------+-------+------------+-------------------------------+
; Data Port  ; Clock Port                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+------------+-------------------------------+-------+-------+------------+-------------------------------+
; data_to_pc ; slowclock:slowclock1|clockout ; 7.000 ; 6.882 ; Rise       ; slowclock:slowclock1|clockout ;
; g1         ; slowclock:slowclock1|clockout ; 5.400 ; 5.327 ; Rise       ; slowclock:slowclock1|clockout ;
; g2         ; slowclock:slowclock1|clockout ; 6.774 ; 6.754 ; Rise       ; slowclock:slowclock1|clockout ;
; g3         ; slowclock:slowclock1|clockout ; 6.515 ; 6.414 ; Rise       ; slowclock:slowclock1|clockout ;
; l1         ; slowclock:slowclock1|clockout ; 6.623 ; 6.580 ; Rise       ; slowclock:slowclock1|clockout ;
; l2         ; slowclock:slowclock1|clockout ; 6.911 ; 6.944 ; Rise       ; slowclock:slowclock1|clockout ;
; l3         ; slowclock:slowclock1|clockout ; 6.274 ; 6.212 ; Rise       ; slowclock:slowclock1|clockout ;
+------------+-------------------------------+-------+-------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+------------+-------------------------------+-------+-------+------------+-------------------------------+
; Data Port  ; Clock Port                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+------------+-------------------------------+-------+-------+------------+-------------------------------+
; data_to_pc ; slowclock:slowclock1|clockout ; 6.559 ; 6.480 ; Rise       ; slowclock:slowclock1|clockout ;
; g1         ; slowclock:slowclock1|clockout ; 5.207 ; 5.133 ; Rise       ; slowclock:slowclock1|clockout ;
; g2         ; slowclock:slowclock1|clockout ; 6.548 ; 6.528 ; Rise       ; slowclock:slowclock1|clockout ;
; g3         ; slowclock:slowclock1|clockout ; 6.277 ; 6.177 ; Rise       ; slowclock:slowclock1|clockout ;
; l1         ; slowclock:slowclock1|clockout ; 6.374 ; 6.330 ; Rise       ; slowclock:slowclock1|clockout ;
; l2         ; slowclock:slowclock1|clockout ; 6.400 ; 6.560 ; Rise       ; slowclock:slowclock1|clockout ;
; l3         ; slowclock:slowclock1|clockout ; 6.039 ; 5.977 ; Rise       ; slowclock:slowclock1|clockout ;
+------------+-------------------------------+-------+-------+------------+-------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                     ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; slowclock:slowclock1|clockout ; -2.536 ; -821.547      ;
; fast_clock                    ; 0.080  ; 0.000         ;
+-------------------------------+--------+---------------+


+--------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                      ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; fast_clock                    ; -0.079 ; -0.079        ;
; slowclock:slowclock1|clockout ; 0.185  ; 0.000         ;
+-------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary       ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; fast_clock                    ; -3.000 ; -5.052        ;
; slowclock:slowclock1|clockout ; -1.000 ; -753.000      ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'slowclock:slowclock1|clockout'                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                        ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -2.536 ; processor:processor1|control:control1|present[0] ; instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ram_block1a0~portb_address_reg0 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.112      ; 3.657      ;
; -2.486 ; processor:processor1|control:control1|present[3] ; instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ram_block1a0~portb_address_reg0 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.112      ; 3.607      ;
; -2.479 ; processor:processor1|control:control1|present[0] ; processor:processor1|regr:reg_r|dataout[0]                                                                     ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.118      ; 3.584      ;
; -2.462 ; processor:processor1|control:control1|present[0] ; processor:processor1|regr:ir|dataout[0]                                                                        ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.156      ; 3.605      ;
; -2.454 ; processor:processor1|control:control1|present[2] ; instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ram_block1a0~portb_address_reg0 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.112      ; 3.575      ;
; -2.450 ; processor:processor1|control:control1|present[0] ; processor:processor1|ac:ac1|dataout[4]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.065     ; 3.372      ;
; -2.447 ; processor:processor1|control:control1|present[0] ; processor:processor1|ac:ac1|dataout[0]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.065     ; 3.369      ;
; -2.437 ; processor:processor1|control:control1|present[0] ; processor:processor1|regr:regr_r4|dataout[0]                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.110      ; 3.534      ;
; -2.429 ; processor:processor1|control:control1|present[3] ; processor:processor1|regr:reg_r|dataout[0]                                                                     ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.118      ; 3.534      ;
; -2.428 ; processor:processor1|control:control1|present[0] ; processor:processor1|regr:regr_r5|dataout[0]                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.124      ; 3.539      ;
; -2.423 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:regr_r2|dataout[7]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.106      ; 3.516      ;
; -2.418 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:dar|dataout[0]                                                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.110      ; 3.515      ;
; -2.417 ; processor:processor1|control:control1|present[5] ; instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ram_block1a0~portb_address_reg0 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.112      ; 3.538      ;
; -2.415 ; processor:processor1|control:control1|present[1] ; instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ram_block1a0~portb_address_reg0 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.112      ; 3.536      ;
; -2.414 ; processor:processor1|control:control1|present[0] ; processor:processor1|ac:ac1|dataout[7]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.071     ; 3.330      ;
; -2.414 ; processor:processor1|control:control1|present[0] ; selector:selector1|datain[0]                                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.064     ; 3.337      ;
; -2.412 ; processor:processor1|control:control1|present[3] ; processor:processor1|regr:ir|dataout[0]                                                                        ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.156      ; 3.555      ;
; -2.409 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:pc|dataout[14]                                                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.068     ; 3.328      ;
; -2.400 ; processor:processor1|control:control1|present[0] ; selector:selector1|datain[3]                                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.064     ; 3.323      ;
; -2.400 ; processor:processor1|control:control1|present[2] ; processor:processor1|ac:ac1|dataout[4]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.065     ; 3.322      ;
; -2.400 ; processor:processor1|control:control1|present[3] ; processor:processor1|ac:ac1|dataout[4]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.065     ; 3.322      ;
; -2.397 ; processor:processor1|control:control1|present[3] ; processor:processor1|ac:ac1|dataout[0]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.065     ; 3.319      ;
; -2.396 ; processor:processor1|control:control1|present[0] ; selector:selector1|datain[7]                                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.064     ; 3.319      ;
; -2.387 ; processor:processor1|control:control1|present[3] ; processor:processor1|regr:regr_r4|dataout[0]                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.110      ; 3.484      ;
; -2.378 ; processor:processor1|control:control1|present[3] ; processor:processor1|regr:regr_r5|dataout[0]                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.124      ; 3.489      ;
; -2.373 ; processor:processor1|control:control1|present[3] ; processor:processor1|regrinc:regr_r2|dataout[7]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.106      ; 3.466      ;
; -2.371 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:regr_r2|dataout[3]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.106      ; 3.464      ;
; -2.368 ; processor:processor1|control:control1|present[3] ; processor:processor1|regrinc:dar|dataout[0]                                                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.110      ; 3.465      ;
; -2.365 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:dar|dataout[2]                                                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.110      ; 3.462      ;
; -2.365 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:regr_r3|dataout[7]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.105      ; 3.457      ;
; -2.364 ; processor:processor1|control:control1|present[3] ; processor:processor1|ac:ac1|dataout[7]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.071     ; 3.280      ;
; -2.364 ; processor:processor1|control:control1|present[3] ; selector:selector1|datain[0]                                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.064     ; 3.287      ;
; -2.361 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:regr_r1|dataout[4]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.105      ; 3.453      ;
; -2.360 ; processor:processor1|control:control1|present[5] ; processor:processor1|regr:reg_r|dataout[0]                                                                     ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.118      ; 3.465      ;
; -2.359 ; processor:processor1|control:control1|present[3] ; processor:processor1|regrinc:pc|dataout[14]                                                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.068     ; 3.278      ;
; -2.358 ; processor:processor1|control:control1|present[1] ; processor:processor1|regr:reg_r|dataout[0]                                                                     ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.118      ; 3.463      ;
; -2.354 ; processor:processor1|control:control1|present[0] ; processor:processor1|ac:ac1|dataout[1]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.065     ; 3.276      ;
; -2.354 ; processor:processor1|control:control1|present[2] ; processor:processor1|regr:reg_r|dataout[0]                                                                     ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.118      ; 3.459      ;
; -2.350 ; processor:processor1|control:control1|present[3] ; selector:selector1|datain[3]                                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.064     ; 3.273      ;
; -2.346 ; processor:processor1|control:control1|present[2] ; processor:processor1|ac:ac1|dataout[5]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.103      ; 3.436      ;
; -2.346 ; processor:processor1|control:control1|present[3] ; selector:selector1|datain[7]                                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.064     ; 3.269      ;
; -2.344 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:regr_r2|dataout[4]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.106      ; 3.437      ;
; -2.343 ; processor:processor1|control:control1|present[5] ; processor:processor1|regr:ir|dataout[0]                                                                        ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.156      ; 3.486      ;
; -2.343 ; processor:processor1|control:control1|present[2] ; selector:selector1|datain[5]                                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.064     ; 3.266      ;
; -2.341 ; processor:processor1|control:control1|present[1] ; processor:processor1|regr:ir|dataout[0]                                                                        ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.156      ; 3.484      ;
; -2.341 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:regr_r3|dataout[14]                                                               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.105      ; 3.433      ;
; -2.341 ; processor:processor1|control:control1|present[2] ; processor:processor1|regrinc:regr_r2|dataout[7]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.106      ; 3.434      ;
; -2.337 ; processor:processor1|control:control1|present[2] ; processor:processor1|regr:ir|dataout[0]                                                                        ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.156      ; 3.480      ;
; -2.332 ; processor:processor1|control:control1|present[2] ; processor:processor1|ac:ac1|dataout[7]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.071     ; 3.248      ;
; -2.331 ; processor:processor1|control:control1|present[5] ; processor:processor1|ac:ac1|dataout[4]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.065     ; 3.253      ;
; -2.329 ; processor:processor1|control:control1|present[1] ; processor:processor1|ac:ac1|dataout[4]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.065     ; 3.251      ;
; -2.328 ; processor:processor1|control:control1|present[2] ; processor:processor1|regrinc:dar|dataout[5]                                                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.110      ; 3.425      ;
; -2.328 ; processor:processor1|control:control1|present[5] ; processor:processor1|ac:ac1|dataout[0]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.065     ; 3.250      ;
; -2.327 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:regr_r1|dataout[0]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.105      ; 3.419      ;
; -2.326 ; processor:processor1|control:control1|present[1] ; processor:processor1|ac:ac1|dataout[0]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.065     ; 3.248      ;
; -2.322 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:dar|dataout[14]                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.110      ; 3.419      ;
; -2.322 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:dar|dataout[11]                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.110      ; 3.419      ;
; -2.322 ; processor:processor1|control:control1|present[2] ; processor:processor1|ac:ac1|dataout[0]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.065     ; 3.244      ;
; -2.322 ; processor:processor1|control:control1|present[0] ; processor:processor1|ac:ac1|dataout[5]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.103      ; 3.412      ;
; -2.321 ; processor:processor1|control:control1|present[3] ; processor:processor1|regrinc:regr_r2|dataout[3]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.106      ; 3.414      ;
; -2.320 ; processor:processor1|control:control1|present[0] ; instr_memory:instr_memory1|ram_rtl_0_bypass[25]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.110      ; 3.417      ;
; -2.319 ; processor:processor1|control:control1|present[2] ; processor:processor1|ac:ac1|dataout[1]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.065     ; 3.241      ;
; -2.319 ; processor:processor1|control:control1|present[0] ; selector:selector1|datain[5]                                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.064     ; 3.242      ;
; -2.318 ; processor:processor1|control:control1|present[5] ; processor:processor1|regr:regr_r4|dataout[0]                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.110      ; 3.415      ;
; -2.316 ; processor:processor1|control:control1|present[1] ; processor:processor1|regr:regr_r4|dataout[0]                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.110      ; 3.413      ;
; -2.315 ; processor:processor1|control:control1|present[3] ; processor:processor1|regrinc:dar|dataout[2]                                                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.110      ; 3.412      ;
; -2.315 ; processor:processor1|control:control1|present[3] ; processor:processor1|regrinc:regr_r3|dataout[7]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.105      ; 3.407      ;
; -2.314 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:dar|dataout[15]                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.110      ; 3.411      ;
; -2.314 ; processor:processor1|control:control1|present[2] ; selector:selector1|datain[7]                                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.064     ; 3.237      ;
; -2.312 ; processor:processor1|control:control1|present[2] ; processor:processor1|regr:regr_r4|dataout[0]                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.110      ; 3.409      ;
; -2.311 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:regr_r3|dataout[0]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.105      ; 3.403      ;
; -2.311 ; processor:processor1|control:control1|present[2] ; processor:processor1|regrinc:regr_r1|dataout[4]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.105      ; 3.403      ;
; -2.311 ; processor:processor1|control:control1|present[3] ; processor:processor1|regrinc:regr_r1|dataout[4]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.105      ; 3.403      ;
; -2.310 ; processor:processor1|control:control1|present[0] ; instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ram_block1a0~porta_datain_reg0  ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.113      ; 3.432      ;
; -2.309 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:regr_r3|dataout[1]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.105      ; 3.401      ;
; -2.309 ; processor:processor1|control:control1|present[5] ; processor:processor1|regr:regr_r5|dataout[0]                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.124      ; 3.420      ;
; -2.307 ; processor:processor1|control:control1|present[1] ; processor:processor1|regr:regr_r5|dataout[0]                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.124      ; 3.418      ;
; -2.304 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:dar|dataout[4]                                                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.110      ; 3.401      ;
; -2.304 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:regr_r1|dataout[7]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.105      ; 3.396      ;
; -2.304 ; processor:processor1|control:control1|present[5] ; processor:processor1|regrinc:regr_r2|dataout[7]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.106      ; 3.397      ;
; -2.304 ; processor:processor1|control:control1|present[3] ; processor:processor1|ac:ac1|dataout[1]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.065     ; 3.226      ;
; -2.304 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:dar|dataout[5]                                                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.110      ; 3.401      ;
; -2.303 ; processor:processor1|control:control1|present[0] ; processor:processor1|regrinc:regr_r2|dataout[0]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.106      ; 3.396      ;
; -2.303 ; processor:processor1|control:control1|present[2] ; processor:processor1|regr:regr_r5|dataout[0]                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.124      ; 3.414      ;
; -2.302 ; processor:processor1|control:control1|present[0] ; instr_memory:instr_memory1|ram_rtl_0_bypass[31]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.141      ; 3.430      ;
; -2.302 ; processor:processor1|control:control1|present[4] ; instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ram_block1a0~portb_address_reg0 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.112      ; 3.423      ;
; -2.302 ; processor:processor1|control:control1|present[1] ; processor:processor1|regrinc:regr_r2|dataout[7]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.106      ; 3.395      ;
; -2.299 ; processor:processor1|control:control1|present[5] ; processor:processor1|regrinc:dar|dataout[0]                                                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.110      ; 3.396      ;
; -2.297 ; processor:processor1|control:control1|present[1] ; processor:processor1|regrinc:dar|dataout[0]                                                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.110      ; 3.394      ;
; -2.295 ; processor:processor1|control:control1|present[0] ; processor:processor1|regr:regr_r5|dataout[15]                                                                  ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.151      ; 3.433      ;
; -2.295 ; processor:processor1|control:control1|present[5] ; processor:processor1|ac:ac1|dataout[7]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.071     ; 3.211      ;
; -2.295 ; processor:processor1|control:control1|present[5] ; selector:selector1|datain[0]                                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.064     ; 3.218      ;
; -2.294 ; processor:processor1|control:control1|present[2] ; processor:processor1|regrinc:regr_r2|dataout[4]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.106      ; 3.387      ;
; -2.294 ; processor:processor1|control:control1|present[3] ; processor:processor1|regrinc:regr_r2|dataout[4]                                                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.106      ; 3.387      ;
; -2.293 ; processor:processor1|control:control1|present[2] ; processor:processor1|regrinc:dar|dataout[0]                                                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.110      ; 3.390      ;
; -2.293 ; processor:processor1|control:control1|present[1] ; processor:processor1|ac:ac1|dataout[7]                                                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.071     ; 3.209      ;
; -2.293 ; processor:processor1|control:control1|present[1] ; selector:selector1|datain[0]                                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.064     ; 3.216      ;
; -2.291 ; processor:processor1|control:control1|present[3] ; processor:processor1|regrinc:regr_r3|dataout[14]                                                               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; 0.105      ; 3.383      ;
; -2.290 ; processor:processor1|control:control1|present[5] ; processor:processor1|regrinc:pc|dataout[14]                                                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.068     ; 3.209      ;
; -2.289 ; processor:processor1|control:control1|present[2] ; selector:selector1|datain[0]                                                                                   ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 1.000        ; -0.064     ; 3.212      ;
+--------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'fast_clock'                                                                                                                     ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.080 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; fast_clock  ; 0.500        ; 1.426      ; 1.928      ;
; 0.403 ; slowclock:slowclock1|counter  ; slowclock:slowclock1|clockout ; fast_clock                    ; fast_clock  ; 1.000        ; -0.037     ; 0.547      ;
; 0.591 ; slowclock:slowclock1|counter  ; slowclock:slowclock1|counter  ; fast_clock                    ; fast_clock  ; 1.000        ; -0.037     ; 0.359      ;
; 0.791 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; fast_clock  ; 1.000        ; 1.426      ; 1.717      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'fast_clock'                                                                                                                       ;
+--------+-------------------------------+-------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -0.079 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; fast_clock  ; 0.000        ; 1.485      ; 1.625      ;
; 0.193  ; slowclock:slowclock1|counter  ; slowclock:slowclock1|counter  ; fast_clock                    ; fast_clock  ; 0.000        ; 0.037      ; 0.314      ;
; 0.348  ; slowclock:slowclock1|counter  ; slowclock:slowclock1|clockout ; fast_clock                    ; fast_clock  ; 0.000        ; 0.037      ; 0.469      ;
; 0.589  ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; fast_clock  ; -0.500       ; 1.485      ; 1.793      ;
+--------+-------------------------------+-------------------------------+-------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'slowclock:slowclock1|clockout'                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.185 ; communicate:communicate1|async_transmitter:tx|TxD_shift[7]            ; communicate:communicate1|async_transmitter:tx|TxD_shift[7]            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; communicate:communicate1|async_transmitter:tx|TxD_state[0]            ; communicate:communicate1|async_transmitter:tx|TxD_state[0]            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; communicate:communicate1|async_transmitter:tx|TxD_state[3]            ; communicate:communicate1|async_transmitter:tx|TxD_state[3]            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; communicate:communicate1|async_transmitter:tx|TxD_state[1]            ; communicate:communicate1|async_transmitter:tx|TxD_state[1]            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; communicate:communicate1|next.tx_send_wait                            ; communicate:communicate1|next.tx_send_wait                            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; communicate:communicate1|next.tx_end                                  ; communicate:communicate1|next.tx_end                                  ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; communicate:communicate1|en_com                                       ; communicate:communicate1|en_com                                       ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; processor:processor1|dm_en                                            ; processor:processor1|dm_en                                            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; selector:selector1|data_write_en                                      ; selector:selector1|data_write_en                                      ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; main_control:main_control1|present.process                            ; main_control:main_control1|present.process                            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; main_control:main_control1|present.transmit                           ; main_control:main_control1|present.transmit                           ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; communicate:communicate1|next.0000                                    ; communicate:communicate1|next.0000                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; main_control:main_control1|present.00                                 ; main_control:main_control1|present.00                                 ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; communicate:communicate1|next.rx_get                                  ; communicate:communicate1|next.rx_get                                  ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; communicate:communicate1|tx_enable                                    ; communicate:communicate1|tx_enable                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; main_control:main_control1|present.alldone                            ; main_control:main_control1|present.alldone                            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; main_control:main_control1|g2                                         ; main_control:main_control1|g2                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; main_control:main_control1|g3                                         ; main_control:main_control1|g3                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; communicate:communicate1|async_receiver:rx|Filter_cnt[1]              ; communicate:communicate1|async_receiver:rx|Filter_cnt[1]              ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; communicate:communicate1|async_receiver:rx|Filter_cnt[0]              ; communicate:communicate1|async_receiver:rx|Filter_cnt[0]              ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; communicate:communicate1|async_receiver:rx|RxD_bit                    ; communicate:communicate1|async_receiver:rx|RxD_bit                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; communicate:communicate1|async_receiver:rx|RxD_state[0]               ; communicate:communicate1|async_receiver:rx|RxD_state[0]               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; communicate:communicate1|async_receiver:rx|RxD_state[2]               ; communicate:communicate1|async_receiver:rx|RxD_state[2]               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; communicate:communicate1|async_receiver:rx|RxD_state[1]               ; communicate:communicate1|async_receiver:rx|RxD_state[1]               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; communicate:communicate1|async_receiver:rx|RxD_state[3]               ; communicate:communicate1|async_receiver:rx|RxD_state[3]               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; communicate:communicate1|async_receiver:rx|OversamplingCnt[1]         ; communicate:communicate1|async_receiver:rx|OversamplingCnt[1]         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; communicate:communicate1|async_receiver:rx|OversamplingCnt[2]         ; communicate:communicate1|async_receiver:rx|OversamplingCnt[2]         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; main_control:main_control1|g1                                         ; main_control:main_control1|g1                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.307      ;
; 0.188 ; process_switch_buffer[9]                                              ; process_switch_buffer[9]                                              ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.045      ; 0.317      ;
; 0.191 ; communicate:communicate1|async_transmitter:tx|TxD_shift[5]            ; communicate:communicate1|async_transmitter:tx|TxD_shift[4]            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.038      ; 0.313      ;
; 0.192 ; communicate:communicate1|next_receive_addr[13]                        ; communicate:communicate1|receive_addr[13]                             ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; communicate:communicate1|async_transmitter:tx|TxD_shift[3]            ; communicate:communicate1|async_transmitter:tx|TxD_shift[2]            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; communicate:communicate1|async_transmitter:tx|TxD_shift[2]            ; communicate:communicate1|async_transmitter:tx|TxD_shift[1]            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; communicate:communicate1|async_receiver:rx|BaudTickGen:tickgen|Acc[4] ; communicate:communicate1|async_receiver:rx|BaudTickGen:tickgen|Acc[4] ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; communicate:communicate1|async_receiver:rx|RxD_sync[0]                ; communicate:communicate1|async_receiver:rx|RxD_sync[1]                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; communicate:communicate1|async_receiver:rx|OversamplingCnt[0]         ; communicate:communicate1|async_receiver:rx|OversamplingCnt[0]         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; processor:processor1|dm_en                                            ; selector:selector1|data_write_en                                      ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; instr_memory:instr_memory1|ram_rtl_0_bypass[34]                       ; instr_memory:instr_memory1|instr_out[8]                               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; communicate:communicate1|async_receiver:rx|Filter_cnt[0]              ; communicate:communicate1|async_receiver:rx|Filter_cnt[1]              ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; communicate:communicate1|async_receiver:rx|Filter_cnt[1]              ; communicate:communicate1|async_receiver:rx|Filter_cnt[0]              ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; transmit_switch_buffer[9]                                             ; transmit_switch_buffer[9]                                             ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; begin_transmit                                                        ; main_control:main_control1|g2                                         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; communicate:communicate1|async_receiver:rx|Filter_cnt[0]              ; communicate:communicate1|async_receiver:rx|RxD_bit                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.318      ;
; 0.199 ; communicate:communicate1|async_receiver:rx|OversamplingCnt[0]         ; communicate:communicate1|async_receiver:rx|OversamplingCnt[1]         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.320      ;
; 0.202 ; communicate:communicate1|async_receiver:rx|OversamplingCnt[0]         ; communicate:communicate1|async_receiver:rx|OversamplingCnt[2]         ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.323      ;
; 0.207 ; communicate:communicate1|receive_addr[13]                             ; communicate:communicate1|next_receive_addr[13]                        ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.328      ;
; 0.207 ; selector:selector1|data_addr[4]                                       ; datamemory:datamemory1|ram_rtl_0_bypass[9]                            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.328      ;
; 0.209 ; communicate:communicate1|async_receiver:rx|RxD_state[1]               ; communicate:communicate1|async_receiver:rx|RxD_state[2]               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.330      ;
; 0.211 ; selector:selector1|data_addr[5]                                       ; datamemory:datamemory1|ram_rtl_0_bypass[11]                           ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.332      ;
; 0.212 ; communicate:communicate1|async_transmitter:tx|TxD_state[1]            ; communicate:communicate1|async_transmitter:tx|TxD_state[3]            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.038      ; 0.334      ;
; 0.212 ; communicate:communicate1|async_receiver:rx|RxD_state[1]               ; communicate:communicate1|async_receiver:rx|RxD_state[3]               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.333      ;
; 0.215 ; communicate:communicate1|async_receiver:rx|RxD_state[3]               ; communicate:communicate1|async_receiver:rx|RxD_state[1]               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.336      ;
; 0.216 ; main_control:main_control1|present.process                            ; main_control:main_control1|present.transmit                           ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.337      ;
; 0.220 ; communicate:communicate1|async_receiver:rx|RxD_state[3]               ; communicate:communicate1|async_receiver:rx|RxD_state[0]               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.341      ;
; 0.245 ; communicate:communicate1|async_transmitter:tx|TxD_state[3]            ; communicate:communicate1|async_transmitter:tx|TxD_state[2]            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.038      ; 0.367      ;
; 0.246 ; instr_memory:instr_memory1|ram_rtl_0_bypass[30]                       ; instr_memory:instr_memory1|instr_out[6]                               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.046      ; 0.376      ;
; 0.246 ; processor:processor1|control:control1|present[4]                      ; processor:processor1|control:control1|present[5]                      ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.367      ;
; 0.247 ; communicate:communicate1|async_transmitter:tx|TxD_state[3]            ; communicate:communicate1|async_transmitter:tx|TxD_state[1]            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.038      ; 0.369      ;
; 0.248 ; instr_memory:instr_memory1|ram_rtl_0_bypass[20]                       ; instr_memory:instr_memory1|instr_out[1]                               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.044      ; 0.376      ;
; 0.248 ; instr_memory:instr_memory1|ram_rtl_0_bypass[25]                       ; instr_memory:instr_memory1|instr_out[4]                               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.044      ; 0.376      ;
; 0.253 ; communicate:communicate1|async_transmitter:tx|TxD_shift[6]            ; communicate:communicate1|async_transmitter:tx|TxD_shift[5]            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.038      ; 0.375      ;
; 0.253 ; communicate:communicate1|async_transmitter:tx|TxD_shift[4]            ; communicate:communicate1|async_transmitter:tx|TxD_shift[3]            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.038      ; 0.375      ;
; 0.254 ; communicate:communicate1|addr_com[6]                                  ; selector:selector1|data_addr[6]                                       ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; communicate:communicate1|async_transmitter:tx|TxD_shift[7]            ; communicate:communicate1|async_transmitter:tx|TxD_shift[6]            ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.038      ; 0.377      ;
; 0.257 ; instr_memory:instr_memory1|ram_rtl_0_bypass[38]                       ; instr_memory:instr_memory1|instr_out[10]                              ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.378      ;
; 0.258 ; communicate:communicate1|async_receiver:rx|RxD_data[1]                ; communicate:communicate1|async_receiver:rx|RxD_data[0]                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.379      ;
; 0.259 ; communicate:communicate1|async_receiver:rx|RxD_data[6]                ; communicate:communicate1|async_receiver:rx|RxD_data[5]                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.380      ;
; 0.261 ; communicate:communicate1|async_receiver:rx|RxD_data[5]                ; communicate:communicate1|async_receiver:rx|RxD_data[4]                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.382      ;
; 0.261 ; communicate:communicate1|async_receiver:rx|RxD_data[4]                ; communicate:communicate1|async_receiver:rx|RxD_data[3]                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.382      ;
; 0.261 ; communicate:communicate1|async_receiver:rx|RxD_data[3]                ; communicate:communicate1|async_receiver:rx|RxD_data[2]                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.382      ;
; 0.261 ; communicate:communicate1|async_receiver:rx|RxD_data[2]                ; communicate:communicate1|async_receiver:rx|RxD_data[1]                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.382      ;
; 0.265 ; communicate:communicate1|receive_addr[14]                             ; communicate:communicate1|next_receive_addr[14]                        ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.386      ;
; 0.267 ; communicate:communicate1|next_trans_addr[9]                           ; communicate:communicate1|trans_addr[9]                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.038      ; 0.389      ;
; 0.268 ; communicate:communicate1|next_receive_addr[10]                        ; communicate:communicate1|receive_addr[10]                             ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; communicate:communicate1|next_receive_addr[12]                        ; communicate:communicate1|receive_addr[12]                             ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; communicate:communicate1|next_receive_addr[14]                        ; communicate:communicate1|receive_addr[14]                             ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; communicate:communicate1|next_trans_addr[3]                           ; communicate:communicate1|trans_addr[3]                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.038      ; 0.390      ;
; 0.268 ; communicate:communicate1|next_trans_addr[8]                           ; communicate:communicate1|trans_addr[8]                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.038      ; 0.390      ;
; 0.268 ; communicate:communicate1|next.tx_send                                 ; communicate:communicate1|tx_enable                                    ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; communicate:communicate1|next_receive_addr[4]                         ; communicate:communicate1|receive_addr[4]                              ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; communicate:communicate1|next_receive_addr[2]                         ; communicate:communicate1|receive_addr[2]                              ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; communicate:communicate1|next_receive_addr[7]                         ; communicate:communicate1|receive_addr[7]                              ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; communicate:communicate1|next_receive_addr[15]                        ; communicate:communicate1|receive_addr[15]                             ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; communicate:communicate1|next_trans_addr[6]                           ; communicate:communicate1|trans_addr[6]                                ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.038      ; 0.392      ;
; 0.272 ; communicate:communicate1|async_receiver:rx|RxD_data[4]                ; selector:selector1|datain[4]                                          ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.393      ;
; 0.274 ; communicate:communicate1|async_receiver:rx|RxD_data[6]                ; selector:selector1|datain[6]                                          ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.395      ;
; 0.274 ; communicate:communicate1|async_receiver:rx|RxD_data[2]                ; selector:selector1|datain[2]                                          ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.395      ;
; 0.274 ; communicate:communicate1|async_receiver:rx|RxD_data[1]                ; selector:selector1|datain[1]                                          ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.395      ;
; 0.275 ; communicate:communicate1|async_receiver:rx|RxD_data[5]                ; selector:selector1|datain[5]                                          ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.396      ;
; 0.276 ; communicate:communicate1|async_receiver:rx|RxD_data[3]                ; selector:selector1|datain[3]                                          ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.397      ;
; 0.277 ; communicate:communicate1|next_trans_addr[15]                          ; communicate:communicate1|trans_addr[15]                               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.398      ;
; 0.280 ; selector:selector1|data_addr[8]                                       ; datamemory:datamemory1|ram_rtl_0_bypass[17]                           ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.401      ;
; 0.283 ; communicate:communicate1|next.tx_send_wait                            ; communicate:communicate1|next.tx_update                               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.037      ; 0.404      ;
; 0.289 ; instr_memory:instr_memory1|ram_rtl_0_bypass[29]                       ; instr_memory:instr_memory1|instr_out[6]                               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.046      ; 0.419      ;
; 0.292 ; process_switch_buffer[1]                                              ; process_switch_buffer[1]                                              ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.045      ; 0.421      ;
; 0.294 ; process_switch_buffer[2]                                              ; process_switch_buffer[2]                                              ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.045      ; 0.423      ;
; 0.294 ; process_switch_buffer[3]                                              ; process_switch_buffer[3]                                              ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.045      ; 0.423      ;
; 0.294 ; process_switch_buffer[4]                                              ; process_switch_buffer[4]                                              ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.045      ; 0.423      ;
; 0.294 ; process_switch_buffer[7]                                              ; process_switch_buffer[7]                                              ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.045      ; 0.423      ;
; 0.295 ; instr_memory:instr_memory1|ram_rtl_0_bypass[32]                       ; instr_memory:instr_memory1|instr_out[7]                               ; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 0.000        ; 0.046      ; 0.425      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'fast_clock'                                                                 ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; fast_clock ; Rise       ; fast_clock                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; fast_clock ; Rise       ; slowclock:slowclock1|clockout    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; fast_clock ; Rise       ; slowclock:slowclock1|counter     ;
; -0.026 ; 0.158        ; 0.184          ; Low Pulse Width  ; fast_clock ; Rise       ; slowclock:slowclock1|clockout    ;
; -0.026 ; 0.158        ; 0.184          ; Low Pulse Width  ; fast_clock ; Rise       ; slowclock:slowclock1|counter     ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width  ; fast_clock ; Rise       ; fast_clock~input|o               ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; fast_clock ; Rise       ; fast_clock~inputclkctrl|inclk[0] ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; fast_clock ; Rise       ; fast_clock~inputclkctrl|outclk   ;
; 0.154  ; 0.154        ; 0.000          ; Low Pulse Width  ; fast_clock ; Rise       ; slowclock1|clockout|clk          ;
; 0.154  ; 0.154        ; 0.000          ; Low Pulse Width  ; fast_clock ; Rise       ; slowclock1|counter|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; fast_clock ; Rise       ; fast_clock~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; fast_clock ; Rise       ; fast_clock~input|i               ;
; 0.624  ; 0.840        ; 0.216          ; High Pulse Width ; fast_clock ; Rise       ; slowclock:slowclock1|clockout    ;
; 0.624  ; 0.840        ; 0.216          ; High Pulse Width ; fast_clock ; Rise       ; slowclock:slowclock1|counter     ;
; 0.846  ; 0.846        ; 0.000          ; High Pulse Width ; fast_clock ; Rise       ; slowclock1|clockout|clk          ;
; 0.846  ; 0.846        ; 0.000          ; High Pulse Width ; fast_clock ; Rise       ; slowclock1|counter|clk           ;
; 0.861  ; 0.861        ; 0.000          ; High Pulse Width ; fast_clock ; Rise       ; fast_clock~inputclkctrl|inclk[0] ;
; 0.861  ; 0.861        ; 0.000          ; High Pulse Width ; fast_clock ; Rise       ; fast_clock~inputclkctrl|outclk   ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; fast_clock ; Rise       ; fast_clock~input|o               ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'slowclock:slowclock1|clockout'                                                                                                    ;
+--------+--------------+----------------+------------+-------------------------------+------------+---------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                         ; Clock Edge ; Target                                                                    ;
+--------+--------------+----------------+------------+-------------------------------+------------+---------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; begin_process                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; begin_transmit                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|addr_com[0]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|addr_com[10]                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|addr_com[11]                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|addr_com[12]                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|addr_com[13]                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|addr_com[14]                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|addr_com[15]                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|addr_com[1]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|addr_com[2]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|addr_com[3]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|addr_com[4]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|addr_com[5]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|addr_com[6]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|addr_com[7]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|addr_com[8]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|addr_com[9]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_receiver:rx|BaudTickGen:tickgen|Acc[10]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_receiver:rx|BaudTickGen:tickgen|Acc[11]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_receiver:rx|BaudTickGen:tickgen|Acc[12]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_receiver:rx|BaudTickGen:tickgen|Acc[13]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_receiver:rx|BaudTickGen:tickgen|Acc[14]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_receiver:rx|BaudTickGen:tickgen|Acc[15]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_receiver:rx|BaudTickGen:tickgen|Acc[16]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_receiver:rx|BaudTickGen:tickgen|Acc[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_receiver:rx|BaudTickGen:tickgen|Acc[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_receiver:rx|BaudTickGen:tickgen|Acc[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_receiver:rx|BaudTickGen:tickgen|Acc[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_receiver:rx|BaudTickGen:tickgen|Acc[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_receiver:rx|BaudTickGen:tickgen|Acc[9]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_receiver:rx|Filter_cnt[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_receiver:rx|Filter_cnt[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_receiver:rx|OversamplingCnt[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_receiver:rx|OversamplingCnt[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_receiver:rx|OversamplingCnt[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_receiver:rx|RxD_bit                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_receiver:rx|RxD_data[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_receiver:rx|RxD_data[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_receiver:rx|RxD_data[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_receiver:rx|RxD_data[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_receiver:rx|RxD_data[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_receiver:rx|RxD_data[5]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_receiver:rx|RxD_data[6]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_receiver:rx|RxD_data[7]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_receiver:rx|RxD_data_ready                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_receiver:rx|RxD_state[0]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_receiver:rx|RxD_state[1]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_receiver:rx|RxD_state[2]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_receiver:rx|RxD_state[3]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_receiver:rx|RxD_sync[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_receiver:rx|RxD_sync[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_transmitter:tx|BaudTickGen:tickgen|Acc[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_transmitter:tx|BaudTickGen:tickgen|Acc[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_transmitter:tx|BaudTickGen:tickgen|Acc[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_transmitter:tx|BaudTickGen:tickgen|Acc[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_transmitter:tx|BaudTickGen:tickgen|Acc[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_transmitter:tx|BaudTickGen:tickgen|Acc[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_transmitter:tx|BaudTickGen:tickgen|Acc[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_transmitter:tx|BaudTickGen:tickgen|Acc[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_transmitter:tx|BaudTickGen:tickgen|Acc[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_transmitter:tx|BaudTickGen:tickgen|Acc[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_transmitter:tx|BaudTickGen:tickgen|Acc[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_transmitter:tx|BaudTickGen:tickgen|Acc[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_transmitter:tx|BaudTickGen:tickgen|Acc[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_transmitter:tx|BaudTickGen:tickgen|Acc[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_transmitter:tx|BaudTickGen:tickgen|Acc[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_transmitter:tx|BaudTickGen:tickgen|Acc[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_transmitter:tx|TxD_shift[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_transmitter:tx|TxD_shift[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_transmitter:tx|TxD_shift[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_transmitter:tx|TxD_shift[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_transmitter:tx|TxD_shift[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_transmitter:tx|TxD_shift[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_transmitter:tx|TxD_shift[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_transmitter:tx|TxD_shift[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_transmitter:tx|TxD_state[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_transmitter:tx|TxD_state[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_transmitter:tx|TxD_state[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|async_transmitter:tx|TxD_state[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|en_com                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|end_receiving                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|end_transmitting                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|next.0000                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|next.rx_end                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|next.rx_get                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|next.rx_start                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|next.rx_update                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|next.tx_end                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|next.tx_send                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|next.tx_send_wait                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|next.tx_update                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|next_receive_addr[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|next_receive_addr[10]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|next_receive_addr[11]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|next_receive_addr[12]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|next_receive_addr[13]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|next_receive_addr[14]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|next_receive_addr[15]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; slowclock:slowclock1|clockout ; Rise       ; communicate:communicate1|next_receive_addr[1]                             ;
+--------+--------------+----------------+------------+-------------------------------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+----------------+-------------------------------+--------+-------+------------+-------------------------------+
; Data Port      ; Clock Port                    ; Rise   ; Fall  ; Clock Edge ; Clock Reference               ;
+----------------+-------------------------------+--------+-------+------------+-------------------------------+
; data_from_pc   ; slowclock:slowclock1|clockout ; -0.279 ; 0.022 ; Rise       ; slowclock:slowclock1|clockout ;
; start_process  ; slowclock:slowclock1|clockout ; -0.144 ; 0.233 ; Rise       ; slowclock:slowclock1|clockout ;
; start_transmit ; slowclock:slowclock1|clockout ; 1.878  ; 2.524 ; Rise       ; slowclock:slowclock1|clockout ;
+----------------+-------------------------------+--------+-------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+----------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port      ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+----------------+-------------------------------+--------+--------+------------+-------------------------------+
; data_from_pc   ; slowclock:slowclock1|clockout ; 0.468  ; 0.157  ; Rise       ; slowclock:slowclock1|clockout ;
; start_process  ; slowclock:slowclock1|clockout ; 0.923  ; 0.515  ; Rise       ; slowclock:slowclock1|clockout ;
; start_transmit ; slowclock:slowclock1|clockout ; -1.054 ; -1.702 ; Rise       ; slowclock:slowclock1|clockout ;
+----------------+-------------------------------+--------+--------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+------------+-------------------------------+-------+-------+------------+-------------------------------+
; Data Port  ; Clock Port                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+------------+-------------------------------+-------+-------+------------+-------------------------------+
; data_to_pc ; slowclock:slowclock1|clockout ; 4.557 ; 4.650 ; Rise       ; slowclock:slowclock1|clockout ;
; g1         ; slowclock:slowclock1|clockout ; 3.623 ; 3.626 ; Rise       ; slowclock:slowclock1|clockout ;
; g2         ; slowclock:slowclock1|clockout ; 4.579 ; 4.696 ; Rise       ; slowclock:slowclock1|clockout ;
; g3         ; slowclock:slowclock1|clockout ; 4.296 ; 4.379 ; Rise       ; slowclock:slowclock1|clockout ;
; l1         ; slowclock:slowclock1|clockout ; 4.318 ; 4.472 ; Rise       ; slowclock:slowclock1|clockout ;
; l2         ; slowclock:slowclock1|clockout ; 4.713 ; 4.581 ; Rise       ; slowclock:slowclock1|clockout ;
; l3         ; slowclock:slowclock1|clockout ; 4.097 ; 4.216 ; Rise       ; slowclock:slowclock1|clockout ;
+------------+-------------------------------+-------+-------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+------------+-------------------------------+-------+-------+------------+-------------------------------+
; Data Port  ; Clock Port                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+------------+-------------------------------+-------+-------+------------+-------------------------------+
; data_to_pc ; slowclock:slowclock1|clockout ; 4.244 ; 4.393 ; Rise       ; slowclock:slowclock1|clockout ;
; g1         ; slowclock:slowclock1|clockout ; 3.495 ; 3.496 ; Rise       ; slowclock:slowclock1|clockout ;
; g2         ; slowclock:slowclock1|clockout ; 4.432 ; 4.545 ; Rise       ; slowclock:slowclock1|clockout ;
; g3         ; slowclock:slowclock1|clockout ; 4.141 ; 4.219 ; Rise       ; slowclock:slowclock1|clockout ;
; l1         ; slowclock:slowclock1|clockout ; 4.157 ; 4.304 ; Rise       ; slowclock:slowclock1|clockout ;
; l2         ; slowclock:slowclock1|clockout ; 4.373 ; 4.345 ; Rise       ; slowclock:slowclock1|clockout ;
; l3         ; slowclock:slowclock1|clockout ; 3.945 ; 4.058 ; Rise       ; slowclock:slowclock1|clockout ;
+------------+-------------------------------+-------+-------+------------+-------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                            ;
+--------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                          ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack               ; -5.097    ; -0.079 ; N/A      ; N/A     ; -3.000              ;
;  fast_clock                    ; -0.126    ; -0.079 ; N/A      ; N/A     ; -3.000              ;
;  slowclock:slowclock1|clockout ; -5.097    ; 0.185  ; N/A      ; N/A     ; -2.174              ;
; Design-wide TNS                ; -1891.673 ; -0.079 ; 0.0      ; 0.0     ; -1062.066           ;
;  fast_clock                    ; -0.126    ; -0.079 ; N/A      ; N/A     ; -5.052              ;
;  slowclock:slowclock1|clockout ; -1891.547 ; 0.000  ; N/A      ; N/A     ; -1057.066           ;
+--------------------------------+-----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+----------------+-------------------------------+--------+-------+------------+-------------------------------+
; Data Port      ; Clock Port                    ; Rise   ; Fall  ; Clock Edge ; Clock Reference               ;
+----------------+-------------------------------+--------+-------+------------+-------------------------------+
; data_from_pc   ; slowclock:slowclock1|clockout ; -0.279 ; 0.022 ; Rise       ; slowclock:slowclock1|clockout ;
; start_process  ; slowclock:slowclock1|clockout ; -0.054 ; 0.233 ; Rise       ; slowclock:slowclock1|clockout ;
; start_transmit ; slowclock:slowclock1|clockout ; 3.400  ; 3.915 ; Rise       ; slowclock:slowclock1|clockout ;
+----------------+-------------------------------+--------+-------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+----------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port      ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+----------------+-------------------------------+--------+--------+------------+-------------------------------+
; data_from_pc   ; slowclock:slowclock1|clockout ; 0.770  ; 0.613  ; Rise       ; slowclock:slowclock1|clockout ;
; start_process  ; slowclock:slowclock1|clockout ; 1.485  ; 1.222  ; Rise       ; slowclock:slowclock1|clockout ;
; start_transmit ; slowclock:slowclock1|clockout ; -1.054 ; -1.702 ; Rise       ; slowclock:slowclock1|clockout ;
+----------------+-------------------------------+--------+--------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+------------+-------------------------------+-------+-------+------------+-------------------------------+
; Data Port  ; Clock Port                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+------------+-------------------------------+-------+-------+------------+-------------------------------+
; data_to_pc ; slowclock:slowclock1|clockout ; 7.802 ; 7.705 ; Rise       ; slowclock:slowclock1|clockout ;
; g1         ; slowclock:slowclock1|clockout ; 6.039 ; 6.003 ; Rise       ; slowclock:slowclock1|clockout ;
; g2         ; slowclock:slowclock1|clockout ; 7.604 ; 7.624 ; Rise       ; slowclock:slowclock1|clockout ;
; g3         ; slowclock:slowclock1|clockout ; 7.245 ; 7.226 ; Rise       ; slowclock:slowclock1|clockout ;
; l1         ; slowclock:slowclock1|clockout ; 7.392 ; 7.387 ; Rise       ; slowclock:slowclock1|clockout ;
; l2         ; slowclock:slowclock1|clockout ; 7.777 ; 7.717 ; Rise       ; slowclock:slowclock1|clockout ;
; l3         ; slowclock:slowclock1|clockout ; 7.010 ; 6.979 ; Rise       ; slowclock:slowclock1|clockout ;
+------------+-------------------------------+-------+-------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+------------+-------------------------------+-------+-------+------------+-------------------------------+
; Data Port  ; Clock Port                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+------------+-------------------------------+-------+-------+------------+-------------------------------+
; data_to_pc ; slowclock:slowclock1|clockout ; 4.244 ; 4.393 ; Rise       ; slowclock:slowclock1|clockout ;
; g1         ; slowclock:slowclock1|clockout ; 3.495 ; 3.496 ; Rise       ; slowclock:slowclock1|clockout ;
; g2         ; slowclock:slowclock1|clockout ; 4.432 ; 4.545 ; Rise       ; slowclock:slowclock1|clockout ;
; g3         ; slowclock:slowclock1|clockout ; 4.141 ; 4.219 ; Rise       ; slowclock:slowclock1|clockout ;
; l1         ; slowclock:slowclock1|clockout ; 4.157 ; 4.304 ; Rise       ; slowclock:slowclock1|clockout ;
; l2         ; slowclock:slowclock1|clockout ; 4.373 ; 4.345 ; Rise       ; slowclock:slowclock1|clockout ;
; l3         ; slowclock:slowclock1|clockout ; 3.945 ; 4.058 ; Rise       ; slowclock:slowclock1|clockout ;
+------------+-------------------------------+-------+-------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; data_to_pc    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; l0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; l1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; l2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; l3            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g3            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; fast_clock     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; start_transmit ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; start_process  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_from_pc   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+----------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data_to_pc    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; l0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; l1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; l2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; l3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; g1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; g2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.34 V              ; -0.00668 V          ; 0.218 V                              ; 0.076 V                              ; 1.92e-09 s                  ; 1.81e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.34 V             ; -0.00668 V         ; 0.218 V                             ; 0.076 V                             ; 1.92e-09 s                 ; 1.81e-09 s                 ; No                        ; Yes                       ;
; g3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.76e-09 V                   ; 2.4 V               ; -0.034 V            ; 0.102 V                              ; 0.065 V                              ; 2.49e-10 s                  ; 3.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.76e-09 V                  ; 2.4 V              ; -0.034 V           ; 0.102 V                             ; 0.065 V                             ; 2.49e-10 s                 ; 3.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.94e-09 V                   ; 2.39 V              ; -0.0344 V           ; 0.156 V                              ; 0.089 V                              ; 2.68e-10 s                  ; 2.6e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.94e-09 V                  ; 2.39 V             ; -0.0344 V          ; 0.156 V                             ; 0.089 V                             ; 2.68e-10 s                 ; 2.6e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data_to_pc    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; l0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; l1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; l2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; l3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; g1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; g2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.33 V              ; -0.00286 V          ; 0.193 V                              ; 0.042 V                              ; 2.32e-09 s                  ; 2.21e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.33 V             ; -0.00286 V         ; 0.193 V                             ; 0.042 V                             ; 2.32e-09 s                 ; 2.21e-09 s                 ; Yes                       ; Yes                       ;
; g3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.93e-07 V                   ; 2.37 V              ; -0.0278 V           ; 0.106 V                              ; 0.115 V                              ; 2.69e-10 s                  ; 4.05e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.93e-07 V                  ; 2.37 V             ; -0.0278 V          ; 0.106 V                             ; 0.115 V                             ; 2.69e-10 s                 ; 4.05e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.76e-07 V                   ; 2.36 V              ; -0.00439 V          ; 0.088 V                              ; 0.007 V                              ; 4.05e-10 s                  ; 3.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.76e-07 V                  ; 2.36 V             ; -0.00439 V         ; 0.088 V                             ; 0.007 V                             ; 4.05e-10 s                 ; 3.35e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data_to_pc    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; l0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; l1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; l2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; l3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; g1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; g2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.65 V              ; -0.0115 V           ; 0.219 V                              ; 0.115 V                              ; 1.64e-09 s                  ; 1.57e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.65 V             ; -0.0115 V          ; 0.219 V                             ; 0.115 V                             ; 1.64e-09 s                 ; 1.57e-09 s                 ; No                        ; Yes                       ;
; g3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.06e-08 V                   ; 2.86 V              ; -0.0341 V           ; 0.364 V                              ; 0.046 V                              ; 1.17e-10 s                  ; 2.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 3.06e-08 V                  ; 2.86 V             ; -0.0341 V          ; 0.364 V                             ; 0.046 V                             ; 1.17e-10 s                 ; 2.6e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.81e-08 V                   ; 2.72 V              ; -0.0542 V           ; 0.144 V                              ; 0.087 V                              ; 2.55e-10 s                  ; 2.14e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.81e-08 V                  ; 2.72 V             ; -0.0542 V          ; 0.144 V                             ; 0.087 V                             ; 2.55e-10 s                 ; 2.14e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                           ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; fast_clock                    ; fast_clock                    ; 2        ; 0        ; 0        ; 0        ;
; slowclock:slowclock1|clockout ; fast_clock                    ; 1        ; 1        ; 0        ; 0        ;
; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 89799    ; 0        ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                            ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; fast_clock                    ; fast_clock                    ; 2        ; 0        ; 0        ; 0        ;
; slowclock:slowclock1|clockout ; fast_clock                    ; 1        ; 1        ; 0        ; 0        ;
; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 89799    ; 0        ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 23    ; 23   ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Thu Jul 19 19:45:44 2018
Info: Command: quartus_sta processor_design -c processor_design
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'processor_design.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name slowclock:slowclock1|clockout slowclock:slowclock1|clockout
    Info (332105): create_clock -period 1.000 -name fast_clock fast_clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.097
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.097     -1891.547 slowclock:slowclock1|clockout 
    Info (332119):    -0.126        -0.126 fast_clock 
Info (332146): Worst-case hold slack is 0.002
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.002         0.000 fast_clock 
    Info (332119):     0.355         0.000 slowclock:slowclock1|clockout 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000        -5.000 fast_clock 
    Info (332119):    -2.174     -1057.066 slowclock:slowclock1|clockout 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.541
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.541     -1633.481 slowclock:slowclock1|clockout 
    Info (332119):    -0.030        -0.030 fast_clock 
Info (332146): Worst-case hold slack is 0.028
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.028         0.000 fast_clock 
    Info (332119):     0.309         0.000 slowclock:slowclock1|clockout 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000        -5.000 fast_clock 
    Info (332119):    -2.174     -1057.066 slowclock:slowclock1|clockout 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.536
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.536      -821.547 slowclock:slowclock1|clockout 
    Info (332119):     0.080         0.000 fast_clock 
Info (332146): Worst-case hold slack is -0.079
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.079        -0.079 fast_clock 
    Info (332119):     0.185         0.000 slowclock:slowclock1|clockout 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000        -5.052 fast_clock 
    Info (332119):    -1.000      -753.000 slowclock:slowclock1|clockout 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4642 megabytes
    Info: Processing ended: Thu Jul 19 19:45:55 2018
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:07


