# Reading C:/altera_lite/16.0/modelsim_ase/tcl/vsim/pref.tcl
# do LAB4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying C:/altera_lite/16.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Rafael\ Ferrari/Documents/Quartus/LAB4_Parte01 {C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/VGA_pixelLogic.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:20:05 on Sep 14,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01" C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/VGA_pixelLogic.v 
# -- Compiling module PixelLogic
# 
# Top level modules:
# 	PixelLogic
# End time: 17:20:05 on Sep 14,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Rafael\ Ferrari/Documents/Quartus/LAB4_Parte01 {C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/VGA_module.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:20:05 on Sep 14,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01" C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/VGA_module.v 
# -- Compiling module VGA_module
# 
# Top level modules:
# 	VGA_module
# End time: 17:20:05 on Sep 14,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Rafael\ Ferrari/Documents/Quartus/LAB4_Parte01 {C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/VGA_controller.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:20:05 on Sep 14,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01" C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/VGA_controller.v 
# -- Compiling module FIFO_reader
# 
# Top level modules:
# 	FIFO_reader
# End time: 17:20:06 on Sep 14,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Rafael\ Ferrari/Documents/Quartus/LAB4_Parte01 {C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/VGA_fifoIP.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:20:06 on Sep 14,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01" C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/VGA_fifoIP.v 
# -- Compiling module VGA_fifoIP
# 
# Top level modules:
# 	VGA_fifoIP
# End time: 17:20:06 on Sep 14,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Rafael\ Ferrari/Documents/Quartus/LAB4_Parte01 {C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/syncReg.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:20:06 on Sep 14,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01" C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/syncReg.v 
# -- Compiling module syncReset
# 
# Top level modules:
# 	syncReset
# End time: 17:20:06 on Sep 14,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Rafael\ Ferrari/Documents/Quartus/LAB4_Parte01 {C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_colorPreset.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:20:06 on Sep 14,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01" C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_colorPreset.v 
# -- Compiling module color_preset
# 
# Top level modules:
# 	color_preset
# End time: 17:20:06 on Sep 14,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Rafael\ Ferrari/Documents/Quartus/LAB4_Parte01 {C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_t7.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:20:07 on Sep 14,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01" C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_t7.v 
# -- Compiling module t7
# 
# Top level modules:
# 	t7
# End time: 17:20:07 on Sep 14,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Rafael\ Ferrari/Documents/Quartus/LAB4_Parte01 {C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_t5_t6.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:20:07 on Sep 14,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01" C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_t5_t6.v 
# -- Compiling module t5_t6
# 
# Top level modules:
# 	t5_t6
# End time: 17:20:07 on Sep 14,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Rafael\ Ferrari/Documents/Quartus/LAB4_Parte01 {C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_splitter.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:20:07 on Sep 14,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01" C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_splitter.v 
# -- Compiling module splitter
# 
# Top level modules:
# 	splitter
# End time: 17:20:07 on Sep 14,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Rafael\ Ferrari/Documents/Quartus/LAB4_Parte01 {C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_s2_pipeline_buffer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:20:07 on Sep 14,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01" C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_s2_pipeline_buffer.v 
# -- Compiling module S2_pipeline_buffer
# 
# Top level modules:
# 	S2_pipeline_buffer
# End time: 17:20:07 on Sep 14,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Rafael\ Ferrari/Documents/Quartus/LAB4_Parte01 {C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_dataShifter.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:20:08 on Sep 14,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01" C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_dataShifter.v 
# -- Compiling module dataShifter
# 
# Top level modules:
# 	dataShifter
# End time: 17:20:08 on Sep 14,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Rafael\ Ferrari/Documents/Quartus/LAB4_Parte01 {C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_s2_controller.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:20:08 on Sep 14,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01" C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_s2_controller.v 
# -- Compiling module s2_controller
# 
# Top level modules:
# 	s2_controller
# End time: 17:20:08 on Sep 14,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Rafael\ Ferrari/Documents/Quartus/LAB4_Parte01 {C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_demux_shapes.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:20:08 on Sep 14,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01" C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_demux_shapes.v 
# -- Compiling module demux_shapes
# 
# Top level modules:
# 	demux_shapes
# End time: 17:20:08 on Sep 14,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Rafael\ Ferrari/Documents/Quartus/LAB4_Parte01 {C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/ram_megafunction.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:20:08 on Sep 14,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01" C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/ram_megafunction.v 
# -- Compiling module ram_megafunction
# 
# Top level modules:
# 	ram_megafunction
# End time: 17:20:08 on Sep 14,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Rafael\ Ferrari/Documents/Quartus/LAB4_Parte01 {C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_sram_addr_decoder.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:20:09 on Sep 14,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01" C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_sram_addr_decoder.v 
# -- Compiling module sram_addr_decoder
# 
# Top level modules:
# 	sram_addr_decoder
# End time: 17:20:09 on Sep 14,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Rafael\ Ferrari/Documents/Quartus/LAB4_Parte01 {C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_sram_fsm_quartus.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:20:09 on Sep 14,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01" C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_sram_fsm_quartus.v 
# -- Compiling module sram_fsm_quartus
# 
# Top level modules:
# 	sram_fsm_quartus
# End time: 17:20:09 on Sep 14,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Rafael\ Ferrari/Documents/Quartus/LAB4_Parte01 {C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_SRAM_module.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:20:09 on Sep 14,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01" C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_SRAM_module.v 
# -- Compiling module SRAM_module
# 
# Top level modules:
# 	SRAM_module
# End time: 17:20:09 on Sep 14,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Rafael\ Ferrari/Documents/Quartus/LAB4_Parte01 {C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_S2_interno.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:20:10 on Sep 14,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01" C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_S2_interno.v 
# -- Compiling module S2_interno
# 
# Top level modules:
# 	S2_interno
# End time: 17:20:10 on Sep 14,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Rafael\ Ferrari/Documents/Quartus/LAB4_Parte01 {C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_S2_module.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:20:10 on Sep 14,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01" C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_S2_module.v 
# -- Compiling module S2_module
# 
# Top level modules:
# 	S2_module
# End time: 17:20:10 on Sep 14,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Rafael\ Ferrari/Documents/Quartus/LAB4_Parte01 {C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_pipelineStartBuffer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:20:10 on Sep 14,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01" C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_pipelineStartBuffer.v 
# -- Compiling module pipelineStartBuffer
# 
# Top level modules:
# 	pipelineStartBuffer
# End time: 17:20:10 on Sep 14,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Rafael\ Ferrari/Documents/Quartus/LAB4_Parte01 {C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_pipelineCounter.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:20:10 on Sep 14,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01" C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_pipelineCounter.v 
# -- Compiling module pipelineCounter
# 
# Top level modules:
# 	pipelineCounter
# End time: 17:20:10 on Sep 14,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Rafael\ Ferrari/Documents/Quartus/LAB4_Parte01 {C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_newSpriteStage.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:20:11 on Sep 14,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01" C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_newSpriteStage.v 
# -- Compiling module newSpriteStage
# 
# Top level modules:
# 	newSpriteStage
# End time: 17:20:11 on Sep 14,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Rafael\ Ferrari/Documents/Quartus/LAB4_Parte01 {C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_S1_module.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:20:11 on Sep 14,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01" C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_S1_module.v 
# -- Compiling module S1_module
# 
# Top level modules:
# 	S1_module
# End time: 17:20:11 on Sep 14,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Rafael\ Ferrari/Documents/Quartus/LAB4_Parte01 {C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_spriter_module.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:20:11 on Sep 14,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01" C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_spriter_module.v 
# -- Compiling module spriter_module
# 
# Top level modules:
# 	spriter_module
# End time: 17:20:11 on Sep 14,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Rafael\ Ferrari/Documents/Quartus/LAB4_Parte01 {C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_testbench.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:20:11 on Sep 14,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01" C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_testbench.v 
# -- Compiling module SPRITER_testbench
# 
# Top level modules:
# 	SPRITER_testbench
# End time: 17:20:11 on Sep 14,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Rafael\ Ferrari/Documents/Quartus/LAB4_Parte01 {C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_mymux5.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:20:12 on Sep 14,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01" C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_mymux5.v 
# -- Compiling module mux5
# 
# Top level modules:
# 	mux5
# End time: 17:20:12 on Sep 14,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Rafael\ Ferrari/Documents/Quartus/LAB4_Parte01 {C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_mymux4.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:20:12 on Sep 14,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01" C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_mymux4.v 
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# End time: 17:20:12 on Sep 14,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlib altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "altera_mf_ver".
# 
vmap altera_mf_ver altera_mf_ver
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap altera_mf_ver altera_mf_ver 
# Modifying modelsim.ini
vlog -work altera_mf_ver C:/altera_lite/16.0/quartus/eda/sim_lib/altera_mf.v
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:20:14 on Sep 14,2016
# vlog -reportprogress 300 -work altera_mf_ver C:/altera_lite/16.0/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 17:20:15 on Sep 14,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -L altera_mf_ver work.SPRITER_testbench
# vsim -L altera_mf_ver work.SPRITER_testbench 
# Start time: 17:20:15 on Sep 14,2016
# Loading work.SPRITER_testbench
# Loading work.syncReset
# Loading work.spriter_module
# Loading work.S1_module
# Loading work.pipelineCounter
# Loading work.pipelineStartBuffer
# Loading work.newSpriteStage
# Loading work.S2_module
# Loading work.splitter
# Loading work.S2_pipeline_buffer
# Loading work.S2_interno
# Loading work.demux_shapes
# Loading work.mux5
# Loading work.mux4
# Loading work.SRAM_module
# Loading work.sram_fsm_quartus
# Loading work.ram_megafunction
# Loading altera_mf_ver.altsyncram
# Loading work.sram_addr_decoder
# Loading work.dataShifter
# Loading work.s2_controller
# Loading work.t5_t6
# Loading work.t7
# Loading work.color_preset
# Loading work.VGA_module
# Loading work.VGA_fifoIP
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading work.FIFO_reader
# Loading work.PixelLogic
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3015) C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_SRAM_module.v(13): [PCDPC] - Port size (9) does not match connection size (20) for port 'address'. The port definition is at: C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/ram_megafunction.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /SPRITER_testbench/DUT/S2/async_s2/SRAM/sram File: C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/ram_megafunction.v
# ** Warning: (vsim-3016) C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_SRAM_module.v(13): Port type is incompatible with connection (port 'rden').
#    Time: 0 ps  Iteration: 0  Instance: /SPRITER_testbench/DUT/S2/async_s2/SRAM/sram File: C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/ram_megafunction.v
# ** Warning: (vsim-3016) C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/ram_megafunction.v(66): Port type is incompatible with connection (port 'rden_a').
#    Time: 0 ps  Iteration: 0  Instance: /SPRITER_testbench/DUT/S2/async_s2/SRAM/sram/altsyncram_component File: C:/altera_lite/16.0/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) C:/altera_lite/16.0/quartus/eda/sim_lib/altera_mf.v(47388): Port type is incompatible with connection (port 'rden_a').
#    Time: 0 ps  Iteration: 0  Instance: /SPRITER_testbench/DUT/S2/async_s2/SRAM/sram/altsyncram_component/m_default/altsyncram_inst File: C:/altera_lite/16.0/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3017) C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_SRAM_module.v(14): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /SPRITER_testbench/DUT/S2/async_s2/SRAM/dec File: C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_sram_addr_decoder.v
# ** Warning: (vsim-3722) C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_SRAM_module.v(14): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3017) C:/altera_lite/16.0/quartus/eda/sim_lib/altera_mf.v(31614): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /SPRITER_testbench/backgrounder/buffer/dcfifo_component/DCFIFO_MW File: C:/altera_lite/16.0/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/altera_lite/16.0/quartus/eda/sim_lib/altera_mf.v(31614): [TFMPC] - Missing connection for port 'eccstatus'.

add wave -position end  sim:/<= SPRITER_testbench/clk_125
# (vish-4014) No objects found matching '/<='.
add wave -position end  sim:/<= SPRITER_testbench/clk_25
# (vish-4014) No objects found matching '/<='.
add wave -position end  sim:/<= SPRITER_testbench/clk_25_16
# (vish-4014) No objects found matching '/<='.
add wave -position end  sim:/<= SPRITER_testbench/n_reset
# (vish-4014) No objects found matching '/<='.
add wave -position end  sim:/<= SPRITER_testbench/n_reset_wire
# (vish-4014) No objects found matching '/<='.
add wave -position end  sim:/<= SPRITER_testbench/row
# (vish-4014) No objects found matching '/<='.
radix signal sim:/<= SPRITER_testbench/row unsigned
# Unknown signal: sim:/<=
add wave -position end  sim:/<= SPRITER_testbench/column
# (vish-4014) No objects found matching '/<='.
radix signal sim:/<= SPRITER_testbench/column unsigned
# Unknown signal: sim:/<=
add wave -position end  sim:/<= SPRITER_testbench/FIFO_Red
# (vish-4014) No objects found matching '/<='.
add wave -position end  sim:/<= SPRITER_testbench/FIFO_Green
# (vish-4014) No objects found matching '/<='.
add wave -position end  sim:/<= SPRITER_testbench/FIFO_Blue
# (vish-4014) No objects found matching '/<='.
add wave -position end  sim:/<= SPRITER_testbench/VGA_R
# (vish-4014) No objects found matching '/<='.
add wave -position end  sim:/<= SPRITER_testbench/VGA_G
# (vish-4014) No objects found matching '/<='.
add wave -position end  sim:/<= SPRITER_testbench/VGA_B
# (vish-4014) No objects found matching '/<='.
radix signal sim:/<= SPRITER_testbench/FIFO_Red hexadecimal
# Unknown signal: sim:/<=
radix signal sim:/<= SPRITER_testbench/FIFO_Green hexadecimal
# Unknown signal: sim:/<=
radix signal sim:/<= SPRITER_testbench/FIFO_Blue hexadecimal
# Unknown signal: sim:/<=
radix signal sim:/<= SPRITER_testbench/VGA_R hexadecimal
# Unknown signal: sim:/<=
radix signal sim:/<= SPRITER_testbench/VGA_G hexadecimal
# Unknown signal: sim:/<=
radix signal sim:/<= SPRITER_testbench/VGA_B hexadecimal
# Unknown signal: sim:/<=
add wave -position end  sim:/<= SPRITER_testbench/DUT/S1/start_flag
# (vish-4014) No objects found matching '/<='.
add wave -position end  sim:/<= SPRITER_testbench/DUT/sprite0
# (vish-4014) No objects found matching '/<='.
add wave -position end  sim:/<= SPRITER_testbench/DUT/sprite1
# (vish-4014) No objects found matching '/<='.
add wave -position end  sim:/<= SPRITER_testbench/DUT/sprite2
# (vish-4014) No objects found matching '/<='.
add wave -position end  sim:/<= SPRITER_testbench/DUT/sprite3
# (vish-4014) No objects found matching '/<='.
add wave -position end  sim:/<= SPRITER_testbench/DUT/v0
# (vish-4014) No objects found matching '/<='.
add wave -position end  sim:/<= SPRITER_testbench/DUT/v1
# (vish-4014) No objects found matching '/<='.
add wave -position end  sim:/<= SPRITER_testbench/DUT/v2
# (vish-4014) No objects found matching '/<='.
add wave -position end  sim:/<= SPRITER_testbench/DUT/v3
# (vish-4014) No objects found matching '/<='.
add wave -position end  sim:/<= SPRITER_testbench/DUT/v0_num
# (vish-4014) No objects found matching '/<='.
radix signal sim:/<= SPRITER_testbench/DUT/v0_num unsigned
# Unknown signal: sim:/<=
add wave -position end  sim:/<= SPRITER_testbench/DUT/v1_num
# (vish-4014) No objects found matching '/<='.
radix signal sim:/<= SPRITER_testbench/DUT/v1_num unsigned
# Unknown signal: sim:/<=
add wave -position end  sim:/<= SPRITER_testbench/DUT/v2_num
# (vish-4014) No objects found matching '/<='.
radix signal sim:/<= SPRITER_testbench/DUT/v2_num unsigned
# Unknown signal: sim:/<=
add wave -position end  sim:/<= SPRITER_testbench/DUT/v3_num
# (vish-4014) No objects found matching '/<='.
radix signal sim:/<= SPRITER_testbench/DUT/v3_num unsigned
# Unknown signal: sim:/<=
add wave -position 6  sim:/<= SPRITER_testbench/DUT/S1/column_out
# (vish-4014) No objects found matching '/<='.
radix signal sim:/<= SPRITER_testbench/DUT/S1/column_out unsigned
# Unknown signal: sim:/<=
add wave -position 14  sim:/<= SPRITER_testbench/DUT/S1/FSM/address
# (vish-4014) No objects found matching '/<='.
radix signal sim:/<= SPRITER_testbench/DUT/S1/FSM/address unsigned
# Unknown signal: sim:/<=
add wave -position 15  sim:/<= SPRITER_testbench/DUT/S1/FSM/state
# (vish-4014) No objects found matching '/<='.
add wave -position 16  sim:/<= SPRITER_testbench/DUT/S1/FSM/next_state
# (vish-4014) No objects found matching '/<='.
radix signal sim:/<= SPRITER_testbench/DUT/S1/FSM/state unsigned
# Unknown signal: sim:/<=
radix signal sim:/<= SPRITER_testbench/DUT/S1/FSM/next_state unsigned
# Unknown signal: sim:/<=
add wave -position 17  sim:/<= SPRITER_testbench/DUT/S1/FSM/flag
# (vish-4014) No objects found matching '/<='.
# (vish-4014) No objects found matching 'SPRITER_testbench/DUT/S1/FSM/flag'.
add wave -position 18  sim:/<= SPRITER_testbench/DUT/S1/FSM/row_link
# (vish-4014) No objects found matching '/<='.
add wave -position 19  sim:/<= SPRITER_testbench/DUT/S1/FSM/column_link
# (vish-4014) No objects found matching '/<='.
radix signal sim:/<= SPRITER_testbench/DUT/S1/FSM/column_link unsigned
# Unknown signal: sim:/<=
radix signal sim:/<= SPRITER_testbench/DUT/S1/FSM/row_link unsigned
# Unknown signal: sim:/<=
add wave -position 7  sim:/<= SPRITER_testbench/DUT/S1/row_out
# (vish-4014) No objects found matching '/<='.
radix signal sim:/<= SPRITER_testbench/DUT/S1/row_out unsigned
# Unknown signal: sim:/<=

run -all
# ** Note: $stop    : C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_testbench.v(127)
#    Time: 40 us  Iteration: 0  Instance: /SPRITER_testbench
# Break in Module SPRITER_testbench at C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_testbench.v line 127
vlib altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "altera_mf_ver".
# 
vmap altera_mf_ver altera_mf_ver
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap altera_mf_ver altera_mf_ver 
# Modifying modelsim.ini
vlog -work altera_mf_ver C:/altera_lite/16.0/quartus/eda/sim_lib/altera_mf.v
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:20:46 on Sep 14,2016
# vlog -reportprogress 300 -work altera_mf_ver C:/altera_lite/16.0/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 17:20:47 on Sep 14,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -L altera_mf_ver work.SPRITER_testbench
# End time: 17:20:48 on Sep 14,2016, Elapsed time: 0:00:33
# Errors: 53, Warnings: 8
# vsim -L altera_mf_ver work.SPRITER_testbench 
# Start time: 17:20:48 on Sep 14,2016
# Loading work.SPRITER_testbench
# Loading work.syncReset
# Loading work.spriter_module
# Loading work.S1_module
# Loading work.pipelineCounter
# Loading work.pipelineStartBuffer
# Loading work.newSpriteStage
# Loading work.S2_module
# Loading work.splitter
# Loading work.S2_pipeline_buffer
# Loading work.S2_interno
# Loading work.demux_shapes
# Loading work.mux5
# Loading work.mux4
# Loading work.SRAM_module
# Loading work.sram_fsm_quartus
# Loading work.ram_megafunction
# Loading altera_mf_ver.altsyncram
# Loading work.sram_addr_decoder
# Loading work.dataShifter
# Loading work.s2_controller
# Loading work.t5_t6
# Loading work.t7
# Loading work.color_preset
# Loading work.VGA_module
# Loading work.VGA_fifoIP
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading work.FIFO_reader
# Loading work.PixelLogic
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3015) C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_SRAM_module.v(13): [PCDPC] - Port size (9) does not match connection size (20) for port 'address'. The port definition is at: C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/ram_megafunction.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /SPRITER_testbench/DUT/S2/async_s2/SRAM/sram File: C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/ram_megafunction.v
# ** Warning: (vsim-3016) C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_SRAM_module.v(13): Port type is incompatible with connection (port 'rden').
#    Time: 0 ps  Iteration: 0  Instance: /SPRITER_testbench/DUT/S2/async_s2/SRAM/sram File: C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/ram_megafunction.v
# ** Warning: (vsim-3016) C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/ram_megafunction.v(66): Port type is incompatible with connection (port 'rden_a').
#    Time: 0 ps  Iteration: 0  Instance: /SPRITER_testbench/DUT/S2/async_s2/SRAM/sram/altsyncram_component File: C:/altera_lite/16.0/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) C:/altera_lite/16.0/quartus/eda/sim_lib/altera_mf.v(47388): Port type is incompatible with connection (port 'rden_a').
#    Time: 0 ps  Iteration: 0  Instance: /SPRITER_testbench/DUT/S2/async_s2/SRAM/sram/altsyncram_component/m_default/altsyncram_inst File: C:/altera_lite/16.0/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3017) C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_SRAM_module.v(14): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /SPRITER_testbench/DUT/S2/async_s2/SRAM/dec File: C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_sram_addr_decoder.v
# ** Warning: (vsim-3722) C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_SRAM_module.v(14): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3017) C:/altera_lite/16.0/quartus/eda/sim_lib/altera_mf.v(31614): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /SPRITER_testbench/backgrounder/buffer/dcfifo_component/DCFIFO_MW File: C:/altera_lite/16.0/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/altera_lite/16.0/quartus/eda/sim_lib/altera_mf.v(31614): [TFMPC] - Missing connection for port 'eccstatus'.

add wave -position end  sim:/SPRITER_testbench/clk_125
add wave -position end  sim:/SPRITER_testbench/clk_25
add wave -position end  sim:/SPRITER_testbench/clk_25_16
add wave -position end  sim:/SPRITER_testbench/n_reset
add wave -position end  sim:/SPRITER_testbench/n_reset_wire
add wave -position end  sim:/SPRITER_testbench/row
radix signal sim:/SPRITER_testbench/row unsigned
# unsigned
add wave -position end  sim:/SPRITER_testbench/column
radix signal sim:/SPRITER_testbench/column unsigned
# unsigned
add wave -position end  sim:/SPRITER_testbench/FIFO_Red
add wave -position end  sim:/SPRITER_testbench/FIFO_Green
add wave -position end  sim:/SPRITER_testbench/FIFO_Blue
add wave -position end  sim:/SPRITER_testbench/VGA_R
add wave -position end  sim:/SPRITER_testbench/VGA_G
add wave -position end  sim:/SPRITER_testbench/VGA_B
radix signal sim:/SPRITER_testbench/FIFO_Red hexadecimal
# hexadecimal
radix signal sim:/SPRITER_testbench/FIFO_Green hexadecimal
# hexadecimal
radix signal sim:/SPRITER_testbench/FIFO_Blue hexadecimal
# hexadecimal
radix signal sim:/SPRITER_testbench/VGA_R hexadecimal
# hexadecimal
radix signal sim:/SPRITER_testbench/VGA_G hexadecimal
# hexadecimal
radix signal sim:/SPRITER_testbench/VGA_B hexadecimal
# hexadecimal
add wave -position end  sim:/SPRITER_testbench/DUT/S1/start_flag
add wave -position end  sim:/SPRITER_testbench/DUT/sprite0
add wave -position end  sim:/SPRITER_testbench/DUT/sprite1
add wave -position end  sim:/SPRITER_testbench/DUT/sprite2
add wave -position end  sim:/SPRITER_testbench/DUT/sprite3
add wave -position end  sim:/SPRITER_testbench/DUT/v0
add wave -position end  sim:/SPRITER_testbench/DUT/v1
add wave -position end  sim:/SPRITER_testbench/DUT/v2
add wave -position end  sim:/SPRITER_testbench/DUT/v3
add wave -position end  sim:/SPRITER_testbench/DUT/v0_num
radix signal sim:/SPRITER_testbench/DUT/v0_num unsigned
# unsigned
add wave -position end  sim:/SPRITER_testbench/DUT/v1_num
radix signal sim:/SPRITER_testbench/DUT/v1_num unsigned
# unsigned
add wave -position end  sim:/SPRITER_testbench/DUT/v2_num
radix signal sim:/SPRITER_testbench/DUT/v2_num unsigned
# unsigned
add wave -position end  sim:/SPRITER_testbench/DUT/v3_num
radix signal sim:/SPRITER_testbench/DUT/v3_num unsigned
# unsigned
add wave -position 6  sim:/SPRITER_testbench/DUT/S1/column_out
radix signal sim:/SPRITER_testbench/DUT/S1/column_out unsigned
# unsigned
add wave -position 14  sim:/SPRITER_testbench/DUT/S1/FSM/address
radix signal sim:/SPRITER_testbench/DUT/S1/FSM/address unsigned
# unsigned
add wave -position 15  sim:/SPRITER_testbench/DUT/S1/FSM/state
add wave -position 16  sim:/SPRITER_testbench/DUT/S1/FSM/next_state
radix signal sim:/SPRITER_testbench/DUT/S1/FSM/state unsigned
# unsigned
radix signal sim:/SPRITER_testbench/DUT/S1/FSM/next_state unsigned
# unsigned
add wave -position 17  sim:/SPRITER_testbench/DUT/S1/FSM/flag
# (vish-4014) No objects found matching '/SPRITER_testbench/DUT/S1/FSM/flag'.
add wave -position 18  sim:/SPRITER_testbench/DUT/S1/FSM/row_link
add wave -position 19  sim:/SPRITER_testbench/DUT/S1/FSM/column_link
radix signal sim:/SPRITER_testbench/DUT/S1/FSM/column_link unsigned
# unsigned
radix signal sim:/SPRITER_testbench/DUT/S1/FSM/row_link unsigned
# unsigned
add wave -position 7  sim:/SPRITER_testbench/DUT/S1/row_out
radix signal sim:/SPRITER_testbench/DUT/S1/row_out unsigned
# unsigned

run -all
# ** Note: $stop    : C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_testbench.v(127)
#    Time: 40 us  Iteration: 0  Instance: /SPRITER_testbench
# Break in Module SPRITER_testbench at C:/Users/Rafael Ferrari/Documents/Quartus/LAB4_Parte01/SPRITER_testbench.v line 127
# End time: 17:28:12 on Sep 14,2016, Elapsed time: 0:07:24
# Errors: 1, Warnings: 8
