# mux_32x1
Verilog code for 32 x 1 Multiplexer using two 8 x 1 Multiplexer and one 4 x 1 Multiplexer (Gate level modeling)
