ibrary IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity DECODER2_3 is 
	Port( 
			S: in STD_LOGIC_VECTOR(1 downto 0);
			Y:	 out STD_LOGIC_VECTOR(2 downto 0));
end MUX4_1;


architecture Behavioral of DECODER2_3 is 

begin
	process (S)
    begin
        case S is
            when "00" =>
                Y <= "110";
            when "01" =>
                Y <= "101";
            when "10" =>
                Y <= "011";
            when others =>
                Y <= "111";
        end case;
   end process;
	  
end Behavioral;				