// Seed: 2985621371
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output logic id_1
    , id_2
);
  logic id_3 = -id_0;
endmodule
