

================================================================
== Vivado HLS Report for 'sobel_filter'
================================================================
* Date:           Sun Apr 26 18:39:58 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab5_hw2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     9.634|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+----------+---------+----------+---------+
    |       Latency      |      Interval      | Pipeline|
    |   min   |    max   |   min   |    max   |   Type  |
    +---------+----------+---------+----------+---------+
    |  3149844|  29364244|  3149844|  29364244|   none  |
    +---------+----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+----------+------------------+-----------+-----------+------+----------+
        |                                  |       Latency      |     Iteration    |  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |    max   |      Latency     |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+----------+------------------+-----------+-----------+------+----------+
        |- Loop 1                          |  3147792|  29362192| 393474 ~ 3670274 |          -|          -|     8|    no    |
        | + Loop 1.1                       |   393472|   3670272|   3074 ~ 28674   |          -|          -|   128|    no    |
        |  ++ sobel_filter_label0          |     3072|     28672|      3 ~ 28      |          -|          -|  1024|    no    |
        |   +++ sobel_filter_label0.1      |       24|        24|                 8|          -|          -|     3|    no    |
        |    ++++ sobel_filter_label0.1.1  |        6|         6|                 2|          -|          -|     3|    no    |
        |- Loop 2                          |     2050|      2050|                 2|          -|          -|  1025|    no    |
        +----------------------------------+---------+----------+------------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 11 
3 --> 4 2 
4 --> 5 3 
5 --> 10 9 6 
6 --> 9 7 
7 --> 8 6 
8 --> 7 
9 --> 4 
10 --> 9 
11 --> 12 
12 --> 11 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_dest_V = alloca i6"   --->   Operation 13 'alloca' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_keep_V = alloca i1"   --->   Operation 14 'alloca' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_strb_V = alloca i1"   --->   Operation 15 'alloca' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_user_V = alloca i2"   --->   Operation 16 'alloca' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_id_V = alloca i5"   --->   Operation 17 'alloca' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%window_val_2_2_1 = alloca i8"   --->   Operation 18 'alloca' 'window_val_2_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%window_val_2_2_2 = alloca i8"   --->   Operation 19 'alloca' 'window_val_2_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%window_val_0_1 = alloca i8"   --->   Operation 20 'alloca' 'window_val_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%window_val_2_2_3 = alloca i8"   --->   Operation 21 'alloca' 'window_val_2_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%window_val_1_0 = alloca i8"   --->   Operation 22 'alloca' 'window_val_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%window_val_1_1 = alloca i8"   --->   Operation 23 'alloca' 'window_val_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%window_val_2_2_4 = alloca i8"   --->   Operation 24 'alloca' 'window_val_2_2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%window_val_2_0 = alloca i8"   --->   Operation 25 'alloca' 'window_val_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%window_val_2_1 = alloca i8"   --->   Operation 26 'alloca' 'window_val_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %INPUT_IMAGE_V_data_V), !map !83"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_IMAGE_V_keep_V), !map !87"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_IMAGE_V_strb_V), !map !91"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %INPUT_IMAGE_V_user_V), !map !95"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_IMAGE_V_last_V), !map !99"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %INPUT_IMAGE_V_id_V), !map !103"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %INPUT_IMAGE_V_dest_V), !map !107"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %OUTPUT_IMAGE_V_data_V), !map !111"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_IMAGE_V_keep_V), !map !115"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_IMAGE_V_strb_V), !map !119"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %OUTPUT_IMAGE_V_user_V), !map !123"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_IMAGE_V_last_V), !map !127"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %OUTPUT_IMAGE_V_id_V), !map !131"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %OUTPUT_IMAGE_V_dest_V), !map !135"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @sobel_filter_str) nounwind"   --->   Operation 41 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%pixelbuffer_val_1 = alloca [1024 x i8], align 1" [../lab5_hw/sobel.cpp:26]   --->   Operation 42 'alloca' 'pixelbuffer_val_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%pixelbuffer_val_2 = alloca [1024 x i8], align 1" [../lab5_hw/sobel.cpp:26]   --->   Operation 43 'alloca' 'pixelbuffer_val_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../lab5_hw/sobel.cpp:10]   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %INPUT_IMAGE_V_data_V, i1* %INPUT_IMAGE_V_keep_V, i1* %INPUT_IMAGE_V_strb_V, i2* %INPUT_IMAGE_V_user_V, i1* %INPUT_IMAGE_V_last_V, i5* %INPUT_IMAGE_V_id_V, i6* %INPUT_IMAGE_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [12 x i8]* @p_str5, [1 x i8]* @p_str1) nounwind" [../lab5_hw/sobel.cpp:11]   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %OUTPUT_IMAGE_V_data_V, i1* %OUTPUT_IMAGE_V_keep_V, i1* %OUTPUT_IMAGE_V_strb_V, i2* %OUTPUT_IMAGE_V_user_V, i1* %OUTPUT_IMAGE_V_last_V, i5* %OUTPUT_IMAGE_V_id_V, i6* %OUTPUT_IMAGE_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [13 x i8]* @p_str6, [1 x i8]* @p_str1) nounwind" [../lab5_hw/sobel.cpp:12]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:627->../lab5_hw/sobel.cpp:26]   --->   Operation 47 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:627->../lab5_hw/sobel.cpp:26]   --->   Operation 48 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.76ns)   --->   "br label %.loopexit1" [../lab5_hw/sobel.cpp:29]   --->   Operation 49 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.22>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %"hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region" ], [ %i_2, %.loopexit1.loopexit ]"   --->   Operation 50 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%counter_0 = phi i21 [ -1, %"hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region" ], [ %counter, %.loopexit1.loopexit ]"   --->   Operation 51 'phi' 'counter_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.30ns)   --->   "%icmp_ln29 = icmp eq i4 %i_0, -8" [../lab5_hw/sobel.cpp:29]   --->   Operation 52 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 53 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.73ns)   --->   "%i_2 = add i4 %i_0, 1" [../lab5_hw/sobel.cpp:29]   --->   Operation 54 'add' 'i_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %.preheader6.preheader, label %0" [../lab5_hw/sobel.cpp:29]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (2.22ns)   --->   "%counter = add i21 %counter_0, 131072" [../lab5_hw/sobel.cpp:34]   --->   Operation 56 'add' 'counter' <Predicate = (!icmp_ln29)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.30ns)   --->   "%icmp_ln41 = icmp eq i4 %i_0, 0" [../lab5_hw/sobel.cpp:41]   --->   Operation 57 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln29)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.76ns)   --->   "br label %.loopexit" [../lab5_hw/sobel.cpp:30]   --->   Operation 58 'br' <Predicate = (!icmp_ln29)> <Delay = 1.76>
ST_2 : Operation 59 [1/1] (1.76ns)   --->   "br label %.preheader6" [../lab5_hw/sobel.cpp:101]   --->   Operation 59 'br' <Predicate = (icmp_ln29)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.22>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%counter_1 = phi i21 [ %counter_0, %0 ], [ %add_ln34, %.loopexit.loopexit ]" [../lab5_hw/sobel.cpp:34]   --->   Operation 60 'phi' 'counter_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%row_assign = phi i8 [ 0, %0 ], [ %k, %.loopexit.loopexit ]"   --->   Operation 61 'phi' 'row_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.55ns)   --->   "%icmp_ln30 = icmp eq i8 %row_assign, -128" [../lab5_hw/sobel.cpp:30]   --->   Operation 62 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 63 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.91ns)   --->   "%k = add i8 %row_assign, 1" [../lab5_hw/sobel.cpp:30]   --->   Operation 64 'add' 'k' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %.loopexit1.loopexit, label %1" [../lab5_hw/sobel.cpp:30]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (2.22ns)   --->   "%add_ln34 = add i21 1024, %counter_1" [../lab5_hw/sobel.cpp:34]   --->   Operation 66 'add' 'add_ln34' <Predicate = (!icmp_ln30)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (1.55ns)   --->   "%icmp_ln41_1 = icmp ult i8 %row_assign, 3" [../lab5_hw/sobel.cpp:41]   --->   Operation 67 'icmp' 'icmp_ln41_1' <Predicate = (!icmp_ln30)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln274 = trunc i8 %row_assign to i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 68 'trunc' 'trunc_ln274' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.95ns)   --->   "%icmp_ln274_2 = icmp eq i2 %trunc_ln274, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 69 'icmp' 'icmp_ln274_2' <Predicate = (!icmp_ln30)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.95ns)   --->   "%icmp_ln274_3 = icmp eq i2 %trunc_ln274, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 70 'icmp' 'icmp_ln274_3' <Predicate = (!icmp_ln30)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (1.76ns)   --->   "br label %2" [../lab5_hw/sobel.cpp:31]   --->   Operation 71 'br' <Predicate = (!icmp_ln30)> <Delay = 1.76>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br label %.loopexit1"   --->   Operation 72 'br' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%col_assign = phi i11 [ 0, %1 ], [ %j, %sobel_filter_label0_end ]"   --->   Operation 73 'phi' 'col_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%counter_2 = phi i21 [ %counter_1, %1 ], [ %add_ln34_1, %sobel_filter_label0_end ]" [../lab5_hw/sobel.cpp:34]   --->   Operation 74 'phi' 'counter_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.88ns)   --->   "%icmp_ln31 = icmp eq i11 %col_assign, -1024" [../lab5_hw/sobel.cpp:31]   --->   Operation 75 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 76 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (1.63ns)   --->   "%j = add i11 %col_assign, 1" [../lab5_hw/sobel.cpp:31]   --->   Operation 77 'add' 'j' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.loopexit.loopexit, label %sobel_filter_label0_begin" [../lab5_hw/sobel.cpp:31]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln729 = zext i11 %col_assign to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:863->../lab5_hw/sobel.cpp:38]   --->   Operation 79 'zext' 'zext_ln729' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%pixelbuffer_val_1_a = getelementptr [1024 x i8]* %pixelbuffer_val_1, i64 0, i64 %zext_ln729" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:863->../lab5_hw/sobel.cpp:38]   --->   Operation 80 'getelementptr' 'pixelbuffer_val_1_a' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 81 [2/2] (3.25ns)   --->   "%window_val_0_2 = load i8* %pixelbuffer_val_1_a, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:863->../lab5_hw/sobel.cpp:38]   --->   Operation 81 'load' 'window_val_0_2' <Predicate = (!icmp_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%pixelbuffer_val_2_a = getelementptr [1024 x i8]* %pixelbuffer_val_2, i64 0, i64 %zext_ln729" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:863->../lab5_hw/sobel.cpp:38]   --->   Operation 82 'getelementptr' 'pixelbuffer_val_2_a' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 83 [2/2] (3.25ns)   --->   "%window_val_1_2 = load i8* %pixelbuffer_val_2_a, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:863->../lab5_hw/sobel.cpp:38]   --->   Operation 83 'load' 'window_val_1_2' <Predicate = (!icmp_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_4 : Operation 84 [1/1] (1.88ns)   --->   "%icmp_ln41_2 = icmp ult i11 %col_assign, 3" [../lab5_hw/sobel.cpp:41]   --->   Operation 84 'icmp' 'icmp_ln41_2' <Predicate = (!icmp_ln31)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln41_1)   --->   "%and_ln41 = and i1 %icmp_ln41_1, %icmp_ln41_2" [../lab5_hw/sobel.cpp:41]   --->   Operation 85 'and' 'and_ln41' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln41_1 = and i1 %and_ln41, %icmp_ln41" [../lab5_hw/sobel.cpp:41]   --->   Operation 86 'and' 'and_ln41_1' <Predicate = (!icmp_ln31)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 87 'br' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%window_val_2_2_1_l = load i8* %window_val_2_2_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 88 'load' 'window_val_2_2_1_l' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%window_val_2_2_2_l = load i8* %window_val_2_2_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 89 'load' 'window_val_2_2_2_l' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%window_val_0_1_loa = load i8* %window_val_0_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 90 'load' 'window_val_0_1_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%window_val_2_2_3_l = load i8* %window_val_2_2_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 91 'load' 'window_val_2_2_3_l' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%window_val_1_0_loa = load i8* %window_val_1_0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 92 'load' 'window_val_1_0_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%window_val_1_1_loa = load i8* %window_val_1_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 93 'load' 'window_val_1_1_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%window_val_2_2_4_l = load i8* %window_val_2_2_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 94 'load' 'window_val_2_2_4_l' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%window_val_2_0_loa = load i8* %window_val_2_0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 95 'load' 'window_val_2_0_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%window_val_2_1_loa = load i8* %window_val_2_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 96 'load' 'window_val_2_1_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str7) nounwind" [../lab5_hw/sobel.cpp:31]   --->   Operation 97 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str7)" [../lab5_hw/sobel.cpp:31]   --->   Operation 98 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (2.22ns)   --->   "%add_ln34_1 = add i21 1, %counter_2" [../lab5_hw/sobel.cpp:34]   --->   Operation 99 'add' 'add_ln34_1' <Predicate = true> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%empty_9 = call { i8, i1, i1, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %INPUT_IMAGE_V_data_V, i1* %INPUT_IMAGE_V_keep_V, i1* %INPUT_IMAGE_V_strb_V, i2* %INPUT_IMAGE_V_user_V, i1* %INPUT_IMAGE_V_last_V, i5* %INPUT_IMAGE_V_id_V, i6* %INPUT_IMAGE_V_dest_V)" [../lab5_hw/sobel.cpp:35]   --->   Operation 100 'read' 'empty_9' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_9, 0" [../lab5_hw/sobel.cpp:35]   --->   Operation 101 'extractvalue' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_keep_V_3 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_9, 1" [../lab5_hw/sobel.cpp:35]   --->   Operation 102 'extractvalue' 'tmp_keep_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_strb_V_3 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_9, 2" [../lab5_hw/sobel.cpp:35]   --->   Operation 103 'extractvalue' 'tmp_strb_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_user_V_3 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_9, 3" [../lab5_hw/sobel.cpp:35]   --->   Operation 104 'extractvalue' 'tmp_user_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_id_V_3 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_9, 5" [../lab5_hw/sobel.cpp:35]   --->   Operation 105 'extractvalue' 'tmp_id_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_dest_V_3 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_9, 6" [../lab5_hw/sobel.cpp:35]   --->   Operation 106 'extractvalue' 'tmp_dest_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/2] (3.25ns)   --->   "%window_val_0_2 = load i8* %pixelbuffer_val_1_a, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:863->../lab5_hw/sobel.cpp:38]   --->   Operation 107 'load' 'window_val_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_5 : Operation 108 [1/2] (3.25ns)   --->   "%window_val_1_2 = load i8* %pixelbuffer_val_2_a, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:863->../lab5_hw/sobel.cpp:38]   --->   Operation 108 'load' 'window_val_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_5 : Operation 109 [1/1] (3.25ns)   --->   "store i8 %window_val_1_2, i8* %pixelbuffer_val_1_a, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:863->../lab5_hw/sobel.cpp:38]   --->   Operation 109 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_5 : Operation 110 [1/1] (3.25ns)   --->   "store i8 %tmp_data_V_1, i8* %pixelbuffer_val_2_a, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:765->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:883->../lab5_hw/sobel.cpp:39]   --->   Operation 110 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln274_1 = trunc i11 %col_assign to i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 111 'trunc' 'trunc_ln274_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (2.44ns)   --->   "%icmp_ln43 = icmp sgt i21 %add_ln34_1, 2048" [../lab5_hw/sobel.cpp:43]   --->   Operation 112 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node window_val_2_1_7)   --->   "%window_val_2_1_1 = select i1 %icmp_ln43, i8 %tmp_data_V_1, i8 %window_val_2_1_loa" [../lab5_hw/sobel.cpp:43]   --->   Operation 113 'select' 'window_val_2_1_1' <Predicate = (!and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln41)   --->   "%window_val_2_0_1 = select i1 %icmp_ln43, i8 %window_val_2_1_loa, i8 %window_val_2_0_loa" [../lab5_hw/sobel.cpp:43]   --->   Operation 114 'select' 'window_val_2_0_1' <Predicate = (!and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node window_val_2_2_51)   --->   "%window_val_2_2_13 = select i1 %icmp_ln43, i8 %window_val_2_0_loa, i8 %window_val_2_2_4_l" [../lab5_hw/sobel.cpp:43]   --->   Operation 115 'select' 'window_val_2_2_13' <Predicate = (!and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%window_val_1_2_1 = select i1 %icmp_ln43, i8 %window_val_1_2, i8 %window_val_1_1_loa" [../lab5_hw/sobel.cpp:43]   --->   Operation 116 'select' 'window_val_1_2_1' <Predicate = (!and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_3)   --->   "%window_val_1_0_1 = select i1 %icmp_ln43, i8 %window_val_1_1_loa, i8 %window_val_1_0_loa" [../lab5_hw/sobel.cpp:43]   --->   Operation 117 'select' 'window_val_1_0_1' <Predicate = (!and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node window_val_2_2_52)   --->   "%window_val_2_2_17 = select i1 %icmp_ln43, i8 %window_val_1_0_loa, i8 %window_val_2_2_3_l" [../lab5_hw/sobel.cpp:43]   --->   Operation 118 'select' 'window_val_2_2_17' <Predicate = (!and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_5)   --->   "%window_val_0_2_1 = select i1 %icmp_ln43, i8 %window_val_0_2, i8 %window_val_0_1_loa" [../lab5_hw/sobel.cpp:43]   --->   Operation 119 'select' 'window_val_0_2_1' <Predicate = (!and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_6)   --->   "%window_val_0_0 = select i1 %icmp_ln43, i8 %window_val_0_1_loa, i8 %window_val_2_2_2_l" [../lab5_hw/sobel.cpp:43]   --->   Operation 120 'select' 'window_val_0_0' <Predicate = (!and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node window_val_2_2_53)   --->   "%window_val_2_2_27 = select i1 %icmp_ln43, i8 %window_val_2_2_2_l, i8 %window_val_2_2_1_l" [../lab5_hw/sobel.cpp:43]   --->   Operation 121 'select' 'window_val_2_2_27' <Predicate = (!and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.95ns)   --->   "%icmp_ln274 = icmp eq i2 %trunc_ln274_1, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 122 'icmp' 'icmp_ln274' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node window_val_2_1_4)   --->   "%window_val_2_1_3 = select i1 %icmp_ln274, i8 %window_val_2_1_loa, i8 %tmp_data_V_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 123 'select' 'window_val_2_1_3' <Predicate = (!icmp_ln274_2 & !icmp_ln274_3 & and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.95ns)   --->   "%icmp_ln274_1 = icmp eq i2 %trunc_ln274_1, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 124 'icmp' 'icmp_ln274_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_2_1_4 = select i1 %icmp_ln274_1, i8 %window_val_2_1_loa, i8 %window_val_2_1_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 125 'select' 'window_val_2_1_4' <Predicate = (!icmp_ln274_2 & !icmp_ln274_3 & and_ln41_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node window_val_2_2_33)   --->   "%window_val_2_2 = select i1 %icmp_ln274, i8 %tmp_data_V_1, i8 %window_val_2_0_loa" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 126 'select' 'window_val_2_2' <Predicate = (!icmp_ln274_2 & !icmp_ln274_3 & and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_2_2_33 = select i1 %icmp_ln274_1, i8 %window_val_2_0_loa, i8 %window_val_2_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 127 'select' 'window_val_2_2_33' <Predicate = (!icmp_ln274_2 & !icmp_ln274_3 & and_ln41_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node window_val_2_2_43)   --->   "%window_val_2_2_34 = select i1 %icmp_ln274_1, i8 %tmp_data_V_1, i8 %window_val_2_2_4_l" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 128 'select' 'window_val_2_2_34' <Predicate = (!icmp_ln274_2 & !icmp_ln274_3 & and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node window_val_0_1_3)   --->   "%window_val_0_1_2 = select i1 %icmp_ln274, i8 %window_val_0_1_loa, i8 %tmp_data_V_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 129 'select' 'window_val_0_1_2' <Predicate = (icmp_ln274_3 & and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_0_1_3 = select i1 %icmp_ln274_1, i8 %window_val_0_1_loa, i8 %window_val_0_1_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 130 'select' 'window_val_0_1_3' <Predicate = (icmp_ln274_3 & and_ln41_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node window_val_2_2_36)   --->   "%window_val_2_2_35 = select i1 %icmp_ln274, i8 %tmp_data_V_1, i8 %window_val_2_2_2_l" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 131 'select' 'window_val_2_2_35' <Predicate = (icmp_ln274_3 & and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_2_2_36 = select i1 %icmp_ln274_1, i8 %window_val_2_2_2_l, i8 %window_val_2_2_35" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 132 'select' 'window_val_2_2_36' <Predicate = (icmp_ln274_3 & and_ln41_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node window_val_2_2_50)   --->   "%window_val_2_2_37 = select i1 %icmp_ln274_1, i8 %tmp_data_V_1, i8 %window_val_2_2_1_l" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 133 'select' 'window_val_2_2_37' <Predicate = (icmp_ln274_3 & and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node window_val_1_1_3)   --->   "%window_val_1_1_2 = select i1 %icmp_ln274, i8 %window_val_1_1_loa, i8 %tmp_data_V_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 134 'select' 'window_val_1_1_2' <Predicate = (icmp_ln274_2 & !icmp_ln274_3 & and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_1_1_3 = select i1 %icmp_ln274_1, i8 %window_val_1_1_loa, i8 %window_val_1_1_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 135 'select' 'window_val_1_1_3' <Predicate = (icmp_ln274_2 & !icmp_ln274_3 & and_ln41_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node window_val_2_2_39)   --->   "%window_val_2_2_38 = select i1 %icmp_ln274, i8 %tmp_data_V_1, i8 %window_val_1_0_loa" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 136 'select' 'window_val_2_2_38' <Predicate = (icmp_ln274_2 & !icmp_ln274_3 & and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_2_2_39 = select i1 %icmp_ln274_1, i8 %window_val_1_0_loa, i8 %window_val_2_2_38" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 137 'select' 'window_val_2_2_39' <Predicate = (icmp_ln274_2 & !icmp_ln274_3 & and_ln41_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node window_val_2_2_47)   --->   "%window_val_2_2_40 = select i1 %icmp_ln274_1, i8 %tmp_data_V_1, i8 %window_val_2_2_3_l" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 138 'select' 'window_val_2_2_40' <Predicate = (icmp_ln274_2 & !icmp_ln274_3 & and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node window_val_2_1_6)   --->   "%window_val_2_1_5 = select i1 %icmp_ln274_2, i8 %window_val_2_1_loa, i8 %window_val_2_1_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 139 'select' 'window_val_2_1_5' <Predicate = (!icmp_ln274_3 & and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_2_1_6 = select i1 %icmp_ln274_3, i8 %window_val_2_1_loa, i8 %window_val_2_1_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 140 'select' 'window_val_2_1_6' <Predicate = (and_ln41_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node window_val_2_2_42)   --->   "%window_val_2_2_41 = select i1 %icmp_ln274_2, i8 %window_val_2_0_loa, i8 %window_val_2_2_33" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 141 'select' 'window_val_2_2_41' <Predicate = (!icmp_ln274_3 & and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_2_2_42 = select i1 %icmp_ln274_3, i8 %window_val_2_0_loa, i8 %window_val_2_2_41" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 142 'select' 'window_val_2_2_42' <Predicate = (and_ln41_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_2_2_43 = select i1 %icmp_ln274_2, i8 %window_val_2_2_4_l, i8 %window_val_2_2_34" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 143 'select' 'window_val_2_2_43' <Predicate = (!icmp_ln274_3 & and_ln41_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_2_2_44 = select i1 %icmp_ln274_3, i8 %window_val_2_2_4_l, i8 %window_val_2_2_43" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 144 'select' 'window_val_2_2_44' <Predicate = (and_ln41_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node window_val_1_1_5)   --->   "%window_val_1_1_4 = select i1 %icmp_ln274_2, i8 %window_val_1_1_3, i8 %window_val_1_1_loa" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 145 'select' 'window_val_1_1_4' <Predicate = (!icmp_ln274_3 & and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_1_1_5 = select i1 %icmp_ln274_3, i8 %window_val_1_1_loa, i8 %window_val_1_1_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 146 'select' 'window_val_1_1_5' <Predicate = (and_ln41_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node window_val_2_2_46)   --->   "%window_val_2_2_45 = select i1 %icmp_ln274_2, i8 %window_val_2_2_39, i8 %window_val_1_0_loa" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 147 'select' 'window_val_2_2_45' <Predicate = (!icmp_ln274_3 & and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_2_2_46 = select i1 %icmp_ln274_3, i8 %window_val_1_0_loa, i8 %window_val_2_2_45" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 148 'select' 'window_val_2_2_46' <Predicate = (and_ln41_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_2_2_47 = select i1 %icmp_ln274_2, i8 %window_val_2_2_40, i8 %window_val_2_2_3_l" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 149 'select' 'window_val_2_2_47' <Predicate = (!icmp_ln274_3 & and_ln41_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_2_2_48 = select i1 %icmp_ln274_3, i8 %window_val_2_2_3_l, i8 %window_val_2_2_47" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 150 'select' 'window_val_2_2_48' <Predicate = (and_ln41_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_0_1_4 = select i1 %icmp_ln274_3, i8 %window_val_0_1_3, i8 %window_val_0_1_loa" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 151 'select' 'window_val_0_1_4' <Predicate = (and_ln41_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_2_2_49 = select i1 %icmp_ln274_3, i8 %window_val_2_2_36, i8 %window_val_2_2_2_l" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 152 'select' 'window_val_2_2_49' <Predicate = (and_ln41_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_2_2_50 = select i1 %icmp_ln274_3, i8 %window_val_2_2_37, i8 %window_val_2_2_1_l" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 153 'select' 'window_val_2_2_50' <Predicate = (and_ln41_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_2_1_7 = select i1 %and_ln41_1, i8 %window_val_2_1_6, i8 %window_val_2_1_1" [../lab5_hw/sobel.cpp:41]   --->   Operation 154 'select' 'window_val_2_1_7' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41 = select i1 %and_ln41_1, i8 %window_val_2_2_42, i8 %window_val_2_0_1" [../lab5_hw/sobel.cpp:41]   --->   Operation 155 'select' 'select_ln41' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_2_2_51 = select i1 %and_ln41_1, i8 %window_val_2_2_44, i8 %window_val_2_2_13" [../lab5_hw/sobel.cpp:41]   --->   Operation 156 'select' 'window_val_2_2_51' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_2 = select i1 %and_ln41_1, i8 %window_val_1_1_5, i8 %window_val_1_2_1" [../lab5_hw/sobel.cpp:41]   --->   Operation 157 'select' 'select_ln41_2' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_3 = select i1 %and_ln41_1, i8 %window_val_2_2_46, i8 %window_val_1_0_1" [../lab5_hw/sobel.cpp:41]   --->   Operation 158 'select' 'select_ln41_3' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_2_2_52 = select i1 %and_ln41_1, i8 %window_val_2_2_48, i8 %window_val_2_2_17" [../lab5_hw/sobel.cpp:41]   --->   Operation 159 'select' 'window_val_2_2_52' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_5 = select i1 %and_ln41_1, i8 %window_val_0_1_4, i8 %window_val_0_2_1" [../lab5_hw/sobel.cpp:41]   --->   Operation 160 'select' 'select_ln41_5' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_6 = select i1 %and_ln41_1, i8 %window_val_2_2_49, i8 %window_val_0_0" [../lab5_hw/sobel.cpp:41]   --->   Operation 161 'select' 'select_ln41_6' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_2_2_53 = select i1 %and_ln41_1, i8 %window_val_2_2_50, i8 %window_val_2_2_27" [../lab5_hw/sobel.cpp:41]   --->   Operation 162 'select' 'window_val_2_2_53' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (2.44ns)   --->   "%icmp_ln52 = icmp sgt i21 %add_ln34_1, 1024" [../lab5_hw/sobel.cpp:52]   --->   Operation 163 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (2.44ns)   --->   "%icmp_ln52_1 = icmp slt i21 %add_ln34_1, 2050" [../lab5_hw/sobel.cpp:52]   --->   Operation 164 'icmp' 'icmp_ln52_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (0.97ns)   --->   "%and_ln52 = and i1 %icmp_ln52, %icmp_ln52_1" [../lab5_hw/sobel.cpp:52]   --->   Operation 165 'and' 'and_ln52' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "br i1 %and_ln52, label %3, label %4" [../lab5_hw/sobel.cpp:52]   --->   Operation 166 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (2.44ns)   --->   "%icmp_ln61 = icmp sgt i21 %add_ln34_1, 2049" [../lab5_hw/sobel.cpp:61]   --->   Operation 167 'icmp' 'icmp_ln61' <Predicate = (!and_ln52)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %icmp_ln61, label %.preheader184.preheader, label %sobel_filter_label0_end" [../lab5_hw/sobel.cpp:61]   --->   Operation 168 'br' <Predicate = (!and_ln52)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (1.76ns)   --->   "br label %.preheader184" [../lab5_hw/sobel.cpp:66]   --->   Operation 169 'br' <Predicate = (!and_ln52 & icmp_ln61)> <Delay = 1.76>
ST_5 : Operation 170 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %OUTPUT_IMAGE_V_data_V, i1* %OUTPUT_IMAGE_V_keep_V, i1* %OUTPUT_IMAGE_V_strb_V, i2* %OUTPUT_IMAGE_V_user_V, i1* %OUTPUT_IMAGE_V_last_V, i5* %OUTPUT_IMAGE_V_id_V, i6* %OUTPUT_IMAGE_V_dest_V, i8 0, i1 %tmp_keep_V_3, i1 %tmp_strb_V_3, i2 %tmp_user_V_3, i1 undef, i5 %tmp_id_V_3, i6 %tmp_dest_V_3)" [../lab5_hw/sobel.cpp:59]   --->   Operation 170 'write' <Predicate = (and_ln52)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 8.80>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%colOffset_0 = phi i3 [ %colOffset, %.preheader184.loopexit ], [ -1, %.preheader184.preheader ]"   --->   Operation 171 'phi' 'colOffset_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%x_dir_0 = phi i32 [ %x_dir_1, %.preheader184.loopexit ], [ 0, %.preheader184.preheader ]" [../lab5_hw/sobel.cpp:69]   --->   Operation 172 'phi' 'x_dir_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%y_dir_0 = phi i32 [ %y_dir_1, %.preheader184.loopexit ], [ 0, %.preheader184.preheader ]" [../lab5_hw/sobel.cpp:70]   --->   Operation 173 'phi' 'y_dir_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (1.13ns)   --->   "%icmp_ln66 = icmp eq i3 %colOffset_0, 2" [../lab5_hw/sobel.cpp:66]   --->   Operation 174 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 175 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "br i1 %icmp_ln66, label %_ifconv, label %.preheader.preheader" [../lab5_hw/sobel.cpp:66]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i3 %colOffset_0 to i2" [../lab5_hw/sobel.cpp:68]   --->   Operation 177 'trunc' 'trunc_ln68' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (1.65ns)   --->   "%colOffset = add i3 1, %colOffset_0" [../lab5_hw/sobel.cpp:68]   --->   Operation 178 'add' 'colOffset' <Predicate = (!icmp_ln66)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln68_2 = zext i3 %colOffset to i5" [../lab5_hw/sobel.cpp:68]   --->   Operation 179 'zext' 'zext_ln68_2' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (1.56ns)   --->   "%add_ln68_2 = add i2 1, %trunc_ln68" [../lab5_hw/sobel.cpp:68]   --->   Operation 180 'add' 'add_ln68_2' <Predicate = (!icmp_ln66)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i2 %add_ln68_2 to i4" [../lab5_hw/sobel.cpp:68]   --->   Operation 181 'zext' 'zext_ln68_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (1.76ns)   --->   "br label %.preheader" [../lab5_hw/sobel.cpp:67]   --->   Operation 182 'br' <Predicate = (!icmp_ln66)> <Delay = 1.76>
ST_6 : Operation 183 [1/1] (2.55ns)   --->   "%neg = sub i32 0, %x_dir_0" [../lab5_hw/sobel.cpp:69]   --->   Operation 183 'sub' 'neg' <Predicate = (icmp_ln66)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 184 [1/1] (2.47ns)   --->   "%abscond = icmp sgt i32 %x_dir_0, 0" [../lab5_hw/sobel.cpp:69]   --->   Operation 184 'icmp' 'abscond' <Predicate = (icmp_ln66)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%abs = select i1 %abscond, i32 %x_dir_0, i32 %neg" [../lab5_hw/sobel.cpp:69]   --->   Operation 185 'select' 'abs' <Predicate = (icmp_ln66)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 186 [1/1] (2.55ns)   --->   "%neg198 = sub i32 0, %y_dir_0" [../lab5_hw/sobel.cpp:70]   --->   Operation 186 'sub' 'neg198' <Predicate = (icmp_ln66)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 187 [1/1] (2.47ns)   --->   "%abscond199 = icmp sgt i32 %y_dir_0, 0" [../lab5_hw/sobel.cpp:70]   --->   Operation 187 'icmp' 'abscond199' <Predicate = (icmp_ln66)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%abs200 = select i1 %abscond199, i32 %y_dir_0, i32 %neg198" [../lab5_hw/sobel.cpp:70]   --->   Operation 188 'select' 'abs200' <Predicate = (icmp_ln66)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 189 [1/1] (2.55ns) (out node of the LUT)   --->   "%result = sub nsw i32 %abs, %abs200" [../lab5_hw/sobel.cpp:75]   --->   Operation 189 'sub' 'result' <Predicate = (icmp_ln66)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_2 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %col_assign, i32 1, i32 10)" [../lab5_hw/sobel.cpp:80]   --->   Operation 190 'partselect' 'tmp_2' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (1.77ns)   --->   "%icmp_ln80 = icmp eq i10 %tmp_2, 0" [../lab5_hw/sobel.cpp:80]   --->   Operation 191 'icmp' 'icmp_ln80' <Predicate = (icmp_ln66)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_4 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %result, i32 8, i32 31)" [../lab5_hw/sobel.cpp:82]   --->   Operation 192 'partselect' 'tmp_4' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (2.45ns)   --->   "%icmp_ln82 = icmp sgt i24 %tmp_4, 0" [../lab5_hw/sobel.cpp:82]   --->   Operation 193 'icmp' 'icmp_ln82' <Predicate = (icmp_ln66)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V)   --->   "%empty_12 = trunc i32 %result to i8" [../lab5_hw/sobel.cpp:75]   --->   Operation 194 'trunc' 'empty_12' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V)   --->   "%xor_ln80 = xor i1 %icmp_ln80, true" [../lab5_hw/sobel.cpp:80]   --->   Operation 195 'xor' 'xor_ln80' <Predicate = (icmp_ln66)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V)   --->   "%select_ln80 = select i1 %xor_ln80, i8 -1, i8 0" [../lab5_hw/sobel.cpp:80]   --->   Operation 196 'select' 'select_ln80' <Predicate = (icmp_ln66)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V)   --->   "%or_ln80 = or i1 %icmp_ln80, %icmp_ln82" [../lab5_hw/sobel.cpp:80]   --->   Operation 197 'or' 'or_ln80' <Predicate = (icmp_ln66)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [1/1] (1.24ns) (out node of the LUT)   --->   "%tmp_data_V = select i1 %or_ln80, i8 %select_ln80, i8 %empty_12" [../lab5_hw/sobel.cpp:80]   --->   Operation 198 'select' 'tmp_data_V' <Predicate = (icmp_ln66)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 199 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %OUTPUT_IMAGE_V_data_V, i1* %OUTPUT_IMAGE_V_keep_V, i1* %OUTPUT_IMAGE_V_strb_V, i2* %OUTPUT_IMAGE_V_user_V, i1* %OUTPUT_IMAGE_V_last_V, i5* %OUTPUT_IMAGE_V_id_V, i6* %OUTPUT_IMAGE_V_dest_V, i8 %tmp_data_V, i1 %tmp_keep_V_3, i1 %tmp_strb_V_3, i2 %tmp_user_V_3, i1 undef, i5 %tmp_id_V_3, i6 %tmp_dest_V_3)" [../lab5_hw/sobel.cpp:91]   --->   Operation 199 'write' <Predicate = (icmp_ln66)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 8.30>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%rowOffset_0 = phi i3 [ %rowOffset, %getval.exit ], [ -1, %.preheader.preheader ]"   --->   Operation 200 'phi' 'rowOffset_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%x_dir_1 = phi i32 [ %x_dir, %getval.exit ], [ %x_dir_0, %.preheader.preheader ]"   --->   Operation 201 'phi' 'x_dir_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%y_dir_1 = phi i32 [ %y_dir, %getval.exit ], [ %y_dir_0, %.preheader.preheader ]"   --->   Operation 202 'phi' 'y_dir_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (1.13ns)   --->   "%icmp_ln67 = icmp eq i3 %rowOffset_0, 2" [../lab5_hw/sobel.cpp:67]   --->   Operation 203 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 204 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "br i1 %icmp_ln67, label %.preheader184.loopexit, label %getval.exit" [../lab5_hw/sobel.cpp:67]   --->   Operation 205 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln68_1 = trunc i3 %rowOffset_0 to i2" [../lab5_hw/sobel.cpp:68]   --->   Operation 206 'trunc' 'trunc_ln68_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (1.65ns)   --->   "%rowOffset = add i3 1, %rowOffset_0" [../lab5_hw/sobel.cpp:68]   --->   Operation 207 'add' 'rowOffset' <Predicate = (!icmp_ln67)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i3 %rowOffset to i5" [../lab5_hw/sobel.cpp:69]   --->   Operation 208 'zext' 'zext_ln69' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_3 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %rowOffset, i2 0)" [../lab5_hw/sobel.cpp:69]   --->   Operation 209 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln69 = sub i5 %tmp_3, %zext_ln69" [../lab5_hw/sobel.cpp:69]   --->   Operation 210 'sub' 'sub_ln69' <Predicate = (!icmp_ln67)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 211 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln69 = add i5 %zext_ln68_2, %sub_ln69" [../lab5_hw/sobel.cpp:69]   --->   Operation 211 'add' 'add_ln69' <Predicate = (!icmp_ln67)> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i5 %add_ln69 to i64" [../lab5_hw/sobel.cpp:69]   --->   Operation 212 'sext' 'sext_ln69' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%Gx_addr = getelementptr [9 x i3]* @Gx, i64 0, i64 %sext_ln69" [../lab5_hw/sobel.cpp:69]   --->   Operation 213 'getelementptr' 'Gx_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%Gy_addr = getelementptr [9 x i3]* @Gy, i64 0, i64 %sext_ln69" [../lab5_hw/sobel.cpp:70]   --->   Operation 214 'getelementptr' 'Gy_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (1.56ns)   --->   "%add_ln493 = add i2 1, %trunc_ln68_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:493->../lab5_hw/sobel.cpp:68]   --->   Operation 215 'add' 'add_ln493' <Predicate = (!icmp_ln67)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i2 %add_ln493 to i4" [../lab5_hw/sobel.cpp:68]   --->   Operation 216 'zext' 'zext_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %add_ln493, i2 0)" [../lab5_hw/sobel.cpp:68]   --->   Operation 217 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln68 = sub i4 %shl_ln, %zext_ln68" [../lab5_hw/sobel.cpp:68]   --->   Operation 218 'sub' 'sub_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 219 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%add_ln68 = add i4 %sub_ln68, %zext_ln68_1" [../lab5_hw/sobel.cpp:68]   --->   Operation 219 'add' 'add_ln68' <Predicate = (!icmp_ln67)> <Delay = 3.31> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 220 [1/1] (2.55ns)   --->   "%tmp_1 = call i8 @_ssdm_op_Mux.ap_auto.9i8.i4(i8 %window_val_2_2_53, i8 %select_ln41_6, i8 %select_ln41_5, i8 %window_val_2_2_52, i8 %select_ln41_3, i8 %select_ln41_2, i8 %window_val_2_2_51, i8 %select_ln41, i8 %window_val_2_1_7, i4 %add_ln68)" [../lab5_hw/sobel.cpp:68]   --->   Operation 220 'mux' 'tmp_1' <Predicate = (!icmp_ln67)> <Delay = 2.55> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 221 [2/2] (3.25ns)   --->   "%Gx_load = load i3* %Gx_addr, align 1" [../lab5_hw/sobel.cpp:69]   --->   Operation 221 'load' 'Gx_load' <Predicate = (!icmp_ln67)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 9> <ROM>
ST_7 : Operation 222 [2/2] (3.25ns)   --->   "%Gy_load = load i3* %Gy_addr, align 1" [../lab5_hw/sobel.cpp:70]   --->   Operation 222 'load' 'Gy_load' <Predicate = (!icmp_ln67)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 9> <ROM>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "br label %.preheader184"   --->   Operation 223 'br' <Predicate = (icmp_ln67)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 9.63>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i8 %tmp_1 to i12" [../lab5_hw/sobel.cpp:69]   --->   Operation 224 'zext' 'zext_ln69_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 225 [1/2] (3.25ns)   --->   "%Gx_load = load i3* %Gx_addr, align 1" [../lab5_hw/sobel.cpp:69]   --->   Operation 225 'load' 'Gx_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 9> <ROM>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln69_1 = sext i3 %Gx_load to i12" [../lab5_hw/sobel.cpp:69]   --->   Operation 226 'sext' 'sext_ln69_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (3.36ns) (grouped into DSP with root node x_dir)   --->   "%mul_ln69 = mul i12 %sext_ln69_1, %zext_ln69_1" [../lab5_hw/sobel.cpp:69]   --->   Operation 227 'mul' 'mul_ln69' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 228 [1/1] (0.00ns) (grouped into DSP with root node x_dir)   --->   "%sext_ln69_2 = sext i12 %mul_ln69 to i32" [../lab5_hw/sobel.cpp:69]   --->   Operation 228 'sext' 'sext_ln69_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 229 [1/1] (3.02ns) (root node of the DSP)   --->   "%x_dir = add nsw i32 %sext_ln69_2, %x_dir_1" [../lab5_hw/sobel.cpp:69]   --->   Operation 229 'add' 'x_dir' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 230 [1/2] (3.25ns)   --->   "%Gy_load = load i3* %Gy_addr, align 1" [../lab5_hw/sobel.cpp:70]   --->   Operation 230 'load' 'Gy_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 9> <ROM>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i3 %Gy_load to i12" [../lab5_hw/sobel.cpp:70]   --->   Operation 231 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (3.36ns) (grouped into DSP with root node y_dir)   --->   "%mul_ln70 = mul i12 %sext_ln70, %zext_ln69_1" [../lab5_hw/sobel.cpp:70]   --->   Operation 232 'mul' 'mul_ln70' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 233 [1/1] (0.00ns) (grouped into DSP with root node y_dir)   --->   "%sext_ln70_1 = sext i12 %mul_ln70 to i32" [../lab5_hw/sobel.cpp:70]   --->   Operation 233 'sext' 'sext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 234 [1/1] (3.02ns) (root node of the DSP)   --->   "%y_dir = add nsw i32 %sext_ln70_1, %y_dir_1" [../lab5_hw/sobel.cpp:70]   --->   Operation 234 'add' 'y_dir' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "br label %.preheader" [../lab5_hw/sobel.cpp:67]   --->   Operation 235 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 236 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %OUTPUT_IMAGE_V_data_V, i1* %OUTPUT_IMAGE_V_keep_V, i1* %OUTPUT_IMAGE_V_strb_V, i2* %OUTPUT_IMAGE_V_user_V, i1* %OUTPUT_IMAGE_V_last_V, i5* %OUTPUT_IMAGE_V_id_V, i6* %OUTPUT_IMAGE_V_dest_V, i8 %tmp_data_V, i1 %tmp_keep_V_3, i1 %tmp_strb_V_3, i2 %tmp_user_V_3, i1 undef, i5 %tmp_id_V_3, i6 %tmp_dest_V_3)" [../lab5_hw/sobel.cpp:91]   --->   Operation 236 'write' <Predicate = (!and_ln52 & icmp_ln61)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 237 [1/1] (0.00ns)   --->   "br label %sobel_filter_label0_end" [../lab5_hw/sobel.cpp:94]   --->   Operation 237 'br' <Predicate = (!and_ln52 & icmp_ln61)> <Delay = 0.00>
ST_9 : Operation 238 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str7, i32 %tmp)" [../lab5_hw/sobel.cpp:97]   --->   Operation 238 'specregionend' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "store i8 %window_val_2_1_7, i8* %window_val_2_1" [../lab5_hw/sobel.cpp:31]   --->   Operation 239 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 240 [1/1] (0.00ns)   --->   "store i8 %select_ln41, i8* %window_val_2_0" [../lab5_hw/sobel.cpp:31]   --->   Operation 240 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "store i8 %window_val_2_2_51, i8* %window_val_2_2_4" [../lab5_hw/sobel.cpp:31]   --->   Operation 241 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "store i8 %select_ln41_2, i8* %window_val_1_1" [../lab5_hw/sobel.cpp:31]   --->   Operation 242 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 243 [1/1] (0.00ns)   --->   "store i8 %select_ln41_3, i8* %window_val_1_0" [../lab5_hw/sobel.cpp:31]   --->   Operation 243 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "store i8 %window_val_2_2_52, i8* %window_val_2_2_3" [../lab5_hw/sobel.cpp:31]   --->   Operation 244 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 245 [1/1] (0.00ns)   --->   "store i8 %select_ln41_5, i8* %window_val_0_1" [../lab5_hw/sobel.cpp:31]   --->   Operation 245 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 246 [1/1] (0.00ns)   --->   "store i8 %select_ln41_6, i8* %window_val_2_2_2" [../lab5_hw/sobel.cpp:31]   --->   Operation 246 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "store i8 %window_val_2_2_53, i8* %window_val_2_2_1" [../lab5_hw/sobel.cpp:31]   --->   Operation 247 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "store i5 %tmp_id_V_3, i5* %tmp_id_V" [../lab5_hw/sobel.cpp:31]   --->   Operation 248 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 249 [1/1] (0.00ns)   --->   "store i2 %tmp_user_V_3, i2* %tmp_user_V" [../lab5_hw/sobel.cpp:31]   --->   Operation 249 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 250 [1/1] (0.00ns)   --->   "store i1 %tmp_strb_V_3, i1* %tmp_strb_V" [../lab5_hw/sobel.cpp:31]   --->   Operation 250 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 251 [1/1] (0.00ns)   --->   "store i1 %tmp_keep_V_3, i1* %tmp_keep_V" [../lab5_hw/sobel.cpp:31]   --->   Operation 251 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "store i6 %tmp_dest_V_3, i6* %tmp_dest_V" [../lab5_hw/sobel.cpp:31]   --->   Operation 252 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 253 [1/1] (0.00ns)   --->   "br label %2" [../lab5_hw/sobel.cpp:31]   --->   Operation 253 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 254 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %OUTPUT_IMAGE_V_data_V, i1* %OUTPUT_IMAGE_V_keep_V, i1* %OUTPUT_IMAGE_V_strb_V, i2* %OUTPUT_IMAGE_V_user_V, i1* %OUTPUT_IMAGE_V_last_V, i5* %OUTPUT_IMAGE_V_id_V, i6* %OUTPUT_IMAGE_V_dest_V, i8 0, i1 %tmp_keep_V_3, i1 %tmp_strb_V_3, i2 %tmp_user_V_3, i1 undef, i5 %tmp_id_V_3, i6 %tmp_dest_V_3)" [../lab5_hw/sobel.cpp:59]   --->   Operation 254 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 255 [1/1] (0.00ns)   --->   "br label %sobel_filter_label0_end" [../lab5_hw/sobel.cpp:61]   --->   Operation 255 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 2> <Delay = 1.88>
ST_11 : Operation 256 [1/1] (0.00ns)   --->   "%i_1 = phi i11 [ %i, %5 ], [ 0, %.preheader6.preheader ]"   --->   Operation 256 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 257 [1/1] (1.88ns)   --->   "%icmp_ln101 = icmp eq i11 %i_1, -1023" [../lab5_hw/sobel.cpp:101]   --->   Operation 257 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 258 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1025, i64 1025, i64 1025)"   --->   Operation 258 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 259 [1/1] (1.63ns)   --->   "%i = add i11 %i_1, 1" [../lab5_hw/sobel.cpp:101]   --->   Operation 259 'add' 'i' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 260 [1/1] (0.00ns)   --->   "br i1 %icmp_ln101, label %6, label %5" [../lab5_hw/sobel.cpp:101]   --->   Operation 260 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_dest_V_load = load i6* %tmp_dest_V" [../lab5_hw/sobel.cpp:114]   --->   Operation 261 'load' 'tmp_dest_V_load' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_11 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_keep_V_load = load i1* %tmp_keep_V" [../lab5_hw/sobel.cpp:114]   --->   Operation 262 'load' 'tmp_keep_V_load' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_11 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_strb_V_load = load i1* %tmp_strb_V" [../lab5_hw/sobel.cpp:114]   --->   Operation 263 'load' 'tmp_strb_V_load' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_11 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_user_V_load = load i2* %tmp_user_V" [../lab5_hw/sobel.cpp:114]   --->   Operation 264 'load' 'tmp_user_V_load' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_11 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_id_V_load = load i5* %tmp_id_V" [../lab5_hw/sobel.cpp:114]   --->   Operation 265 'load' 'tmp_id_V_load' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_11 : Operation 266 [1/1] (1.88ns)   --->   "%tmp_last_V = icmp eq i11 %i_1, -1024" [../lab5_hw/sobel.cpp:108]   --->   Operation 266 'icmp' 'tmp_last_V' <Predicate = (!icmp_ln101)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 267 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %OUTPUT_IMAGE_V_data_V, i1* %OUTPUT_IMAGE_V_keep_V, i1* %OUTPUT_IMAGE_V_strb_V, i2* %OUTPUT_IMAGE_V_user_V, i1* %OUTPUT_IMAGE_V_last_V, i5* %OUTPUT_IMAGE_V_id_V, i6* %OUTPUT_IMAGE_V_dest_V, i8 0, i1 %tmp_keep_V_load, i1 %tmp_strb_V_load, i2 %tmp_user_V_load, i1 %tmp_last_V, i5 %tmp_id_V_load, i6 %tmp_dest_V_load)" [../lab5_hw/sobel.cpp:114]   --->   Operation 267 'write' <Predicate = (!icmp_ln101)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 268 [1/1] (0.00ns)   --->   "ret void" [../lab5_hw/sobel.cpp:119]   --->   Operation 268 'ret' <Predicate = (icmp_ln101)> <Delay = 0.00>

State 12 <SV = 3> <Delay = 0.00>
ST_12 : Operation 269 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %OUTPUT_IMAGE_V_data_V, i1* %OUTPUT_IMAGE_V_keep_V, i1* %OUTPUT_IMAGE_V_strb_V, i2* %OUTPUT_IMAGE_V_user_V, i1* %OUTPUT_IMAGE_V_last_V, i5* %OUTPUT_IMAGE_V_id_V, i6* %OUTPUT_IMAGE_V_dest_V, i8 0, i1 %tmp_keep_V_load, i1 %tmp_strb_V_load, i2 %tmp_user_V_load, i1 %tmp_last_V, i5 %tmp_id_V_load, i6 %tmp_dest_V_load)" [../lab5_hw/sobel.cpp:114]   --->   Operation 269 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_12 : Operation 270 [1/1] (0.00ns)   --->   "br label %.preheader6" [../lab5_hw/sobel.cpp:101]   --->   Operation 270 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../lab5_hw/sobel.cpp:29) [55]  (1.77 ns)

 <State 2>: 2.23ns
The critical path consists of the following:
	'phi' operation ('counter') with incoming values : ('counter', ../lab5_hw/sobel.cpp:34) [56]  (0 ns)
	'add' operation ('counter', ../lab5_hw/sobel.cpp:34) [62]  (2.23 ns)

 <State 3>: 2.23ns
The critical path consists of the following:
	'phi' operation ('counter_1', ../lab5_hw/sobel.cpp:34) with incoming values : ('counter', ../lab5_hw/sobel.cpp:34) ('add_ln34', ../lab5_hw/sobel.cpp:34) [66]  (0 ns)
	'add' operation ('add_ln34', ../lab5_hw/sobel.cpp:34) [73]  (2.23 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ../lab5_hw/sobel.cpp:31) [80]  (0 ns)
	'getelementptr' operation ('pixelbuffer_val_1_a', C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:863->../lab5_hw/sobel.cpp:38) [107]  (0 ns)
	'load' operation ('value', C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:863->../lab5_hw/sobel.cpp:38) on array 'pixelbuffer.val[1]', ../lab5_hw/sobel.cpp:26 [108]  (3.25 ns)

 <State 5>: 6.51ns
The critical path consists of the following:
	'load' operation ('value', C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:863->../lab5_hw/sobel.cpp:38) on array 'pixelbuffer.val[2]', ../lab5_hw/sobel.cpp:26 [110]  (3.25 ns)
	'store' operation ('store_ln729', C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:863->../lab5_hw/sobel.cpp:38) of variable 'value', C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:863->../lab5_hw/sobel.cpp:38 on array 'pixelbuffer.val[1]', ../lab5_hw/sobel.cpp:26 [111]  (3.25 ns)

 <State 6>: 8.8ns
The critical path consists of the following:
	'phi' operation ('x_dir_0', ../lab5_hw/sobel.cpp:69) with incoming values : ('x_dir', ../lab5_hw/sobel.cpp:69) [179]  (0 ns)
	'sub' operation ('neg', ../lab5_hw/sobel.cpp:69) [229]  (2.55 ns)
	'select' operation ('abs', ../lab5_hw/sobel.cpp:69) [231]  (0 ns)
	'sub' operation ('result', ../lab5_hw/sobel.cpp:75) [235]  (2.55 ns)
	'icmp' operation ('icmp_ln82', ../lab5_hw/sobel.cpp:82) [239]  (2.45 ns)
	'or' operation ('or_ln80', ../lab5_hw/sobel.cpp:80) [243]  (0 ns)
	'select' operation ('val', ../lab5_hw/sobel.cpp:80) [244]  (1.25 ns)

 <State 7>: 8.31ns
The critical path consists of the following:
	'phi' operation ('rowOffset') with incoming values : ('row', ../lab5_hw/sobel.cpp:68) [192]  (0 ns)
	'add' operation ('row', ../lab5_hw/sobel.cpp:68) [200]  (1.65 ns)
	'sub' operation ('sub_ln69', ../lab5_hw/sobel.cpp:69) [203]  (0 ns)
	'add' operation ('add_ln69', ../lab5_hw/sobel.cpp:69) [204]  (3.4 ns)
	'getelementptr' operation ('Gx_addr', ../lab5_hw/sobel.cpp:69) [206]  (0 ns)
	'load' operation ('Gx_load', ../lab5_hw/sobel.cpp:69) on array 'Gx' [215]  (3.25 ns)

 <State 8>: 9.63ns
The critical path consists of the following:
	'load' operation ('Gx_load', ../lab5_hw/sobel.cpp:69) on array 'Gx' [215]  (3.25 ns)
	'mul' operation of DSP[219] ('mul_ln69', ../lab5_hw/sobel.cpp:69) [217]  (3.36 ns)
	'add' operation of DSP[219] ('x_dir', ../lab5_hw/sobel.cpp:69) [219]  (3.02 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 1.88ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../lab5_hw/sobel.cpp:101) [274]  (0 ns)
	'icmp' operation ('icmp_ln101', ../lab5_hw/sobel.cpp:101) [275]  (1.88 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
