

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out_wrapper_5_2_x0'
================================================================
* Date:           Fri Sep 16 22:27:51 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   294689|   294689|  0.982 ms|  0.982 ms|  294689|  294689|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- C_drain_IO_L1_out_wrapper_5_2_x0_loop_1         |   294688|   294688|     18418|          -|          -|    16|        no|
        | + C_drain_IO_L1_out_wrapper_5_2_x0_loop_2        |    18416|    18416|      1151|          -|          -|    16|        no|
        |  ++ C_drain_IO_L1_out_wrapper_5_2_x0_loop_3      |     1040|     1040|       130|          -|          -|     8|        no|
        |   +++ C_drain_IO_L1_out_wrapper_5_2_x0_loop_4    |      128|      128|        16|          -|          -|     8|        no|
        |    ++++ C_drain_IO_L1_out_wrapper_5_2_x0_loop_5  |        8|        8|         1|          -|          -|     8|        no|
        |  ++ C_drain_IO_L1_out_wrapper_5_2_x0_loop_6      |      108|      108|        18|          -|          -|     6|        no|
        |   +++ C_drain_IO_L1_out_wrapper_5_2_x0_loop_7    |       16|       16|         2|          -|          -|     8|        no|
        |   +++ C_drain_IO_L1_out_wrapper_5_2_x0_loop_8    |       16|       16|         2|          -|          -|     8|        no|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      183|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        0|      -|      144|      146|     -|
|Multiplexer          |        -|      -|        -|      309|     -|
|Register             |        -|      -|      324|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      468|      638|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------------+------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |     Memory     |                        Module                        | BRAM_18K|  FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |data_split_V_U  |C_drain_IO_L1_out_boundary_wrapper_0_x0_data_split_V  |        0|   16|   17|    0|     8|   16|     1|          128|
    |local_C_V_0_U   |C_drain_IO_L1_out_boundary_wrapper_0_x0_local_C_V_0   |        0|  128|  129|    0|     8|  128|     1|         1024|
    +----------------+------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |Total           |                                                      |        0|  144|  146|    0|    16|  144|     2|         1152|
    +----------------+------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln691_808_fu_334_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_809_fu_346_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_810_fu_367_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_811_fu_384_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_812_fu_459_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_813_fu_447_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_814_fu_476_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_fu_322_p2       |         +|   0|  0|  12|           5|           1|
    |icmp_ln870_fu_441_p2      |      icmp|   0|  0|   9|           4|           2|
    |icmp_ln878_fu_395_p2      |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_770_fu_340_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_771_fu_352_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_772_fu_435_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_773_fu_378_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_774_fu_470_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_775_fu_453_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_fu_328_p2      |      icmp|   0|  0|  10|           5|           6|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    |ap_block_state15          |        or|   0|  0|   2|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 183|          74|          54|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  81|         17|    1|         17|
    |ap_done                                         |   9|          2|    1|          2|
    |c0_V_reg_224                                    |   9|          2|    5|         10|
    |c1_V_reg_235                                    |   9|          2|    5|         10|
    |c4_V_reg_288                                    |   9|          2|    4|          8|
    |c5_V_52_reg_300                                 |   9|          2|    4|          8|
    |c5_V_reg_311                                    |   9|          2|    4|          8|
    |c6_V_reg_246                                    |   9|          2|    4|          8|
    |c7_V_reg_257                                    |   9|          2|    4|          8|
    |data_split_V_address0                           |  37|          7|    3|         21|
    |data_split_V_address1                           |  26|          5|    3|         15|
    |data_split_V_d0                                 |  14|          3|   16|         48|
    |fifo_C_drain_C_drain_IO_L1_out_5_2_x0270_blk_n  |   9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L1_out_5_2_x0270_din    |  14|          3|  128|        384|
    |fifo_C_drain_C_drain_IO_L1_out_5_3_x0271_blk_n  |   9|          2|    1|          2|
    |fifo_C_drain_PE_2_5_x0206_blk_n                 |   9|          2|    1|          2|
    |local_C_V_0_address0                            |  20|          4|    3|         12|
    |n_V_reg_268                                     |   9|          2|    4|          8|
    |p_Val2_s_reg_279                                |   9|          2|  128|        256|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 309|         65|  320|        829|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+-----+----+-----+-----------+
    |            Name           |  FF | LUT| Bits| Const Bits|
    +---------------------------+-----+----+-----+-----------+
    |add_ln691_808_reg_530      |    5|   0|    5|          0|
    |add_ln691_809_reg_538      |    4|   0|    4|          0|
    |add_ln691_810_reg_551      |    4|   0|    4|          0|
    |add_ln691_812_reg_632      |    4|   0|    4|          0|
    |add_ln691_813_reg_624      |    4|   0|    4|          0|
    |add_ln691_reg_522          |    5|   0|    5|          0|
    |ap_CS_fsm                  |   16|   0|   16|          0|
    |ap_done_reg                |    1|   0|    1|          0|
    |c0_V_reg_224               |    5|   0|    5|          0|
    |c1_V_reg_235               |    5|   0|    5|          0|
    |c4_V_reg_288               |    4|   0|    4|          0|
    |c5_V_52_reg_300            |    4|   0|    4|          0|
    |c5_V_reg_311               |    4|   0|    4|          0|
    |c6_V_reg_246               |    4|   0|    4|          0|
    |c7_V_reg_257               |    4|   0|    4|          0|
    |data_split_V_addr_reg_546  |    3|   0|    3|          0|
    |icmp_ln870_reg_620         |    1|   0|    1|          0|
    |local_C_V_0_addr_reg_559   |    3|   0|    3|          0|
    |n_V_reg_268                |    4|   0|    4|          0|
    |p_Val2_s_reg_279           |  128|   0|  128|          0|
    |tmp_reg_564                |   16|   0|   16|          0|
    |v2_V_15943_reg_592         |   16|   0|   16|          0|
    |v2_V_15944_reg_597         |   16|   0|   16|          0|
    |v2_V_15945_reg_602         |   16|   0|   16|          0|
    |v2_V_15946_reg_607         |   16|   0|   16|          0|
    |v2_V_15947_reg_612         |   16|   0|   16|          0|
    |v2_V_reg_587               |   16|   0|   16|          0|
    +---------------------------+-----+----+-----+-----------+
    |Total                      |  324|   0|  324|          0|
    +---------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|          C_drain_IO_L1_out_wrapper_5_2_x0|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|          C_drain_IO_L1_out_wrapper_5_2_x0|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|          C_drain_IO_L1_out_wrapper_5_2_x0|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|          C_drain_IO_L1_out_wrapper_5_2_x0|  return value|
|ap_continue                                       |   in|    1|  ap_ctrl_hs|          C_drain_IO_L1_out_wrapper_5_2_x0|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|          C_drain_IO_L1_out_wrapper_5_2_x0|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|          C_drain_IO_L1_out_wrapper_5_2_x0|  return value|
|fifo_C_drain_C_drain_IO_L1_out_5_3_x0271_dout     |   in|  128|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_5_3_x0271|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_5_3_x0271_empty_n  |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_5_3_x0271|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_5_3_x0271_read     |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_5_3_x0271|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_5_2_x0270_din      |  out|  128|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_5_2_x0270|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_5_2_x0270_full_n   |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_5_2_x0270|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_5_2_x0270_write    |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_5_2_x0270|       pointer|
|fifo_C_drain_PE_2_5_x0206_dout                    |   in|   16|     ap_fifo|                 fifo_C_drain_PE_2_5_x0206|       pointer|
|fifo_C_drain_PE_2_5_x0206_empty_n                 |   in|    1|     ap_fifo|                 fifo_C_drain_PE_2_5_x0206|       pointer|
|fifo_C_drain_PE_2_5_x0206_read                    |  out|    1|     ap_fifo|                 fifo_C_drain_PE_2_5_x0206|       pointer|
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 13 
5 --> 6 4 
6 --> 7 
7 --> 8 7 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 5 
13 --> 14 3 
14 --> 15 16 13 
15 --> 14 
16 --> 14 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_5_3_x0271, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_5_2_x0270, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_2_5_x0206, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_5_3_x0271, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_5_2_x0270, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_2_5_x0206, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.73ns)   --->   "%local_C_V_0 = alloca i64 1" [./dut.cpp:15465]   --->   Operation 23 'alloca' 'local_C_V_0' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 8> <RAM>
ST_1 : Operation 24 [1/1] (0.68ns)   --->   "%data_split_V = alloca i64 1" [./dut.cpp:15474]   --->   Operation 24 'alloca' 'data_split_V' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_split_V_addr_298 = getelementptr i16 %data_split_V, i64 0, i64 7"   --->   Operation 25 'getelementptr' 'data_split_V_addr_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_split_V_addr_299 = getelementptr i16 %data_split_V, i64 0, i64 6"   --->   Operation 26 'getelementptr' 'data_split_V_addr_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_split_V_addr_300 = getelementptr i16 %data_split_V, i64 0, i64 5"   --->   Operation 27 'getelementptr' 'data_split_V_addr_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_split_V_addr_301 = getelementptr i16 %data_split_V, i64 0, i64 4"   --->   Operation 28 'getelementptr' 'data_split_V_addr_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_split_V_addr_302 = getelementptr i16 %data_split_V, i64 0, i64 3"   --->   Operation 29 'getelementptr' 'data_split_V_addr_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_split_V_addr_303 = getelementptr i16 %data_split_V, i64 0, i64 2"   --->   Operation 30 'getelementptr' 'data_split_V_addr_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_split_V_addr_304 = getelementptr i16 %data_split_V, i64 0, i64 1"   --->   Operation 31 'getelementptr' 'data_split_V_addr_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_split_V_addr_305 = getelementptr i16 %data_split_V, i64 0, i64 0"   --->   Operation 32 'getelementptr' 'data_split_V_addr_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%br_ln15469 = br void" [./dut.cpp:15469]   --->   Operation 33 'br' 'br_ln15469' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%c0_V = phi i5 %add_ln691, void, i5 0, void"   --->   Operation 34 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.70ns)   --->   "%add_ln691 = add i5 %c0_V, i5 1"   --->   Operation 35 'add' 'add_ln691' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %c0_V, i5 16"   --->   Operation 36 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln15469 = br i1 %icmp_ln890, void %.split28, void" [./dut.cpp:15469]   --->   Operation 38 'br' 'br_ln15469' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln15469 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1603" [./dut.cpp:15469]   --->   Operation 39 'specloopname' 'specloopname_ln15469' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln15470 = br void" [./dut.cpp:15470]   --->   Operation 40 'br' 'br_ln15470' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln15530 = ret" [./dut.cpp:15530]   --->   Operation 41 'ret' 'ret_ln15530' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%c1_V = phi i5 0, void %.split28, i5 %add_ln691_808, void"   --->   Operation 42 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.70ns)   --->   "%add_ln691_808 = add i5 %c1_V, i5 1"   --->   Operation 43 'add' 'add_ln691_808' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.63ns)   --->   "%icmp_ln890_770 = icmp_eq  i5 %c1_V, i5 16"   --->   Operation 44 'icmp' 'icmp_ln890_770' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln15470 = br i1 %icmp_ln890_770, void %.split26, void" [./dut.cpp:15470]   --->   Operation 46 'br' 'br_ln15470' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln15474 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1712" [./dut.cpp:15474]   --->   Operation 47 'specloopname' 'specloopname_ln15474' <Predicate = (!icmp_ln890_770)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln15477 = br void" [./dut.cpp:15477]   --->   Operation 48 'br' 'br_ln15477' <Predicate = (!icmp_ln890_770)> <Delay = 0.38>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 49 'br' 'br_ln0' <Predicate = (icmp_ln890_770)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%c6_V = phi i4 %add_ln691_809, void, i4 0, void %.split26"   --->   Operation 50 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.70ns)   --->   "%add_ln691_809 = add i4 %c6_V, i4 1"   --->   Operation 51 'add' 'add_ln691_809' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.65ns)   --->   "%icmp_ln890_771 = icmp_eq  i4 %c6_V, i4 8"   --->   Operation 52 'icmp' 'icmp_ln890_771' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln15477 = br i1 %icmp_ln890_771, void %.split18, void %.preheader5.preheader" [./dut.cpp:15477]   --->   Operation 54 'br' 'br_ln15477' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln15477 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1710" [./dut.cpp:15477]   --->   Operation 55 'specloopname' 'specloopname_ln15477' <Predicate = (!icmp_ln890_771)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%empty = trunc i4 %c6_V"   --->   Operation 56 'trunc' 'empty' <Predicate = (!icmp_ln890_771)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%idxprom = zext i3 %empty"   --->   Operation 57 'zext' 'idxprom' <Predicate = (!icmp_ln890_771)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%data_split_V_addr = getelementptr i16 %data_split_V, i64 0, i64 %idxprom"   --->   Operation 58 'getelementptr' 'data_split_V_addr' <Predicate = (!icmp_ln890_771)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.38ns)   --->   "%br_ln15479 = br void" [./dut.cpp:15479]   --->   Operation 59 'br' 'br_ln15479' <Predicate = (!icmp_ln890_771)> <Delay = 0.38>
ST_4 : Operation 60 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader5"   --->   Operation 60 'br' 'br_ln890' <Predicate = (icmp_ln890_771)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 0.73>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %add_ln691_810, void, i4 0, void %.split18"   --->   Operation 61 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.70ns)   --->   "%add_ln691_810 = add i4 %c7_V, i4 1"   --->   Operation 62 'add' 'add_ln691_810' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i4 %c7_V"   --->   Operation 63 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.65ns)   --->   "%icmp_ln890_773 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 64 'icmp' 'icmp_ln890_773' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln15479 = br i1 %icmp_ln890_773, void %.split16, void" [./dut.cpp:15479]   --->   Operation 66 'br' 'br_ln15479' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%local_C_V_0_addr = getelementptr i128 %local_C_V_0, i64 0, i64 %zext_ln890" [./dut.cpp:15486]   --->   Operation 67 'getelementptr' 'local_C_V_0_addr' <Predicate = (!icmp_ln890_773)> <Delay = 0.00>
ST_5 : Operation 68 [2/2] (0.73ns)   --->   "%out_data_V = load i3 %local_C_V_0_addr" [./dut.cpp:15486]   --->   Operation 68 'load' 'out_data_V' <Predicate = (!icmp_ln890_773)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 8> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 69 'br' 'br_ln0' <Predicate = (icmp_ln890_773)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.21>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln15479 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1382" [./dut.cpp:15479]   --->   Operation 70 'specloopname' 'specloopname_ln15479' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (1.21ns)   --->   "%tmp = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_2_5_x0206" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 71 'read' 'tmp' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_6 : Operation 72 [1/2] (0.73ns)   --->   "%out_data_V = load i3 %local_C_V_0_addr" [./dut.cpp:15486]   --->   Operation 72 'load' 'out_data_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 8> <RAM>
ST_6 : Operation 73 [1/1] (0.38ns)   --->   "%br_ln15487 = br void" [./dut.cpp:15487]   --->   Operation 73 'br' 'br_ln15487' <Predicate = true> <Delay = 0.38>

State 7 <SV = 6> <Delay = 1.33>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%n_V = phi i4 %add_ln691_811, void %.split, i4 0, void %.split16"   --->   Operation 74 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i128 %zext_ln1497, void %.split, i128 %out_data_V, void %.split16"   --->   Operation 75 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.70ns)   --->   "%add_ln691_811 = add i4 %n_V, i4 1"   --->   Operation 76 'add' 'add_ln691_811' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i4 %n_V"   --->   Operation 77 'zext' 'zext_ln878' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.65ns)   --->   "%icmp_ln878 = icmp_eq  i4 %n_V, i4 8"   --->   Operation 78 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 79 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln15487 = br i1 %icmp_ln878, void %.split, void" [./dut.cpp:15487]   --->   Operation 80 'br' 'br_ln15487' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1381"   --->   Operation 81 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i128 %p_Val2_s"   --->   Operation 82 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%data_split_V_addr_38 = getelementptr i16 %data_split_V, i64 0, i64 %zext_ln878" [./dut.cpp:15488]   --->   Operation 83 'getelementptr' 'data_split_V_addr_38' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.68ns)   --->   "%store_ln15488 = store i16 %trunc_ln674, i3 %data_split_V_addr_38" [./dut.cpp:15488]   --->   Operation 84 'store' 'store_ln15488' <Predicate = (!icmp_ln878)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%r = partselect i112 @_ssdm_op_PartSelect.i112.i128.i32.i32, i128 %p_Val2_s, i32 16, i32 127"   --->   Operation 85 'partselect' 'r' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i112 %r"   --->   Operation 86 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 87 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.68ns)   --->   "%store_ln15496 = store i16 %tmp, i3 %data_split_V_addr" [./dut.cpp:15496]   --->   Operation 88 'store' 'store_ln15496' <Predicate = (icmp_ln878)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 0.68>
ST_8 : Operation 89 [2/2] (0.68ns)   --->   "%v2_V = load i3 %data_split_V_addr_305"   --->   Operation 89 'load' 'v2_V' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 90 [2/2] (0.68ns)   --->   "%v2_V_15943 = load i3 %data_split_V_addr_304"   --->   Operation 90 'load' 'v2_V_15943' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 0.68>
ST_9 : Operation 91 [1/2] (0.68ns)   --->   "%v2_V = load i3 %data_split_V_addr_305"   --->   Operation 91 'load' 'v2_V' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 92 [1/2] (0.68ns)   --->   "%v2_V_15943 = load i3 %data_split_V_addr_304"   --->   Operation 92 'load' 'v2_V_15943' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 93 [2/2] (0.68ns)   --->   "%v2_V_15944 = load i3 %data_split_V_addr_303"   --->   Operation 93 'load' 'v2_V_15944' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 94 [2/2] (0.68ns)   --->   "%v2_V_15945 = load i3 %data_split_V_addr_302"   --->   Operation 94 'load' 'v2_V_15945' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 10 <SV = 9> <Delay = 0.68>
ST_10 : Operation 95 [1/2] (0.68ns)   --->   "%v2_V_15944 = load i3 %data_split_V_addr_303"   --->   Operation 95 'load' 'v2_V_15944' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 96 [1/2] (0.68ns)   --->   "%v2_V_15945 = load i3 %data_split_V_addr_302"   --->   Operation 96 'load' 'v2_V_15945' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 97 [2/2] (0.68ns)   --->   "%v2_V_15946 = load i3 %data_split_V_addr_301"   --->   Operation 97 'load' 'v2_V_15946' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 98 [2/2] (0.68ns)   --->   "%v2_V_15947 = load i3 %data_split_V_addr_300"   --->   Operation 98 'load' 'v2_V_15947' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 11 <SV = 10> <Delay = 0.68>
ST_11 : Operation 99 [1/2] (0.68ns)   --->   "%v2_V_15946 = load i3 %data_split_V_addr_301"   --->   Operation 99 'load' 'v2_V_15946' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 100 [1/2] (0.68ns)   --->   "%v2_V_15947 = load i3 %data_split_V_addr_300"   --->   Operation 100 'load' 'v2_V_15947' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 101 [2/2] (0.68ns)   --->   "%v2_V_15948 = load i3 %data_split_V_addr_299"   --->   Operation 101 'load' 'v2_V_15948' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 102 [2/2] (0.68ns)   --->   "%v1_V = load i3 %data_split_V_addr_298"   --->   Operation 102 'load' 'v1_V' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 12 <SV = 11> <Delay = 1.41>
ST_12 : Operation 103 [1/2] (0.68ns)   --->   "%v2_V_15948 = load i3 %data_split_V_addr_299"   --->   Operation 103 'load' 'v2_V_15948' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 104 [1/2] (0.68ns)   --->   "%v1_V = load i3 %data_split_V_addr_298"   --->   Operation 104 'load' 'v1_V' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16, i16 %v1_V, i16 %v2_V_15948, i16 %v2_V_15947, i16 %v2_V_15946, i16 %v2_V_15945, i16 %v2_V_15944, i16 %v2_V_15943, i16 %v2_V"   --->   Operation 105 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.73ns)   --->   "%store_ln15498 = store i128 %p_Result_s, i3 %local_C_V_0_addr" [./dut.cpp:15498]   --->   Operation 106 'store' 'store_ln15498' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 8> <RAM>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 107 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 13 <SV = 4> <Delay = 0.77>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%c4_V = phi i4 %add_ln691_814, void %.loopexit, i4 2, void %.preheader5.preheader"   --->   Operation 108 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.65ns)   --->   "%icmp_ln890_772 = icmp_eq  i4 %c4_V, i4 8"   --->   Operation 109 'icmp' 'icmp_ln890_772' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 110 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln15502 = br i1 %icmp_ln890_772, void %.split24, void" [./dut.cpp:15502]   --->   Operation 111 'br' 'br_ln15502' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1421"   --->   Operation 112 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln890_772)> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.65ns)   --->   "%icmp_ln870 = icmp_eq  i4 %c4_V, i4 2"   --->   Operation 113 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln890_772)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln15505 = br i1 %icmp_ln870, void %.preheader.preheader, void %.preheader3.preheader" [./dut.cpp:15505]   --->   Operation 114 'br' 'br_ln15505' <Predicate = (!icmp_ln890_772)> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 115 'br' 'br_ln890' <Predicate = (!icmp_ln890_772 & !icmp_ln870)> <Delay = 0.38>
ST_13 : Operation 116 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader3"   --->   Operation 116 'br' 'br_ln890' <Predicate = (!icmp_ln890_772 & icmp_ln870)> <Delay = 0.38>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 117 'br' 'br_ln0' <Predicate = (icmp_ln890_772)> <Delay = 0.00>

State 14 <SV = 5> <Delay = 0.73>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%c5_V_52 = phi i4 %add_ln691_813, void %.split20, i4 0, void %.preheader.preheader"   --->   Operation 118 'phi' 'c5_V_52' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.70ns)   --->   "%add_ln691_813 = add i4 %c5_V_52, i4 1"   --->   Operation 119 'add' 'add_ln691_813' <Predicate = (!icmp_ln870)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 120 [1/1] (0.65ns)   --->   "%icmp_ln890_775 = icmp_eq  i4 %c5_V_52, i4 8"   --->   Operation 120 'icmp' 'icmp_ln890_775' <Predicate = (!icmp_ln870)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 121 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln15517 = br i1 %icmp_ln890_775, void %.split20, void %.loopexit.loopexit" [./dut.cpp:15517]   --->   Operation 122 'br' 'br_ln15517' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 123 'br' 'br_ln0' <Predicate = (!icmp_ln870 & icmp_ln890_775)> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%c5_V = phi i4 %add_ln691_812, void %.split22, i4 0, void %.preheader3.preheader"   --->   Operation 124 'phi' 'c5_V' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.70ns)   --->   "%add_ln691_812 = add i4 %c5_V, i4 1"   --->   Operation 125 'add' 'add_ln691_812' <Predicate = (icmp_ln870)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln890_102 = zext i4 %c5_V"   --->   Operation 126 'zext' 'zext_ln890_102' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.65ns)   --->   "%icmp_ln890_774 = icmp_eq  i4 %c5_V, i4 8"   --->   Operation 127 'icmp' 'icmp_ln890_774' <Predicate = (icmp_ln870)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 128 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln15506 = br i1 %icmp_ln890_774, void %.split22, void %.loopexit.loopexit74" [./dut.cpp:15506]   --->   Operation 129 'br' 'br_ln15506' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%local_C_V_0_addr_38 = getelementptr i128 %local_C_V_0, i64 0, i64 %zext_ln890_102" [./dut.cpp:15511]   --->   Operation 130 'getelementptr' 'local_C_V_0_addr_38' <Predicate = (icmp_ln870 & !icmp_ln890_774)> <Delay = 0.00>
ST_14 : Operation 131 [2/2] (0.73ns)   --->   "%local_C_V_0_load = load i3 %local_C_V_0_addr_38" [./dut.cpp:15511]   --->   Operation 131 'load' 'local_C_V_0_load' <Predicate = (icmp_ln870 & !icmp_ln890_774)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 8> <RAM>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 132 'br' 'br_ln0' <Predicate = (icmp_ln870 & icmp_ln890_774)> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.70ns)   --->   "%add_ln691_814 = add i4 %c4_V, i4 1"   --->   Operation 133 'add' 'add_ln691_814' <Predicate = (icmp_ln870 & icmp_ln890_774) | (!icmp_ln870 & icmp_ln890_775)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 134 'br' 'br_ln0' <Predicate = (icmp_ln870 & icmp_ln890_774) | (!icmp_ln870 & icmp_ln890_775)> <Delay = 0.00>

State 15 <SV = 6> <Delay = 2.43>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln15517 = specloopname void @_ssdm_op_SpecLoopName, void @empty_913" [./dut.cpp:15517]   --->   Operation 135 'specloopname' 'specloopname_ln15517' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (1.21ns)   --->   "%tmp_124 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L1_out_5_3_x0271" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 136 'read' 'tmp_124' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_15 : Operation 137 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L1_out_5_2_x0270, i128 %tmp_124" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 137 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 138 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 6> <Delay = 1.94>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln15506 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1166" [./dut.cpp:15506]   --->   Operation 139 'specloopname' 'specloopname_ln15506' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 140 [1/2] (0.73ns)   --->   "%local_C_V_0_load = load i3 %local_C_V_0_addr_38" [./dut.cpp:15511]   --->   Operation 140 'load' 'local_C_V_0_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 8> <RAM>
ST_16 : Operation 141 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L1_out_5_2_x0270, i128 %local_C_V_0_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 141 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 142 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_5_3_x0271]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_5_2_x0270]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_PE_2_5_x0206]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0       (specmemcore      ) [ 00000000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000]
local_C_V_0           (alloca           ) [ 00111111111111111]
data_split_V          (alloca           ) [ 00111111111111111]
data_split_V_addr_298 (getelementptr    ) [ 00111111111111111]
data_split_V_addr_299 (getelementptr    ) [ 00111111111111111]
data_split_V_addr_300 (getelementptr    ) [ 00111111111111111]
data_split_V_addr_301 (getelementptr    ) [ 00111111111111111]
data_split_V_addr_302 (getelementptr    ) [ 00111111111111111]
data_split_V_addr_303 (getelementptr    ) [ 00111111111111111]
data_split_V_addr_304 (getelementptr    ) [ 00111111111111111]
data_split_V_addr_305 (getelementptr    ) [ 00111111111111111]
br_ln15469            (br               ) [ 01111111111111111]
c0_V                  (phi              ) [ 00100000000000000]
add_ln691             (add              ) [ 01111111111111111]
icmp_ln890            (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln15469            (br               ) [ 00000000000000000]
specloopname_ln15469  (specloopname     ) [ 00000000000000000]
br_ln15470            (br               ) [ 00111111111111111]
ret_ln15530           (ret              ) [ 00000000000000000]
c1_V                  (phi              ) [ 00010000000000000]
add_ln691_808         (add              ) [ 00111111111111111]
icmp_ln890_770        (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln15470            (br               ) [ 00000000000000000]
specloopname_ln15474  (specloopname     ) [ 00000000000000000]
br_ln15477            (br               ) [ 00111111111111111]
br_ln0                (br               ) [ 01111111111111111]
c6_V                  (phi              ) [ 00001000000000000]
add_ln691_809         (add              ) [ 00111111111111111]
icmp_ln890_771        (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln15477            (br               ) [ 00000000000000000]
specloopname_ln15477  (specloopname     ) [ 00000000000000000]
empty                 (trunc            ) [ 00000000000000000]
idxprom               (zext             ) [ 00000000000000000]
data_split_V_addr     (getelementptr    ) [ 00000111111110000]
br_ln15479            (br               ) [ 00111111111111111]
br_ln890              (br               ) [ 00111111111111111]
c7_V                  (phi              ) [ 00000100000000000]
add_ln691_810         (add              ) [ 00111111111111111]
zext_ln890            (zext             ) [ 00000000000000000]
icmp_ln890_773        (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln15479            (br               ) [ 00000000000000000]
local_C_V_0_addr      (getelementptr    ) [ 00000011111110000]
br_ln0                (br               ) [ 00111111111111111]
specloopname_ln15479  (specloopname     ) [ 00000000000000000]
tmp                   (read             ) [ 00000001000000000]
out_data_V            (load             ) [ 00111111111111111]
br_ln15487            (br               ) [ 00111111111111111]
n_V                   (phi              ) [ 00000001000000000]
p_Val2_s              (phi              ) [ 00000001000000000]
add_ln691_811         (add              ) [ 00111111111111111]
zext_ln878            (zext             ) [ 00000000000000000]
icmp_ln878            (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln15487            (br               ) [ 00000000000000000]
specloopname_ln674    (specloopname     ) [ 00000000000000000]
trunc_ln674           (trunc            ) [ 00000000000000000]
data_split_V_addr_38  (getelementptr    ) [ 00000000000000000]
store_ln15488         (store            ) [ 00000000000000000]
r                     (partselect       ) [ 00000000000000000]
zext_ln1497           (zext             ) [ 00111111111111111]
br_ln0                (br               ) [ 00111111111111111]
store_ln15496         (store            ) [ 00000000000000000]
v2_V                  (load             ) [ 00000000001110000]
v2_V_15943            (load             ) [ 00000000001110000]
v2_V_15944            (load             ) [ 00000000000110000]
v2_V_15945            (load             ) [ 00000000000110000]
v2_V_15946            (load             ) [ 00000000000010000]
v2_V_15947            (load             ) [ 00000000000010000]
v2_V_15948            (load             ) [ 00000000000000000]
v1_V                  (load             ) [ 00000000000000000]
p_Result_s            (bitconcatenate   ) [ 00000000000000000]
store_ln15498         (store            ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111111]
c4_V                  (phi              ) [ 00000000000001111]
icmp_ln890_772        (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln15502            (br               ) [ 00000000000000000]
specloopname_ln1616   (specloopname     ) [ 00000000000000000]
icmp_ln870            (icmp             ) [ 00111111111111111]
br_ln15505            (br               ) [ 00000000000000000]
br_ln890              (br               ) [ 00111111111111111]
br_ln890              (br               ) [ 00111111111111111]
br_ln0                (br               ) [ 00111111111111111]
c5_V_52               (phi              ) [ 00000000000000100]
add_ln691_813         (add              ) [ 00111111111111111]
icmp_ln890_775        (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln15517            (br               ) [ 00000000000000000]
br_ln0                (br               ) [ 00000000000000000]
c5_V                  (phi              ) [ 00000000000000100]
add_ln691_812         (add              ) [ 00111111111111111]
zext_ln890_102        (zext             ) [ 00000000000000000]
icmp_ln890_774        (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln15506            (br               ) [ 00000000000000000]
local_C_V_0_addr_38   (getelementptr    ) [ 00000000000000001]
br_ln0                (br               ) [ 00000000000000000]
add_ln691_814         (add              ) [ 00111111111111111]
br_ln0                (br               ) [ 00111111111111111]
specloopname_ln15517  (specloopname     ) [ 00000000000000000]
tmp_124               (read             ) [ 00000000000000000]
write_ln174           (write            ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111111]
specloopname_ln15506  (specloopname     ) [ 00000000000000000]
local_C_V_0_load      (load             ) [ 00000000000000000]
write_ln174           (write            ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_5_3_x0271">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_3_x0271"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_5_2_x0270">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_2_x0270"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_C_drain_PE_2_5_x0206">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_PE_2_5_x0206"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_348"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_62"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1603"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1712"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1710"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1382"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1381"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i112.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1421"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_913"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1166"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="local_C_V_0_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_C_V_0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="data_split_V_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_split_V/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_124_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="128" slack="0"/>
<pin id="106" dir="0" index="1" bw="128" slack="0"/>
<pin id="107" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_124/15 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="128" slack="0"/>
<pin id="113" dir="0" index="2" bw="128" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/15 write_ln174/16 "/>
</bind>
</comp>

<comp id="118" class="1004" name="data_split_V_addr_298_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="1" index="3" bw="3" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_298/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="data_split_V_addr_299_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="4" slack="0"/>
<pin id="130" dir="1" index="3" bw="3" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_299/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="data_split_V_addr_300_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="4" slack="0"/>
<pin id="138" dir="1" index="3" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_300/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="data_split_V_addr_301_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="4" slack="0"/>
<pin id="146" dir="1" index="3" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_301/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="data_split_V_addr_302_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="3" slack="0"/>
<pin id="154" dir="1" index="3" bw="3" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_302/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="data_split_V_addr_303_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="3" slack="0"/>
<pin id="162" dir="1" index="3" bw="3" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_303/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="data_split_V_addr_304_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="1" index="3" bw="3" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_304/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="data_split_V_addr_305_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="3" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_305/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="data_split_V_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="3" slack="0"/>
<pin id="186" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="local_C_V_0_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="4" slack="0"/>
<pin id="192" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_V_0_addr/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="0"/>
<pin id="196" dir="0" index="1" bw="128" slack="0"/>
<pin id="197" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="out_data_V/5 store_ln15498/12 local_C_V_0_load/14 "/>
</bind>
</comp>

<comp id="200" class="1004" name="data_split_V_addr_38_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="4" slack="0"/>
<pin id="204" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_38/7 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="3" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="0"/>
<pin id="209" dir="0" index="2" bw="0" slack="7"/>
<pin id="212" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="213" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="214" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="16" slack="0"/>
<pin id="215" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln15488/7 store_ln15496/7 v2_V/8 v2_V_15943/8 v2_V_15944/9 v2_V_15945/9 v2_V_15946/10 v2_V_15947/10 v2_V_15948/11 v1_V/11 "/>
</bind>
</comp>

<comp id="216" class="1004" name="local_C_V_0_addr_38_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="4" slack="0"/>
<pin id="220" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_V_0_addr_38/14 "/>
</bind>
</comp>

<comp id="224" class="1005" name="c0_V_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="1"/>
<pin id="226" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c0_V (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="c0_V_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="0"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="1" slack="1"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c0_V/2 "/>
</bind>
</comp>

<comp id="235" class="1005" name="c1_V_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="1"/>
<pin id="237" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="c1_V_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="5" slack="0"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/3 "/>
</bind>
</comp>

<comp id="246" class="1005" name="c6_V_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="1"/>
<pin id="248" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="c6_V_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="0"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="1" slack="1"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/4 "/>
</bind>
</comp>

<comp id="257" class="1005" name="c7_V_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="1"/>
<pin id="259" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="c7_V_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="1" slack="1"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/5 "/>
</bind>
</comp>

<comp id="268" class="1005" name="n_V_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="1"/>
<pin id="270" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="n_V (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="n_V_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="0"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="1" slack="1"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_V/7 "/>
</bind>
</comp>

<comp id="279" class="1005" name="p_Val2_s_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="281" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_Val2_s_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="112" slack="0"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="128" slack="1"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="288" class="1005" name="c4_V_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="1"/>
<pin id="290" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="c4_V_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="1"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="3" slack="1"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/13 "/>
</bind>
</comp>

<comp id="300" class="1005" name="c5_V_52_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="1"/>
<pin id="302" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c5_V_52 (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="c5_V_52_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="1" slack="1"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V_52/14 "/>
</bind>
</comp>

<comp id="311" class="1005" name="c5_V_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="1"/>
<pin id="313" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="c5_V_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="0"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="1" slack="1"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/14 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln691_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln890_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="0" index="1" bw="5" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln691_808_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_808/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_ln890_770_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="0" index="1" bw="5" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_770/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln691_809_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_809/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="icmp_ln890_771_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="0"/>
<pin id="354" dir="0" index="1" bw="4" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_771/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="empty_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="0"/>
<pin id="360" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="idxprom_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="0"/>
<pin id="364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="add_ln691_810_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_810/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln890_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="0"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="icmp_ln890_773_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="4" slack="0"/>
<pin id="380" dir="0" index="1" bw="4" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_773/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="add_ln691_811_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_811/7 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln878_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="0"/>
<pin id="392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln878/7 "/>
</bind>
</comp>

<comp id="395" class="1004" name="icmp_ln878_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="0"/>
<pin id="397" dir="0" index="1" bw="4" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/7 "/>
</bind>
</comp>

<comp id="401" class="1004" name="trunc_ln674_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="128" slack="0"/>
<pin id="403" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/7 "/>
</bind>
</comp>

<comp id="406" class="1004" name="r_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="112" slack="0"/>
<pin id="408" dir="0" index="1" bw="128" slack="0"/>
<pin id="409" dir="0" index="2" bw="6" slack="0"/>
<pin id="410" dir="0" index="3" bw="8" slack="0"/>
<pin id="411" dir="1" index="4" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/7 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln1497_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="112" slack="0"/>
<pin id="418" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1497/7 "/>
</bind>
</comp>

<comp id="420" class="1004" name="p_Result_s_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="128" slack="0"/>
<pin id="422" dir="0" index="1" bw="16" slack="0"/>
<pin id="423" dir="0" index="2" bw="16" slack="0"/>
<pin id="424" dir="0" index="3" bw="16" slack="1"/>
<pin id="425" dir="0" index="4" bw="16" slack="1"/>
<pin id="426" dir="0" index="5" bw="16" slack="2"/>
<pin id="427" dir="0" index="6" bw="16" slack="2"/>
<pin id="428" dir="0" index="7" bw="16" slack="3"/>
<pin id="429" dir="0" index="8" bw="16" slack="3"/>
<pin id="430" dir="1" index="9" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/12 "/>
</bind>
</comp>

<comp id="435" class="1004" name="icmp_ln890_772_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="4" slack="0"/>
<pin id="437" dir="0" index="1" bw="4" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_772/13 "/>
</bind>
</comp>

<comp id="441" class="1004" name="icmp_ln870_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="4" slack="0"/>
<pin id="443" dir="0" index="1" bw="4" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/13 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln691_813_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="4" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_813/14 "/>
</bind>
</comp>

<comp id="453" class="1004" name="icmp_ln890_775_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="4" slack="0"/>
<pin id="455" dir="0" index="1" bw="4" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_775/14 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln691_812_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_812/14 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln890_102_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="4" slack="0"/>
<pin id="467" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890_102/14 "/>
</bind>
</comp>

<comp id="470" class="1004" name="icmp_ln890_774_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="4" slack="0"/>
<pin id="472" dir="0" index="1" bw="4" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_774/14 "/>
</bind>
</comp>

<comp id="476" class="1004" name="add_ln691_814_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="1"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_814/14 "/>
</bind>
</comp>

<comp id="482" class="1005" name="data_split_V_addr_298_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="3" slack="10"/>
<pin id="484" dir="1" index="1" bw="3" slack="10"/>
</pin_list>
<bind>
<opset="data_split_V_addr_298 "/>
</bind>
</comp>

<comp id="487" class="1005" name="data_split_V_addr_299_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="3" slack="10"/>
<pin id="489" dir="1" index="1" bw="3" slack="10"/>
</pin_list>
<bind>
<opset="data_split_V_addr_299 "/>
</bind>
</comp>

<comp id="492" class="1005" name="data_split_V_addr_300_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="3" slack="9"/>
<pin id="494" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="data_split_V_addr_300 "/>
</bind>
</comp>

<comp id="497" class="1005" name="data_split_V_addr_301_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="3" slack="9"/>
<pin id="499" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="data_split_V_addr_301 "/>
</bind>
</comp>

<comp id="502" class="1005" name="data_split_V_addr_302_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="3" slack="8"/>
<pin id="504" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opset="data_split_V_addr_302 "/>
</bind>
</comp>

<comp id="507" class="1005" name="data_split_V_addr_303_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="3" slack="8"/>
<pin id="509" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opset="data_split_V_addr_303 "/>
</bind>
</comp>

<comp id="512" class="1005" name="data_split_V_addr_304_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="3" slack="7"/>
<pin id="514" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="data_split_V_addr_304 "/>
</bind>
</comp>

<comp id="517" class="1005" name="data_split_V_addr_305_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="3" slack="7"/>
<pin id="519" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="data_split_V_addr_305 "/>
</bind>
</comp>

<comp id="522" class="1005" name="add_ln691_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="5" slack="0"/>
<pin id="524" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="530" class="1005" name="add_ln691_808_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="5" slack="0"/>
<pin id="532" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_808 "/>
</bind>
</comp>

<comp id="538" class="1005" name="add_ln691_809_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="4" slack="0"/>
<pin id="540" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_809 "/>
</bind>
</comp>

<comp id="546" class="1005" name="data_split_V_addr_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="3" slack="3"/>
<pin id="548" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="data_split_V_addr "/>
</bind>
</comp>

<comp id="551" class="1005" name="add_ln691_810_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="4" slack="0"/>
<pin id="553" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_810 "/>
</bind>
</comp>

<comp id="559" class="1005" name="local_C_V_0_addr_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="3" slack="1"/>
<pin id="561" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_0_addr "/>
</bind>
</comp>

<comp id="564" class="1005" name="tmp_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="1"/>
<pin id="566" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="569" class="1005" name="out_data_V_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="128" slack="1"/>
<pin id="571" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="out_data_V "/>
</bind>
</comp>

<comp id="574" class="1005" name="add_ln691_811_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="4" slack="0"/>
<pin id="576" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_811 "/>
</bind>
</comp>

<comp id="582" class="1005" name="zext_ln1497_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="128" slack="0"/>
<pin id="584" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="zext_ln1497 "/>
</bind>
</comp>

<comp id="587" class="1005" name="v2_V_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="16" slack="3"/>
<pin id="589" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="v2_V "/>
</bind>
</comp>

<comp id="592" class="1005" name="v2_V_15943_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="16" slack="3"/>
<pin id="594" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="v2_V_15943 "/>
</bind>
</comp>

<comp id="597" class="1005" name="v2_V_15944_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="16" slack="2"/>
<pin id="599" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="v2_V_15944 "/>
</bind>
</comp>

<comp id="602" class="1005" name="v2_V_15945_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="16" slack="2"/>
<pin id="604" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="v2_V_15945 "/>
</bind>
</comp>

<comp id="607" class="1005" name="v2_V_15946_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="16" slack="1"/>
<pin id="609" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="v2_V_15946 "/>
</bind>
</comp>

<comp id="612" class="1005" name="v2_V_15947_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="16" slack="1"/>
<pin id="614" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="v2_V_15947 "/>
</bind>
</comp>

<comp id="620" class="1005" name="icmp_ln870_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="1"/>
<pin id="622" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870 "/>
</bind>
</comp>

<comp id="624" class="1005" name="add_ln691_813_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="4" slack="0"/>
<pin id="626" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_813 "/>
</bind>
</comp>

<comp id="632" class="1005" name="add_ln691_812_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="4" slack="0"/>
<pin id="634" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_812 "/>
</bind>
</comp>

<comp id="640" class="1005" name="local_C_V_0_addr_38_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="3" slack="1"/>
<pin id="642" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_0_addr_38 "/>
</bind>
</comp>

<comp id="645" class="1005" name="add_ln691_814_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="4" slack="1"/>
<pin id="647" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_814 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="66" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="84" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="86" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="104" pin="2"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="94" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="26" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="94" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="139"><net_src comp="94" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="147"><net_src comp="94" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="32" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="155"><net_src comp="94" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="163"><net_src comp="94" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="24" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="171"><net_src comp="94" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="24" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="179"><net_src comp="94" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="187"><net_src comp="24" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="188" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="24" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="200" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="221"><net_src comp="24" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="222"><net_src comp="194" pin="3"/><net_sink comp="110" pin=2"/></net>

<net id="223"><net_src comp="216" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="227"><net_src comp="38" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="238"><net_src comp="38" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="54" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="260"><net_src comp="54" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="271"><net_src comp="54" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="291"><net_src comp="78" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="299"><net_src comp="292" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="303"><net_src comp="54" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="314"><net_src comp="54" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="311" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="326"><net_src comp="228" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="40" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="228" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="42" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="239" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="40" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="239" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="42" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="250" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="56" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="250" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="58" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="250" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="358" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="371"><net_src comp="261" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="56" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="261" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="382"><net_src comp="261" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="58" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="272" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="56" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="272" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="399"><net_src comp="272" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="58" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="282" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="412"><net_src comp="70" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="282" pin="4"/><net_sink comp="406" pin=1"/></net>

<net id="414"><net_src comp="72" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="415"><net_src comp="74" pin="0"/><net_sink comp="406" pin=3"/></net>

<net id="419"><net_src comp="406" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="431"><net_src comp="76" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="432"><net_src comp="206" pin="7"/><net_sink comp="420" pin=1"/></net>

<net id="433"><net_src comp="206" pin="3"/><net_sink comp="420" pin=2"/></net>

<net id="434"><net_src comp="420" pin="9"/><net_sink comp="194" pin=1"/></net>

<net id="439"><net_src comp="292" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="58" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="292" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="78" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="304" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="56" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="304" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="58" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="315" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="56" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="315" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="474"><net_src comp="315" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="58" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="288" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="56" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="118" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="490"><net_src comp="126" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="495"><net_src comp="134" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="500"><net_src comp="142" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="505"><net_src comp="150" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="510"><net_src comp="158" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="515"><net_src comp="166" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="520"><net_src comp="174" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="525"><net_src comp="322" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="533"><net_src comp="334" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="541"><net_src comp="346" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="549"><net_src comp="182" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="554"><net_src comp="367" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="562"><net_src comp="188" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="567"><net_src comp="98" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="572"><net_src comp="194" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="577"><net_src comp="384" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="585"><net_src comp="416" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="590"><net_src comp="206" pin="7"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="420" pin=8"/></net>

<net id="595"><net_src comp="206" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="420" pin=7"/></net>

<net id="600"><net_src comp="206" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="420" pin=6"/></net>

<net id="605"><net_src comp="206" pin="7"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="420" pin=5"/></net>

<net id="610"><net_src comp="206" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="420" pin=4"/></net>

<net id="615"><net_src comp="206" pin="7"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="420" pin=3"/></net>

<net id="623"><net_src comp="441" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="447" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="635"><net_src comp="459" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="643"><net_src comp="216" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="648"><net_src comp="476" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="292" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_C_drain_C_drain_IO_L1_out_5_2_x0270 | {15 16 }
 - Input state : 
	Port: C_drain_IO_L1_out_wrapper_5_2_x0 : fifo_C_drain_C_drain_IO_L1_out_5_3_x0271 | {15 }
	Port: C_drain_IO_L1_out_wrapper_5_2_x0 : fifo_C_drain_PE_2_5_x0206 | {6 }
  - Chain level:
	State 1
		data_split_V_addr_298 : 1
		data_split_V_addr_299 : 1
		data_split_V_addr_300 : 1
		data_split_V_addr_301 : 1
		data_split_V_addr_302 : 1
		data_split_V_addr_303 : 1
		data_split_V_addr_304 : 1
		data_split_V_addr_305 : 1
	State 2
		add_ln691 : 1
		icmp_ln890 : 1
		br_ln15469 : 2
	State 3
		add_ln691_808 : 1
		icmp_ln890_770 : 1
		br_ln15470 : 2
	State 4
		add_ln691_809 : 1
		icmp_ln890_771 : 1
		br_ln15477 : 2
		empty : 1
		idxprom : 2
		data_split_V_addr : 3
	State 5
		add_ln691_810 : 1
		zext_ln890 : 1
		icmp_ln890_773 : 1
		br_ln15479 : 2
		local_C_V_0_addr : 2
		out_data_V : 3
	State 6
	State 7
		add_ln691_811 : 1
		zext_ln878 : 1
		icmp_ln878 : 1
		br_ln15487 : 2
		trunc_ln674 : 1
		data_split_V_addr_38 : 2
		store_ln15488 : 3
		r : 1
		zext_ln1497 : 2
	State 8
	State 9
	State 10
	State 11
	State 12
		p_Result_s : 1
		store_ln15498 : 2
	State 13
		icmp_ln890_772 : 1
		br_ln15502 : 2
		icmp_ln870 : 1
		br_ln15505 : 2
	State 14
		add_ln691_813 : 1
		icmp_ln890_775 : 1
		br_ln15517 : 2
		add_ln691_812 : 1
		zext_ln890_102 : 1
		icmp_ln890_774 : 1
		br_ln15506 : 2
		local_C_V_0_addr_38 : 2
		local_C_V_0_load : 3
	State 15
	State 16
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    add_ln691_fu_322   |    0    |    12   |
|          |  add_ln691_808_fu_334 |    0    |    12   |
|          |  add_ln691_809_fu_346 |    0    |    12   |
|    add   |  add_ln691_810_fu_367 |    0    |    12   |
|          |  add_ln691_811_fu_384 |    0    |    12   |
|          |  add_ln691_813_fu_447 |    0    |    12   |
|          |  add_ln691_812_fu_459 |    0    |    12   |
|          |  add_ln691_814_fu_476 |    0    |    12   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln890_fu_328   |    0    |    9    |
|          | icmp_ln890_770_fu_340 |    0    |    9    |
|          | icmp_ln890_771_fu_352 |    0    |    9    |
|          | icmp_ln890_773_fu_378 |    0    |    9    |
|   icmp   |   icmp_ln878_fu_395   |    0    |    9    |
|          | icmp_ln890_772_fu_435 |    0    |    9    |
|          |   icmp_ln870_fu_441   |    0    |    9    |
|          | icmp_ln890_775_fu_453 |    0    |    9    |
|          | icmp_ln890_774_fu_470 |    0    |    9    |
|----------|-----------------------|---------|---------|
|   read   |     tmp_read_fu_98    |    0    |    0    |
|          |  tmp_124_read_fu_104  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  |    grp_write_fu_110   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |      empty_fu_358     |    0    |    0    |
|          |   trunc_ln674_fu_401  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |     idxprom_fu_362    |    0    |    0    |
|          |   zext_ln890_fu_373   |    0    |    0    |
|   zext   |   zext_ln878_fu_390   |    0    |    0    |
|          |   zext_ln1497_fu_416  |    0    |    0    |
|          | zext_ln890_102_fu_465 |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|        r_fu_406       |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|   p_Result_s_fu_420   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   177   |
|----------|-----------------------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|data_split_V|    0   |   16   |   17   |
| local_C_V_0|    0   |   128  |   129  |
+------------+--------+--------+--------+
|    Total   |    0   |   144  |   146  |
+------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    add_ln691_808_reg_530    |    5   |
|    add_ln691_809_reg_538    |    4   |
|    add_ln691_810_reg_551    |    4   |
|    add_ln691_811_reg_574    |    4   |
|    add_ln691_812_reg_632    |    4   |
|    add_ln691_813_reg_624    |    4   |
|    add_ln691_814_reg_645    |    4   |
|      add_ln691_reg_522      |    5   |
|         c0_V_reg_224        |    5   |
|         c1_V_reg_235        |    5   |
|         c4_V_reg_288        |    4   |
|       c5_V_52_reg_300       |    4   |
|         c5_V_reg_311        |    4   |
|         c6_V_reg_246        |    4   |
|         c7_V_reg_257        |    4   |
|data_split_V_addr_298_reg_482|    3   |
|data_split_V_addr_299_reg_487|    3   |
|data_split_V_addr_300_reg_492|    3   |
|data_split_V_addr_301_reg_497|    3   |
|data_split_V_addr_302_reg_502|    3   |
|data_split_V_addr_303_reg_507|    3   |
|data_split_V_addr_304_reg_512|    3   |
|data_split_V_addr_305_reg_517|    3   |
|  data_split_V_addr_reg_546  |    3   |
|      icmp_ln870_reg_620     |    1   |
| local_C_V_0_addr_38_reg_640 |    3   |
|   local_C_V_0_addr_reg_559  |    3   |
|         n_V_reg_268         |    4   |
|      out_data_V_reg_569     |   128  |
|       p_Val2_s_reg_279      |   128  |
|         tmp_reg_564         |   16   |
|      v2_V_15943_reg_592     |   16   |
|      v2_V_15944_reg_597     |   16   |
|      v2_V_15945_reg_602     |   16   |
|      v2_V_15946_reg_607     |   16   |
|      v2_V_15947_reg_612     |   16   |
|         v2_V_reg_587        |   16   |
|     zext_ln1497_reg_582     |   128  |
+-----------------------------+--------+
|            Total            |   598  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_110 |  p2  |   2  |  128 |   256  ||    9    |
| grp_access_fu_194 |  p0  |   4  |   3  |   12   ||    20   |
| grp_access_fu_206 |  p0  |   6  |   3  |   18   ||    31   |
| grp_access_fu_206 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_206 |  p2  |   4  |   0  |    0   ||    20   |
|    c4_V_reg_288   |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   326  || 2.58486 ||    98   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   177  |
|   Memory  |    0   |    -   |   144  |   146  |
|Multiplexer|    -   |    2   |    -   |   98   |
|  Register |    -   |    -   |   598  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   742  |   421  |
+-----------+--------+--------+--------+--------+
