TOOL:	xrun	19.09-s003: Started on Nov 03, 2020 at 18:52:43 CET
xrun
	-elaborate
	-l xrun_elaborate.log
	-f dut_alu.f
		mtm_Alu.vp
	-f tb_alu.f
		alu_pkg.sv
		alu_bfm.sv
		tester_alu.sv
		coverage_alu.sv
		scoreboard_alu.sv
		top_alu.sv
	-v93
	+nowarnDSEM2009
	+nowarnDSEMEL
	+nowarnCGDEFN
	-xmlibdirname INCA_libs
	+overwrite
	-nocopyright
	-coverage all
	-covoverwrite
	-covfile xrun_covfile.txt
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		alu_pkg
		top

	Extracting FSMs for coverage:
		worklib.tester_alu
		worklib.coverage_alu
		worklib.scoreboard_alu
		worklib.mtm_Alu
		worklib.top
	Total FSMs extracted = 0
	Building instance overlay tables: .................... Done
	Enabling instrumentation for coverage types: block expression FSM toggle functional
	Generating native compiled code:
			streams:   7, words:  3972
			streams:   9, words: 25661
			streams:   7, words:  3321
		worklib.scoreboard_alu:sv <0x6b8aa5e9>
			streams:   2, words: 13209
		worklib.coverage_alu:sv <0x0dc8ba14>
			streams:   5, words:  5082
		worklib.tester_alu:sv <0x04908bc9>
			streams:   3, words: 13168
		worklib.top:sv <0x041e4c0d>
			streams:   4, words:   741
		worklib.alu_bfm:sv <0x402ee436>
			streams:  10, words: 32256
bit [31:0]  result; int predicted_result; bit [3:0] predicted_flag;
                                       |
xmelab: *W,COVUTA (./scoreboard_alu.sv,4|39): Toggle coverage is not supported for SystemVerilog integer, real, string, dynamic array, sparse memory and reference ports. It is also not supported for VHDL multi-dimensional array and array of record. There may also be other such objects in the design.
	Building instance specific data structures.
	Performing constant object marking (COM) analysis.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 8       8
		Interfaces:              1       1
		Verilog packages:        1       1
		Registers:             106     106
		Scalar wires:            8       -
		Vectored wires:          4       -
		Always blocks:          14      14
		Initial blocks:          3       3
		Cont. assignments:       1       2
		Pseudo assignments:      4       4
		Covergroup Instances:    0       2
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.top:sv
TOOL:	xrun	19.09-s003: Exiting on Nov 03, 2020 at 18:52:44 CET  (total: 00:00:01)
