@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Synthesizing work.project_7_segment_top.rtl.
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":4:7:4:24|Synthesizing work.binary_to_7segment.rtl.
Post processing for work.binary_to_7segment.rtl
@W: CL265 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":73:8:73:9|Removing unused bit 7 of r_Hex_Encoding_2_2(7 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":36:8:36:9|Removing unused bit 7 of r_Hex_Encoding_18(7 downto 0). Either assign all bits or reduce the width of the signal.
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\project5_debount_switch_module.vhd":6:7:6:21|Synthesizing work.debounce_switch.rtl.
Post processing for work.debounce_switch.rtl
Post processing for work.project_7_segment_top.rtl
