// Seed: 2306073115
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  assign module_1.id_14 = 0;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    input tri0 id_2
    , id_19,
    output wire id_3,
    input uwire id_4,
    input wor id_5,
    input uwire id_6,
    output tri0 id_7,
    input wand id_8,
    input tri1 id_9,
    output wand id_10,
    input tri0 id_11,
    input tri0 id_12,
    input supply0 id_13,
    input tri1 id_14,
    output wor id_15,
    input tri id_16,
    output wire id_17
);
  reg id_20, id_21, id_22, id_23, id_24, id_25, id_26;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19
  );
  initial id_25 = id_16;
  nand primCall (
      id_7,
      id_13,
      id_9,
      id_25,
      id_11,
      id_1,
      id_21,
      id_4,
      id_26,
      id_23,
      id_24,
      id_2,
      id_6,
      id_20,
      id_22,
      id_16,
      id_12
  );
endmodule
