{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1503409183982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503409183983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 22 16:39:43 2017 " "Processing started: Tue Aug 22 16:39:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1503409183983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1503409183983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_8 -c ALU_8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_8 -c ALU_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1503409183983 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1503409184949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_rol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_rol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_rol-behaviour " "Found design unit 1: my_rol-behaviour" {  } { { "my_rol.vhd" "" { Text "C:/Users/Daniel/Desktop/Cherchuk/8/my_rol.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503409186456 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_rol " "Found entity 1: my_rol" {  } { { "my_rol.vhd" "" { Text "C:/Users/Daniel/Desktop/Cherchuk/8/my_rol.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503409186456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503409186456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div-behaviour " "Found design unit 1: div-behaviour" {  } { { "div.vhd" "" { Text "C:/Users/Daniel/Desktop/Cherchuk/8/div.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503409186462 ""} { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.vhd" "" { Text "C:/Users/Daniel/Desktop/Cherchuk/8/div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503409186462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503409186462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_or-behaviour " "Found design unit 1: bus_or-behaviour" {  } { { "bus_or.vhd" "" { Text "C:/Users/Daniel/Desktop/Cherchuk/8/bus_or.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503409186468 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_or " "Found entity 1: bus_or" {  } { { "bus_or.vhd" "" { Text "C:/Users/Daniel/Desktop/Cherchuk/8/bus_or.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503409186468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503409186468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_8-behaviour " "Found design unit 1: ALU_8-behaviour" {  } { { "ALU_8.vhd" "" { Text "C:/Users/Daniel/Desktop/Cherchuk/8/ALU_8.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503409186477 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_8 " "Found entity 1: ALU_8" {  } { { "ALU_8.vhd" "" { Text "C:/Users/Daniel/Desktop/Cherchuk/8/ALU_8.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503409186477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503409186477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab8_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab8_test-behavior " "Found design unit 1: Lab8_test-behavior" {  } { { "Lab8_test.vhd" "" { Text "C:/Users/Daniel/Desktop/Cherchuk/8/Lab8_test.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503409186485 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab8_test " "Found entity 1: Lab8_test" {  } { { "Lab8_test.vhd" "" { Text "C:/Users/Daniel/Desktop/Cherchuk/8/Lab8_test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503409186485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503409186485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_change.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus_change.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_change-behaviour " "Found design unit 1: bus_change-behaviour" {  } { { "bus_change.vhd" "" { Text "C:/Users/Daniel/Desktop/Cherchuk/8/bus_change.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503409186492 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_change " "Found entity 1: bus_change" {  } { { "bus_change.vhd" "" { Text "C:/Users/Daniel/Desktop/Cherchuk/8/bus_change.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503409186492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503409186492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmp-behaviour " "Found design unit 1: cmp-behaviour" {  } { { "cmp.vhd" "" { Text "C:/Users/Daniel/Desktop/Cherchuk/8/cmp.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503409186500 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "cmp.vhd" "" { Text "C:/Users/Daniel/Desktop/Cherchuk/8/cmp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503409186500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503409186500 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_8 " "Elaborating entity \"ALU_8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1503409186636 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reschn ALU_8.vhd(19) " "VHDL Signal Declaration warning at ALU_8.vhd(19): used implicit default value for signal \"reschn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_8.vhd" "" { Text "C:/Users/Daniel/Desktop/Cherchuk/8/ALU_8.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1503409186640 "|ALU_8"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "resDIV ALU_8.vhd(19) " "VHDL Signal Declaration warning at ALU_8.vhd(19): used implicit default value for signal \"resDIV\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_8.vhd" "" { Text "C:/Users/Daniel/Desktop/Cherchuk/8/ALU_8.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1503409186640 "|ALU_8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resROL ALU_8.vhd(31) " "VHDL Process Statement warning at ALU_8.vhd(31): signal \"resROL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_8.vhd" "" { Text "C:/Users/Daniel/Desktop/Cherchuk/8/ALU_8.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1503409186644 "|ALU_8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resOR ALU_8.vhd(33) " "VHDL Process Statement warning at ALU_8.vhd(33): signal \"resOR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_8.vhd" "" { Text "C:/Users/Daniel/Desktop/Cherchuk/8/ALU_8.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1503409186644 "|ALU_8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resCMP ALU_8.vhd(35) " "VHDL Process Statement warning at ALU_8.vhd(35): signal \"resCMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_8.vhd" "" { Text "C:/Users/Daniel/Desktop/Cherchuk/8/ALU_8.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1503409186644 "|ALU_8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resDIV ALU_8.vhd(37) " "VHDL Process Statement warning at ALU_8.vhd(37): signal \"resDIV\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_8.vhd" "" { Text "C:/Users/Daniel/Desktop/Cherchuk/8/ALU_8.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1503409186644 "|ALU_8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reschn ALU_8.vhd(43) " "VHDL Process Statement warning at ALU_8.vhd(43): signal \"reschn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_8.vhd" "" { Text "C:/Users/Daniel/Desktop/Cherchuk/8/ALU_8.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1503409186645 "|ALU_8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result ALU_8.vhd(26) " "VHDL Process Statement warning at ALU_8.vhd(26): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "ALU_8.vhd" "" { Text "C:/Users/Daniel/Desktop/Cherchuk/8/ALU_8.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1503409186645 "|ALU_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU_8.vhd(26) " "Inferred latch for \"result\[0\]\" at ALU_8.vhd(26)" {  } { { "ALU_8.vhd" "" { Text "C:/Users/Daniel/Desktop/Cherchuk/8/ALU_8.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503409186688 "|ALU_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU_8.vhd(26) " "Inferred latch for \"result\[1\]\" at ALU_8.vhd(26)" {  } { { "ALU_8.vhd" "" { Text "C:/Users/Daniel/Desktop/Cherchuk/8/ALU_8.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503409186688 "|ALU_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU_8.vhd(26) " "Inferred latch for \"result\[2\]\" at ALU_8.vhd(26)" {  } { { "ALU_8.vhd" "" { Text "C:/Users/Daniel/Desktop/Cherchuk/8/ALU_8.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503409186689 "|ALU_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU_8.vhd(26) " "Inferred latch for \"result\[3\]\" at ALU_8.vhd(26)" {  } { { "ALU_8.vhd" "" { Text "C:/Users/Daniel/Desktop/Cherchuk/8/ALU_8.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503409186689 "|ALU_8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "my_rol my_rol:e1 A:behaviour " "Elaborating entity \"my_rol\" using architecture \"A:behaviour\" for hierarchy \"my_rol:e1\"" {  } { { "ALU_8.vhd" "e1" { Text "C:/Users/Daniel/Desktop/Cherchuk/8/ALU_8.vhd" 21 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503409186791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bus_or bus_or:e2 A:behaviour " "Elaborating entity \"bus_or\" using architecture \"A:behaviour\" for hierarchy \"bus_or:e2\"" {  } { { "ALU_8.vhd" "e2" { Text "C:/Users/Daniel/Desktop/Cherchuk/8/ALU_8.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503409186798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "cmp cmp:e5 A:behaviour " "Elaborating entity \"cmp\" using architecture \"A:behaviour\" for hierarchy \"cmp:e5\"" {  } { { "ALU_8.vhd" "e5" { Text "C:/Users/Daniel/Desktop/Cherchuk/8/ALU_8.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503409186804 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1503409188428 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503409188428 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1503409188493 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1503409188493 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1503409188493 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1503409188493 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "475 " "Peak virtual memory: 475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1503409188540 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 22 16:39:48 2017 " "Processing ended: Tue Aug 22 16:39:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1503409188540 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1503409188540 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1503409188540 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1503409188540 ""}
