Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Feb 27 23:03:31 2021
| Host         : LAPTOP-5SK92RV8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Snake_top_control_sets_placed.rpt
| Design       : Snake_top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    92 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            3 |
| No           | No                    | Yes                    |             142 |           50 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              20 |            4 |
| Yes          | No                    | Yes                    |             280 |          102 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+----------------------------------------+------------------+------------------+----------------+--------------+
|           Clock Signal           |              Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+----------------------------------------+------------------+------------------+----------------+--------------+
|  vga_top/vgaShow/position_color0 |                                        |                  |                1 |              1 |         1.00 |
|  vga_top/vgaClk/clk_tmp          |                                        | rst_IBUF         |                1 |              1 |         1.00 |
|  hsync_count_reg[9]_i_2_n_0      | vga_top/vgaShow/hsync_i_1_n_0          | rst_IBUF         |                1 |              1 |         1.00 |
|  hsync_count_reg[9]_i_2_n_0      | vga_top/vgaShow/vsync_i_1_n_0          | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                   | key/left_key_last                      | rst_IBUF         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                   | seven_segments/point[11]_i_1_n_0       | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                   | seven_segments/point[15]_i_1_n_0       | rst_IBUF         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                   | seven_segments/point[7]_i_1_n_0        | rst_IBUF         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                   | seven_segments/sel[3]_i_1_n_0          | rst_IBUF         |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG                   | fruit_generate/Fruit_x[4]_i_1_n_0      | rst_IBUF         |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                   | snake_move/snake_x[0][5]_i_1_n_0       | rst_IBUF         |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                   | snake_move/snake_y[0][5]_i_1_n_0       | rst_IBUF         |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                   | seven_segments/seg_out[7]_i_1_n_0      | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                   |                                        |                  |                2 |              9 |         4.50 |
|  hsync_count_reg[9]_i_2_n_0      |                                        | rst_IBUF         |                3 |             10 |         3.33 |
|  hsync_count_reg[9]_i_2_n_0      | vga_top/vgaShow/vsync_count[9]_i_1_n_0 | rst_IBUF         |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                   | seven_segments/E[0]                    | rst_IBUF         |                7 |             11 |         1.57 |
|  hsync_count_reg[9]_i_2_n_0      | vga_top/vgaShow/scan_x[9]_i_1_n_0      |                  |                4 |             20 |         5.00 |
|  clk_IBUF_BUFG                   | game_init/clk_cnt                      | rst_IBUF         |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG                   |                                        | rst_IBUF         |               46 |            131 |         2.85 |
|  clk_IBUF_BUFG                   | snake_move/snake_y[1][5]_i_1_n_0       | rst_IBUF         |               62 |            180 |         2.90 |
+----------------------------------+----------------------------------------+------------------+------------------+----------------+--------------+


