# RV32I
- RISC-V 32bit Instruction set

## RTL
<div align="center">
  <img width="2502" height="716" alt="image" src="https://github.com/user-attachments/assets/1839a05a-7c45-4124-ae6c-0b42c32ef201" />
</div>

<br>

## Expected Data
<div align="center">
  <img width="849" height="319" alt="RV32I_ROM_Expected" src="https://github.com/user-attachments/assets/6d7a180e-c50c-4419-b92a-7df20df4a91c" />
</div>

<br>

## Testbench Simulation
<div align="conter">
  <img width="1248" height="634" alt="RV32I_Waveform1" src="https://github.com/user-attachments/assets/0c769aa6-6ac4-401e-9127-daea6998f049" />

  <br>

  ### Arthmatic Shift
  <img width="1524" height="541" alt="RV32I_Waveform2" src="https://github.com/user-attachments/assets/4b43b6d8-c62b-45d3-bc0f-aa17052d3350" />

</div>
