strict digraph "compose( ,  )" {
	node [label="\N"];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fdcc63234d0>",
		fillcolor=turquoise,
		label="20:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"21:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fdcc62cebd0>",
		fillcolor=springgreen,
		label="21:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:BL" -> "21:IF"	[cond="[]",
		lineno=None];
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fdcc6323ed0>",
		fillcolor=turquoise,
		label="22:BL
q <= 4'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdcc62ce4d0>]",
		style=filled,
		typ=Block];
	"Leaf_12:AL"	[def_var="['q']",
		label="Leaf_12:AL"];
	"22:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fdcc63233d0>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:IF" -> "20:BL"	[cond="['slowena']",
		label="(slowena == 1'b1)",
		lineno=19];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fdcc62d6810>",
		fillcolor=turquoise,
		label="18:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"18:BL" -> "19:IF"	[cond="[]",
		lineno=None];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fdcc63b5390>",
		clk_sens=True,
		fillcolor=gold,
		label="12:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q', 'slowena']"];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fdcc63b5690>",
		fillcolor=turquoise,
		label="13:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"12:AL" -> "13:BL"	[cond="[]",
		lineno=None];
	"21:IF" -> "22:BL"	[cond="['q']",
		label="(q == 9)",
		lineno=21];
	"25:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fdcc6331550>",
		fillcolor=turquoise,
		label="25:BL
q <= q + 4'b0001;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdcc633d610>]",
		style=filled,
		typ=Block];
	"21:IF" -> "25:BL"	[cond="['q']",
		label="!((q == 9))",
		lineno=21];
	"Leaf_12:AL" -> "12:AL";
	"15:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fdcc62c3fd0>",
		fillcolor=turquoise,
		label="15:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"15:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fdcc6337390>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:BL" -> "14:IF"	[cond="[]",
		lineno=None];
	"14:IF" -> "18:BL"	[cond="['reset']",
		label="!((reset == 1'b0))",
		lineno=14];
	"14:IF" -> "15:BL"	[cond="['reset']",
		label="(reset == 1'b0)",
		lineno=14];
	"25:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
}
