

================================================================
== Vitis HLS Report for 'hart'
================================================================
* Date:           Tue Apr 16 19:23:54 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.307 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.30>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%op2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %op2"   --->   Operation 2 'read' 'op2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%op1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %op1"   --->   Operation 3 'read' 'op1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%pc_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pc"   --->   Operation 4 'read' 'pc_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%inst_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %inst"   --->   Operation 5 'read' 'inst_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%opcode_V = trunc i32 %inst_read"   --->   Operation 6 'trunc' 'opcode_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%func3_V = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %inst_read, i32 12, i32 14"   --->   Operation 7 'partselect' 'func3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%agg_tmp6 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %inst_read, i32 25, i32 31"   --->   Operation 8 'partselect' 'agg_tmp6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%imm_31_12 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %inst_read, i32 12, i32 31"   --->   Operation 9 'partselect' 'imm_31_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i20 %imm_31_12" [hart.cpp:22]   --->   Operation 10 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inst_read, i32 31"   --->   Operation 11 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inst_read, i32 7"   --->   Operation 12 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v2_V_1 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %inst_read, i32 25, i32 30"   --->   Operation 13 'partselect' 'v2_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%v2_V = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %inst_read, i32 8, i32 11"   --->   Operation 14 'partselect' 'v2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%r_V_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i1.i6.i4.i1, i1 %p_Result_s, i1 %p_Result_2, i6 %v2_V_1, i4 %v2_V, i1 0"   --->   Operation 15 'bitconcatenate' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%v2_V_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inst_read, i32 12, i32 19"   --->   Operation 16 'partselect' 'v2_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inst_read, i32 20"   --->   Operation 17 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%v2_V_2 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %inst_read, i32 21, i32 30"   --->   Operation 18 'partselect' 'v2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%r_V_4 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i1.i8.i1.i10.i1, i1 %p_Result_s, i8 %v2_V_4, i1 %p_Result_3, i10 %v2_V_2, i1 0"   --->   Operation 19 'bitconcatenate' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1669 = sext i21 %r_V_4"   --->   Operation 20 'sext' 'sext_ln1669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.40ns)   --->   "%switch_ln29 = switch i7 %opcode_V, void %sw.default, i7 99, void %sw.bb, i7 55, void %sw.bb41, i7 23, void %sw.bb44, i7 111, void %sw.bb52, i7 103, void %sw.bb58" [hart.cpp:29]   --->   Operation 21 'switch' 'switch_ln29' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 22 [1/1] (0.95ns)   --->   "%res_next_pc_V_1 = add i32 %pc_read, i32 4" [hart.cpp:35]   --->   Operation 22 'add' 'res_next_pc_V_1' <Predicate = (opcode_V == 103)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_4 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %inst_read, i32 20, i32 31"   --->   Operation 23 'partselect' 'p_Result_4' <Predicate = (opcode_V == 103)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln628 = zext i12 %p_Result_4"   --->   Operation 24 'zext' 'zext_ln628' <Predicate = (opcode_V == 103)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.95ns)   --->   "%p_Val2_s = add i32 %zext_ln628, i32 %op1_read"   --->   Operation 25 'add' 'p_Val2_s' <Predicate = (opcode_V == 103)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_5 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %p_Val2_s, i32 0, i1 0"   --->   Operation 26 'bitset' 'p_Result_5' <Predicate = (opcode_V == 103)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.71ns)   --->   "%br_ln39 = br void %sw.epilog" [hart.cpp:39]   --->   Operation 27 'br' 'br_ln39' <Predicate = (opcode_V == 103)> <Delay = 0.71>
ST_1 : Operation 28 [1/1] (0.95ns)   --->   "%res_next_pc_V = add i32 %pc_read, i32 4" [hart.cpp:33]   --->   Operation 28 'add' 'res_next_pc_V' <Predicate = (opcode_V == 111)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.95ns)   --->   "%res_result_V_3 = add i32 %sext_ln1669, i32 %pc_read"   --->   Operation 29 'add' 'res_result_V_3' <Predicate = (opcode_V == 111)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.71ns)   --->   "%br_ln33 = br void %sw.epilog" [hart.cpp:33]   --->   Operation 30 'br' 'br_ln33' <Predicate = (opcode_V == 111)> <Delay = 0.71>
ST_1 : Operation 31 [1/1] (0.95ns)   --->   "%add_ln32 = add i32 %pc_read, i32 12" [hart.cpp:32]   --->   Operation 31 'add' 'add_ln32' <Predicate = (opcode_V == 23)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.18ns)   --->   "%res_result_V_2 = shl i32 %sext_ln22, i32 %add_ln32" [hart.cpp:32]   --->   Operation 32 'shl' 'res_result_V_2' <Predicate = (opcode_V == 23)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.71ns)   --->   "%br_ln32 = br void %sw.epilog" [hart.cpp:32]   --->   Operation 33 'br' 'br_ln32' <Predicate = (opcode_V == 23)> <Delay = 0.71>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %inst_read, i32 12, i32 31" [hart.cpp:31]   --->   Operation 34 'partselect' 'tmp' <Predicate = (opcode_V == 55)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%res_result_V_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %tmp, i12 0" [hart.cpp:31]   --->   Operation 35 'bitconcatenate' 'res_result_V_1' <Predicate = (opcode_V == 55)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.71ns)   --->   "%br_ln31 = br void %sw.epilog" [hart.cpp:31]   --->   Operation 36 'br' 'br_ln31' <Predicate = (opcode_V == 55)> <Delay = 0.71>
ST_1 : Operation 37 [1/1] (0.71ns)   --->   "%switch_ln8 = switch i3 %func3_V, void %sw.epilog, i3 0, void %sw.bb.i, i3 1, void %sw.bb2.i, i3 4, void %sw.bb8.i, i3 5, void %sw.bb14.i, i3 6, void %sw.bb20.i" [OP_AL_B.cpp:8]   --->   Operation 37 'switch' 'switch_ln8' <Predicate = (opcode_V == 99)> <Delay = 0.71>
ST_1 : Operation 38 [1/1] (1.05ns)   --->   "%icmp_ln1027_1 = icmp_ult  i32 %op1_read, i32 %op2_read"   --->   Operation 38 'icmp' 'icmp_ln1027_1' <Predicate = (opcode_V == 99 & func3_V == 6)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%r_V = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i1.i1.i6.i4.i2, i1 %p_Result_s, i1 %p_Result_2, i6 %v2_V_1, i4 %v2_V, i2 0"   --->   Operation 39 'bitconcatenate' 'r_V' <Predicate = (opcode_V == 99 & func3_V == 6 & icmp_ln1027_1)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%mdf_V_4 = select i1 %icmp_ln1027_1, i14 %r_V, i14 4" [OP_AL_B.cpp:13]   --->   Operation 40 'select' 'mdf_V_4' <Predicate = (opcode_V == 99 & func3_V == 6)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln5_4 = sext i14 %mdf_V_4" [OP_AL_B.cpp:5]   --->   Operation 41 'sext' 'sext_ln5_4' <Predicate = (opcode_V == 99 & func3_V == 6)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.71ns)   --->   "%br_ln13 = br void %sw.epilog" [OP_AL_B.cpp:13]   --->   Operation 42 'br' 'br_ln13' <Predicate = (opcode_V == 99 & func3_V == 6)> <Delay = 0.71>
ST_1 : Operation 43 [1/1] (1.05ns)   --->   "%icmp_ln1035 = icmp_sgt  i32 %op2_read, i32 %op1_read"   --->   Operation 43 'icmp' 'icmp_ln1035' <Predicate = (opcode_V == 99 & func3_V == 5)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%mdf_V_3 = select i1 %icmp_ln1035, i13 %r_V_3, i13 4" [OP_AL_B.cpp:12]   --->   Operation 44 'select' 'mdf_V_3' <Predicate = (opcode_V == 99 & func3_V == 5)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln5_3 = sext i13 %mdf_V_3" [OP_AL_B.cpp:5]   --->   Operation 45 'sext' 'sext_ln5_3' <Predicate = (opcode_V == 99 & func3_V == 5)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.71ns)   --->   "%br_ln12 = br void %sw.epilog" [OP_AL_B.cpp:12]   --->   Operation 46 'br' 'br_ln12' <Predicate = (opcode_V == 99 & func3_V == 5)> <Delay = 0.71>
ST_1 : Operation 47 [1/1] (1.05ns)   --->   "%icmp_ln1027 = icmp_slt  i32 %op1_read, i32 %op2_read"   --->   Operation 47 'icmp' 'icmp_ln1027' <Predicate = (opcode_V == 99 & func3_V == 4)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%mdf_V_2 = select i1 %icmp_ln1027, i13 %r_V_3, i13 4" [OP_AL_B.cpp:11]   --->   Operation 48 'select' 'mdf_V_2' <Predicate = (opcode_V == 99 & func3_V == 4)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln5_2 = sext i13 %mdf_V_2" [OP_AL_B.cpp:5]   --->   Operation 49 'sext' 'sext_ln5_2' <Predicate = (opcode_V == 99 & func3_V == 4)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.71ns)   --->   "%br_ln11 = br void %sw.epilog" [OP_AL_B.cpp:11]   --->   Operation 50 'br' 'br_ln11' <Predicate = (opcode_V == 99 & func3_V == 4)> <Delay = 0.71>
ST_1 : Operation 51 [1/1] (1.05ns)   --->   "%icmp_ln1023 = icmp_ne  i32 %op1_read, i32 %op2_read"   --->   Operation 51 'icmp' 'icmp_ln1023' <Predicate = (opcode_V == 99 & func3_V == 1)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.38ns)   --->   "%mdf_V_1 = select i1 %icmp_ln1023, i13 %r_V_3, i13 4" [OP_AL_B.cpp:10]   --->   Operation 52 'select' 'mdf_V_1' <Predicate = (opcode_V == 99 & func3_V == 1)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln5_1 = sext i13 %mdf_V_1" [OP_AL_B.cpp:5]   --->   Operation 53 'sext' 'sext_ln5_1' <Predicate = (opcode_V == 99 & func3_V == 1)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.71ns)   --->   "%br_ln10 = br void %sw.epilog" [OP_AL_B.cpp:10]   --->   Operation 54 'br' 'br_ln10' <Predicate = (opcode_V == 99 & func3_V == 1)> <Delay = 0.71>
ST_1 : Operation 55 [1/1] (1.05ns)   --->   "%icmp_ln1019 = icmp_eq  i32 %op1_read, i32 %op2_read"   --->   Operation 55 'icmp' 'icmp_ln1019' <Predicate = (opcode_V == 99 & func3_V == 0)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.38ns)   --->   "%mdf_V = select i1 %icmp_ln1019, i13 %r_V_3, i13 4" [OP_AL_B.cpp:9]   --->   Operation 56 'select' 'mdf_V' <Predicate = (opcode_V == 99 & func3_V == 0)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln5 = sext i13 %mdf_V" [OP_AL_B.cpp:5]   --->   Operation 57 'sext' 'sext_ln5' <Predicate = (opcode_V == 99 & func3_V == 0)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.71ns)   --->   "%br_ln9 = br void %sw.epilog" [OP_AL_B.cpp:9]   --->   Operation 58 'br' 'br_ln9' <Predicate = (opcode_V == 99 & func3_V == 0)> <Delay = 0.71>
ST_1 : Operation 59 [1/1] (3.59ns)   --->   "%call_ret = call i33 @OP_AL_32I, i7 %opcode_V, i7 %agg_tmp6, i3 %func3_V, i32 %op1_read, i32 %op2_read" [hart.cpp:42]   --->   Operation 59 'call' 'call_ret' <Predicate = (opcode_V != 99 & opcode_V != 55 & opcode_V != 23 & opcode_V != 111 & opcode_V != 103)> <Delay = 3.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%res_result_V = extractvalue i33 %call_ret" [hart.cpp:42]   --->   Operation 60 'extractvalue' 'res_result_V' <Predicate = (opcode_V != 99 & opcode_V != 55 & opcode_V != 23 & opcode_V != 111 & opcode_V != 103)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%res_valid_V = extractvalue i33 %call_ret" [hart.cpp:42]   --->   Operation 61 'extractvalue' 'res_valid_V' <Predicate = (opcode_V != 99 & opcode_V != 55 & opcode_V != 23 & opcode_V != 111 & opcode_V != 103)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.71ns)   --->   "%br_ln42 = br void %sw.epilog" [hart.cpp:42]   --->   Operation 62 'br' 'br_ln42' <Predicate = (opcode_V != 99 & opcode_V != 55 & opcode_V != 23 & opcode_V != 111 & opcode_V != 103)> <Delay = 0.71>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%agg_result_result_0 = phi i32 %res_result_V, void %sw.default, i32 %p_Result_5, void %sw.bb58, i32 %res_result_V_3, void %sw.bb52, i32 %res_result_V_2, void %sw.bb44, i32 %res_result_V_1, void %sw.bb41, i32 0, void %sw.bb, i32 0, void %sw.bb20.i, i32 0, void %sw.bb14.i, i32 0, void %sw.bb8.i, i32 0, void %sw.bb2.i, i32 0, void %sw.bb.i"   --->   Operation 63 'phi' 'agg_result_result_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%phi_ln46 = phi i32 4, void %sw.default, i32 %res_next_pc_V_1, void %sw.bb58, i32 %res_next_pc_V, void %sw.bb52, i32 0, void %sw.bb44, i32 0, void %sw.bb41, i32 0, void %sw.bb, i32 %sext_ln5_4, void %sw.bb20.i, i32 %sext_ln5_3, void %sw.bb14.i, i32 %sext_ln5_2, void %sw.bb8.i, i32 %sext_ln5_1, void %sw.bb2.i, i32 %sext_ln5, void %sw.bb.i"   --->   Operation 64 'phi' 'phi_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%phi_ln46_1 = phi i1 %res_valid_V, void %sw.default, i1 0, void %sw.bb58, i1 0, void %sw.bb52, i1 1, void %sw.bb44, i1 1, void %sw.bb41, i1 1, void %sw.bb, i1 0, void %sw.bb20.i, i1 0, void %sw.bb14.i, i1 0, void %sw.bb8.i, i1 0, void %sw.bb2.i, i1 0, void %sw.bb.i"   --->   Operation 65 'phi' 'phi_ln46_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%mrv = insertvalue i65 <undef>, i32 %agg_result_result_0" [hart.cpp:46]   --->   Operation 66 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i65 %mrv, i32 %phi_ln46" [hart.cpp:46]   --->   Operation 67 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i65 %mrv_1, i1 %phi_ln46_1" [hart.cpp:46]   --->   Operation 68 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln46 = ret i65 %mrv_2" [hart.cpp:46]   --->   Operation 69 'ret' 'ret_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.31ns
The critical path consists of the following:
	wire read operation ('op2_read') on port 'op2' [5]  (0 ns)
	'call' operation ('call_ret', hart.cpp:42) to 'OP_AL_32I' [73]  (3.59 ns)
	multiplexor before 'phi' operation ('res.result.V') with incoming values : ('__Result__') ('res.result.V') ('res.result.V', hart.cpp:32) ('res.result.V', hart.cpp:31) ('res.result.V', hart.cpp:42) [78]  (0.712 ns)
	'phi' operation ('res.result.V') with incoming values : ('__Result__') ('res.result.V') ('res.result.V', hart.cpp:32) ('res.result.V', hart.cpp:31) ('res.result.V', hart.cpp:42) [78]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
