# Reading pref.tcl
# do Seven_Segment_Display_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/quartusprime/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Ram/Documents/GitHub/basic-fpga-projects/seven-segment-on\ quartus/Seven_Segment_Display {C:/Users/Ram/Documents/GitHub/basic-fpga-projects/seven-segment-on quartus/Seven_Segment_Display/Seven_Segment_Display.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:27:03 on Oct 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ram/Documents/GitHub/basic-fpga-projects/seven-segment-on quartus/Seven_Segment_Display" C:/Users/Ram/Documents/GitHub/basic-fpga-projects/seven-segment-on quartus/Seven_Segment_Display/Seven_Segment_Display.v 
# -- Compiling module Seven_Segment_Display
# 
# Top level modules:
# 	Seven_Segment_Display
# End time: 18:27:03 on Oct 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Ram/Documents/GitHub/basic-fpga-projects/seven-segment-on\ quartus/Seven_Segment_Display {C:/Users/Ram/Documents/GitHub/basic-fpga-projects/seven-segment-on quartus/Seven_Segment_Display/tb_seven_segment.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:27:03 on Oct 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ram/Documents/GitHub/basic-fpga-projects/seven-segment-on quartus/Seven_Segment_Display" C:/Users/Ram/Documents/GitHub/basic-fpga-projects/seven-segment-on quartus/Seven_Segment_Display/tb_seven_segment.v 
# -- Compiling module tb_seven_segment
# 
# Top level modules:
# 	tb_seven_segment
# End time: 18:27:04 on Oct 12,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_seven_segment
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_seven_segment 
# Start time: 18:27:04 on Oct 12,2024
# Loading work.tb_seven_segment
# Loading work.Seven_Segment_Display
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 18:27:22 on Oct 12,2024, Elapsed time: 0:00:18
# Errors: 0, Warnings: 0
