Analysis & Synthesis report for inert_intf_test
Fri Dec 01 10:43:29 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |inert_intf_test|state
 10. State Machine - |inert_intf_test|inert_intf:iII|state
 11. State Machine - |inert_intf_test|inert_intf:iII|inertial_integrator:iII|state
 12. State Machine - |inert_intf_test|inert_intf:iII|SPI_mstr16:iSPI|state
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Parameter Settings for User Entity Instance: inert_intf:iII
 18. Parameter Settings for User Entity Instance: inert_intf:iII|inertial_integrator:iII
 19. Parameter Settings for Inferred Entity Instance: inert_intf:iII|inertial_integrator:iII|lpm_mult:Mult1
 20. Parameter Settings for Inferred Entity Instance: inert_intf:iII|inertial_integrator:iII|lpm_mult:Mult0
 21. lpm_mult Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "inert_intf:iII|SPI_mstr16:iSPI"
 23. Port Connectivity Checks: "inert_intf:iII"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 01 10:43:29 2017       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; inert_intf_test                             ;
; Top-level Entity Name              ; inert_intf_test                             ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 728                                         ;
;     Total combinational functions  ; 548                                         ;
;     Dedicated logic registers      ; 374                                         ;
; Total registers                    ; 374                                         ;
; Total pins                         ; 16                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 2                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; inert_intf_test    ; inert_intf_test    ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                                                ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; inert_intf_test.sv               ; yes             ; Auto-Found SystemVerilog HDL File  ; I:/ece551/project/shared_wip/inertial_integrator/inert_intf_test.sv                                                                                         ;         ;
; reset_synch.v                    ; yes             ; Auto-Found Verilog HDL File        ; I:/ece551/project/shared_wip/inertial_integrator/reset_synch.v                                                                                              ;         ;
; pb_release.sv                    ; yes             ; Auto-Found SystemVerilog HDL File  ; I:/ece551/project/shared_wip/inertial_integrator/pb_release.sv                                                                                              ;         ;
; inert_intf.sv                    ; yes             ; Auto-Found SystemVerilog HDL File  ; I:/ece551/project/shared_wip/inertial_integrator/inert_intf.sv                                                                                              ;         ;
; spi_mstr16.sv                    ; yes             ; Auto-Found SystemVerilog HDL File  ; I:/ece551/project/shared_wip/inertial_integrator/spi_mstr16.sv                                                                                              ;         ;
; inertial_integrator.sv           ; yes             ; Auto-Found SystemVerilog HDL File  ; I:/ece551/project/shared_wip/inertial_integrator/inertial_integrator.sv                                                                                     ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                       ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                       ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/aglobal160.inc          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                       ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/mult_m9t.tdf                  ; yes             ; Auto-Generated Megafunction        ; I:/ece551/project/shared_wip/inertial_integrator/db/mult_m9t.tdf                                                                                            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                       ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                       ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                       ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                       ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                       ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                       ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                       ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                       ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                       ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                       ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                       ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                       ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                       ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_ekh.tdf               ; yes             ; Auto-Generated Megafunction        ; I:/ece551/project/shared_wip/inertial_integrator/db/add_sub_ekh.tdf                                                                                         ;         ;
; db/add_sub_k9h.tdf               ; yes             ; Auto-Generated Megafunction        ; I:/ece551/project/shared_wip/inertial_integrator/db/add_sub_k9h.tdf                                                                                         ;         ;
; db/add_sub_ikh.tdf               ; yes             ; Auto-Generated Megafunction        ; I:/ece551/project/shared_wip/inertial_integrator/db/add_sub_ikh.tdf                                                                                         ;         ;
; altshift.tdf                     ; yes             ; Megafunction                       ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/altshift.tdf            ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 728       ;
;                                             ;           ;
; Total combinational functions               ; 548       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 136       ;
;     -- 3 input functions                    ; 303       ;
;     -- <=2 input functions                  ; 109       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 268       ;
;     -- arithmetic mode                      ; 280       ;
;                                             ;           ;
; Total registers                             ; 374       ;
;     -- Dedicated logic registers            ; 374       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 16        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 2         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 374       ;
; Total fan-out                               ; 3263      ;
; Average fan-out                             ; 3.41      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                            ; Entity Name         ; Library Name ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |inert_intf_test                                     ; 548 (19)          ; 374 (4)      ; 0           ; 2            ; 0       ; 1         ; 16   ; 0            ; |inert_intf_test                                                                                                                                                               ; inert_intf_test     ; work         ;
;    |PB_release:iPB|                                  ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inert_intf_test|PB_release:iPB                                                                                                                                                ; PB_release          ; work         ;
;    |inert_intf:iII|                                  ; 527 (43)          ; 364 (113)    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |inert_intf_test|inert_intf:iII                                                                                                                                                ; inert_intf          ; work         ;
;       |SPI_mstr16:iSPI|                              ; 48 (48)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inert_intf_test|inert_intf:iII|SPI_mstr16:iSPI                                                                                                                                ; SPI_mstr16          ; work         ;
;       |inertial_integrator:iII|                      ; 436 (348)         ; 219 (219)    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |inert_intf_test|inert_intf:iII|inertial_integrator:iII                                                                                                                        ; inertial_integrator ; work         ;
;          |lpm_mult:Mult0|                            ; 88 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inert_intf_test|inert_intf:iII|inertial_integrator:iII|lpm_mult:Mult0                                                                                                         ; lpm_mult            ; work         ;
;             |multcore:mult_core|                     ; 88 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inert_intf_test|inert_intf:iII|inertial_integrator:iII|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore            ; work         ;
;                |mpar_add:padder|                     ; 44 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inert_intf_test|inert_intf:iII|inertial_integrator:iII|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add            ; work         ;
;                   |lpm_add_sub:adder[0]|             ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inert_intf_test|inert_intf:iII|inertial_integrator:iII|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub         ; work         ;
;                      |add_sub_k9h:auto_generated|    ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inert_intf_test|inert_intf:iII|inertial_integrator:iII|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_k9h:auto_generated                      ; add_sub_k9h         ; work         ;
;                   |lpm_add_sub:adder[1]|             ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inert_intf_test|inert_intf:iII|inertial_integrator:iII|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; lpm_add_sub         ; work         ;
;                      |add_sub_ekh:auto_generated|    ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inert_intf_test|inert_intf:iII|inertial_integrator:iII|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ekh:auto_generated                      ; add_sub_ekh         ; work         ;
;                   |mpar_add:sub_par_add|             ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inert_intf_test|inert_intf:iII|inertial_integrator:iII|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add            ; work         ;
;                      |lpm_add_sub:adder[0]|          ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inert_intf_test|inert_intf:iII|inertial_integrator:iII|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub         ; work         ;
;                         |add_sub_ikh:auto_generated| ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inert_intf_test|inert_intf:iII|inertial_integrator:iII|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ikh:auto_generated ; add_sub_ikh         ; work         ;
;          |lpm_mult:Mult1|                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |inert_intf_test|inert_intf:iII|inertial_integrator:iII|lpm_mult:Mult1                                                                                                         ; lpm_mult            ; work         ;
;             |mult_m9t:auto_generated|                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |inert_intf_test|inert_intf:iII|inertial_integrator:iII|lpm_mult:Mult1|mult_m9t:auto_generated                                                                                 ; mult_m9t            ; work         ;
;    |reset_synch:iRST|                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inert_intf_test|reset_synch:iRST                                                                                                                                              ; reset_synch         ; work         ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+--------------------------------------------------------------+
; State Machine - |inert_intf_test|state                       ;
+------------+-----------+------------+------------+-----------+
; Name       ; state.YAW ; state.ROLL ; state.PTCH ; state.CAL ;
+------------+-----------+------------+------------+-----------+
; state.CAL  ; 0         ; 0          ; 0          ; 0         ;
; state.PTCH ; 0         ; 0          ; 1          ; 1         ;
; state.ROLL ; 0         ; 1          ; 0          ; 1         ;
; state.YAW  ; 1         ; 0          ; 0          ; 1         ;
+------------+-----------+------------+------------+-----------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |inert_intf_test|inert_intf:iII|state                                                                                                                                                                            ;
+---------------+------------+------------+------------+------------+-------------+-------------+--------------+--------------+---------------+---------------+------------+-------------+-------------+-------------+-------------+
; Name          ; state.AY_H ; state.AY_L ; state.AX_H ; state.AX_L ; state.YAW_H ; state.YAW_L ; state.ROLL_H ; state.ROLL_L ; state.PITCH_H ; state.PITCH_L ; state.WAIT ; state.INIT4 ; state.INIT3 ; state.INIT2 ; state.INIT1 ;
+---------------+------------+------------+------------+------------+-------------+-------------+--------------+--------------+---------------+---------------+------------+-------------+-------------+-------------+-------------+
; state.INIT1   ; 0          ; 0          ; 0          ; 0          ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0          ; 0           ; 0           ; 0           ; 0           ;
; state.INIT2   ; 0          ; 0          ; 0          ; 0          ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0          ; 0           ; 0           ; 1           ; 1           ;
; state.INIT3   ; 0          ; 0          ; 0          ; 0          ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0          ; 0           ; 1           ; 0           ; 1           ;
; state.INIT4   ; 0          ; 0          ; 0          ; 0          ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0          ; 1           ; 0           ; 0           ; 1           ;
; state.WAIT    ; 0          ; 0          ; 0          ; 0          ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 1          ; 0           ; 0           ; 0           ; 1           ;
; state.PITCH_L ; 0          ; 0          ; 0          ; 0          ; 0           ; 0           ; 0            ; 0            ; 0             ; 1             ; 0          ; 0           ; 0           ; 0           ; 1           ;
; state.PITCH_H ; 0          ; 0          ; 0          ; 0          ; 0           ; 0           ; 0            ; 0            ; 1             ; 0             ; 0          ; 0           ; 0           ; 0           ; 1           ;
; state.ROLL_L  ; 0          ; 0          ; 0          ; 0          ; 0           ; 0           ; 0            ; 1            ; 0             ; 0             ; 0          ; 0           ; 0           ; 0           ; 1           ;
; state.ROLL_H  ; 0          ; 0          ; 0          ; 0          ; 0           ; 0           ; 1            ; 0            ; 0             ; 0             ; 0          ; 0           ; 0           ; 0           ; 1           ;
; state.YAW_L   ; 0          ; 0          ; 0          ; 0          ; 0           ; 1           ; 0            ; 0            ; 0             ; 0             ; 0          ; 0           ; 0           ; 0           ; 1           ;
; state.YAW_H   ; 0          ; 0          ; 0          ; 0          ; 1           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0          ; 0           ; 0           ; 0           ; 1           ;
; state.AX_L    ; 0          ; 0          ; 0          ; 1          ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0          ; 0           ; 0           ; 0           ; 1           ;
; state.AX_H    ; 0          ; 0          ; 1          ; 0          ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0          ; 0           ; 0           ; 0           ; 1           ;
; state.AY_L    ; 0          ; 1          ; 0          ; 0          ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0          ; 0           ; 0           ; 0           ; 1           ;
; state.AY_H    ; 1          ; 0          ; 0          ; 0          ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0          ; 0           ; 0           ; 0           ; 1           ;
+---------------+------------+------------+------------+------------+-------------+-------------+--------------+--------------+---------------+---------------+------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |inert_intf_test|inert_intf:iII|inertial_integrator:iII|state ;
+-------------------+------------+---------------+------------------------------+
; Name              ; state.IDLE ; state.RUNNING ; state.CALIBRATING            ;
+-------------------+------------+---------------+------------------------------+
; state.IDLE        ; 0          ; 0             ; 0                            ;
; state.CALIBRATING ; 1          ; 0             ; 1                            ;
; state.RUNNING     ; 1          ; 1             ; 0                            ;
+-------------------+------------+---------------+------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |inert_intf_test|inert_intf:iII|SPI_mstr16:iSPI|state     ;
+---------------+---------------+--------------+---------------+------------+
; Name          ; state.BCK_PCH ; state.ACTIVE ; state.FRT_PCH ; state.IDLE ;
+---------------+---------------+--------------+---------------+------------+
; state.IDLE    ; 0             ; 0            ; 0             ; 0          ;
; state.FRT_PCH ; 0             ; 0            ; 1             ; 1          ;
; state.ACTIVE  ; 0             ; 1            ; 0             ; 1          ;
; state.BCK_PCH ; 1             ; 0            ; 0             ; 1          ;
+---------------+---------------+--------------+---------------+------------+


+-------------------------------------------------------------+
; Registers Removed During Synthesis                          ;
+----------------------------------------+--------------------+
; Register name                          ; Reason for Removal ;
+----------------------------------------+--------------------+
; state~4                                ; Lost fanout        ;
; state~5                                ; Lost fanout        ;
; inert_intf:iII|state~4                 ; Lost fanout        ;
; inert_intf:iII|state~5                 ; Lost fanout        ;
; inert_intf:iII|state~6                 ; Lost fanout        ;
; inert_intf:iII|state~7                 ; Lost fanout        ;
; inert_intf:iII|state~8                 ; Lost fanout        ;
; inert_intf:iII|SPI_mstr16:iSPI|state~4 ; Lost fanout        ;
; inert_intf:iII|SPI_mstr16:iSPI|state~5 ; Lost fanout        ;
; Total Number of Removed Registers = 9  ;                    ;
+----------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 374   ;
; Number of registers using Synchronous Clear  ; 115   ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 351   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 344   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; PB_release:iPB|f2                      ; 2       ;
; PB_release:iPB|f3                      ; 1       ;
; PB_release:iPB|f1                      ; 1       ;
; Total number of inverted registers = 3 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; 3:1                ; 81 bits   ; 162 LEs       ; 81 LEs               ; 81 LEs                 ; Yes        ; |inert_intf_test|inert_intf:iII|inertial_integrator:iII|yaw_int[15]  ;
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |inert_intf_test|inert_intf:iII|inertial_integrator:iII|ax_accum[2]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |inert_intf_test|inert_intf:iII|SPI_mstr16:iSPI|shift_reg[0]         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |inert_intf_test|inert_intf:iII|SPI_mstr16:iSPI|shift_reg[6]         ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |inert_intf_test|inert_intf:iII|inertial_integrator:iII|smpl_cntr[4] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |inert_intf_test|inert_intf:iII|SPI_mstr16:iSPI|bitcnt[4]            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |inert_intf_test|LED                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: inert_intf:iII ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; COUNT_WIDTH    ; 11    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: inert_intf:iII|inertial_integrator:iII ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; SMPL_CNT_WIDTH ; 11    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: inert_intf:iII|inertial_integrator:iII|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                   ;
+------------------------------------------------+--------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 17           ; Untyped                                ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                ;
; LPM_WIDTHP                                     ; 27           ; Untyped                                ;
; LPM_WIDTHR                                     ; 27           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                ;
; LATENCY                                        ; 0            ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                ;
; USE_EAB                                        ; OFF          ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                ;
; CBXI_PARAMETER                                 ; mult_m9t     ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                ;
+------------------------------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: inert_intf:iII|inertial_integrator:iII|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                   ;
+------------------------------------------------+--------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                ;
; LPM_WIDTHP                                     ; 26           ; Untyped                                ;
; LPM_WIDTHR                                     ; 26           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                ;
; LATENCY                                        ; 0            ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                ;
; USE_EAB                                        ; OFF          ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                ;
+------------------------------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                ;
+---------------------------------------+-------------------------------------------------------+
; Name                                  ; Value                                                 ;
+---------------------------------------+-------------------------------------------------------+
; Number of entity instances            ; 2                                                     ;
; Entity Instance                       ; inert_intf:iII|inertial_integrator:iII|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 17                                                    ;
;     -- LPM_WIDTHB                     ; 10                                                    ;
;     -- LPM_WIDTHP                     ; 27                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                   ;
;     -- USE_EAB                        ; OFF                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                    ;
; Entity Instance                       ; inert_intf:iII|inertial_integrator:iII|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                    ;
;     -- LPM_WIDTHB                     ; 10                                                    ;
;     -- LPM_WIDTHP                     ; 26                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                   ;
;     -- USE_EAB                        ; OFF                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                    ;
+---------------------------------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "inert_intf:iII|SPI_mstr16:iSPI"                                                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; cmd[4..2]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; cmd[14]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; cmd[7]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; cmd[0]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; rd_data[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "inert_intf:iII"                                                                                                           ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                   ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; ptch ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (8 bits) it drives; bit(s) "ptch[15..8]" have no fanouts ;
; roll ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (8 bits) it drives; bit(s) "roll[15..8]" have no fanouts ;
; yaw  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (8 bits) it drives; bit(s) "yaw[15..8]" have no fanouts  ;
; vld  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 16                          ;
; cycloneiii_ff         ; 374                         ;
;     CLR               ; 24                          ;
;     ENA               ; 17                          ;
;     ENA CLR           ; 212                         ;
;     ENA CLR SCLR      ; 115                         ;
;     SLD               ; 5                           ;
;     plain             ; 1                           ;
; cycloneiii_lcell_comb ; 549                         ;
;     arith             ; 280                         ;
;         2 data inputs ; 54                          ;
;         3 data inputs ; 226                         ;
;     normal            ; 269                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 45                          ;
;         3 data inputs ; 77                          ;
;         4 data inputs ; 136                         ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 15.50                       ;
; Average LUT depth     ; 5.73                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Fri Dec 01 10:42:32 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off inert_intf_test -c inert_intf_test
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (12125): Using design file inert_intf_test.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: inert_intf_test File: I:/ece551/project/shared_wip/inertial_integrator/inert_intf_test.sv Line: 1
Info (12127): Elaborating entity "inert_intf_test" for the top level hierarchy
Info (10264): Verilog HDL Case Statement information at inert_intf_test.sv(51): all case item expressions in this case statement are onehot File: I:/ece551/project/shared_wip/inertial_integrator/inert_intf_test.sv Line: 51
Warning (12125): Using design file reset_synch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: reset_synch File: I:/ece551/project/shared_wip/inertial_integrator/reset_synch.v Line: 1
Info (12128): Elaborating entity "reset_synch" for hierarchy "reset_synch:iRST" File: I:/ece551/project/shared_wip/inertial_integrator/inert_intf_test.sv Line: 16
Warning (12125): Using design file pb_release.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: PB_release File: I:/ece551/project/shared_wip/inertial_integrator/pb_release.sv Line: 1
Info (12128): Elaborating entity "PB_release" for hierarchy "PB_release:iPB" File: I:/ece551/project/shared_wip/inertial_integrator/inert_intf_test.sv Line: 18
Warning (12125): Using design file inert_intf.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: inert_intf File: I:/ece551/project/shared_wip/inertial_integrator/inert_intf.sv Line: 1
Info (12128): Elaborating entity "inert_intf" for hierarchy "inert_intf:iII" File: I:/ece551/project/shared_wip/inertial_integrator/inert_intf_test.sv Line: 22
Warning (10230): Verilog HDL assignment warning at inert_intf.sv(60): truncated value with size 32 to match size of target (16) File: I:/ece551/project/shared_wip/inertial_integrator/inert_intf.sv Line: 60
Warning (12125): Using design file spi_mstr16.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SPI_mstr16 File: I:/ece551/project/shared_wip/inertial_integrator/spi_mstr16.sv Line: 1
Info (12128): Elaborating entity "SPI_mstr16" for hierarchy "inert_intf:iII|SPI_mstr16:iSPI" File: I:/ece551/project/shared_wip/inertial_integrator/inert_intf.sv Line: 38
Warning (10229): Verilog HDL Expression warning at inertial_integrator.sv(213): truncated literal to match 30 bits File: I:/ece551/project/shared_wip/inertial_integrator/inertial_integrator.sv Line: 213
Warning (10229): Verilog HDL Expression warning at inertial_integrator.sv(215): truncated literal to match 30 bits File: I:/ece551/project/shared_wip/inertial_integrator/inertial_integrator.sv Line: 215
Warning (12125): Using design file inertial_integrator.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: inertial_integrator File: I:/ece551/project/shared_wip/inertial_integrator/inertial_integrator.sv Line: 1
Info (12128): Elaborating entity "inertial_integrator" for hierarchy "inert_intf:iII|inertial_integrator:iII" File: I:/ece551/project/shared_wip/inertial_integrator/inert_intf.sv Line: 42
Info (10264): Verilog HDL Case Statement information at inertial_integrator.sv(66): all case item expressions in this case statement are onehot File: I:/ece551/project/shared_wip/inertial_integrator/inertial_integrator.sv Line: 66
Warning (10230): Verilog HDL assignment warning at inertial_integrator.sv(115): truncated value with size 32 to match size of target (11) File: I:/ece551/project/shared_wip/inertial_integrator/inertial_integrator.sv Line: 115
Warning (10230): Verilog HDL assignment warning at inertial_integrator.sv(172): truncated value with size 32 to match size of target (4) File: I:/ece551/project/shared_wip/inertial_integrator/inertial_integrator.sv Line: 172
Warning (10230): Verilog HDL assignment warning at inertial_integrator.sv(201): truncated value with size 32 to match size of target (25) File: I:/ece551/project/shared_wip/inertial_integrator/inertial_integrator.sv Line: 201
Warning (10230): Verilog HDL assignment warning at inertial_integrator.sv(203): truncated value with size 32 to match size of target (25) File: I:/ece551/project/shared_wip/inertial_integrator/inertial_integrator.sv Line: 203
Warning (10230): Verilog HDL assignment warning at inertial_integrator.sv(212): truncated value with size 30 to match size of target (27) File: I:/ece551/project/shared_wip/inertial_integrator/inertial_integrator.sv Line: 212
Warning (10230): Verilog HDL assignment warning at inertial_integrator.sv(214): truncated value with size 30 to match size of target (27) File: I:/ece551/project/shared_wip/inertial_integrator/inertial_integrator.sv Line: 214
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "inert_intf:iII|inertial_integrator:iII|Mult1" File: I:/ece551/project/shared_wip/inertial_integrator/inertial_integrator.sv Line: 203
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "inert_intf:iII|inertial_integrator:iII|Mult0" File: I:/ece551/project/shared_wip/inertial_integrator/inertial_integrator.sv Line: 201
Info (12130): Elaborated megafunction instantiation "inert_intf:iII|inertial_integrator:iII|lpm_mult:Mult1" File: I:/ece551/project/shared_wip/inertial_integrator/inertial_integrator.sv Line: 203
Info (12133): Instantiated megafunction "inert_intf:iII|inertial_integrator:iII|lpm_mult:Mult1" with the following parameter: File: I:/ece551/project/shared_wip/inertial_integrator/inertial_integrator.sv Line: 203
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_m9t.tdf
    Info (12023): Found entity 1: mult_m9t File: I:/ece551/project/shared_wip/inertial_integrator/db/mult_m9t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "inert_intf:iII|inertial_integrator:iII|lpm_mult:Mult0" File: I:/ece551/project/shared_wip/inertial_integrator/inertial_integrator.sv Line: 201
Info (12133): Instantiated megafunction "inert_intf:iII|inertial_integrator:iII|lpm_mult:Mult0" with the following parameter: File: I:/ece551/project/shared_wip/inertial_integrator/inertial_integrator.sv Line: 201
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_WIDTHR" = "26"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "inert_intf:iII|inertial_integrator:iII|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "inert_intf:iII|inertial_integrator:iII|lpm_mult:Mult0" File: c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "inert_intf:iII|inertial_integrator:iII|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "inert_intf:iII|inertial_integrator:iII|lpm_mult:Mult0" File: c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "inert_intf:iII|inertial_integrator:iII|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "inert_intf:iII|inertial_integrator:iII|lpm_mult:Mult0" File: c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ekh.tdf
    Info (12023): Found entity 1: add_sub_ekh File: I:/ece551/project/shared_wip/inertial_integrator/db/add_sub_ekh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "inert_intf:iII|inertial_integrator:iII|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "inert_intf:iII|inertial_integrator:iII|lpm_mult:Mult0" File: c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_k9h.tdf
    Info (12023): Found entity 1: add_sub_k9h File: I:/ece551/project/shared_wip/inertial_integrator/db/add_sub_k9h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "inert_intf:iII|inertial_integrator:iII|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "inert_intf:iII|inertial_integrator:iII|lpm_mult:Mult0" File: c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "inert_intf:iII|inertial_integrator:iII|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "inert_intf:iII|inertial_integrator:iII|lpm_mult:Mult0" File: c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ikh.tdf
    Info (12023): Found entity 1: add_sub_ikh File: I:/ece551/project/shared_wip/inertial_integrator/db/add_sub_ikh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "inert_intf:iII|inertial_integrator:iII|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "inert_intf:iII|inertial_integrator:iII|lpm_mult:Mult0" File: c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: I:/ece551/project/shared_wip/inertial_integrator/pb_release.sv Line: 6
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file I:/ece551/project/shared_wip/inertial_integrator/inert_intf_test.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 746 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 728 logic cells
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 875 megabytes
    Info: Processing ended: Fri Dec 01 10:43:29 2017
    Info: Elapsed time: 00:00:57
    Info: Total CPU time (on all processors): 00:00:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in I:/ece551/project/shared_wip/inertial_integrator/inert_intf_test.map.smsg.


