$date
	Tue Dec 19 22:05:57 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_x74283 $end
$scope module u_x74283 $end
$var wire 4 ! A [3:0] $end
$var wire 4 " B [3:0] $end
$var wire 1 # C_1 $end
$var wire 4 $ G [3:0] $end
$var wire 4 % P [3:0] $end
$var wire 4 & S [3:0] $end
$var wire 1 ' CO $end
$var wire 4 ( C [3:0] $end
$scope begin genblk1[1] $end
$var parameter 2 ) i $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 * i $end
$upscope $end
$scope begin genblk1[3] $end
$var parameter 3 + i $end
$upscope $end
$scope begin genblk2[1] $end
$var parameter 2 , i $end
$upscope $end
$scope begin genblk2[2] $end
$var parameter 3 - i $end
$upscope $end
$scope begin genblk2[3] $end
$var parameter 3 . i $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_x74283 $end
$var reg 1 # C_1 $end
$upscope $end
$scope module tb_x74283 $end
$var reg 4 / A [3:0] $end
$upscope $end
$scope module tb_x74283 $end
$var reg 4 0 B [3:0] $end
$upscope $end
$scope module tb_x74283 $end
$var wire 1 ' CO $end
$upscope $end
$scope module tb_x74283 $end
$var wire 4 1 S [3:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 .
b10 -
b1 ,
b11 +
b10 *
b1 )
$end
#0
$dumpvars
b0 1
b0 0
b0 /
b0 (
0'
b0 &
b0 %
b0 $
0#
b0 "
b0 !
$end
#5000
b1 (
b11 &
b11 1
b1 $
1#
b1 "
b1 0
b1 !
b1 /
#10000
b10 (
b100 &
b100 1
b10 $
0#
b10 "
b10 0
b10 !
b10 /
#15000
b11 (
b111 &
b111 1
b11 $
1#
b11 "
b11 0
b11 !
b11 /
#20000
b100 (
b1000 &
b1000 1
b100 $
0#
b100 "
b100 0
b100 !
b100 /
#25000
1'
b1111 (
b1111 &
b1111 1
b1111 $
1#
b1111 "
b1111 0
b1111 !
b1111 /
#30000
