{"vcs1":{"timestamp_begin":1685118362.960378052, "rt":1.18, "ut":0.29, "st":0.18}}
{"vcselab":{"timestamp_begin":1685118364.208591143, "rt":0.90, "ut":0.27, "st":0.06}}
{"link":{"timestamp_begin":1685118365.164426373, "rt":0.59, "ut":0.27, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1685118362.494249262}
{"VCS_COMP_START_TIME": 1685118362.494249262}
{"VCS_COMP_END_TIME": 1685118367.147162509}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 349140}}
{"stitch_vcselab": {"peak_mem": 230448}}
