

================================================================
== Vivado HLS Report for 'arcsinh'
================================================================
* Date:           Thu May 24 19:27:17 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        tkmu_proj0
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.24|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   10|   10|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     278|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      4|       0|       0|
|Memory           |        6|      -|       0|       0|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|     142|       1|
+-----------------+---------+-------+--------+--------+
|Total            |        6|      4|     142|     279|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |tkmu_simple_hw_mucud_U1  |tkmu_simple_hw_mucud  |        0|      4|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      4|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |arcsinh_table9_U  |arcsinh_arcsinh_tbkb  |        6|  0|   0|  8192|   12|     1|        98304|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total             |                      |        6|  0|   0|  8192|   12|     1|        98304|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |ret_V_fu_199_p2     |     +    |      0|  0|  17|           1|          17|
    |neg_mul_fu_110_p2   |     -    |      0|  0|  55|           1|          55|
    |neg_ti_fu_146_p2    |     -    |      0|  0|  26|           1|          26|
    |r_V_21_fu_161_p2    |     -    |      0|  0|  26|          24|          26|
    |sel_tmp2_fu_261_p2  |    and   |      0|  0|   1|           1|           1|
    |icmp_fu_247_p2      |   icmp   |      0|  0|   7|          19|           1|
    |tmp_s_fu_193_p2     |   icmp   |      0|  0|   4|          10|           1|
    |tmp_215_fu_274_p2   |    or    |      0|  0|   1|           1|           1|
    |ap_return           |  select  |      0|  0|  12|           1|          12|
    |index_fu_221_p3     |  select  |      0|  0|  32|           1|          32|
    |p_v_v_fu_136_p3     |  select  |      0|  0|  25|           1|          25|
    |sel_tmp_fu_266_p3   |  select  |      0|  0|  12|           1|           1|
    |tmp_225_fu_155_p3   |  select  |      0|  0|  26|           1|          26|
    |tmp_228_fu_213_p3   |  select  |      0|  0|  32|           1|          32|
    |sel_tmp1_fu_256_p2  |    xor   |      0|  0|   2|           1|           2|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 278|          65|         258|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                    |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter7_p_v_v_reg_298    |  25|   0|   25|          0|
    |ap_pipeline_reg_pp0_iter9_tmp_283_reg_314  |   1|   0|    1|          0|
    |icmp_reg_325                               |   1|   0|    1|          0|
    |index_reg_309                              |  32|   0|   32|          0|
    |neg_ti_reg_304                             |  26|   0|   26|          0|
    |p_v_v_reg_298                              |  25|   0|   25|          0|
    |tmp_283_reg_314                            |   1|   0|    1|          0|
    |tmp_284_reg_320                            |  19|   0|   19|          0|
    |tmp_reg_292                                |   1|   0|    1|          0|
    |tmp_reg_292                                |   0|   1|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 142|   1|  143|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |    arcsinh   | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |    arcsinh   | return value |
|ap_start     |  in |    1| ap_ctrl_hs |    arcsinh   | return value |
|ap_done      | out |    1| ap_ctrl_hs |    arcsinh   | return value |
|ap_idle      | out |    1| ap_ctrl_hs |    arcsinh   | return value |
|ap_ready     | out |    1| ap_ctrl_hs |    arcsinh   | return value |
|ap_return    | out |   12| ap_ctrl_hs |    arcsinh   | return value |
|data_V_read  |  in |   14|   ap_none  |  data_V_read |    scalar    |
+-------------+-----+-----+------------+--------------+--------------+

