
---------- Begin Simulation Statistics ----------
final_tick                                 2240046500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 132827                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726120                       # Number of bytes of host memory used
host_op_rate                                   244319                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    28.81                       # Real time elapsed on the host
host_tick_rate                               77754364                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3826628                       # Number of instructions simulated
sim_ops                                       7038643                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002240                       # Number of seconds simulated
sim_ticks                                  2240046500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   5090260                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3574081                       # number of cc regfile writes
system.cpu.committedInsts                     3826628                       # Number of Instructions Simulated
system.cpu.committedOps                       7038643                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.170768                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.170768                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    214855                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   142262                       # number of floating regfile writes
system.cpu.idleCycles                          167505                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                83734                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   979334                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.045486                       # Inst execution rate
system.cpu.iew.exec_refs                      1557331                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     481408                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  385872                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1215368                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                221                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8296                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               614611                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10323254                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1075923                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            169130                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9163969                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5171                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                168048                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  80022                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                176565                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            286                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        46456                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          37278                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12867464                       # num instructions consuming a value
system.cpu.iew.wb_count                       9054754                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.532879                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6856795                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.021108                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9112736                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15148109                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8733354                       # number of integer regfile writes
system.cpu.ipc                               0.854140                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.854140                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            181482      1.94%      1.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6843042     73.32%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20513      0.22%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                631994      6.77%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1299      0.01%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.03%     82.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                31257      0.33%     82.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12000      0.13%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8635      0.09%     82.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.01%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             488      0.01%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             176      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1025211     10.98%     93.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              445089      4.77%     98.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           76441      0.82%     99.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          51778      0.55%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9333099                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  224577                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              431569                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       193642                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             350078                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      136807                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014658                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  109806     80.26%     80.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     80.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     80.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     80.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     80.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     80.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     80.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     80.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     80.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     80.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     80.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     80.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     80.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    440      0.32%     80.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     51      0.04%     80.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    85      0.06%     80.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     80.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     80.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     80.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     80.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     80.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     80.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3297      2.41%     83.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  4866      3.56%     86.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             12679      9.27%     95.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             5583      4.08%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9063847                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           22702048                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8861112                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13258025                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10320625                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9333099                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2629                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3284605                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18023                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2414                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4195129                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4312589                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.164152                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.344261                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1783649     41.36%     41.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              349824      8.11%     49.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              484749     11.24%     60.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              453520     10.52%     71.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              399340      9.26%     80.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              308365      7.15%     87.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              287365      6.66%     94.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              176374      4.09%     98.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               69403      1.61%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4312589                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.083237                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            222372                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           152327                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1215368                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              614611                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3393809                       # number of misc regfile reads
system.cpu.numCycles                          4480094                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                           10391                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   419                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          246                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5104                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        52162                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           35                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       104837                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             35                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2047                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           35                       # Transaction distribution
system.membus.trans_dist::CleanEvict              211                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2811                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2811                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2047                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         9962                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         9962                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   9962                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       313152                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       313152                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  313152                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4858                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4858    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4858                       # Request fanout histogram
system.membus.reqLayer2.occupancy             6255500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           25734000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2240046500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             37425                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        31370                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        19732                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1338                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15249                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15249                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         19989                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        17437                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        59709                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        97802                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                157511                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2542080                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4097344                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6639424                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             278                       # Total snoops (count)
system.tol2bus.snoopTraffic                      2240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            52953                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000737                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027129                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  52914     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     39      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              52953                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          103485500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          49029998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          29987988                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2240046500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                18212                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                29603                       # number of demand (read+write) hits
system.l2.demand_hits::total                    47815                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               18212                       # number of overall hits
system.l2.overall_hits::.cpu.data               29603                       # number of overall hits
system.l2.overall_hits::total                   47815                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1777                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               3083                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4860                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1777                       # number of overall misses
system.l2.overall_misses::.cpu.data              3083                       # number of overall misses
system.l2.overall_misses::total                  4860                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    140961000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    233496000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        374457000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    140961000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    233496000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       374457000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            19989                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            32686                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                52675                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           19989                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           32686                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               52675                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.088899                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.094322                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.092264                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.088899                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.094322                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.092264                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79325.267304                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75736.620175                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77048.765432                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79325.267304                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75736.620175                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77048.765432                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  35                       # number of writebacks
system.l2.writebacks::total                        35                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1777                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          3082                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4859                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1777                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         3082                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4859                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    123201000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    202581500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    325782500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    123201000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    202581500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    325782500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.088899                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.094291                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.092245                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.088899                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.094291                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.092245                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69330.894766                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65730.532122                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67047.231941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69330.894766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65730.532122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67047.231941                       # average overall mshr miss latency
system.l2.replacements                            278                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        31335                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            31335                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        31335                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        31335                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        19731                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            19731                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        19731                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        19731                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             12438                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12438                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2811                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2811                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    210708000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     210708000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         15249                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15249                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.184340                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.184340                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74958.377801                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74958.377801                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    182598000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    182598000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.184340                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.184340                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64958.377801                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64958.377801                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          18212                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              18212                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1777                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1777                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    140961000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    140961000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        19989                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          19989                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.088899                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.088899                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79325.267304                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79325.267304                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1777                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1777                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    123201000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    123201000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.088899                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.088899                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69330.894766                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69330.894766                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         17165                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             17165                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          272                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             272                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     22788000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     22788000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        17437                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         17437                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.015599                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.015599                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83779.411765                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83779.411765                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          271                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          271                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     19983500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     19983500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.015542                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.015542                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73739.852399                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73739.852399                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2240046500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3644.326714                       # Cycle average of tags in use
system.l2.tags.total_refs                      104828                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4887                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     21.450379                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.860981                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1329.564732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2299.901001                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001814                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.162300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.280750                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.444864                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4609                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4093                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.562622                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    214553                       # Number of tag accesses
system.l2.tags.data_accesses                   214553                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2240046500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples        31.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000601000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10248                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4858                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         35                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4858                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       35                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      11.02                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4858                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   35                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  310912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 2240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    138.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2239969000                       # Total gap between requests
system.mem_ctrls.avgGap                     457790.52                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       113664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       196864                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 50741803.797376528382                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 87883889.910321056843                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1776                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         3082                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks           35                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     50162500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     76282000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28244.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     24750.81                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks         0.00                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       113664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       197248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        310912                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       113664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       113664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks         2240                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total         2240                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1776                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         3082                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           4858                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks           35                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total            35                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     50741804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     88055315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        138797119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     50741804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     50741804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       999979                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          999979                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       999979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     50741804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     88055315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       139797098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 4852                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          362                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          375                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          390                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          353                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          391                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          252                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          196                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          250                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          268                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          259                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          177                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          257                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          311                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          251                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                35469500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              24260000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          126444500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7310.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26060.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3936                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            81.12                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          903                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   340.766334                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   219.236640                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   312.329744                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          244     27.02%     27.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          219     24.25%     51.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          129     14.29%     65.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           67      7.42%     72.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           70      7.75%     80.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           38      4.21%     84.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           26      2.88%     87.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           25      2.77%     90.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           85      9.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          903                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                310528                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              138.625694                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.08                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               81.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         2806020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1461075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       14401380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 176401680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    278885610                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    625327200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1099282965                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   490.741136                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1622955750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     74620000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    542470750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         3734220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1965810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       20241900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 176401680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    307599930                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    601146720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1111090260                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   496.012141                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1559896500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     74620000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    605530000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2240046500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2240046500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                  80022                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1319342                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  608544                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            694                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1522426                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                781561                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               10896029                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   482                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 232331                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  49149                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 396388                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           31425                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            14768767                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    29397579                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 18377607                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    251932                       # Number of floating rename lookups
system.cpu.rename.committedMaps               9881452                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  4887309                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      10                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   9                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1224574                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2240046500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2240046500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       894470                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           894470                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       894470                       # number of overall hits
system.cpu.icache.overall_hits::total          894470                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        21540                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21540                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        21540                       # number of overall misses
system.cpu.icache.overall_misses::total         21540                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    436397498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    436397498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    436397498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    436397498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       916010                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       916010                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       916010                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       916010                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.023515                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023515                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.023515                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023515                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 20259.865274                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 20259.865274                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 20259.865274                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 20259.865274                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          457                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    45.700000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        19732                       # number of writebacks
system.cpu.icache.writebacks::total             19732                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1551                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1551                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1551                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1551                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        19989                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        19989                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        19989                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        19989                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    364816998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    364816998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    364816998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    364816998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.021822                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021822                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.021822                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021822                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 18250.887888                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 18250.887888                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 18250.887888                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 18250.887888                       # average overall mshr miss latency
system.cpu.icache.replacements                  19732                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       894470                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          894470                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        21540                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21540                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    436397498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    436397498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       916010                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       916010                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.023515                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023515                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 20259.865274                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 20259.865274                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1551                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1551                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        19989                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        19989                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    364816998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    364816998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.021822                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021822                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 18250.887888                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18250.887888                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2240046500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.747750                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              914458                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             19988                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             45.750350                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.747750                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995108                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995108                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          162                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7348068                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7348068                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2240046500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       78008                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  422493                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1066                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 286                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 251459                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  505                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    150                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     1079219                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      482123                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           344                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           242                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2240046500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2240046500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2240046500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      916368                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           513                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2240046500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1192682                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1364730                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1382718                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                292437                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  80022                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               694141                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  3935                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               11197770                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 17478                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         13688529                       # The number of ROB reads
system.cpu.rob.writes                        20949444                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      1268035                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1268035                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1275716                       # number of overall hits
system.cpu.dcache.overall_hits::total         1275716                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        87797                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          87797                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        88444                       # number of overall misses
system.cpu.dcache.overall_misses::total         88444                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1184358497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1184358497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1184358497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1184358497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1355832                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1355832                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1364160                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1364160                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.064755                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064755                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.064834                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.064834                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13489.737656                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13489.737656                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13391.055323                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13391.055323                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2081                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               195                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.671795                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        31335                       # number of writebacks
system.cpu.dcache.writebacks::total             31335                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        55574                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55574                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        55574                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55574                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        32223                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        32223                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        32686                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        32686                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    590608998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    590608998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    596239998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    596239998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.023766                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023766                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.023961                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023961                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 18328.802346                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18328.802346                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 18241.448877                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18241.448877                       # average overall mshr miss latency
system.cpu.dcache.replacements                  32430                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       919432                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          919432                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        72544                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         72544                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    803420500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    803420500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       991976                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       991976                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.073131                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.073131                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 11074.940726                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11074.940726                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        55570                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        55570                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        16974                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16974                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    225087000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    225087000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.017111                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017111                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13260.692824                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13260.692824                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       348603                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         348603                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        15253                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15253                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    380937997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    380937997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       363856                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       363856                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.041920                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.041920                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 24974.627745                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24974.627745                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15249                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15249                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    365521998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    365521998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.041909                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.041909                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 23970.227425                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23970.227425                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         7681                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          7681                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          647                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          647                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8328                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8328                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.077690                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.077690                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          463                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          463                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      5631000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5631000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.055596                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.055596                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 12161.987041                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12161.987041                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2240046500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.928431                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1308402                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             32686                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.029432                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   253.928431                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991908                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991908                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          156                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10945966                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10945966                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2240046500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2240046500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1374123                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1202739                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80550                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               744245                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  738205                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.188439                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   40332                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 13                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           15082                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10979                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4103                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          778                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3210501                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             77034                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      3863510                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.821826                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.565711                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1823009     47.19%     47.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          673088     17.42%     64.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          319398      8.27%     72.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          335393      8.68%     81.56% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          156359      4.05%     85.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           67673      1.75%     87.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           51375      1.33%     88.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           49191      1.27%     89.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          388024     10.04%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      3863510                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              3826628                       # Number of instructions committed
system.cpu.commit.opsCommitted                7038643                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1156027                       # Number of memory references committed
system.cpu.commit.loads                        792875                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     810766                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     123616                       # Number of committed floating point instructions.
system.cpu.commit.integer                     6818956                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 29684                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       138394      1.97%      1.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      5099111     72.44%     74.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        20134      0.29%     74.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       568663      8.08%     82.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          980      0.01%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.03%     82.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        30662      0.44%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11988      0.17%     83.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         8480      0.12%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.02%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          393      0.01%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv          131      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       765117     10.87%     94.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       343555      4.88%     99.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        27758      0.39%     99.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        19597      0.28%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      7038643                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        388024                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                   3826628                       # Number of Instructions committed
system.cpu.thread0.numOps                     7038643                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1375382                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        6634024                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1374123                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             789516                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       2850871                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  167668                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  322                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2122                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    916010                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 30585                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            4312589                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.737654                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.406566                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2370225     54.96%     54.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    83924      1.95%     56.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   152583      3.54%     60.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   164767      3.82%     64.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   122182      2.83%     67.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   150910      3.50%     70.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   137748      3.19%     73.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   188781      4.38%     78.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   941469     21.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              4312589                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.306717                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.480778                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
