{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576838640330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576838640340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 11:44:00 2019 " "Processing started: Fri Dec 20 11:44:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576838640340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576838640340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DoubleClickCounter -c DoubleClickCounter " "Command: quartus_map --read_settings_files=on --write_settings_files=off DoubleClickCounter -c DoubleClickCounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576838640340 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576838640730 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576838640730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DeBounce-behav " "Found design unit 1: DeBounce-behav" {  } { { "DeBounce.vhd" "" { Text "C:/Users/Elektronika/Desktop/ProjDoubleClickCounter/DeBounce.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576838649652 ""} { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce.vhd" "" { Text "C:/Users/Elektronika/Desktop/ProjDoubleClickCounter/DeBounce.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576838649652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576838649652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dclick_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dclick_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DClick_reg-Behavioral " "Found design unit 1: DClick_reg-Behavioral" {  } { { "DClick_reg.vhd" "" { Text "C:/Users/Elektronika/Desktop/ProjDoubleClickCounter/DClick_reg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576838649652 ""} { "Info" "ISGN_ENTITY_NAME" "1 DClick_reg " "Found entity 1: DClick_reg" {  } { { "DClick_reg.vhd" "" { Text "C:/Users/Elektronika/Desktop/ProjDoubleClickCounter/DClick_reg.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576838649652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576838649652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-Behavioral " "Found design unit 1: Counter-Behavioral" {  } { { "Counter.vhd" "" { Text "C:/Users/Elektronika/Desktop/ProjDoubleClickCounter/Counter.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576838649662 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "C:/Users/Elektronika/Desktop/ProjDoubleClickCounter/Counter.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576838649662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576838649662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Converter-Behavioral " "Found design unit 1: Converter-Behavioral" {  } { { "Converter.vhd" "" { Text "C:/Users/Elektronika/Desktop/ProjDoubleClickCounter/Converter.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576838649662 ""} { "Info" "ISGN_ENTITY_NAME" "1 Converter " "Found entity 1: Converter" {  } { { "Converter.vhd" "" { Text "C:/Users/Elektronika/Desktop/ProjDoubleClickCounter/Converter.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576838649662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576838649662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "preparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file preparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Preparator-Behavioral " "Found design unit 1: Preparator-Behavioral" {  } { { "Preparator.vhd" "" { Text "C:/Users/Elektronika/Desktop/ProjDoubleClickCounter/Preparator.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576838649662 ""} { "Info" "ISGN_ENTITY_NAME" "1 Preparator " "Found entity 1: Preparator" {  } { { "Preparator.vhd" "" { Text "C:/Users/Elektronika/Desktop/ProjDoubleClickCounter/Preparator.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576838649662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576838649662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI-rtl " "Found design unit 1: SPI-rtl" {  } { { "SPI.vhd" "" { Text "C:/Users/Elektronika/Desktop/ProjDoubleClickCounter/SPI.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576838649662 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI " "Found entity 1: SPI" {  } { { "SPI.vhd" "" { Text "C:/Users/Elektronika/Desktop/ProjDoubleClickCounter/SPI.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576838649662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576838649662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doubleclickcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file doubleclickcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DoubleClickCounter-RTL " "Found design unit 1: DoubleClickCounter-RTL" {  } { { "DoubleClickCounter.vhd" "" { Text "C:/Users/Elektronika/Desktop/ProjDoubleClickCounter/DoubleClickCounter.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576838649662 ""} { "Info" "ISGN_ENTITY_NAME" "1 DoubleClickCounter " "Found entity 1: DoubleClickCounter" {  } { { "DoubleClickCounter.vhd" "" { Text "C:/Users/Elektronika/Desktop/ProjDoubleClickCounter/DoubleClickCounter.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576838649662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576838649662 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/int_time.vhd " "Can't analyze file -- file output_files/int_time.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1576838649662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file int_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int_time-behav " "Found design unit 1: int_time-behav" {  } { { "int_time.vhd" "" { Text "C:/Users/Elektronika/Desktop/ProjDoubleClickCounter/int_time.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576838649672 ""} { "Info" "ISGN_ENTITY_NAME" "1 int_time " "Found entity 1: int_time" {  } { { "int_time.vhd" "" { Text "C:/Users/Elektronika/Desktop/ProjDoubleClickCounter/int_time.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576838649672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576838649672 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DoubleClickCounter " "Elaborating entity \"DoubleClickCounter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576838649702 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused_c_tens DoubleClickCounter.vhd(127) " "Verilog HDL or VHDL warning at DoubleClickCounter.vhd(127): object \"unused_c_tens\" assigned a value but never read" {  } { { "DoubleClickCounter.vhd" "" { Text "C:/Users/Elektronika/Desktop/ProjDoubleClickCounter/DoubleClickCounter.vhd" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576838649702 "|DoubleClickCounter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPIdp_output DoubleClickCounter.vhd(128) " "Verilog HDL or VHDL warning at DoubleClickCounter.vhd(128): object \"SPIdp_output\" assigned a value but never read" {  } { { "DoubleClickCounter.vhd" "" { Text "C:/Users/Elektronika/Desktop/ProjDoubleClickCounter/DoubleClickCounter.vhd" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576838649702 "|DoubleClickCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_time int_time:dc_time " "Elaborating entity \"int_time\" for hierarchy \"int_time:dc_time\"" {  } { { "DoubleClickCounter.vhd" "dc_time" { Text "C:/Users/Elektronika/Desktop/ProjDoubleClickCounter/DoubleClickCounter.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576838649712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DClick_reg DClick_reg:dc_register " "Elaborating entity \"DClick_reg\" for hierarchy \"DClick_reg:dc_register\"" {  } { { "DoubleClickCounter.vhd" "dc_register" { Text "C:/Users/Elektronika/Desktop/ProjDoubleClickCounter/DoubleClickCounter.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576838649712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce DClick_reg:dc_register\|DeBounce:detector " "Elaborating entity \"DeBounce\" for hierarchy \"DClick_reg:dc_register\|DeBounce:detector\"" {  } { { "DClick_reg.vhd" "detector" { Text "C:/Users/Elektronika/Desktop/ProjDoubleClickCounter/DClick_reg.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576838649712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:dc_counter_ones " "Elaborating entity \"Counter\" for hierarchy \"Counter:dc_counter_ones\"" {  } { { "DoubleClickCounter.vhd" "dc_counter_ones" { Text "C:/Users/Elektronika/Desktop/ProjDoubleClickCounter/DoubleClickCounter.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576838649712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Converter Converter:dc_converter " "Elaborating entity \"Converter\" for hierarchy \"Converter:dc_converter\"" {  } { { "DoubleClickCounter.vhd" "dc_converter" { Text "C:/Users/Elektronika/Desktop/ProjDoubleClickCounter/DoubleClickCounter.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576838649712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Preparator Preparator:dc_preparator " "Elaborating entity \"Preparator\" for hierarchy \"Preparator:dc_preparator\"" {  } { { "DoubleClickCounter.vhd" "dc_preparator" { Text "C:/Users/Elektronika/Desktop/ProjDoubleClickCounter/DoubleClickCounter.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576838649712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI SPI:spi_comp " "Elaborating entity \"SPI\" for hierarchy \"SPI:spi_comp\"" {  } { { "DoubleClickCounter.vhd" "spi_comp" { Text "C:/Users/Elektronika/Desktop/ProjDoubleClickCounter/DoubleClickCounter.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576838649772 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt_reset SPI.vhd(118) " "VHDL Process Statement warning at SPI.vhd(118): signal \"cnt_reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI.vhd" "" { Text "C:/Users/Elektronika/Desktop/ProjDoubleClickCounter/SPI.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576838649803 "|DoubleClickCounter|SPI:spi_comp"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1576838650782 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SPI:spi_comp\|r_counter_data\[3\] High " "Register SPI:spi_comp\|r_counter_data\[3\] will power up to High" {  } { { "SPI.vhd" "" { Text "C:/Users/Elektronika/Desktop/ProjDoubleClickCounter/SPI.vhd" 135 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1576838650986 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SPI:spi_comp\|r_counter_data\[2\] High " "Register SPI:spi_comp\|r_counter_data\[2\] will power up to High" {  } { { "SPI.vhd" "" { Text "C:/Users/Elektronika/Desktop/ProjDoubleClickCounter/SPI.vhd" 135 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1576838650986 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SPI:spi_comp\|r_counter_data\[1\] High " "Register SPI:spi_comp\|r_counter_data\[1\] will power up to High" {  } { { "SPI.vhd" "" { Text "C:/Users/Elektronika/Desktop/ProjDoubleClickCounter/SPI.vhd" 135 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1576838650986 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SPI:spi_comp\|r_counter_data\[0\] High " "Register SPI:spi_comp\|r_counter_data\[0\] will power up to High" {  } { { "SPI.vhd" "" { Text "C:/Users/Elektronika/Desktop/ProjDoubleClickCounter/SPI.vhd" 135 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1576838650986 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1576838650986 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576838651108 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1576838651271 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576838651271 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_miso_dc " "No output dependent on input pin \"i_miso_dc\"" {  } { { "DoubleClickCounter.vhd" "" { Text "C:/Users/Elektronika/Desktop/ProjDoubleClickCounter/DoubleClickCounter.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576838651347 "|DoubleClickCounter|i_miso_dc"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1576838651347 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "321 " "Implemented 321 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1576838651349 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1576838651349 ""} { "Info" "ICUT_CUT_TM_LCELLS" "314 " "Implemented 314 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1576838651349 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1576838651349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576838651416 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 11:44:11 2019 " "Processing ended: Fri Dec 20 11:44:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576838651416 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576838651416 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576838651416 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576838651416 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1576838652552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576838652552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 11:44:12 2019 " "Processing started: Fri Dec 20 11:44:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576838652552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1576838652552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DoubleClickCounter -c DoubleClickCounter " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DoubleClickCounter -c DoubleClickCounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1576838652562 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1576838652662 ""}
{ "Info" "0" "" "Project  = DoubleClickCounter" {  } {  } 0 0 "Project  = DoubleClickCounter" 0 0 "Fitter" 0 0 1576838652662 ""}
{ "Info" "0" "" "Revision = DoubleClickCounter" {  } {  } 0 0 "Revision = DoubleClickCounter" 0 0 "Fitter" 0 0 1576838652662 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1576838652812 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1576838652812 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DoubleClickCounter 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DoubleClickCounter\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1576838652822 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1576838652862 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1576838652862 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1576838653254 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1576838653274 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1576838653384 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1576838663778 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "i_Reset~inputCLKENA0 163 global CLKCTRL_G6 " "i_Reset~inputCLKENA0 with 163 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1576838663848 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1576838663848 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "i_Clock~inputCLKENA0 32 global CLKCTRL_G7 " "i_Clock~inputCLKENA0 with 32 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1576838663848 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1576838663848 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver i_Reset~inputCLKENA0 CLKCTRL_G6 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver i_Reset~inputCLKENA0, placed at CLKCTRL_G6" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad i_Reset PIN_AB12 " "Refclk input I/O pad i_Reset is placed onto PIN_AB12" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1576838663848 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1576838663848 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1576838663848 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576838663848 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1576838663858 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576838663858 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576838663858 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1576838663858 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1576838663858 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1576838663858 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DoubleClickCounter.sdc " "Synopsys Design Constraints File file not found: 'DoubleClickCounter.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1576838664372 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1576838664382 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1576838664382 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1576838664382 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1576838664382 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1576838664412 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1576838664422 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1576838664422 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576838664452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1576838669726 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1576838669876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576838671956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1576838673744 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1576838675938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576838675938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1576838676939 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "C:/Users/Elektronika/Desktop/ProjDoubleClickCounter/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1576838681603 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1576838681603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1576838686868 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1576838686868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576838686878 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.04 " "Total time spent on timing analysis during the Fitter is 1.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1576838688262 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576838688304 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576838688690 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576838688690 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576838689043 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576838691223 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Elektronika/Desktop/ProjDoubleClickCounter/output_files/DoubleClickCounter.fit.smsg " "Generated suppressed messages file C:/Users/Elektronika/Desktop/ProjDoubleClickCounter/output_files/DoubleClickCounter.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1576838691523 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6626 " "Peak virtual memory: 6626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576838692161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 11:44:52 2019 " "Processing ended: Fri Dec 20 11:44:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576838692161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576838692161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576838692161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1576838692161 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1576838693191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576838693196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 11:44:53 2019 " "Processing started: Fri Dec 20 11:44:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576838693196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1576838693196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DoubleClickCounter -c DoubleClickCounter " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DoubleClickCounter -c DoubleClickCounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1576838693196 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1576838693914 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1576838698643 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576838699062 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 11:44:59 2019 " "Processing ended: Fri Dec 20 11:44:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576838699062 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576838699062 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576838699062 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1576838699062 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1576838699683 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1576838700363 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576838700373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 11:45:00 2019 " "Processing started: Fri Dec 20 11:45:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576838700373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1576838700373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DoubleClickCounter -c DoubleClickCounter " "Command: quartus_sta DoubleClickCounter -c DoubleClickCounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1576838700373 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1576838700523 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1576838701133 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1576838701133 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1576838701173 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1576838701173 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DoubleClickCounter.sdc " "Synopsys Design Constraints File file not found: 'DoubleClickCounter.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1576838701703 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1576838701703 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name int_time:dc_time\|timer\[10\] int_time:dc_time\|timer\[10\] " "create_clock -period 1.000 -name int_time:dc_time\|timer\[10\] int_time:dc_time\|timer\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1576838701703 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_Clock i_Clock " "create_clock -period 1.000 -name i_Clock i_Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1576838701703 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Counter:dc_counter_ones\|Carry Counter:dc_counter_ones\|Carry " "create_clock -period 1.000 -name Counter:dc_counter_ones\|Carry Counter:dc_counter_ones\|Carry" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1576838701703 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DClick_reg:dc_register\|state_reg.s3 DClick_reg:dc_register\|state_reg.s3 " "create_clock -period 1.000 -name DClick_reg:dc_register\|state_reg.s3 DClick_reg:dc_register\|state_reg.s3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1576838701703 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576838701703 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1576838701713 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576838701863 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1576838701863 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1576838701873 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1576838701963 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1576838701963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.828 " "Worst-case setup slack is -6.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838701970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838701970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.828            -205.526 i_Clock  " "   -6.828            -205.526 i_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838701970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.404            -188.313 DClick_reg:dc_register\|state_reg.s3  " "   -4.404            -188.313 DClick_reg:dc_register\|state_reg.s3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838701970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.833            -173.762 Counter:dc_counter_ones\|Carry  " "   -3.833            -173.762 Counter:dc_counter_ones\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838701970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.196            -336.004 int_time:dc_time\|timer\[10\]  " "   -3.196            -336.004 int_time:dc_time\|timer\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838701970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576838701970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.365 " "Worst-case hold slack is 0.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838701982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838701982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 i_Clock  " "    0.365               0.000 i_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838701982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 DClick_reg:dc_register\|state_reg.s3  " "    0.427               0.000 DClick_reg:dc_register\|state_reg.s3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838701982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 Counter:dc_counter_ones\|Carry  " "    0.431               0.000 Counter:dc_counter_ones\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838701982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.546               0.000 int_time:dc_time\|timer\[10\]  " "    0.546               0.000 int_time:dc_time\|timer\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838701982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576838701982 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576838701992 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576838702032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838702042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838702042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -103.739 int_time:dc_time\|timer\[10\]  " "   -0.394            -103.739 int_time:dc_time\|timer\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838702042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -26.034 Counter:dc_counter_ones\|Carry  " "   -0.394             -26.034 Counter:dc_counter_ones\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838702042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -23.282 DClick_reg:dc_register\|state_reg.s3  " "   -0.394             -23.282 DClick_reg:dc_register\|state_reg.s3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838702042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -21.160 i_Clock  " "   -0.394             -21.160 i_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838702042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576838702042 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1576838702052 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1576838702082 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1576838703057 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576838703290 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1576838703337 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1576838703337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.551 " "Worst-case setup slack is -6.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838703344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838703344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.551            -195.161 i_Clock  " "   -6.551            -195.161 i_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838703344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.226            -181.034 DClick_reg:dc_register\|state_reg.s3  " "   -4.226            -181.034 DClick_reg:dc_register\|state_reg.s3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838703344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.654            -165.659 Counter:dc_counter_ones\|Carry  " "   -3.654            -165.659 Counter:dc_counter_ones\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838703344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.090            -327.573 int_time:dc_time\|timer\[10\]  " "   -3.090            -327.573 int_time:dc_time\|timer\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838703344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576838703344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.049 " "Worst-case hold slack is 0.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838703354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838703354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.049               0.000 i_Clock  " "    0.049               0.000 i_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838703354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 DClick_reg:dc_register\|state_reg.s3  " "    0.439               0.000 DClick_reg:dc_register\|state_reg.s3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838703354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 Counter:dc_counter_ones\|Carry  " "    0.444               0.000 Counter:dc_counter_ones\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838703354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.557               0.000 int_time:dc_time\|timer\[10\]  " "    0.557               0.000 int_time:dc_time\|timer\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838703354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576838703354 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576838703364 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576838703364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838703374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838703374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -102.175 int_time:dc_time\|timer\[10\]  " "   -0.394            -102.175 int_time:dc_time\|timer\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838703374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -26.025 Counter:dc_counter_ones\|Carry  " "   -0.394             -26.025 Counter:dc_counter_ones\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838703374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -23.215 DClick_reg:dc_register\|state_reg.s3  " "   -0.394             -23.215 DClick_reg:dc_register\|state_reg.s3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838703374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -19.259 i_Clock  " "   -0.394             -19.259 i_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838703374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576838703374 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1576838703394 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1576838703554 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1576838704285 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576838704505 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1576838704515 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1576838704515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.288 " "Worst-case setup slack is -4.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838704515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838704515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.288            -122.204 i_Clock  " "   -4.288            -122.204 i_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838704515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.641            -112.771 DClick_reg:dc_register\|state_reg.s3  " "   -2.641            -112.771 DClick_reg:dc_register\|state_reg.s3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838704515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -98.156 Counter:dc_counter_ones\|Carry  " "   -2.174             -98.156 Counter:dc_counter_ones\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838704515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.901            -152.231 int_time:dc_time\|timer\[10\]  " "   -1.901            -152.231 int_time:dc_time\|timer\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838704515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576838704515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.158 " "Worst-case hold slack is 0.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838704555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838704555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 DClick_reg:dc_register\|state_reg.s3  " "    0.158               0.000 DClick_reg:dc_register\|state_reg.s3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838704555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 Counter:dc_counter_ones\|Carry  " "    0.159               0.000 Counter:dc_counter_ones\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838704555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 i_Clock  " "    0.201               0.000 i_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838704555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 int_time:dc_time\|timer\[10\]  " "    0.225               0.000 int_time:dc_time\|timer\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838704555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576838704555 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576838704565 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576838704565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.398 " "Worst-case minimum pulse width slack is -0.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838704575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838704575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.398             -14.572 i_Clock  " "   -0.398             -14.572 i_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838704575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.025              -0.497 int_time:dc_time\|timer\[10\]  " "   -0.025              -0.497 int_time:dc_time\|timer\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838704575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.031               0.000 Counter:dc_counter_ones\|Carry  " "    0.031               0.000 Counter:dc_counter_ones\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838704575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 DClick_reg:dc_register\|state_reg.s3  " "    0.103               0.000 DClick_reg:dc_register\|state_reg.s3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838704575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576838704575 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1576838704595 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576838704921 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1576838704927 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1576838704927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.650 " "Worst-case setup slack is -3.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838704933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838704933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.650            -104.001 i_Clock  " "   -3.650            -104.001 i_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838704933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.281             -97.272 DClick_reg:dc_register\|state_reg.s3  " "   -2.281             -97.272 DClick_reg:dc_register\|state_reg.s3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838704933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.873             -84.577 Counter:dc_counter_ones\|Carry  " "   -1.873             -84.577 Counter:dc_counter_ones\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838704933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.563            -127.228 int_time:dc_time\|timer\[10\]  " "   -1.563            -127.228 int_time:dc_time\|timer\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838704933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576838704933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.144 " "Worst-case hold slack is 0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838704945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838704945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 Counter:dc_counter_ones\|Carry  " "    0.144               0.000 Counter:dc_counter_ones\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838704945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 DClick_reg:dc_register\|state_reg.s3  " "    0.144               0.000 DClick_reg:dc_register\|state_reg.s3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838704945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 i_Clock  " "    0.190               0.000 i_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838704945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 int_time:dc_time\|timer\[10\]  " "    0.210               0.000 int_time:dc_time\|timer\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838704945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576838704945 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576838704951 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576838704957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.435 " "Worst-case minimum pulse width slack is -0.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838704963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838704963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.435             -17.350 i_Clock  " "   -0.435             -17.350 i_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838704963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.002              -0.012 int_time:dc_time\|timer\[10\]  " "   -0.002              -0.012 int_time:dc_time\|timer\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838704963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.053               0.000 Counter:dc_counter_ones\|Carry  " "    0.053               0.000 Counter:dc_counter_ones\|Carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838704963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.110               0.000 DClick_reg:dc_register\|state_reg.s3  " "    0.110               0.000 DClick_reg:dc_register\|state_reg.s3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576838704963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576838704963 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1576838706312 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1576838706322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5143 " "Peak virtual memory: 5143 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576838706522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 11:45:06 2019 " "Processing ended: Fri Dec 20 11:45:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576838706522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576838706522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576838706522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1576838706522 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1576838707563 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576838707573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 11:45:07 2019 " "Processing started: Fri Dec 20 11:45:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576838707573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1576838707573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DoubleClickCounter -c DoubleClickCounter " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DoubleClickCounter -c DoubleClickCounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1576838707573 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1576838708533 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DoubleClickCounter.vho C:/Users/Elektronika/Desktop/ProjDoubleClickCounter/simulation/modelsim/ simulation " "Generated file DoubleClickCounter.vho in folder \"C:/Users/Elektronika/Desktop/ProjDoubleClickCounter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1576838708633 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576838708723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 11:45:08 2019 " "Processing ended: Fri Dec 20 11:45:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576838708723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576838708723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576838708723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1576838708723 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus Prime Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1576838709356 ""}
