
---------- Begin Simulation Statistics ----------
final_tick                               1039365443000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58240                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701876                       # Number of bytes of host memory used
host_op_rate                                    58431                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18989.47                       # Real time elapsed on the host
host_tick_rate                               54733789                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105951846                       # Number of instructions simulated
sim_ops                                    1109577221                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.039365                       # Number of seconds simulated
sim_ticks                                1039365443000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.684266                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              143331360                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           163463032                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12795664                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        223776097                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18449184                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18585369                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          136185                       # Number of indirect misses.
system.cpu0.branchPred.lookups              284878885                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1863793                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811482                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8491542                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260710455                       # Number of branches committed
system.cpu0.commit.bw_lim_events             29319210                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441417                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       89569508                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050851442                       # Number of instructions committed
system.cpu0.commit.committedOps            1052665442                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1918063705                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.548817                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.305957                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1399810442     72.98%     72.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    316496916     16.50%     89.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     71495786      3.73%     93.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     67793599      3.53%     96.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     19889509      1.04%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7342861      0.38%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2437538      0.13%     98.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3477844      0.18%     98.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     29319210      1.53%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1918063705                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20858678                       # Number of function calls committed.
system.cpu0.commit.int_insts               1016035588                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326236483                       # Number of loads committed
system.cpu0.commit.membars                    3625359                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625365      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583981938     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030359      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328047957     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127168740     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052665442                       # Class of committed instruction
system.cpu0.commit.refs                     455216721                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050851442                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052665442                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.975031                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.975031                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            316605752                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4312420                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           141864248                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1165585726                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               802740647                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                801403587                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8503617                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7863273                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5467054                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  284878885                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                204276740                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1126120601                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5639429                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          133                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1189585112                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           11                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               25615480                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137260                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         795792150                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         161780544                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.573166                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1934720657                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.617422                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.905854                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1093966640     56.54%     56.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               617254680     31.90%     88.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               134445483      6.95%     95.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                69328211      3.58%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9129634      0.47%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5340377      0.28%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1520519      0.08%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816555      0.09%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1918558      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1934720657                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      42                       # number of floating regfile writes
system.cpu0.idleCycles                      140743149                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8592740                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               269461870                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.532240                       # Inst execution rate
system.cpu0.iew.exec_refs                   483196982                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 133912981                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              262524226                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            359195494                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3589535                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3443249                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           140163885                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1142218012                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            349284001                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8054877                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1104645756                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2151675                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4613163                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8503617                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8696174                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        98906                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        16051160                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        44566                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13560                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4286076                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     32959011                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     11183647                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13560                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1152581                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7440159                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                455591418                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1094814824                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.883515                       # average fanout of values written-back
system.cpu0.iew.wb_producers                402521935                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.527504                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1094895591                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1350726636                       # number of integer regfile reads
system.cpu0.int_regfile_writes              699515127                       # number of integer regfile writes
system.cpu0.ipc                              0.506321                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.506321                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626893      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            611431894     54.95%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8034673      0.72%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811541      0.16%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           354051295     31.82%     87.98% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          133744259     12.02%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             41      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1112700634                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     81                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                160                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           66                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               210                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2211781                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001988                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 414125     18.72%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1618120     73.16%     91.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               179534      8.12%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1111285441                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4162454105                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1094814758                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1231783030                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1131456329                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1112700634                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10761683                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       89552566                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           120560                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       5320266                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     49385983                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1934720657                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.575122                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.800539                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1124845993     58.14%     58.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          565396311     29.22%     87.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          201139859     10.40%     97.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           33440615      1.73%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6424271      0.33%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2329778      0.12%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             789539      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             214776      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             139515      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1934720657                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.536121                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         26669537                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4721673                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           359195494                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          140163885                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1512                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2075463806                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3268001                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              283056746                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670676533                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              10529436                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               813786652                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              11806036                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                34636                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1410883528                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1154066625                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          740191906                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                794235051                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              11838702                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8503617                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             35002392                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                69515365                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1410883488                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        136199                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4722                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 21734660                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4711                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3030960309                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2301142095                       # The number of ROB writes
system.cpu0.timesIdled                       25724765                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1479                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.506019                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9733409                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10191409                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1897146                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19027785                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            305239                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         434810                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          129571                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20656646                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4735                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811198                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1108538                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12206928                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1209664                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434266                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       21985229                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55100404                       # Number of instructions committed
system.cpu1.commit.committedOps              56911779                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    325707251                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.174733                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.820617                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    302086346     92.75%     92.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11713367      3.60%     96.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3795680      1.17%     97.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3753568      1.15%     98.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1025183      0.31%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       288451      0.09%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1718895      0.53%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       116097      0.04%     99.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1209664      0.37%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    325707251                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              503196                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52997229                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16129609                       # Number of loads committed
system.cpu1.commit.membars                    3622518                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622518      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32027203     56.28%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17940807     31.52%     94.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3321110      5.84%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56911779                       # Class of committed instruction
system.cpu1.commit.refs                      21261929                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55100404                       # Number of Instructions Simulated
system.cpu1.committedOps                     56911779                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.978347                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.978347                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            283163918                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               795282                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8768640                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              86808395                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12078267                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28242807                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1109002                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1155744                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4583759                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20656646                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12704765                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    313402530                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               120311                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     100084610                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3795220                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.062708                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          13877589                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10038648                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.303831                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         329177753                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.316132                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.814888                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               270546637     82.19%     82.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                31316586      9.51%     91.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16503566      5.01%     96.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5892118      1.79%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2985898      0.91%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1485167      0.45%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  444076      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     116      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3589      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           329177753                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         231588                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1176294                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14706340                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.195453                       # Inst execution rate
system.cpu1.iew.exec_refs                    22532751                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5219756                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              244799813                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22511095                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2711890                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1725608                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7083674                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           78886200                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17312995                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           786193                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64384122                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1542688                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1728848                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1109002                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5273319                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        22511                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          279216                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         8145                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          479                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2314                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6381486                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1951354                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           479                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       201136                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        975158                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36303367                       # num instructions consuming a value
system.cpu1.iew.wb_count                     63919645                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.854075                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31005795                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.194043                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      63933442                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80420550                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42470713                       # number of integer regfile writes
system.cpu1.ipc                              0.167270                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.167270                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622625      5.56%      5.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38871399     59.65%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19253366     29.54%     94.75% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3422782      5.25%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              65170315                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1950528                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029930                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 315770     16.19%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1446710     74.17%     90.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               188046      9.64%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63498204                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         461587578                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     63919633                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        100861000                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  70751540                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 65170315                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8134660                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       21974420                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           118693                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2700394                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14766854                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    329177753                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.197979                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.653626                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          289130465     87.83%     87.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26383804      8.02%     95.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7265414      2.21%     98.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2955926      0.90%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2518492      0.77%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             408213      0.12%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             378768      0.12%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              93104      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              43567      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      329177753                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.197840                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16055001                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1921382                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22511095                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7083674                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    107                       # number of misc regfile reads
system.cpu1.numCycles                       329409341                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1749313697                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              262738613                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38010927                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10844662                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                14427644                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1567093                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                26901                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            102186566                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              83038662                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55954608                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 28646702                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               8630717                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1109002                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             22230449                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                17943681                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       102186554                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25343                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               659                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 23363145                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           658                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   403394309                       # The number of ROB reads
system.cpu1.rob.rob_writes                  161269080                       # The number of ROB writes
system.cpu1.timesIdled                           2831                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3953925                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               822317                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5485410                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               6642                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1377410                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6047251                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12030440                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1930870                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        60450                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     59156033                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3733466                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    118298527                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3793916                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1039365443000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3586309                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2802244                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3180821                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              333                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            254                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2460288                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2460286                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3586309                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           189                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     18077033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18077033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    566325696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               566325696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              526                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6047373                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6047373    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6047373                       # Request fanout histogram
system.membus.respLayer1.occupancy        31773589559                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         24755991234                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1039365443000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1039365443000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039365443000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1039365443000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039365443000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1039365443000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1039365443000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039365443000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1039365443000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039365443000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    204250562.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   347946488.278056                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       196000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    973188500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1037731438500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1634004500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1039365443000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    172687632                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       172687632                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    172687632                       # number of overall hits
system.cpu0.icache.overall_hits::total      172687632                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31589107                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31589107                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31589107                       # number of overall misses
system.cpu0.icache.overall_misses::total     31589107                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 414832450997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 414832450997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 414832450997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 414832450997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    204276739                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    204276739                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    204276739                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    204276739                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.154639                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.154639                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.154639                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.154639                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13132.136056                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13132.136056                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13132.136056                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13132.136056                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3614                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          126                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               69                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    52.376812                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          126                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29793526                       # number of writebacks
system.cpu0.icache.writebacks::total         29793526                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1795548                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1795548                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1795548                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1795548                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29793559                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29793559                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29793559                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29793559                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 367652545500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 367652545500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 367652545500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 367652545500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.145849                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.145849                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.145849                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.145849                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12340.000921                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12340.000921                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12340.000921                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12340.000921                       # average overall mshr miss latency
system.cpu0.icache.replacements              29793526                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    172687632                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      172687632                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31589107                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31589107                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 414832450997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 414832450997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    204276739                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    204276739                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.154639                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.154639                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13132.136056                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13132.136056                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1795548                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1795548                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29793559                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29793559                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 367652545500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 367652545500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.145849                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.145849                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12340.000921                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12340.000921                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039365443000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999952                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          202480940                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29793526                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.796139                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999952                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        438347036                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       438347036                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1039365443000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    410543591                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       410543591                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    410543591                       # number of overall hits
system.cpu0.dcache.overall_hits::total      410543591                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     45174345                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      45174345                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     45174345                       # number of overall misses
system.cpu0.dcache.overall_misses::total     45174345                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1071366719084                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1071366719084                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1071366719084                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1071366719084                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    455717936                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    455717936                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    455717936                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    455717936                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.099128                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.099128                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.099128                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.099128                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23716.264599                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23716.264599                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23716.264599                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23716.264599                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4699323                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       410846                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           110697                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5146                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.452126                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    79.837932                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     27614584                       # number of writebacks
system.cpu0.dcache.writebacks::total         27614584                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     18311037                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     18311037                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     18311037                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     18311037                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     26863308                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     26863308                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     26863308                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     26863308                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 468590577723                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 468590577723                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 468590577723                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 468590577723                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058947                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058947                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058947                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058947                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17443.517296                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17443.517296                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17443.517296                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17443.517296                       # average overall mshr miss latency
system.cpu0.dcache.replacements              27614584                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    295330525                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      295330525                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     33221746                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     33221746                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 696410045500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 696410045500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    328552271                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    328552271                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.101116                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.101116                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20962.475768                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20962.475768                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     11370556                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     11370556                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     21851190                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     21851190                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 339894655000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 339894655000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066507                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066507                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15554.972292                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15554.972292                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    115213066                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     115213066                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     11952599                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11952599                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 374956673584                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 374956673584                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127165665                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127165665                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.093992                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.093992                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 31370.304783                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31370.304783                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6940481                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6940481                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5012118                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5012118                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 128695922723                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 128695922723                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039414                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039414                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25676.953879                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25676.953879                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1794                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1794                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1361                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1361                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9281000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9281000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.431379                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.431379                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6819.250551                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6819.250551                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1346                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1346                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       691500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       691500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004754                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004754                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        46100                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        46100                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2941                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2941                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       706500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       706500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3086                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3086                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.046986                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.046986                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4872.413793                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4872.413793                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       561500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       561500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.046986                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.046986                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3872.413793                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3872.413793                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1050685                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1050685                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       760797                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       760797                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  67313641000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  67313641000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811482                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811482                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419986                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419986                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 88477.794997                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 88477.794997                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       760797                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       760797                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  66552844000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  66552844000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419986                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419986                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 87477.794997                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 87477.794997                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039365443000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987310                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          439222827                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         27623868                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.900120                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987310                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999603                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999603                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        942695218                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       942695218                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1039365443000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29706941                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            25479420                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 942                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              279628                       # number of demand (read+write) hits
system.l2.demand_hits::total                 55466931                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29706941                       # number of overall hits
system.l2.overall_hits::.cpu0.data           25479420                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                942                       # number of overall hits
system.l2.overall_hits::.cpu1.data             279628                       # number of overall hits
system.l2.overall_hits::total                55466931                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             86614                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2134462                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1931                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1448452                       # number of demand (read+write) misses
system.l2.demand_misses::total                3671459                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            86614                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2134462                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1931                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1448452                       # number of overall misses
system.l2.overall_misses::total               3671459                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7573285499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 209899044166                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    176220998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 146689778701                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     364338329364                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7573285499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 209899044166                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    176220998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 146689778701                       # number of overall miss cycles
system.l2.overall_miss_latency::total    364338329364                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29793555                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        27613882                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2873                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1728080                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             59138390                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29793555                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       27613882                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2873                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1728080                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            59138390                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002907                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.077297                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.672120                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.838186                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.062082                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002907                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.077297                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.672120                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.838186                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.062082                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87437.198363                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98338.149925                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91258.932160                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101273.482795                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99235.298382                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87437.198363                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98338.149925                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91258.932160                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101273.482795                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99235.298382                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             133226                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      3395                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      39.241826                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1931931                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2802244                       # number of writebacks
system.l2.writebacks::total                   2802244                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          41707                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           9297                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               51056                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         41707                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          9297                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              51056                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        86580                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2092755                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1913                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1439155                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3620403                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        86580                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2092755                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1913                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1439155                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2472528                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6092931                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6705349499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 186135420205                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    155921998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 131618771211                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 324615462913                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6705349499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 186135420205                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    155921998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 131618771211                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 224448343160                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 549063806073                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.075786                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.665855                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.832806                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.061219                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.075786                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.665855                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.832806                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.103028                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77446.864160                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88942.766929                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81506.533194                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91455.591101                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89662.798013                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77446.864160                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88942.766929                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81506.533194                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91455.591101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90776.866090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90114.889874                       # average overall mshr miss latency
system.l2.replacements                        9712346                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7424884                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7424884                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7424884                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7424884                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51594588                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51594588                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51594588                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51594588                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2472528                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2472528                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 224448343160                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 224448343160                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90776.866090                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90776.866090                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   22                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 39                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       210500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        28500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       239000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               61                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.675676                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.583333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.639344                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         8420                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2035.714286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6128.205128                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            39                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       498500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       274500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       773000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.675676                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.583333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.639344                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        19940                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19607.142857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19820.512821                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.428571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       303000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       362500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.428571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20200                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20138.888889                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4366670                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           143208                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4509878                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1409763                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1077987                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2487750                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 136642641368                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 107952291462                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  244594932830                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5776433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1221195                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6997628                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.244054                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.882731                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.355513                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96925.966540                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100142.479883                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98319.739857                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        22140                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5688                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            27828                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1387623                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1072299                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2459922                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 121112316390                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  96786906467                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 217899222857                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.240221                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.878074                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.351537                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87280.418666                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90261.117904                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88579.728486                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29706941                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           942                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29707883                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        86614                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1931                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            88545                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7573285499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    176220998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7749506497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29793555                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2873                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29796428                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002907                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.672120                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002972                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87437.198363                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91258.932160                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87520.543193                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           34                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            52                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        86580                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1913                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        88493                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6705349499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    155921998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6861271497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002906                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.665855                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002970                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77446.864160                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81506.533194                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77534.624174                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     21112750                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       136420                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21249170                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       724699                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       370465                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1095164                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  73256402798                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  38737487239                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 111993890037                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     21837449                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       506885                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      22344334                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.033186                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.730866                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.049013                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101085.282025                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104564.499316                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102262.209164                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        19567                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3609                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        23176                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       705132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       366856                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1071988                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  65023103815                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  34831864744                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  99854968559                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.032290                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.723746                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.047976                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92214.087313                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94946.967595                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93149.334283                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          139                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               149                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          199                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           24                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             223                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2294499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       522497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2816996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          338                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           34                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           372                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.588757                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.705882                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.599462                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 11530.145729                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 21770.708333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 12632.269058                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           29                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           34                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          170                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          189                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3387741                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       386999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3774740                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.502959                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.558824                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.508065                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19927.888235                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20368.368421                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19972.169312                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1039365443000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1039365443000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999910                       # Cycle average of tags in use
system.l2.tags.total_refs                   120533017                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9712529                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.410055                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.217767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.701128                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.208946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003221                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.572414                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.296436                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.456528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.057830                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.159515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.040194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.285882                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 954979169                       # Number of tag accesses
system.l2.tags.data_accesses                954979169                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1039365443000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5541056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     133960960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        122432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      92112256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    155245376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          386982080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5541056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       122432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5663488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    179343616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       179343616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          86579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2093140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1913                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1439254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2425709                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6046595                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2802244                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2802244                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5331191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        128887256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           117795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         88623551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    149365536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             372325329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5331191                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       117795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5448986                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      172551067                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            172551067                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      172551067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5331191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       128887256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          117795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        88623551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    149365536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            544876395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2757650.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     86577.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2024402.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1912.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1422074.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2423473.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007689122500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       168270                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       168270                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12248186                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2596128                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6046595                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2802244                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6046595                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2802244                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  88157                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 44594                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            277537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            277364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            309477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            964706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            358734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            403543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            366045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            370810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            429032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            369295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           326922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           302675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           353875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           276800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           274358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           297265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            134124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            136158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            128188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            119491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            190003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            214250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            210630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            226488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            242694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            221466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           173305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           156977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           179988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           138878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           138930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           146052                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 210286805540                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                29792190000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            322007518040                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35292.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54042.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3888948                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1614362                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6046595                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2802244                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2196173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1266634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  439055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  320975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  269128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  230159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  202848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  178992                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  154972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  133978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 128871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 175034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  91617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  57706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  43994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  32806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  22470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  11276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 133410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 165036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 171671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 172968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 173742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 179687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 180551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 181224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 184045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 178179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 176478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 174597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 171977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 171052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 173105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3212742                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    173.629509                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   107.507749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.756929                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2048942     63.78%     63.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       611527     19.03%     82.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       157053      4.89%     87.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        86861      2.70%     90.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        62851      1.96%     92.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        48138      1.50%     93.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        35690      1.11%     94.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        24853      0.77%     95.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       136827      4.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3212742                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       168270                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.409503                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.341841                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    304.618069                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       168265    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::118784-122879            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        168270                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       168270                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.388079                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.360734                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.004964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           140874     83.72%     83.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4017      2.39%     86.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14574      8.66%     94.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5895      3.50%     98.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1661      0.99%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              612      0.36%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              273      0.16%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              161      0.10%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               81      0.05%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               43      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               24      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               13      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               13      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               12      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        168270                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              381340032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5642048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               176487808                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               386982080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            179343616                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       366.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       169.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    372.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    172.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1039365334000                       # Total gap between requests
system.mem_ctrls.avgGap                     117457.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5540928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    129561728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       122368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     91012736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    155102272                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    176487808                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5331068.140967622399                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 124654642.765528216958                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 117733.373592641161                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 87565674.434299990535                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 149227851.517091453075                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 169803421.105275273323                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        86579                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2093140                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1913                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1439254                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2425709                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2802244                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3115321896                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  99687669533                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     75786578                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  71844548322                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 147284191711                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24912691671450                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35982.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47625.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39616.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49917.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     60718.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8890264.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11483554740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6103638915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18779785080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7299073800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     82046449680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     219019389510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     214678949760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       559410841485                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        538.223437                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 555565239043                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34706620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 449093583957                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11455480260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6088716975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         23763462240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7095713040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     82046449680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     311335599990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     136938983040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       578724405225                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        556.805510                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 352389126346                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34706620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 652269696654                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10286064482.352942                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   47148465991.821152                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     95.29%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        45000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 348452612000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   165049962000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 874315481000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1039365443000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12701544                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12701544                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12701544                       # number of overall hits
system.cpu1.icache.overall_hits::total       12701544                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3221                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3221                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3221                       # number of overall misses
system.cpu1.icache.overall_misses::total         3221                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    210598999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    210598999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    210598999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    210598999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12704765                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12704765                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12704765                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12704765                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000254                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000254                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000254                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000254                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 65383.110525                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65383.110525                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 65383.110525                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65383.110525                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          129                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          129                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2841                       # number of writebacks
system.cpu1.icache.writebacks::total             2841                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          348                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          348                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          348                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          348                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2873                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2873                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2873                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2873                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    191379500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    191379500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    191379500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    191379500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000226                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000226                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000226                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000226                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 66613.122172                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66613.122172                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 66613.122172                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66613.122172                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2841                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12701544                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12701544                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3221                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3221                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    210598999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    210598999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12704765                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12704765                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000254                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000254                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 65383.110525                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65383.110525                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          348                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          348                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2873                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2873                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    191379500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    191379500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000226                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000226                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 66613.122172                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66613.122172                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039365443000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989331                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12686742                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2841                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4465.590285                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        345349000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989331                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999667                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999667                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         25412403                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        25412403                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1039365443000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16035678                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16035678                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16035678                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16035678                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4226612                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4226612                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4226612                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4226612                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 364681197531                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 364681197531                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 364681197531                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 364681197531                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20262290                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20262290                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20262290                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20262290                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.208595                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.208595                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.208595                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.208595                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86282.156377                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86282.156377                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86282.156377                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86282.156377                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1145933                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       304135                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            21882                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3869                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    52.368751                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    78.608167                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1727770                       # number of writebacks
system.cpu1.dcache.writebacks::total          1727770                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3197283                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3197283                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3197283                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3197283                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1029329                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1029329                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1029329                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1029329                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  91458363166                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  91458363166                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  91458363166                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  91458363166                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050800                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050800                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050800                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050800                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88852.410809                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88852.410809                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88852.410809                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88852.410809                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1727770                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14442868                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14442868                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2498743                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2498743                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 203778860500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 203778860500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16941611                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16941611                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.147491                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.147491                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81552.548822                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81552.548822                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1991628                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1991628                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       507115                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       507115                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  41311494500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  41311494500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029933                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029933                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 81463.759699                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 81463.759699                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1592810                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1592810                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1727869                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1727869                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 160902337031                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 160902337031                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3320679                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3320679                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.520336                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.520336                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 93121.837958                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 93121.837958                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1205655                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1205655                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       522214                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       522214                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  50146868666                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  50146868666                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.157261                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.157261                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 96027.430643                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 96027.430643                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          301                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          301                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          165                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          165                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7015500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7015500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.354077                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.354077                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42518.181818                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42518.181818                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          118                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          118                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3420000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3420000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.100858                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.100858                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 72765.957447                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72765.957447                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          323                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          323                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          119                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          119                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       955000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       955000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.269231                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.269231                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8025.210084                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8025.210084                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          119                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          119                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       837000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       837000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.269231                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.269231                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7033.613445                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7033.613445                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103013                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103013                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       708185                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       708185                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62417599000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62417599000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.391004                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.391004                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88137.420307                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88137.420307                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       708185                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       708185                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61709414000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61709414000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.391004                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.391004                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87137.420307                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87137.420307                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039365443000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.944145                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18869269                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1737407                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.860592                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        345360500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.944145                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.904505                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.904505                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45886226                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45886226                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1039365443000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          52141516                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10227128                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     51713828                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6910102                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4458443                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             349                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           263                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            612                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7015876                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7015876                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29796432                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     22345085                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          372                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          372                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89380639                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     82853110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8587                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5193603                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             177435939                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3813573120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3534621568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       365696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    221174080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7569734464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        14190317                       # Total snoops (count)
system.tol2bus.snoopTraffic                 180559872                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         73329975                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.079168                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.273278                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               67588584     92.17%     92.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5678714      7.74%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  61369      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1308      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           73329975                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       118288666363                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       41438733413                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44727280465                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2606986007                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4321476                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1628430739500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 143536                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703596                       # Number of bytes of host memory used
host_op_rate                                   143901                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9933.18                       # Real time elapsed on the host
host_tick_rate                               59302768                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1425772965                       # Number of instructions simulated
sim_ops                                    1429399746                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.589065                       # Number of seconds simulated
sim_ticks                                589065296500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.887832                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               93743998                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            93849267                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3553656                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        102632078                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              5182                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          13037                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            7855                       # Number of indirect misses.
system.cpu0.branchPred.lookups              104115652                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1609                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           772                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3551905                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  60022046                       # Number of branches committed
system.cpu0.commit.bw_lim_events             12998136                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2827                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      120428464                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           262625204                       # Number of instructions committed
system.cpu0.commit.committedOps             262625828                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1155740978                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.227236                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.161461                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1093957996     94.65%     94.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     10824540      0.94%     95.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     20654246      1.79%     97.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2246484      0.19%     97.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1122328      0.10%     97.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1001451      0.09%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       278890      0.02%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     12656907      1.10%     98.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     12998136      1.12%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1155740978                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10395                       # Number of function calls committed.
system.cpu0.commit.int_insts                261384782                       # Number of committed integer instructions.
system.cpu0.commit.loads                     81071336                       # Number of loads committed
system.cpu0.commit.membars                        984                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1035      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       180280624     68.65%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             236      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       81072052     30.87%     99.52% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1270763      0.48%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        262625828                       # Class of committed instruction
system.cpu0.commit.refs                      82342909                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  262625204                       # Number of Instructions Simulated
system.cpu0.committedOps                    262625828                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.474491                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.474491                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            963347354                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1825                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            80969325                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             404932917                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                48883216                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                137032236                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3552296                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3460                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             20796683                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  104115652                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 94904286                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1073544527                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1011000                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     463742628                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                7108094                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.088600                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          96513199                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          93749180                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.394636                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1173611785                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.395142                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.704127                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               830096454     70.73%     70.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               239346470     20.39%     91.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                96483108      8.22%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3328453      0.28%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2343880      0.20%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   13327      0.00%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1998356      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     451      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1286      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1173611785                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     213                       # number of floating regfile writes
system.cpu0.idleCycles                        1502453                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3672909                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                72946549                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.452407                       # Inst execution rate
system.cpu0.iew.exec_refs                   304441097                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1291685                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              100818951                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            118702454                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2019                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2055762                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1679854                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          379516974                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            303149412                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3161362                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            531629485                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                888339                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            612307913                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3552296                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            613455648                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     19661823                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            1535                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          168                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           45                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     37631118                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       408281                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           168                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       650897                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3022012                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                277869816                       # num instructions consuming a value
system.cpu0.iew.wb_count                    323542229                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.741543                       # average fanout of values written-back
system.cpu0.iew.wb_producers                206052313                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.275328                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     324463649                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               640680763                       # number of integer regfile reads
system.cpu0.int_regfile_writes              250231978                       # number of integer regfile writes
system.cpu0.ipc                              0.223489                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.223489                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1311      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            228094897     42.65%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1302      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  244      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     42.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           305351994     57.10%     99.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1340778      0.25%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             534790846                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    320                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                640                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          319                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   41109693                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.076871                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2075914      5.05%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      5.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              39032787     94.95%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  991      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             575898908                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2290894974                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    323541910                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        496407930                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 379513903                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                534790846                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3071                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      116891149                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          6592443                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           244                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     75011843                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1173611785                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.455680                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.199653                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          958297858     81.65%     81.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           92669858      7.90%     89.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           38461653      3.28%     92.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           17985251      1.53%     94.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           35776492      3.05%     97.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           20285692      1.73%     99.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            5856783      0.50%     99.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            2658781      0.23%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            1619417      0.14%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1173611785                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.455097                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2487256                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          524531                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           118702454                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1679854                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    600                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      1175114238                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3016355                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              722404156                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            201338155                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              24389947                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                59497045                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             233518935                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               308812                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            524023137                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             390765847                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          301367105                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                143723222                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1651107                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3552296                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            244348182                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               100028958                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       524022825                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         86884                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1195                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                125285801                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1171                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1525793793                       # The number of ROB reads
system.cpu0.rob.rob_writes                  783991480                       # The number of ROB writes
system.cpu0.timesIdled                          16562                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  276                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.494767                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               16196761                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16279008                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2188188                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         27852679                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              4290                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          21032                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           16742                       # Number of indirect misses.
system.cpu1.branchPred.lookups               29554856                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          369                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           464                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2187924                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  13124034                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3330879                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2595                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       47386133                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57195915                       # Number of instructions committed
system.cpu1.commit.committedOps              57196697                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    182990901                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.312566                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.277061                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    165222734     90.29%     90.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7154074      3.91%     94.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4064457      2.22%     96.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       884551      0.48%     96.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       728605      0.40%     97.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       730666      0.40%     97.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        79271      0.04%     97.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       795664      0.43%     98.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3330879      1.82%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    182990901                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4164                       # Number of function calls committed.
system.cpu1.commit.int_insts                 55957020                       # Number of committed integer instructions.
system.cpu1.commit.loads                     13956790                       # Number of loads committed
system.cpu1.commit.membars                       1142                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1142      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        41862692     73.19%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       13957254     24.40%     97.60% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1375369      2.40%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         57196697                       # Class of committed instruction
system.cpu1.commit.refs                      15332623                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57195915                       # Number of Instructions Simulated
system.cpu1.committedOps                     57196697                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.340551                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.340551                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            117718696                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  268                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13800897                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             117184258                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15514665                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 52576084                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2196355                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1071                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2862216                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   29554856                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 17848192                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    170207815                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               616360                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     137343671                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                4393238                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.154684                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          18463582                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          16201051                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.718829                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         190868016                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.719584                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.108688                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               108485897     56.84%     56.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                49599686     25.99%     82.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                22655373     11.87%     94.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3985477      2.09%     96.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3166658      1.66%     98.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   38694      0.02%     98.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2935643      1.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      52      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     536      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           190868016                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         197879                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2325944                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18062266                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.457016                       # Inst execution rate
system.cpu1.iew.exec_refs                    25727606                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1536685                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               54577295                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             25868561                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1592                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3399543                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2432636                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          104170079                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             24190921                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1862891                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             87320097                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                364995                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             34509496                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2196355                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             35125533                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       659859                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          282934                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          983                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         8296                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     11911771                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1056803                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          8296                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1245883                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1080061                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 66011040                       # num instructions consuming a value
system.cpu1.iew.wb_count                     81046410                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.729251                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48138597                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.424180                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      81380834                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               112865728                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61785265                       # number of integer regfile writes
system.cpu1.ipc                              0.299352                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.299352                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1330      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             62625814     70.22%     70.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                2798      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            24933601     27.96%     98.18% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1619285      1.82%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              89182988                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1048291                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.011754                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 221039     21.09%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                826976     78.89%     99.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  276      0.03%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              90229949                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         370613637                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     81046410                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        151151727                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 104167167                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 89182988                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2912                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       46973382                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           331354                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           317                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     31720590                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    190868016                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.467250                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.039842                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          144338688     75.62%     75.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23885892     12.51%     88.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           12468188      6.53%     94.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4415086      2.31%     96.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3534771      1.85%     98.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1140610      0.60%     99.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             566274      0.30%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             272372      0.14%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             246135      0.13%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      190868016                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.466766                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5298214                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          923360                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            25868561                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2432636                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    188                       # number of misc regfile reads
system.cpu1.numCycles                       191065895                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   986951820                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               96224309                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             42699115                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3194090                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18149345                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              17766173                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               249659                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            150809487                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             112294886                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           85450852                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 51909307                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1660038                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2196355                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             22331381                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                42751737                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       150809487                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         57319                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1242                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 11368899                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1239                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   284242501                       # The number of ROB reads
system.cpu1.rob.rob_writes                  217052327                       # The number of ROB writes
system.cpu1.timesIdled                           2415                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         28830563                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2998411                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            34561024                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              11977                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              17280705                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     41995088                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      83710227                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       380579                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       228845                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25340708                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     16902630                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     50676099                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       17131475                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 589065296500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           41916426                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       412222                       # Transaction distribution
system.membus.trans_dist::CleanEvict         41303300                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1496                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            419                       # Transaction distribution
system.membus.trans_dist::ReadExReq             76362                       # Transaction distribution
system.membus.trans_dist::ReadExResp            76360                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      41916428                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    125703013                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              125703013                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2713920512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2713920512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1355                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          41994705                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                41994705    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            41994705                       # Request fanout histogram
system.membus.respLayer1.occupancy       217230567238                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             36.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         95980157162                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   589065296500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 589065296500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 589065296500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 589065296500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 589065296500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   589065296500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 589065296500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 589065296500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 589065296500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 589065296500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 36                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    83788138.888889                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   30472377.150947                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     96244000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   587557110000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1508186500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 589065296500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     94887516                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        94887516                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     94887516                       # number of overall hits
system.cpu0.icache.overall_hits::total       94887516                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16770                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16770                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16770                       # number of overall misses
system.cpu0.icache.overall_misses::total        16770                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1199574000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1199574000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1199574000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1199574000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     94904286                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     94904286                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     94904286                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     94904286                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000177                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000177                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000177                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000177                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 71530.948122                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 71530.948122                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 71530.948122                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 71530.948122                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1176                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.454545                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15378                       # number of writebacks
system.cpu0.icache.writebacks::total            15378                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1391                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1391                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1391                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1391                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15379                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15379                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15379                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15379                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1097315500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1097315500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1097315500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1097315500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000162                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000162                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000162                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000162                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 71351.550816                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 71351.550816                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 71351.550816                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 71351.550816                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15378                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     94887516                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       94887516                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16770                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16770                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1199574000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1199574000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     94904286                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     94904286                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000177                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000177                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 71530.948122                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 71530.948122                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1391                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1391                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15379                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15379                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1097315500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1097315500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000162                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000162                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 71351.550816                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 71351.550816                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 589065296500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           94903144                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15410                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          6158.542764                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        189823950                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       189823950                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 589065296500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     66967348                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        66967348                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     66967348                       # number of overall hits
system.cpu0.dcache.overall_hits::total       66967348                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     35722939                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      35722939                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     35722939                       # number of overall misses
system.cpu0.dcache.overall_misses::total     35722939                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2875469406652                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2875469406652                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2875469406652                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2875469406652                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    102690287                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    102690287                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    102690287                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    102690287                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.347871                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.347871                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.347871                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.347871                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 80493.640421                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 80493.640421                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 80493.640421                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 80493.640421                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    876707031                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       320625                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         19889884                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4724                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    44.078036                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    67.871507                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     23260478                       # number of writebacks
system.cpu0.dcache.writebacks::total         23260478                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     12460443                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     12460443                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     12460443                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     12460443                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     23262496                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     23262496                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     23262496                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     23262496                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 2063042535842                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 2063042535842                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 2063042535842                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 2063042535842                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.226531                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.226531                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.226531                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.226531                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 88685.347258                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88685.347258                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 88685.347258                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88685.347258                       # average overall mshr miss latency
system.cpu0.dcache.replacements              23260477                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     66290054                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       66290054                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     35130176                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     35130176                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2829584834000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2829584834000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    101420230                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    101420230                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.346382                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.346382                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 80545.706176                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 80545.706176                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     11912135                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     11912135                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     23218041                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     23218041                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 2058873689000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2058873689000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.228929                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.228929                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 88675.598816                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88675.598816                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       677294                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        677294                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       592763                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       592763                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  45884572652                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  45884572652                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1270057                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1270057                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.466722                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.466722                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 77407.956725                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77407.956725                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       548308                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       548308                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        44455                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        44455                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4168846842                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4168846842                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.035002                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.035002                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 93776.781959                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 93776.781959                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          715                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          715                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          139                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          139                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6524500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6524500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.162763                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.162763                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 46938.848921                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 46938.848921                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          128                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          128                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       168000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       168000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012881                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012881                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 15272.727273                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15272.727273                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          517                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          517                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          219                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          219                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       952500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       952500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          736                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          736                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.297554                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.297554                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4349.315068                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4349.315068                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          219                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          219                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       734500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       734500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.297554                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.297554                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3353.881279                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3353.881279                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          657                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            657                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          115                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          115                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       515500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       515500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          772                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          772                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.148964                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.148964                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4482.608696                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4482.608696                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          115                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          115                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       400500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       400500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.148964                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.148964                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3482.608696                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3482.608696                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 589065296500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999385                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           90234362                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         23261206                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.879178                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999385                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        228646472                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       228646472                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 589065296500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                2357                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2585891                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 669                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              307542                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2896459                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               2357                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2585891                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                669                       # number of overall hits
system.l2.overall_hits::.cpu1.data             307542                       # number of overall hits
system.l2.overall_hits::total                 2896459                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             13022                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          20673812                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1861                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1737063                       # number of demand (read+write) misses
system.l2.demand_misses::total               22425758                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            13022                       # number of overall misses
system.l2.overall_misses::.cpu0.data         20673812                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1861                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1737063                       # number of overall misses
system.l2.overall_misses::total              22425758                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1046987499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1987231786842                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    160786494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 182749614260                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2171189175095                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1046987499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1987231786842                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    160786494                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 182749614260                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2171189175095                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15379                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        23259703                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2530                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2044605                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25322217                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15379                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       23259703                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2530                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2044605                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25322217                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.846739                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.888825                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.735573                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.849584                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.885616                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.846739                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.888825                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.735573                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.849584                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.885616                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80401.435955                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96123.142981                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86397.901128                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105206.094575                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96816.757547                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80401.435955                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96123.142981                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86397.901128                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105206.094575                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96816.757547                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2352815                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     80673                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.164838                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  18706522                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              412222                       # number of writebacks
system.l2.writebacks::total                    412222                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             61                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         556756                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           6958                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              563804                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            61                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        556756                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          6958                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             563804                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        12961                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     20117056                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1832                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1730105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          21861954                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        12961                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     20117056                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1832                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1730105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     20186148                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         42048102                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    914391999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1755568486708                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    140316494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 165041814312                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1921665009513                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    914391999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1755568486708                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    140316494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 165041814312                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1847786095366                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3769451104879                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.842773                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.864889                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.724111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.846181                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.863351                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.842773                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.864889                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.724111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.846181                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.660522                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70549.494561                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87267.664151                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76591.972707                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95394.102850                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87899.965827                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70549.494561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87267.664151                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76591.972707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95394.102850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 91537.330221                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89646.165358                       # average overall mshr miss latency
system.l2.replacements                       58779708                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       473303                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           473303                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       473303                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       473303                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     24473036                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24473036                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     24473036                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24473036                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     20186148                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       20186148                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1847786095366                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1847786095366                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 91537.330221                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 91537.330221                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             336                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              83                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  419                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           406                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           133                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                539                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     10772500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       936000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     11708500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          742                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          216                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              958                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.547170                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.615741                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.562630                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 26533.251232                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7037.593985                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 21722.634508                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          406                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          133                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           539                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      8124500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2594000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     10718500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.547170                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.615741                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.562630                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20011.083744                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19503.759398                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19885.899814                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.760000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.724138                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        42000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       373999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       415999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.760000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.724138                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        21000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19684.157895                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19809.476190                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             3317                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             4989                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8306                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          39691                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          37299                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               76990                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4038751000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   3867146499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7905897499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        43008                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        42288                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             85296                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.922875                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.882023                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.902621                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101754.831070                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103679.629454                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102687.329510                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data          328                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          300                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              628                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        39363                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        36999                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          76362                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3625873000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3477954999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7103827999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.915248                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.874929                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.895259                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92113.736250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94001.324333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93028.312498                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          2357                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           669                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3026                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        13022                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1861                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            14883                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1046987499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    160786494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1207773993                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15379                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2530                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17909                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.846739                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.735573                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.831035                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80401.435955                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86397.901128                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81151.245918                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           61                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            90                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        12961                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1832                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        14793                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    914391999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    140316494                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1054708493                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.842773                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.724111                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.826009                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70549.494561                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76591.972707                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71297.809302                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2582574                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       302553                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2885127                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     20634121                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1699764                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        22333885                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1983193035842                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 178882467761                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2162075503603                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     23216695                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2002317                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25219012                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.888762                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.848899                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.885597                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96112.310083                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105239.590767                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96806.959631                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       556428                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         6658                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       563086                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     20077693                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1693106                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     21770799                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1751942613708                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 161563859313                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1913506473021                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.864795                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.845573                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.863269                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87258.163261                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 95424.538873                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87893.258902                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 589065296500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 589065296500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    69836579                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  58779772                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.188106                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.697219                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.040058                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       24.401325                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.755800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.100730                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.276519                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000626                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.381271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.027434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.314074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 460937100                       # Number of tag accesses
system.l2.tags.data_accesses                460937100                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 589065296500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        829504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1287771136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        117248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     110728640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1288091840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2687538368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       829504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       117248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        946752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     26382208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        26382208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          12961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       20121424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1730135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     20126435                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            41992787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       412222                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             412222                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1408170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2186126298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           199041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        187973457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2186670727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4562377692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1408170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       199041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1607211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       44786560                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             44786560                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       44786560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1408170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2186126298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          199041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       187973457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2186670727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4607164252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    390608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     12962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  20072373.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1718182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  20120986.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.034501556750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23979                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23979                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            65934762                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             367971                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    41992788                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     412222                       # Number of write requests accepted
system.mem_ctrls.readBursts                  41992788                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   412222                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  66453                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 21614                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1036000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            950288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            933971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            921239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3998518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5796100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           5989999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           4970081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           4998275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           4099089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2385494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1295503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1226701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1171294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1093536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1060247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             21802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             38547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             44980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             30363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            26630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            22507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            21929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22164                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.94                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1436693313776                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               209631675000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2222812095026                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34267.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53017.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 33944465                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  327984                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              41992788                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               412222                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5258487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6676221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 5798131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4168537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2819083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2338847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2017772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1784974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1597273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1444344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1416804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2425134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1255479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 902089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 754988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 605190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 423725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 214755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  21142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   3360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  24396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  26908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  26685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8044488                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    336.663009                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   196.539929                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   345.183360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2825127     35.12%     35.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1865814     23.19%     58.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       781446      9.71%     68.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       476055      5.92%     73.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       336672      4.19%     78.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       256967      3.19%     81.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       211188      2.63%     83.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       184049      2.29%     86.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1107170     13.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8044488                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23979                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1748.459986                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    122.975755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  33135.107605                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535        23963     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.24518e+06-1.31072e+06           16      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23979                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23979                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.289587                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.265127                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.978608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21223     88.51%     88.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              435      1.81%     90.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1367      5.70%     96.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              565      2.36%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              223      0.93%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               81      0.34%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               25      0.10%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               16      0.07%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.03%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.03%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               10      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                5      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23979                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2683285440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4252992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                24998912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2687538432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             26382208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4555.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        42.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4562.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     44.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        35.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    35.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  589065382000                       # Total gap between requests
system.mem_ctrls.avgGap                      13891.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       829568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1284631872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       117248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    109963648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1287743104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     24998912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1408278.513314185897                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2180797068.903549194336                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 199040.752691836795                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 186674802.697361081839                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2186078710.885322093964                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 42438269.829395733774                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        12962                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     20121424                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1832                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1730135                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     20126435                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       412222                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    378243772                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 919903595923                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     64170042                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  93236922372                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1209229162917                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14239353392280                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29180.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45717.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35027.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53889.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     60081.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34542924.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          25316547900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13456056735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        123737192460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          966712680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46499974560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     262669398990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5005790400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       477651673725                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        810.863713                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10482534354                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19670040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 558912722146                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          32121139260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          17072775225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        175616839440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1072261080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46499974560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     265834444260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2340489120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       540557922945                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        917.653656                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3766533820                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19670040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 565628722680                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                322                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          162                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3046496478.395061                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   6146473561.570724                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          162    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        91000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  15617303000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            162                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    95532867000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 493532429500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 589065296500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     17845548                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17845548                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     17845548                       # number of overall hits
system.cpu1.icache.overall_hits::total       17845548                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2644                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2644                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2644                       # number of overall misses
system.cpu1.icache.overall_misses::total         2644                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    180641000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    180641000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    180641000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    180641000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     17848192                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17848192                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     17848192                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17848192                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000148                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000148                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000148                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000148                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 68321.104387                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68321.104387                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 68321.104387                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68321.104387                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2530                       # number of writebacks
system.cpu1.icache.writebacks::total             2530                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          114                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          114                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          114                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          114                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2530                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2530                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2530                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2530                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    172670000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    172670000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    172670000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    172670000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000142                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000142                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000142                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000142                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68249.011858                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68249.011858                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68249.011858                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68249.011858                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2530                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     17845548                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17845548                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2644                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2644                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    180641000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    180641000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     17848192                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17848192                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000148                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000148                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 68321.104387                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68321.104387                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          114                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          114                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2530                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2530                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    172670000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    172670000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68249.011858                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68249.011858                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 589065296500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           17865753                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2562                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          6973.361827                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         35698914                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        35698914                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 589065296500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15619579                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15619579                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15619579                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15619579                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5043234                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5043234                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5043234                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5043234                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 387255028281                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 387255028281                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 387255028281                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 387255028281                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20662813                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20662813                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20662813                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20662813                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.244073                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.244073                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.244073                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.244073                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 76787.043449                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 76787.043449                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 76787.043449                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 76787.043449                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     40489744                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        28598                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           697351                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            430                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    58.062215                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.506977                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2044364                       # number of writebacks
system.cpu1.dcache.writebacks::total          2044364                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2996786                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2996786                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2996786                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2996786                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2046448                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2046448                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2046448                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2046448                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 190621546331                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 190621546331                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 190621546331                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 190621546331                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.099040                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.099040                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.099040                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.099040                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 93147.515271                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93147.515271                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 93147.515271                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93147.515271                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2044364                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14833299                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14833299                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4454946                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4454946                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 341602411000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 341602411000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     19288245                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     19288245                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.230967                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.230967                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 76679.360648                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 76679.360648                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2451004                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2451004                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2003942                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2003942                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 186608586000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 186608586000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.103894                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.103894                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 93120.751998                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93120.751998                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       786280                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        786280                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       588288                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       588288                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  45652617281                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  45652617281                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1374568                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1374568                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.427980                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.427980                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 77602.496194                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 77602.496194                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       545782                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       545782                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        42506                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        42506                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4012960331                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4012960331                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.030923                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.030923                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 94409.267656                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 94409.267656                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          682                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          682                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          155                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          155                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     13363000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     13363000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          837                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          837                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.185185                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.185185                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 86212.903226                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 86212.903226                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           69                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           69                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           86                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           86                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      6634500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      6634500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.102748                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.102748                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 77145.348837                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77145.348837                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          589                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          589                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          209                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          209                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1435000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1435000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.261905                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.261905                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6866.028708                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6866.028708                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          209                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          209                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1226000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1226000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.261905                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.261905                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5866.028708                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5866.028708                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          294                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            294                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          170                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          170                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       901500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       901500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          464                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          464                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.366379                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.366379                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5302.941176                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5302.941176                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          170                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          170                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       731500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       731500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.366379                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.366379                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4302.941176                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4302.941176                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 589065296500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.991675                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           17675942                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2046267                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.638141                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.991675                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999740                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999740                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         43376064                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        43376064                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 589065296500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          25239800                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       885525                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     24849447                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        58367486                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         35383206                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1913                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           427                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2340                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            85522                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           85522                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17909                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25221893                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        46135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     69783768                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6136124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              75973617                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1968384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2977291520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       323840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    261694016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3241277760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        94167375                       # Total snoops (count)
system.tol2bus.snoopTraffic                  26581120                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        119500851                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.148473                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.360914                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              101987054     85.34%     85.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1               17284952     14.46%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 228845      0.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          119500851                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        50673346356                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       34896108471                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23101930                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3072143099                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3810968                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
