m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Modeltech_pe_edu_10.4a/examples
Eacc
Z0 w1550243097
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL
Z5 8C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Acc.vhd
Z6 FC:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Acc.vhd
l0
L5
V27E=ocTKF8fViR:_;66I>2
!s100 `LbgNKY;;lK=9oh_B_of=3
Z7 OP;C;10.4a;61
32
Z8 !s110 1550253812
!i10b 1
Z9 !s108 1550253812.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Acc.vhd|
Z11 !s107 C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Acc.vhd|
!i113 1
Z12 o-work work -2002 -explicit -O0
Z13 tExplicit 1
Abehavioral
R1
R2
R3
DEx4 work 3 acc 0 22 27E=ocTKF8fViR:_;66I>2
l22
L18
V6C@7hR6c>5fO=`kW@8^Sz2
!s100 HJ7OFKR9imkZa2I;zVfhn3
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Earg_el
R0
R1
R2
R3
R4
Z14 8C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Arg_el.vhd
Z15 FC:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Arg_el.vhd
l0
L5
VKY0;UC2]k2`XE0?=fR?GI1
!s100 bFdP9oz0SG:BZF>M91gE_0
R7
32
R8
!i10b 1
R9
Z16 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Arg_el.vhd|
Z17 !s107 C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Arg_el.vhd|
!i113 1
R12
R13
Abehavioral
R1
R2
R3
DEx4 work 6 arg_el 0 22 KY0;UC2]k2`XE0?=fR?GI1
l38
L20
VD3iWifnLPgBA>GYJG^_el1
!s100 =U9]dhPjBYA91:O1Dn?8g2
R7
32
R8
!i10b 1
R9
R16
R17
!i113 1
R12
R13
Eargmax
R0
R1
R2
R3
R4
Z18 8C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Argmax.vhd
Z19 FC:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Argmax.vhd
l0
L5
VJJ>dm;MMVRC`k^9Dh7f:S0
!s100 1Ll3N]jVhGLaz?KzD4BYU3
R7
32
R8
!i10b 1
R9
Z20 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Argmax.vhd|
Z21 !s107 C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Argmax.vhd|
!i113 1
R12
R13
Abehavioral
R1
R2
R3
DEx4 work 6 argmax 0 22 JJ>dm;MMVRC`k^9Dh7f:S0
l82
L25
VQL]gi4l@WPJYekiGVKFig0
!s100 5giAjB:P52LJ?f@_VFPX<2
R7
32
R8
!i10b 1
R9
R20
R21
!i113 1
R12
R13
Ecounter
R0
R1
R2
R3
R4
Z22 8C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Counter.vhd
Z23 FC:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Counter.vhd
l0
L6
V]HL2kIO]GAzlP:oDZY^nS0
!s100 nXAdAH8E2>?jYE[ab9XY>0
R7
32
Z24 !s110 1550253813
!i10b 1
Z25 !s108 1550253813.000000
Z26 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Counter.vhd|
Z27 !s107 C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Counter.vhd|
!i113 1
R12
R13
Abehavioral
R1
R2
R3
DEx4 work 7 counter 0 22 ]HL2kIO]GAzlP:oDZY^nS0
l23
L19
VemzCHQS?J4i_bEKz`26:M2
!s100 DZbhMdNR<@YQgkK8oA3^U0
R7
32
R24
!i10b 1
R25
R26
R27
!i113 1
R12
R13
Ecounter_clean
R0
R1
R2
R3
R4
Z28 8C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Counter_I_0.vhd
Z29 FC:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Counter_I_0.vhd
l0
L6
VmADiD2=nhZ[GloZN<=@am0
!s100 f?[9N:@QIj7=0j[jzQLSf3
R7
32
R24
!i10b 1
R25
Z30 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Counter_I_0.vhd|
Z31 !s107 C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Counter_I_0.vhd|
!i113 1
R12
R13
Abehavioral
R1
R2
R3
DEx4 work 13 counter_clean 0 22 mADiD2=nhZ[GloZN<=@am0
l24
L20
VL9SSbFQjSF8<JgNH1PRXa1
!s100 [JJY@]:6SkmTbGzX6i?Az2
R7
32
R24
!i10b 1
R25
R30
R31
!i113 1
R12
R13
Ecounter_l1
Z32 w1550247118
R1
R2
R3
R4
Z33 8C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Counter_L1.vhd
Z34 FC:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Counter_L1.vhd
l0
L5
V1a_h<5zI@mY`DU5?cUlco1
!s100 Ko:VeII4aJ`XfAQG5VIlk3
R7
32
R24
!i10b 1
R25
Z35 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Counter_L1.vhd|
Z36 !s107 C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Counter_L1.vhd|
!i113 1
R12
R13
Abehavioral
R1
R2
R3
DEx4 work 10 counter_l1 0 22 1a_h<5zI@mY`DU5?cUlco1
l45
L23
V01KYCOz<1WeO39;PTCXFc2
!s100 X=OX62Y;19MAAVH9aXB<h1
R7
32
R24
!i10b 1
R25
R35
R36
!i113 1
R12
R13
Ecounter_l2
Z37 w1550253805
R1
R2
R3
R4
Z38 8C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Counter_L2.vhd
Z39 FC:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Counter_L2.vhd
l0
L5
V@VO=<8ab>I4l_NRXb7JbZ3
!s100 BLTmj`;5e4Vdg32RQmE6`3
R7
32
R24
!i10b 1
R25
Z40 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Counter_L2.vhd|
Z41 !s107 C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Counter_L2.vhd|
!i113 1
R12
R13
Abehavioral
R1
R2
R3
DEx4 work 10 counter_l2 0 22 @VO=<8ab>I4l_NRXb7JbZ3
l47
L23
V0=_YV;3gP=XOZCR9@Y3;=2
!s100 7DKEZ4TjQ?3DfgXbLCiFn0
R7
32
R24
!i10b 1
R25
R40
R41
!i113 1
R12
R13
Ecounter_l3
Z42 w1550252314
R1
R2
R3
R4
Z43 8C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Counter_L3.vhd
Z44 FC:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Counter_L3.vhd
l0
L5
V1HTcH<n]:kb2a<A[=UBd[3
!s100 oIe_g=4[Igd9YL_T:Ti?^3
R7
32
R24
!i10b 1
R25
Z45 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Counter_L3.vhd|
Z46 !s107 C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Counter_L3.vhd|
!i113 1
R12
R13
Abehavioral
R1
R2
R3
DEx4 work 10 counter_l3 0 22 1HTcH<n]:kb2a<A[=UBd[3
l34
L15
VbW>iV]27ECX=0MQmf]E<a3
!s100 4JFJ@9jc91UJC30EA`7mF2
R7
32
R24
!i10b 1
R25
R45
R46
!i113 1
R12
R13
Ecreateword
R0
R1
R2
R3
R4
Z47 8C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/CreateWord.vhd
Z48 FC:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/CreateWord.vhd
l0
L5
V>kJmdL<6MlC]EXn1zI[LB2
!s100 mBLc0[a[2`HNmXP>z>_l21
R7
32
R24
!i10b 1
R25
Z49 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/CreateWord.vhd|
Z50 !s107 C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/CreateWord.vhd|
!i113 1
R12
R13
Abehavioral
R1
R2
R3
DEx4 work 10 createword 0 22 >kJmdL<6MlC]EXn1zI[LB2
l87
L21
V9?5k0EUk2W[bJmR_7N^hh1
!s100 XgV>N1Ul_aE;XI01;oaXV2
R7
32
R24
!i10b 1
R25
R49
R50
!i113 1
R12
R13
Edualport_ram
R0
Z51 DPx4 ieee 16 std_logic_textio 0 22 V5TSK`;aJKC<l]CEg1>mz1
Z52 DPx8 synopsys 10 attributes 0 22 liCm]LV3<lX4Zl>o6^8IV1
Z53 DPx4 ieee 14 std_logic_misc 0 22 BLzBaQbXS>Q1z>5YO]m[52
Z54 DPx4 work 9 utils_pkg 0 22 06B0TIS229X;1MT3Y:DJO0
R1
R2
R3
R4
Z55 8C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/DualPort_RAM.vhd
Z56 FC:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/DualPort_RAM.vhd
l0
L6
VNnaeMUOLfGFG=JMEde7B^3
!s100 K7IPAFj?69:N8j:_V[bk63
R7
32
R24
!i10b 1
R25
Z57 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/DualPort_RAM.vhd|
Z58 !s107 C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/DualPort_RAM.vhd|
!i113 1
R12
R13
Artl
R51
R52
R53
R54
R1
R2
R3
DEx4 work 12 dualport_ram 0 22 NnaeMUOLfGFG=JMEde7B^3
l35
L27
VMJBQ=HBe;0ReMj592_eN61
!s100 ]YXlWZQBBYcV17USI@L=O2
R7
32
R24
!i10b 1
R25
R57
R58
!i113 1
R12
R13
Efcnn_top_unit
Z59 w1550253778
R51
R52
R53
R54
R1
R2
R3
R4
Z60 8C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/FCNN_top_unit.vhd
Z61 FC:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/FCNN_top_unit.vhd
l0
L7
VS:6bRmZmYUok6ECk2?mJS1
!s100 oLe;iP0`lJVbZlE0fO=c_1
R7
32
Z62 !s110 1550253814
!i10b 1
R25
Z63 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/FCNN_top_unit.vhd|
Z64 !s107 C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/FCNN_top_unit.vhd|
!i113 1
R12
R13
Abehavioral
R51
R52
R53
R54
R1
R2
R3
Z65 DEx4 work 13 fcnn_top_unit 0 22 S:6bRmZmYUok6ECk2?mJS1
l400
L37
VNMXn6JdX^HE7CK>>2J^940
!s100 ChUEgSEF]h3G^=FT7]GJ@0
R7
32
R62
!i10b 1
R25
R63
R64
!i113 1
R12
R13
Efsm
Z66 w1550252167
R1
R2
R3
R4
Z67 8C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/FSM.vhd
Z68 FC:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/FSM.vhd
l0
L5
VPiFHP1kSF5b>_aKYZ;;CN3
!s100 Z:ebc[]G^SMT37B3e2`H:3
R7
32
R62
!i10b 1
Z69 !s108 1550253814.000000
Z70 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/FSM.vhd|
Z71 !s107 C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/FSM.vhd|
!i113 1
R12
R13
Abehavioral
R1
R2
R3
DEx4 work 3 fsm 0 22 PiFHP1kSF5b>_aKYZ;;CN3
l43
L38
VFGc1iz9i72Dbi@N2<@f?@1
!s100 5Mz>[n>W9]>OF<Kg_2F2c3
R7
32
R62
!i10b 1
R69
R70
R71
!i113 1
R12
R13
Egeneric_lut_unit
R0
R51
R52
R53
R54
R1
R2
R3
R4
Z72 8C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/generic_LUT_unit.vhd
Z73 FC:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/generic_LUT_unit.vhd
l0
L9
V5;6^:BbSadT63`1]ZTz4X1
!s100 PbM6CG_[VUmMko=h@:K5O0
R7
32
R62
!i10b 1
R69
Z74 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/generic_LUT_unit.vhd|
Z75 !s107 C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/generic_LUT_unit.vhd|
!i113 1
R12
R13
Abehavioral
R51
R52
R53
R54
R1
R2
R3
DEx4 work 16 generic_lut_unit 0 22 5;6^:BbSadT63`1]ZTz4X1
l62
L25
VEGD4=_0WFIQ0?E8E<geQV1
!s100 nJcAESc8OKRm<=K?=a0a;1
R7
32
R62
!i10b 1
R69
R74
R75
!i113 1
R12
R13
Eneuroncombinator
R0
R1
R2
R3
R4
Z76 8C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/NeuronCombinator.vhd
Z77 FC:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/NeuronCombinator.vhd
l0
L5
VOjPXA?>7Nj5ni[[=A5]ji3
!s100 HD`PlXS<fAYadhKiGh5>Z0
R7
32
R62
!i10b 1
R69
Z78 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/NeuronCombinator.vhd|
Z79 !s107 C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/NeuronCombinator.vhd|
!i113 1
R12
R13
Abehavioral
R1
R2
R3
DEx4 work 16 neuroncombinator 0 22 OjPXA?>7Nj5ni[[=A5]ji3
l23
L21
VRakN`bfm<SDLYb;4=8;:@1
!s100 QAKRoiT]^ZFfg77795eMO0
R7
32
R62
!i10b 1
R69
R78
R79
!i113 1
R12
R13
Eram_b_1
R0
R51
R52
R53
R54
R1
R2
R3
R4
Z80 8C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Ram_b_1.vhd
Z81 FC:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Ram_b_1.vhd
l0
L6
VD[XDTL741m`:U_R[_WG6h2
!s100 YB3<^R<hXU6njl1K8R;0>0
R7
32
R62
!i10b 1
R69
Z82 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Ram_b_1.vhd|
Z83 !s107 C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Ram_b_1.vhd|
!i113 1
R12
R13
Abehavioral
R51
R52
R53
R54
R1
R2
R3
DEx4 work 7 ram_b_1 0 22 D[XDTL741m`:U_R[_WG6h2
l39
L20
Va08MCGH5<7QUnML^Ojg7@0
!s100 MRP]^H`>PnONjDz_Qhz^00
R7
32
R62
!i10b 1
R69
R82
R83
!i113 1
R12
R13
Eram_b_2
Z84 w1550249164
R51
R52
R53
R54
R1
R2
R3
R4
Z85 8C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Ram_b_2.vhd
Z86 FC:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Ram_b_2.vhd
l0
L6
V@9o9e]@WdTP>nL0djecS43
!s100 _AA11l<V3UELFK3<jWLC?2
R7
32
R62
!i10b 1
R69
Z87 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Ram_b_2.vhd|
Z88 !s107 C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Ram_b_2.vhd|
!i113 1
R12
R13
Abehavioral
R51
R52
R53
R54
R1
R2
R3
DEx4 work 7 ram_b_2 0 22 @9o9e]@WdTP>nL0djecS43
l39
L20
VFEV>oHhX6W7U_F]C8PSUQ1
!s100 hIBim@RC75@GBAKdaKPE>3
R7
32
R62
!i10b 1
R69
R87
R88
!i113 1
R12
R13
Eram_b_3
R0
R51
R52
R53
R54
R1
R2
R3
R4
Z89 8C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Ram_b_3.vhd
Z90 FC:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Ram_b_3.vhd
l0
L7
VVAI0hi`S`2fEdn5hKeHJH0
!s100 2gVBKVIbWS5_QPdT2YK7E0
R7
32
R62
!i10b 1
R69
Z91 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Ram_b_3.vhd|
Z92 !s107 C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Ram_b_3.vhd|
!i113 1
R12
R13
Abehavioral
R51
R52
R53
R54
R1
R2
R3
DEx4 work 7 ram_b_3 0 22 VAI0hi`S`2fEdn5hKeHJH0
l40
L21
VdPgWIHC7eY0K>;[JVZCPb2
!s100 =47ES<lbb9Q_B@<0cJAl10
R7
32
R62
!i10b 1
R69
R91
R92
!i113 1
R12
R13
Eram_w_1
R0
R52
R53
R54
R51
R1
R2
R3
R4
Z93 8C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Ram_W_1.vhd
Z94 FC:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Ram_W_1.vhd
l0
L8
V]6C77=132c4YnXa2G0kOJ1
!s100 [Zo2@J9=VJXzHnX_Q14jf0
R7
32
R62
!i10b 1
R69
Z95 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Ram_W_1.vhd|
Z96 !s107 C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Ram_W_1.vhd|
!i113 1
R12
R13
Abehavioral
R52
R53
R54
R51
R1
R2
R3
DEx4 work 7 ram_w_1 0 22 ]6C77=132c4YnXa2G0kOJ1
l41
L21
VhD8@HdJb?TmHU>8;[F2eN2
!s100 MldnFLTb>P1;WEhe2;fRP1
R7
32
R62
!i10b 1
R69
R95
R96
!i113 1
R12
R13
Eram_w_2
Z97 w1550253081
R52
R53
R54
R51
R1
R2
R3
R4
Z98 8C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Ram_W_2.vhd
Z99 FC:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Ram_W_2.vhd
l0
L8
Vl3DWGh3@@=6Fk_fJ66fnU0
!s100 Z1NdPjJ>^N8doC>]CBeT03
R7
32
Z100 !s110 1550253815
!i10b 1
Z101 !s108 1550253815.000000
Z102 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Ram_W_2.vhd|
Z103 !s107 C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Ram_W_2.vhd|
!i113 1
R12
R13
Abehavioral
R52
R53
R54
R51
R1
R2
R3
DEx4 work 7 ram_w_2 0 22 l3DWGh3@@=6Fk_fJ66fnU0
l41
L21
V=FCm1CAQc[`6TaTff7]8>1
!s100 V=DT4VhzHW1Y06O3>Bh;i1
R7
32
R100
!i10b 1
R101
R102
R103
!i113 1
R12
R13
Eram_w_3
R0
R52
R53
R54
R51
R1
R2
R3
R4
Z104 8C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Ram_W_3.vhd
Z105 FC:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Ram_W_3.vhd
l0
L8
VSLWEW`hd?ofoTo6Z0542j3
!s100 Hc9aZKfifX[F9Q]cEDRDH3
R7
32
R100
!i10b 1
R101
Z106 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Ram_W_3.vhd|
Z107 !s107 C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/Ram_W_3.vhd|
!i113 1
R12
R13
Abehavioral
R52
R53
R54
R51
R1
R2
R3
DEx4 work 7 ram_w_3 0 22 SLWEW`hd?ofoTo6Z0542j3
l41
L21
VfX2HN@DZ0TRIhQjVg=7Q^2
!s100 7oo=7UG_7N9dTULMP30@k0
R7
32
R100
!i10b 1
R101
R106
R107
!i113 1
R12
R13
Eregwen
R0
R1
R2
R3
R4
Z108 8C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/RegWLoad.vhd
Z109 FC:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/RegWLoad.vhd
l0
L5
VX_WiC?=WJ>>nY_CZnL[HX2
!s100 kD=YR2jSZQFNKf5C7ghg80
R7
32
R100
!i10b 1
R101
Z110 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/RegWLoad.vhd|
Z111 !s107 C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/RegWLoad.vhd|
!i113 1
R12
R13
Abehavioral
R1
R2
R3
DEx4 work 6 regwen 0 22 X_WiC?=WJ>>nY_CZnL[HX2
l20
L18
ViD_kn[AS4UWhzdkI1U1A12
!s100 [R7G8_HDzWlLoXnVa69A_1
R7
32
R100
!i10b 1
R101
R110
R111
!i113 1
R12
R13
Eshiftreg_0
R0
R1
R2
R3
R4
Z112 8C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/ShiftReg.vhd
Z113 FC:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/ShiftReg.vhd
l0
L5
VcbW5DQWOTMeYcoc`L;Z?I0
!s100 F_z@5^S3YeC0c7?AFZDSj1
R7
32
R100
!i10b 1
R101
Z114 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/ShiftReg.vhd|
Z115 !s107 C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/ShiftReg.vhd|
!i113 1
R12
R13
Abehavioral
R1
R2
R3
DEx4 work 10 shiftreg_0 0 22 cbW5DQWOTMeYcoc`L;Z?I0
l41
L19
V0m8W9zQ:_NJMchlG2??V>1
!s100 5BVdAj3`DA4b9DMILJ4O[2
R7
32
R100
!i10b 1
R101
R114
R115
!i113 1
R12
R13
Esingleport_ram
R0
R51
R52
R53
R54
R1
R2
R3
R4
Z116 8C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/SinglePort_RAM.vhd
Z117 FC:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/SinglePort_RAM.vhd
l0
L7
Vf2PTk0n><ZRVR[:nM0U;21
!s100 ;a0T[diN_aOYgd^A00gjz1
R7
32
R100
!i10b 1
R101
Z118 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/SinglePort_RAM.vhd|
Z119 !s107 C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/SinglePort_RAM.vhd|
!i113 1
R12
R13
Abehavioral
R51
R52
R53
R54
R1
R2
R3
DEx4 work 14 singleport_ram 0 22 f2PTk0n><ZRVR[:nM0U;21
l31
L23
V7VS7o4NzT@A<^5Fb>f9QE1
!s100 32:B1JBn85@Ooo>8]6N2e1
R7
32
R100
!i10b 1
R101
R118
R119
!i113 1
R12
R13
Esubneurone_l1
R0
R1
R2
R3
R4
Z120 8C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/SubNeurone_L1.vhd
Z121 FC:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/SubNeurone_L1.vhd
l0
L5
V[j`BP1d:REe@_Bl^kN0QO2
!s100 ?m8d7KzRE6KSXladNh>]50
R7
32
R100
!i10b 1
R101
Z122 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/SubNeurone_L1.vhd|
Z123 !s107 C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/SubNeurone_L1.vhd|
!i113 1
R12
R13
Abehavioral
R1
R2
R3
DEx4 work 13 subneurone_l1 0 22 [j`BP1d:REe@_Bl^kN0QO2
l56
L18
VYQZ6;BhSKOQWn@z>^X8AO3
!s100 YL_oVNJYUY:RdgR5TMPbd0
R7
32
R100
!i10b 1
R101
R122
R123
!i113 1
R12
R13
Esubneurone_l2
Z124 w1550248699
R1
R2
R3
R4
Z125 8C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/SubNeurone_L2.vhd
Z126 FC:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/SubNeurone_L2.vhd
l0
L5
V<D4[31NBgOY7JKeOLGMce1
!s100 ;lZc^YUS`F4L_U;8gNEZb2
R7
32
R100
!i10b 1
R101
Z127 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/SubNeurone_L2.vhd|
Z128 !s107 C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/SubNeurone_L2.vhd|
!i113 1
R12
R13
Abehavioral
R1
R2
R3
DEx4 work 13 subneurone_l2 0 22 <D4[31NBgOY7JKeOLGMce1
l55
L18
V77C?[VP`ZEj2RC_dB^9kU2
!s100 Kd020oOmA9nFJaP5^I80L3
R7
32
R100
!i10b 1
R101
R127
R128
!i113 1
R12
R13
Esubneurone_l3
R0
R1
R2
R3
R4
Z129 8C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/SubNeurone_L3.vhd
Z130 FC:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/SubNeurone_L3.vhd
l0
L5
Vbm`mABjobU9E?`0988Pa01
!s100 02;QkjBE^hjI6B=bOg;GF3
R7
32
R100
!i10b 1
R101
Z131 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/SubNeurone_L3.vhd|
Z132 !s107 C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/SubNeurone_L3.vhd|
!i113 1
R12
R13
Abehavioral
R1
R2
R3
DEx4 work 13 subneurone_l3 0 22 bm`mABjobU9E?`0988Pa01
l54
L17
V=8ET9<f`^4nD2Ba9LSeV71
!s100 @>[0;QaB8>md=a=5<_Nc21
R7
32
R100
!i10b 1
R101
R131
R132
!i113 1
R12
R13
Etestbench_argmax
R0
R1
R2
R3
R4
Z133 8C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/testbench_argmax.vhd
Z134 FC:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/testbench_argmax.vhd
l0
L4
VBnFFn=99>N<O;hZTE^n_50
!s100 mBkaL[WmH3anITBXo^WT;2
R7
32
Z135 !s110 1550253816
!i10b 1
Z136 !s108 1550253816.000000
Z137 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/testbench_argmax.vhd|
Z138 !s107 C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/testbench_argmax.vhd|
!i113 1
R12
R13
Atestbench_argmax
R1
R2
R3
DEx4 work 16 testbench_argmax 0 22 BnFFn=99>N<O;hZTE^n_50
l44
L7
V71N[m1ZYRgA=;BO0QYJ^o0
!s100 0___b5IZ<6zO9lnEgjZ=91
R7
32
R135
!i10b 1
R136
R137
R138
!i113 1
R12
R13
Etestbench_createword
Z139 w1550243098
R1
R2
R3
R4
Z140 8C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/testbench_createword.vhd
Z141 FC:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/testbench_createword.vhd
l0
L5
VLUC:H7_OMJkT03>Tc^;<?3
!s100 gnISCF>Wo0zD_h]]m1b[62
R7
32
R135
!i10b 1
R136
Z142 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/testbench_createword.vhd|
Z143 !s107 C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/testbench_createword.vhd|
!i113 1
R12
R13
Atestbench_createword
R1
R2
R3
DEx4 work 20 testbench_createword 0 22 LUC:H7_OMJkT03>Tc^;<?3
l29
L8
VLRiDlz8<_lYPk_<I]Ni3^1
!s100 _;fn1[A5DgGa8Vi2f_J`?0
R7
32
R135
!i10b 1
R136
R142
R143
!i113 1
R12
R13
Etestbench_fsm
R139
R1
R2
R3
R4
Z144 8C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/testbench_fsm.vhd
Z145 FC:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/testbench_fsm.vhd
l0
L4
VQeCZJm5:DTEA>_j:CO@Bo2
!s100 zzDh^M@EN81JbRF=LJ:NM3
R7
32
R135
!i10b 1
R136
Z146 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/testbench_fsm.vhd|
Z147 !s107 C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/testbench_fsm.vhd|
!i113 1
R12
R13
Atb_fsm
R1
R2
R3
DEx4 work 13 testbench_fsm 0 22 QeCZJm5:DTEA>_j:CO@Bo2
l60
L7
V]Nn3BY9A01H?b_TgMCo6n1
!s100 hfcnIab1G<cMO<f9ZK]eS2
R7
32
R135
!i10b 1
R136
R146
R147
!i113 1
R12
R13
Etestbench_mnist_fcnn
R0
R51
R52
R53
R54
Z148 DPx4 ieee 9 math_real 0 22 Sk6CSihbPL<f[^Shm]=KX0
R1
R2
R3
R4
Z149 8C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/testbench_MNIST_FCNN.vhd
Z150 FC:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/testbench_MNIST_FCNN.vhd
l0
L11
ViWJ6=ijVZ:N3Jl3Ye=9UG0
!s100 >X@TE<9ZcLUC]`D7e[_NB2
R7
32
R135
!i10b 1
R136
Z151 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/testbench_MNIST_FCNN.vhd|
Z152 !s107 C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/testbench_MNIST_FCNN.vhd|
!i113 1
R12
R13
Abehavioral
R65
R51
R52
R53
R54
R148
R1
R2
R3
DEx4 work 20 testbench_mnist_fcnn 0 22 iWJ6=ijVZ:N3Jl3Ye=9UG0
l76
L14
V@]l`^9RzGXemG;cLKSj5c0
!s100 nK5][I`=lP9@QQB]TYDVD0
R7
32
R135
!i10b 1
R136
R151
R152
!i113 1
R12
R13
Etestbench_ram_w_3
R0
R1
R2
R3
R4
Z153 8C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/testbench_Ram_3.vhd
Z154 FC:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/testbench_Ram_3.vhd
l0
L5
VlG4S3WX2;K8cIhCBh>o`I2
!s100 XeOLB^3F90kbS4dccBKdS3
R7
32
R135
!i10b 1
R136
Z155 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/testbench_Ram_3.vhd|
Z156 !s107 C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/testbench_Ram_3.vhd|
!i113 1
R12
R13
Atb_ram_3
R1
R2
R3
Z157 DEx4 work 17 testbench_ram_w_3 0 22 lG4S3WX2;K8cIhCBh>o`I2
l10
L8
Z158 VBgFX>hJKHk_V9?2XkXMMH1
Z159 !s100 KdP[4XbGdSfc]F]bOP6k10
R7
32
R135
!i10b 1
R136
R155
R156
!i113 1
R12
R13
Putils_pkg
R51
R52
R53
R1
R2
R3
R139
R4
Z160 8C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/utils_pkg.vhd
Z161 FC:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/utils_pkg.vhd
l0
L14
V06B0TIS229X;1MT3Y:DJO0
!s100 YFO868M1INK]SL2K]l_S;3
R7
32
b1
R8
!i10b 1
R9
Z162 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/utils_pkg.vhd|
Z163 !s107 C:/Users/Paul-Louis/Desktop/Cours/Filiere1/404/Implem/MNIST-FPGA-master/VHDL/utils_pkg.vhd|
!i113 1
R12
R13
Bbody
R54
R51
R52
R53
R1
R2
R3
l0
L78
VK:[QD2Fc^1Kh:V<[zh:<e1
!s100 1l=B^OU3<CJm`6:geMWJi1
R7
32
R8
!i10b 1
R9
R162
R163
!i113 1
R12
R13
nbody
