[{"DBLP title": "F-E3D: FPGA-based Acceleration of an Efficient 3D Convolutional Neural Network for Human Action Recognition.", "DBLP authors": ["Hongxiang Fan", "Cheng Luo", "Chenglong Zeng", "Martin Ferianc", "Zhiqiang Que", "Shuanglong Liu", "Xinyu Niu", "Wayne Luk"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.00-44", "OA papers": [{"PaperId": "https://openalex.org/W2971769886", "PaperTitle": "F-E3D: FPGA-based Acceleration of an Efficient 3D Convolutional Neural Network for Human Action Recognition", "Year": 2019, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Imperial College London": 5.0, "Fudan University": 1.0, "Tianjin University": 1.0, "Corerain Technologies Ltd.": 1.0}, "Authors": ["Hongxiang Fan", "Cheng Luo", "Chenglong Zeng", "Martin Ferianc", "Zhiqiang Que", "Shuanglong Liu", "Xinyu Niu", "Wayne Luk"]}]}, {"DBLP title": "LP-BNN: Ultra-low-Latency BNN Inference with Layer Parallelism.", "DBLP authors": ["Tong Geng", "Tianqi Wang", "Chunshu Wu", "Chen Yang", "Shuaiwen Leon Song", "Ang Li", "Martin C. Herbordt"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.00-43", "OA papers": [{"PaperId": "https://openalex.org/W2971542763", "PaperTitle": "LP-BNN: Ultra-low-Latency BNN Inference with Layer Parallelism", "Year": 2019, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Pacific Northwest National Laboratory": 3.0, "Boston University": 4.0}, "Authors": ["Tong Geng", "Tianqi Wang", "Chunshu Wu", "Chen Yang", "Shuaiwen Leon Song", "Ang Li", "Martin C. Herbordt"]}]}, {"DBLP title": "Efficient Weight Reuse for Large LSTMs.", "DBLP authors": ["Zhiqiang Que", "Thomas Nugent", "Shuanglong Liu", "Li Tian", "Xinyu Niu", "Yongxin Zhu", "Wayne Luk"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.00-42", "OA papers": [{"PaperId": "https://openalex.org/W2971507840", "PaperTitle": "Efficient Weight Reuse for Large LSTMs", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Imperial College London": 4.0, "Chinese Academy of Sciences": 2.0, "Corerain Technologies, China": 1.0}, "Authors": ["Zhiqiang Que", "Thomas Nugent", "Shuanglong Liu", "Li Tian", "Xinyu Niu", "Yongxin Zhu", "Wayne Luk"]}]}, {"DBLP title": "Photonic Processor for Fully Discretized Neural Networks.", "DBLP authors": ["Jeff Anderson", "Shuai Sun", "Yousra Al-Kabani", "Volker J. Sorger", "Tarek A. El-Ghazawi"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.00-41", "OA papers": [{"PaperId": "https://openalex.org/W2971609419", "PaperTitle": "Photonic Processor for Fully Discretized Neural Networks", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"George Washington University": 5.0}, "Authors": ["Jeff Anderson", "Shuai Sun", "Yousra Alkabani", "Volker J. Sorger", "Tarek El-Ghazawi"]}]}, {"DBLP title": "Maestro: A Memory-on-Logic Architecture for Coordinated Parallel Use of Many Systolic Arrays.", "DBLP authors": ["H. T. Kung", "Bradley McDanel", "Sai Qian Zhang", "Xin Dong", "Chih-Chiang Chen"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.00-31", "OA papers": [{"PaperId": "https://openalex.org/W2972054167", "PaperTitle": "Maestro: A Memory-on-Logic Architecture for Coordinated Parallel Use of Many Systolic Arrays", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Harvard University Press": 4.0, "MediaTek (China)": 1.0}, "Authors": ["Hsiang-Tsung Kung", "Bradley McDanel", "Sai Zhang", "Xin Luna Dong", "Chih-Chiang Chen"]}]}, {"DBLP title": "Sparstition: A Partitioning Scheme for Large-Scale Sparse Matrix Vector Multiplication on FPGA.", "DBLP authors": ["Bj\u00f6rn Sigurbergsson", "Tom Hogervorst", "Tong Dong Qiu", "Razvan Nane"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.00-30", "OA papers": [{"PaperId": "https://openalex.org/W2971441423", "PaperTitle": "Sparstition: A Partitioning Scheme for Large-Scale Sparse Matrix Vector Multiplication on FPGA", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"TU delft": 2.0, "Big Data Accelerate B.V.": 2.0}, "Authors": ["Bjorn Sigurbergsson", "Tom Hogervorst", "Tong Qiu", "Razvan Nane"]}]}, {"DBLP title": "End-to-end Dynamic Stream Processing on Maxeler HLS Platforms.", "DBLP authors": ["Charalampos Kritikakis", "Dirk Koch"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.00-29", "OA papers": [{"PaperId": "https://openalex.org/W2971535870", "PaperTitle": "End-to-end Dynamic Stream Processing on Maxeler HLS Platforms", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Manchester": 2.0}, "Authors": ["Charalampos Kritikakis", "Dirk Koch"]}]}, {"DBLP title": "Sparse Matrix to Matrix Multiplication: A Representation and Architecture for Acceleration.", "DBLP authors": ["Sharad Malik", "Pareesa Ameneh Golnari"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.00-28", "OA papers": [{"PaperId": "https://openalex.org/W2971525872", "PaperTitle": "Sparse Matrix to Matrix Multiplication: A Representation and Architecture for Acceleration", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Princeton University": 1.0, "Google (United States)": 1.0}, "Authors": ["Sharad Malik", "Pareesa Ameneh Golnari"]}]}, {"DBLP title": "HelmGemm: Managing GPUs and FPGAs for Transprecision GEMM Workloads in Containerized Environments.", "DBLP authors": ["Dionysios Diamantopoulos", "Christoph Hagleitner"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.00-27", "OA papers": [{"PaperId": "https://openalex.org/W2971871945", "PaperTitle": "HelmGemm: Managing GPUs and FPGAs for Transprecision GEMM Workloads in Containerized Environments", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"IBM Research - Zurich": 2.0}, "Authors": ["Dionysios Diamantopoulos", "Christoph Hagleitner"]}]}, {"DBLP title": "Error Analysis of the Square Root Operation for the Purpose of Precision Tuning: A Case Study on K-means.", "DBLP authors": ["Oumaima Matoussi", "Yves Durand", "Olivier Sentieys", "Anca Molnos"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.00-26", "OA papers": [{"PaperId": "https://openalex.org/W2961725401", "PaperTitle": "Error Analysis of the Square Root Operation for the Purpose of Precision Tuning: A Case Study on K-means", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"CEA LETI": 3.0, "French Institute for Research in Computer Science and Automation": 1.0}, "Authors": ["Oumaima Matoussi", "Yves Durand", "Olivier Sentieys", "Anca Molnos"]}]}, {"DBLP title": "FPGA Architectures for Real-time Dense SLAM.", "DBLP authors": ["Quentin Gautier", "Alric Althoff", "Ryan Kastner"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.00-25", "OA papers": [{"PaperId": "https://openalex.org/W2971714504", "PaperTitle": "FPGA Architectures for Real-time Dense SLAM", "Year": 2019, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of California, San Diego": 3.0}, "Authors": ["Q. Gautier", "Alric Althoff", "Ryan Kastner"]}]}, {"DBLP title": "Customisable Control Policy Learning for Robotics.", "DBLP authors": ["Ce Guo", "Wayne Luk", "Stanley Qing Shui Loh", "Alexander Warren", "Joshua M. Levine"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.00-24", "OA papers": [{"PaperId": "https://openalex.org/W2971573826", "PaperTitle": "Customisable Control Policy Learning for Robotics", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Imperial College London": 3.0, "Intel (United Kingdom)": 2.0}, "Authors": ["Ce Guo", "Wayne Luk", "Stanley Qing Shui Loh", "Alexander Warren", "Joshua M. Levine"]}]}, {"DBLP title": "Resilient Neural Network Training for Accelerators with Computing Errors.", "DBLP authors": ["Dawen Xu", "KouZi Xing", "Cheng Liu", "Ying Wang", "Yulin Dai", "Long Cheng", "Huawei Li", "Lei Zhang"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.00-23", "OA papers": [{"PaperId": "https://openalex.org/W2971653768", "PaperTitle": "Resilient Neural Network Training for Accelerators with Computing Errors", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Chinese Academy of Sciences": 2.5, "Institute of Computing Technology": 2.5, "Hefei University of Technology": 2.0, "University College Dublin": 1.0}, "Authors": ["Dawen Xu", "Kouzi Xing", "Cheng Liu", "Ying Wang", "Yulin Dai", "Long Cheng", "Huawei Li", "Lei Zhang"]}]}, {"DBLP title": "VLIW Based Runtime Reconfigurable Machine Vision Coprocessor Architecture for Edge Computing.", "DBLP authors": ["Dilshan Kumarathunga", "Omega Gamage", "Asitha Samarasinghe", "Nipuna Saranga", "Ranga Rodrigo", "Ajith A. Pasqual"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.00-22", "OA papers": [{"PaperId": "https://openalex.org/W2972186783", "PaperTitle": "VLIW Based Runtime Reconfigurable Machine Vision Coprocessor Architecture for Edge Computing", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Moratuwa": 6.0}, "Authors": ["Dineesha Kumarathunga", "O Gamage", "Asitha Samarasinghe", "Nisha Saranga", "Ranga Rodrigo", "Ajith Pasqual"]}]}, {"DBLP title": "PAI-FCNN: FPGA Based Inference System for Complex CNN Models.", "DBLP authors": ["Lixue Xia", "Lansong Diao", "Zhao Jiang", "Hao Liang", "Kai Chen", "Li Ding", "Shunli Dou", "Zibin Su", "Meng Sun", "Jiansong Zhang", "Wei Lin"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.00-21", "OA papers": [{"PaperId": "https://openalex.org/W2972295109", "PaperTitle": "PAI-FCNN: FPGA Based Inference System for Complex CNN Models", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Alibaba Group (United States)": 11.0}, "Authors": ["Lixue Xia", "Lansong Diao", "Zhao Jiang", "Hao Liang", "Kai Chen", "Li Ding", "Shunli Dou", "Zibin Su", "Meng Sun", "Jiansong Zhang", "Wei Lin"]}]}, {"DBLP title": "Event-Based Re-configurable Hierarchical Processors for Smart Image Sensors.", "DBLP authors": ["Pankaj Bhowmik", "Md Jubaer Hossain Pantho", "Christophe Bobda"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.00-20", "OA papers": [{"PaperId": "https://openalex.org/W2972108532", "PaperTitle": "Event-Based Re-configurable Hierarchical Processors for Smart Image Sensors", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Florida": 3.0}, "Authors": ["Pankaj Kumar Bhowmik", "Jubaer Hossain Pantho", "Christophe Bobda"]}]}, {"DBLP title": "OpenVX Graph Optimization for Visual Processor Units.", "DBLP authors": ["Madushan Abeysinghe", "Jesse Villarreal", "Lucas Weaver", "Jason D. Bakos"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.00-19", "OA papers": [{"PaperId": "https://openalex.org/W2971920253", "PaperTitle": "OpenVX Graph Optimization for Visual Processor Units", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of South Carolina": 2.0, "Texas Instruments (United States)": 2.0}, "Authors": ["Madushan Abeysinghe", "Jesse Villarreal", "Lucas Weaver", "Jason D. Bakos"]}]}, {"DBLP title": "Application Specific Architecture for Hardware Accelerating HOG-SVM to Achieve High Throughput on HD Frames.", "DBLP authors": ["Piyumal Ranawaka", "Mongkol Ekpanyapong", "Adriano Tavares", "Jorge Cabral", "Krit Athikulwongse", "Vitor Alberto Silva"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.00-18", "OA papers": [{"PaperId": "https://openalex.org/W2971839308", "PaperTitle": "Application Specific Architecture for Hardware Accelerating HOG-SVM to Achieve High Throughput on HD Frames", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Moratuwa": 1.0, "Asian Institute of Technology": 1.0, "University of Minho": 3.0, "National Electronics and Computer Technology Center": 1.0}, "Authors": ["Piyumal Ranawaka", "Mongkol Ekpanyapong", "Adriano Tavares", "Jorge Cabral", "Krit Athikulwongse", "Vitor Silva"]}]}, {"DBLP title": "Real Processing-in-Memory with Memristive Memory Processing Unit (mMPU).", "DBLP authors": ["Shahar Kvatinsky"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.00-10", "OA papers": [{"PaperId": "https://openalex.org/W2971920536", "PaperTitle": "Real Processing-in-Memory with Memristive Memory Processing Unit (mMPU)", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Technion": 1.0}, "Authors": ["Shahar Kvatinsky"]}]}, {"DBLP title": "PPAC: A Versatile In-Memory Accelerator for Matrix-Vector-Product-Like Operations.", "DBLP authors": ["Oscar Casta\u00f1eda", "Maria Bobbett", "Alexandra Gallyas-Sanhueza", "Christoph Studer"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.000-9", "OA papers": [{"PaperId": "https://openalex.org/W2971486179", "PaperTitle": "PPAC: A Versatile In-Memory Accelerator for Matrix-Vector-Product-Like Operations", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Cornell University": 4.0}, "Authors": ["Oscar Castaneda", "Maria Bobbett", "Alexandra Gallyas-Sanhueza", "Christoph Studer"]}]}, {"DBLP title": "Parallel Stateful Logic in RRAM: Theoretical Analysis and Arithmetic Design.", "DBLP authors": ["Feng Wang", "Guojie Luo", "Guangyu Sun", "Jiaxi Zhang", "Peng Huang", "Jinfeng Kang"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.000-8", "OA papers": [{"PaperId": "https://openalex.org/W2971595173", "PaperTitle": "Parallel Stateful Logic in RRAM: Theoretical Analysis and Arithmetic Design", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Peking University": 4.0, "Institute of Microelectronics, Peking University, Beijing (China)": 2.0}, "Authors": ["Feng Wang", "Guojie Luo", "Guangyu Sun", "Jiaxi Zhang", "Peng Huang", "Jinfeng Kang"]}]}, {"DBLP title": "An Overlay Architecture for Pattern Matching.", "DBLP authors": ["Rasha Karakchi", "Charles Daniels", "Jason D. Bakos"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.000-7", "OA papers": [{"PaperId": "https://openalex.org/W2971910420", "PaperTitle": "An Overlay Architecture for Pattern Matching", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of South Carolina": 3.0}, "Authors": ["Rasha Karakchi", "Charles Daniels", "Jason D. Bakos"]}]}, {"DBLP title": "Towards Real Time Radiotherapy Simulation.", "DBLP authors": ["Nils Voss", "Peter Ziegenhein", "Lukas Vermond", "Joost Hoozemans", "Oskar Mencer", "Uwe Oelfke", "Wayne Luk", "Georgi Gaydadjiev"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.000-6", "OA papers": [{"PaperId": "https://openalex.org/W2971975772", "PaperTitle": "Towards Real Time Radiotherapy Simulation", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Imperial College London": 2.0, "Maxeler Technologies (United Kingdom)": 3.5, "Royal Marsden NHS Foundation Trust": 1.0, "Institute of Cancer Research": 1.0, "Delft University of Technology": 0.5}, "Authors": ["Nils Voss", "P Ziegenhein", "Lukas Vermond", "Joost Hoozemans", "Oskar Mencer", "Uwe Oelfke", "Wayne Luk", "Georgi Gaydadjiev"]}]}, {"DBLP title": "Accelerating AP3M-Based Computational Astrophysics Simulations with Reconfigurable Clusters.", "DBLP authors": ["Tianqi Wang", "Tong Geng", "Xi Jin", "Martin C. Herbordt"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.000-5", "OA papers": [{"PaperId": "https://openalex.org/W2971683187", "PaperTitle": "Accelerating AP3M-Based Computational Astrophysics Simulations with Reconfigurable Clusters", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Univ. of Sci. and Tech. of China": 2.0, "Boston University": 2.0}, "Authors": ["Tianqi Wang", "Tong Geng", "Xi Jin", "Martin C. Herbordt"]}]}, {"DBLP title": "A Programmable Architecture for Robot Motion Planning Acceleration.", "DBLP authors": ["Sean Murray", "Will Floyd-Jones", "George Dimitri Konidaris", "Daniel J. Sorin"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.000-4", "OA papers": [{"PaperId": "https://openalex.org/W2971757069", "PaperTitle": "A Programmable Architecture for Robot Motion Planning Acceleration", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Duke University": 3.0, "Brown University": 1.0}, "Authors": ["Sean Murray", "Will Floyd-Jones", "George Konidaris", "Daniel J. Sorin"]}]}, {"DBLP title": "Leveraging Energy Cycle Regularity to Predict Adaptive Mode for Non-volatile Processors.", "DBLP authors": ["Zejun Shi", "Dongqin Zhou", "Keni Qiu", "Jiwu Shu"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.000-3", "OA papers": [{"PaperId": "https://openalex.org/W2971820968", "PaperTitle": "Leveraging Energy Cycle Regularity to Predict Adaptive Mode for Non-volatile Processors", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tsinghua University": 2.0, "Capital Normal University": 2.0}, "Authors": ["Zejun Shi", "Dongqin Zhou", "Keni Qiu", "Jiwu Shu"]}]}, {"DBLP title": "An Adaptive Memory Management Strategy Towards Energy Efficient Machine Inference in Event-Driven Neuromorphic Accelerators.", "DBLP authors": ["Saunak Saha", "Henry Duwe", "Joseph Zambreno"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.000-2", "OA papers": [{"PaperId": "https://openalex.org/W2963541149", "PaperTitle": "An Adaptive Memory Management Strategy Towards Energy Efficient Machine Inference in Event-Driven Neuromorphic Accelerators", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Iowa State University": 3.0}, "Authors": ["Saunak Saha", "Henry Duwe", "Joseph Zambreno"]}]}, {"DBLP title": "Improving Emulation of Quantum Algorithms using Space-Efficient Hardware Architectures.", "DBLP authors": ["Naveed Mahmud", "Esam El-Araby"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.000-1", "OA papers": [{"PaperId": "https://openalex.org/W2971455506", "PaperTitle": "Improving Emulation of Quantum Algorithms using Space-Efficient Hardware Architectures", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Kansas": 2.0}, "Authors": ["Naveed Mahmud", "Esam El-Araby"]}]}, {"DBLP title": "Combining Clock and Voltage Noise Countermeasures Against Power Side-Channel Analysis.", "DBLP authors": ["Jacqueline Lagasse", "Christopher Bartoli", "Wayne P. Burleson"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.00009", "OA papers": [{"PaperId": "https://openalex.org/W2971678543", "PaperTitle": "Combining Clock and Voltage Noise Countermeasures Against Power Side-Channel Analysis", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Massachusetts Amherst": 3.0}, "Authors": ["Jacqueline Lagasse", "Christopher Bartoli", "Wayne Burleson"]}]}, {"DBLP title": "Investigating the Feasibility of FPGA-based Network Switches.", "DBLP authors": ["Jiuxi Meng", "Nadeen Gebara", "Ho-Cheung Ng", "Paolo Costa", "Wayne Luk"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.00010", "OA papers": [{"PaperId": "https://openalex.org/W2971523937", "PaperTitle": "Investigating the Feasibility of FPGA-based Network Switches", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Imperial College London": 4.0, "Microsoft Research (United Kingdom)": 1.0}, "Authors": ["Jiuxi Meng", "Nadeen Gebara", "Ho-Cheung Ng", "Paolo Costa", "Wayne Luk"]}]}, {"DBLP title": "A Well-Equipped Implementation: Normal/Denormalized Half/Single/Double Precision IEEE 754 Floating-Point Adder/Subtracter.", "DBLP authors": ["Brett Mathis", "James E. Stine"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.00011", "OA papers": [{"PaperId": "https://openalex.org/W2971976349", "PaperTitle": "A Well-Equipped Implementation: Normal/Denormalized Half/Single/Double Precision IEEE 754 Floating-Point Adder/Subtracter", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Oklahoma State University*": 2.0}, "Authors": ["Brett Mathis", "James E. Stine"]}]}, {"DBLP title": "SMPTE ST 2110 Compliant Scalable Architecture on FPGA for end to end Uncompressed Professional Video Transport Over IP Networks.", "DBLP authors": ["Nisal Ranasinghe", "Ravindu Bangamuarachchi", "Jayath Seneviratne", "Achini Jayawardane", "Ajith Pasqual", "R. M. A. U. Senarath"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.00012", "OA papers": [{"PaperId": "https://openalex.org/W2972237899", "PaperTitle": "SMPTE ST 2110 Compliant Scalable Architecture on FPGA for end to end Uncompressed Professional Video Transport Over IP Networks", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Moratuwa": 5.0, "Paraqum Technologies, Sri Lanka": 1.0}, "Authors": ["Nisal Ranasinghe", "Ravindu Bangamuarachchi", "Jayath Seneviratne", "Achini Jayawardane", "Ajith Pasqual", "R.M.A.U. Senarath"]}]}, {"DBLP title": "Understanding Performance Gains of Accelerator-Rich Architectures.", "DBLP authors": ["Zhenman Fang", "Farnoosh Javadi", "Jason Cong", "Glenn Reinman"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.00013", "OA papers": [{"PaperId": "https://openalex.org/W2972198038", "PaperTitle": "Understanding Performance Gains of Accelerator-Rich Architectures", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Simon Fraser University": 1.0, "UCLA": 3.0}, "Authors": ["Zhenman Fang", "Farnoosh Javadi", "Jason Cong", "Glenn Reinman"]}]}, {"DBLP title": "Base64 Encoding on Heterogeneous Computing Platforms.", "DBLP authors": ["Zheming Jin", "Hal Finkel"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.00014", "OA papers": [{"PaperId": "https://openalex.org/W2971899131", "PaperTitle": "Base64 Encoding on Heterogeneous Computing Platforms", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Argonne National Laboratory": 2.0}, "Authors": ["Zheming Jin", "Hal Finkel"]}]}, {"DBLP title": "Statistical Performance Prediction for Multicore Applications Based on Scalability Characteristics.", "DBLP authors": ["Oliver Jakob Arndt", "Matthias L\u00fcders", "Holger Blume"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.00015", "OA papers": [{"PaperId": "https://openalex.org/W2971569412", "PaperTitle": "Statistical Performance Prediction for Multicore Applications Based on Scalability Characteristics", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Leibniz University Hannover": 3.0}, "Authors": ["Oliver Arndt", "Matthias L\u00fcders", "Holger Blume"]}]}, {"DBLP title": "Molecular Dynamics Range-Limited Force Evaluation Optimized for FPGAs.", "DBLP authors": ["Chen Yang", "Tong Geng", "Tianqi Wang", "Charles Lin", "Jiayi Sheng", "Vipin Sachdeva", "Woody Sherman", "Martin C. Herbordt"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.00016", "OA papers": [{"PaperId": "https://openalex.org/W2972179099", "PaperTitle": "Molecular Dynamics Range-Limited Force Evaluation Optimized for FPGAs", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Boston University": 3.0, "Univ. of Sci. and Tech. of China": 1.0, "Silicon Therapeutics (United States)": 3.0, "Falcon Computing Solutions, Inc.": 1.0}, "Authors": ["Chen Yang", "Tong Geng", "Tianqi Wang", "Charles P. Lin", "Jiayi Sheng", "Vipin Sachdeva", "Woody Sherman", "Martin C. Herbordt"]}]}, {"DBLP title": "Refine and Recycle: A Method to Increase Decompression Parallelism.", "DBLP authors": ["Jian Fang", "Jianyu Chen", "Jinho Lee", "Zaid Al-Ars", "H. Peter Hofstee"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.00017", "OA papers": [{"PaperId": "https://openalex.org/W2972103677", "PaperTitle": "Refine and Recycle: A Method to Increase Decompression Parallelism", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Delft University of Technology": 4.0, "IBM Research - Austin": 1.0}, "Authors": ["Jian Fang", "Jianyu Chen", "Jinho Lee", "Zaid Al-Ars", "H. Peter Hofstee"]}]}, {"DBLP title": "Efficient Architectures and Implementation of Arithmetic Functions Approximation Based Stochastic Computing.", "DBLP authors": ["Tieu-Khanh Luong", "Van-Tinh Nguyen", "Anh-Thai Nguyen", "Emanuel M. Popovici"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.00018", "OA papers": [{"PaperId": "https://openalex.org/W2971697187", "PaperTitle": "Efficient Architectures and Implementation of Arithmetic Functions Approximation Based Stochastic Computing", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University College Cork": 2.0, "Nara Institute of Science and Technology": 1.0, "Le Quy Don Technical University": 1.0}, "Authors": ["Tieu-Khanh Luong", "Van-Tinh Nguyen", "Anh-Thai Nguyen", "Emanuel Popovici"]}]}, {"DBLP title": "Bank-selective Strategy for Gate-based Ternary Content-addressable Memory on FPGAs.", "DBLP authors": ["Muhammad Irfan", "Ray C. C. Cheung", "Zahid Ullah"], "year": 2019, "doi": "https://doi.org/10.1109/ASAP.2019.00019", "OA papers": [{"PaperId": "https://openalex.org/W2947013429", "PaperTitle": "Bank-selective Strategy for Gate-based Ternary Content-addressable Memory on FPGAs", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"City University of Hong Kong": 2.0, "CECOS University": 1.0}, "Authors": ["Muhammad Irfan", "Ray C. C. Cheung", "Zahid Ullah"]}]}]