git clone --depth 1 --no-tags https://github.com/Hadassaju/my_chip_dpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693761892
git clone --depth 1 --no-tags https://github.com/VargVain/arch-alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697439173
git clone --depth 1 --no-tags https://github.com/sgh579/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697556430
git clone --depth 1 --no-tags https://github.com/mrdunker/IIITB_auto_room_lc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699655771
git clone --depth 1 --no-tags https://github.com/develone/catboard-relook.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698941182
git clone --depth 1 --no-tags https://github.com/Mithun-Chakravarthi/100-Days-RTL-Coding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693661286
git clone --depth 1 --no-tags https://github.com/d-chekuri/RTL2GDS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696348702
git clone --depth 1 --no-tags https://github.com/Justsomebody1234/Hdl_Bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693192163
git clone --depth 1 --no-tags https://github.com/SaiNageshyr/32bit-Carry-Look-Ahead-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692646993
git clone --depth 1 --no-tags https://github.com/shyamsundar-nd/fulladder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692648179
git clone --depth 1 --no-tags https://github.com/dhanvantraj7/Soil_Monitoring_bot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697695620
git clone --depth 1 --no-tags https://github.com/sm-koeunseo/LogicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693700751
git clone --depth 1 --no-tags https://github.com/s311511010/SOCStudy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695027304
git clone --depth 1 --no-tags https://github.com/sumitarohit/UART_Using_Verilog_HDl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699214273
git clone --depth 1 --no-tags https://github.com/aviaya4/memory_register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699278501
git clone --depth 1 --no-tags https://github.com/esraaayman1900735/RTL-to-GDS-implementation-of-low-power-configurable-multi-clock-Digital-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698647858
git clone --depth 1 --no-tags https://github.com/abottegam/Digital-Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698693945
git clone --depth 1 --no-tags https://github.com/Revathikotni123/T_intersection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698167091
git clone --depth 1 --no-tags https://github.com/MuChengChen/IC-Contest-Undergraduate-Level-Cell-Based-Digital-Circuit-Design-Category-PREVIOUS-EXAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696164858
git clone --depth 1 --no-tags https://github.com/prathiksha97/udcounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697121566
git clone --depth 1 --no-tags https://github.com/eslamaoao/LFSR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697586852
git clone --depth 1 --no-tags https://github.com/jorgeav55/Dispatch_Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698749817
git clone --depth 1 --no-tags https://github.com/Vankit21/Majorproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698991907
git clone --depth 1 --no-tags https://github.com/MuChengChen/SHA3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698858019
git clone --depth 1 --no-tags https://github.com/mrLSD/Sipeed-TangNano-20K.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698945639
git clone --depth 1 --no-tags https://github.com/Tichard/ELN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699459091
git clone --depth 1 --no-tags https://github.com/Fermuto/I2CTransmitReceive.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700052514
git clone --depth 1 --no-tags https://github.com/suraj4840/Vedic_multiplier_023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698343915
git clone --depth 1 --no-tags https://github.com/basemhesham/32-bit_single_cycle_MIPS_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696496580
git clone --depth 1 --no-tags https://github.com/ObitoUchiha-K/StateMooreMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693951664
git clone --depth 1 --no-tags https://github.com/Rahma-Aly/Round-Robin-Arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697070805
git clone --depth 1 --no-tags https://github.com/pjb325/ECE128-Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696975332
git clone --depth 1 --no-tags https://github.com/H44081272/VendingMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695874974
git clone --depth 1 --no-tags https://github.com/LuisBaiano/TEC498-MI-Projeto-de-Circuitos-Digitais-2023.1-PBL01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695840012
git clone --depth 1 --no-tags https://github.com/zizi0123/ToyALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697401875
git clone --depth 1 --no-tags https://github.com/meiEEsam/Multi-Cylcle-Mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697893365
git clone --depth 1 --no-tags https://github.com/muhammad-maarij-zeeshan/synchronous-ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693471845
git clone --depth 1 --no-tags https://github.com/0ZoZ0/Image_Processing_with_Neighborhood_Processing_in_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693100607
git clone --depth 1 --no-tags https://github.com/atondwalkar/Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693257299
git clone --depth 1 --no-tags https://github.com/camailam/PBL_CD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694434169
git clone --depth 1 --no-tags https://github.com/subbu009/Router_1x3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693638890
git clone --depth 1 --no-tags https://github.com/gps1784/verilog-nes-6502.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692830631
git clone --depth 1 --no-tags https://github.com/PiyushTewari2/CMOS-OV7670-SCCB-intefacing-and-configuration-on-FPGA-NEXYS4-DDR-VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692963904
git clone --depth 1 --no-tags https://github.com/fathimaruksana/TFF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693440797
git clone --depth 1 --no-tags https://github.com/JNario31/4bit-binary-to-decimal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693373811
git clone --depth 1 --no-tags https://github.com/kirsjo/ECE128-Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693820652
git clone --depth 1 --no-tags https://github.com/AbdAllah1441/GPIO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695746762
git clone --depth 1 --no-tags https://github.com/Zathura1sanky/32-Bit-RISC-V-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699965344
git clone --depth 1 --no-tags https://github.com/SakirHussain/spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699800698
git clone --depth 1 --no-tags https://github.com/shale-paper/prototype.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693374570
git clone --depth 1 --no-tags https://github.com/SuperSaish/Vending_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693566575
git clone --depth 1 --no-tags https://github.com/ZeboZebo702/ARITH_2019_modulus_calc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693391796
git clone --depth 1 --no-tags https://github.com/Sourabhsinghchouhan/Single_cycle_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693623223
git clone --depth 1 --no-tags https://github.com/SaiNageshyr/Prime-number.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692670040
git clone --depth 1 --no-tags https://github.com/Mohamedfares10/Basic_Improved_Pulse_Width_Modulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692849759
git clone --depth 1 --no-tags https://github.com/gt74745/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692787473
git clone --depth 1 --no-tags https://github.com/ahmedkha2/USB_AXI_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692912593
git clone --depth 1 --no-tags https://github.com/Omarchaban/Design_and_UVM_Verification_of_Single_Cycle_MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693012732
git clone --depth 1 --no-tags https://github.com/iyashiiii/SELF-MADE-ACTIVITIES-FROM-VERILOG-RECORDINGS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692921629
git clone --depth 1 --no-tags https://github.com/suraj4840/SR_FF_using_JK_FF_013.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696294199
git clone --depth 1 --no-tags https://github.com/suraj4840/SIS0_014.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696299867
git clone --depth 1 --no-tags https://github.com/kaveri307/4x1-Multiplexer-struct.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695230110
git clone --depth 1 --no-tags https://github.com/0ZoZ0/RV32I_RISC-V-Processor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695279305
git clone --depth 1 --no-tags https://github.com/kkmlyle/top_tx_922.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695143672
git clone --depth 1 --no-tags https://github.com/XiaoKChenEdu/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694529998
git clone --depth 1 --no-tags https://github.com/hiGiraffe/Computer-Organization-Mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698677417
git clone --depth 1 --no-tags https://github.com/MuChengChen/INTRODUCTION-TO-VLSI-CAD-HOMEWORK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696159445
git clone --depth 1 --no-tags https://github.com/renjialong0926/myrepo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696189748
git clone --depth 1 --no-tags https://github.com/rolance110/Image_Denoising_and_Edge_Detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698139488
git clone --depth 1 --no-tags https://github.com/gagana-05/caravel_setup.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698203803
git clone --depth 1 --no-tags https://github.com/SnehashreeHazra/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698206317
git clone --depth 1 --no-tags https://github.com/Prabha1010/myadldo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698572644
git clone --depth 1 --no-tags https://github.com/MiZiDD-76/tt05_mizidd_7bitalu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699496036
git clone --depth 1 --no-tags https://github.com/alvin0912/AtrousConvolution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699425536
git clone --depth 1 --no-tags https://github.com/PeterBaptista/Microondas-Sistemas-Digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694931023
git clone --depth 1 --no-tags https://github.com/pritish2439/Vending_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694703286
git clone --depth 1 --no-tags https://github.com/MostafaEssamAbdelhameed/Synchronizers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695691909
git clone --depth 1 --no-tags https://github.com/Max-0729/SOCStudy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695025705
git clone --depth 1 --no-tags https://github.com/suraj4840/MUX_4_1_004.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695619669
git clone --depth 1 --no-tags https://github.com/mvsharikrishna/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695473161
git clone --depth 1 --no-tags https://github.com/tharindurathnayaka/FYP_Tharindu_Rathnayaka.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696601605
git clone --depth 1 --no-tags https://github.com/Thomas180105/ToyALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697397863
git clone --depth 1 --no-tags https://github.com/algofoogle/tt05-raybox-zero.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697565546
git clone --depth 1 --no-tags https://github.com/wayneouow/ICC2006_TRIANGLE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697954137
git clone --depth 1 --no-tags https://github.com/linhengpei/ICLAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698613070
git clone --depth 1 --no-tags https://github.com/areast21/unrolled_AES-128_Encryption_Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693697960
git clone --depth 1 --no-tags https://github.com/lotus9x9/NYCU-ICLAB-2023-FALL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696374760
git clone --depth 1 --no-tags https://github.com/Brianhhhhhh/ECE552.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694987701
git clone --depth 1 --no-tags https://github.com/FPGAOL-CE/picorv32-caas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699890955
git clone --depth 1 --no-tags https://github.com/Oliverz1206/Duke_S1_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692865548
git clone --depth 1 --no-tags https://github.com/AdamNassan/TrafficLightControl-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694209278
git clone --depth 1 --no-tags https://github.com/zhutao-a/Ic_Learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693460854
git clone --depth 1 --no-tags https://github.com/rolance110/IC_Design_Contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693741657
git clone --depth 1 --no-tags https://github.com/Trufflechoco/ELEC391_Comm_Sys_Clone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694881854
git clone --depth 1 --no-tags https://github.com/WesleyRdS/PBL1-CD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692868238
git clone --depth 1 --no-tags https://github.com/Scdavey/Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692878195
