# Reading C:/Microsemi/Libero_SoC_v11.8/Modelsim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library ../designer/impl1/simulation/postlayout already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap postlayout ../designer/impl1/simulation/postlayout 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap smartfusion C:/Microsemi/Libero_SoC_v11.8/Designer/lib/modelsim/precompiled/vlog/smartfusion 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:43:06 on Nov 02,2019
# vlog -reportprogress 300 -vlog01compat -work postlayout C:/Microsemi_Prj/hw7/SkewedProblemCounter/designer/impl1/skewedClock_ba.v 
# -- Compiling module skewedClock
# 
# Top level modules:
# 	skewedClock
# End time: 23:43:06 on Nov 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:43:06 on Nov 02,2019
# vlog -reportprogress 300 "+incdir+C:/Microsemi_Prj/hw7/SkewedProblemCounter/stimulus" -vlog01compat -work postlayout C:/Microsemi_Prj/hw7/SkewedProblemCounter/stimulus/skewedClock_tb.v 
# -- Compiling module skewedClock_tb
# 
# Top level modules:
# 	skewedClock_tb
# End time: 23:43:06 on Nov 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L smartfusion -L postlayout -t 1ps -sdfmax /skewedClock_0=C:/Microsemi_Prj/hw7/SkewedProblemCounter/designer/impl1/skewedClock_ba.sdf postlayout.skewedClock_tb 
# Start time: 23:43:06 on Nov 02,2019
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading postlayout.skewedClock_tb
# Loading postlayout.skewedClock
# Loading smartfusion.IOIN_IB
# Loading smartfusion.DFN1P0
# Loading smartfusion.IOTRI_OB_EB
# Loading smartfusion.INV
# Loading smartfusion.IOPAD_TRI
# Loading smartfusion.IOPAD_IN
# Loading smartfusion.GND
# Loading smartfusion.VCC
# Loading instances from C:/Microsemi_Prj/hw7/SkewedProblemCounter/designer/impl1/skewedClock_ba.sdf
# Loading smartfusion.Dffpr
# Loading timing data from C:/Microsemi_Prj/hw7/SkewedProblemCounter/designer/impl1/skewedClock_ba.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /skewedClock_tb File: C:/Microsemi_Prj/hw7/SkewedProblemCounter/stimulus/skewedClock_tb.v
do run.do
# INFO: Simulation library ../designer/impl1/simulation/postlayout already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap postlayout ../designer/impl1/simulation/postlayout 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap smartfusion C:/Microsemi/Libero_SoC_v11.8/Designer/lib/modelsim/precompiled/vlog/smartfusion 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:44:11 on Nov 02,2019
# vlog -reportprogress 300 -vlog01compat -work postlayout C:/Microsemi_Prj/hw7/SkewedProblemCounter/designer/impl1/skewedClock_ba.v 
# -- Compiling module skewedClock
# 
# Top level modules:
# 	skewedClock
# End time: 23:44:11 on Nov 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:44:11 on Nov 02,2019
# vlog -reportprogress 300 "+incdir+C:/Microsemi_Prj/hw7/SkewedProblemCounter/stimulus" -vlog01compat -work postlayout C:/Microsemi_Prj/hw7/SkewedProblemCounter/stimulus/skewedClock_tb.v 
# -- Compiling module skewedClock_tb
# 
# Top level modules:
# 	skewedClock_tb
# End time: 23:44:11 on Nov 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:44:11 on Nov 02,2019, Elapsed time: 0:01:05
# Errors: 0, Warnings: 0
# vsim -L smartfusion -L postlayout -t 1ps -sdfmax /skewedClock_0=C:/Microsemi_Prj/hw7/SkewedProblemCounter/designer/impl1/skewedClock_ba.sdf postlayout.skewedClock_tb 
# Start time: 23:44:11 on Nov 02,2019
# Loading postlayout.skewedClock_tb
# Loading postlayout.skewedClock
# Loading smartfusion.IOIN_IB
# Loading smartfusion.DFN1P0
# Loading smartfusion.IOTRI_OB_EB
# Loading smartfusion.INV
# Loading smartfusion.IOPAD_TRI
# Loading smartfusion.IOPAD_IN
# Loading smartfusion.GND
# Loading smartfusion.VCC
# Loading instances from C:/Microsemi_Prj/hw7/SkewedProblemCounter/designer/impl1/skewedClock_ba.sdf
# Loading smartfusion.Dffpr
# Loading timing data from C:/Microsemi_Prj/hw7/SkewedProblemCounter/designer/impl1/skewedClock_ba.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /skewedClock_tb File: C:/Microsemi_Prj/hw7/SkewedProblemCounter/stimulus/skewedClock_tb.v
do run.do
# INFO: Simulation library ../designer/impl1/simulation/postlayout already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap postlayout ../designer/impl1/simulation/postlayout 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap smartfusion C:/Microsemi/Libero_SoC_v11.8/Designer/lib/modelsim/precompiled/vlog/smartfusion 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:46:01 on Nov 02,2019
# vlog -reportprogress 300 -vlog01compat -work postlayout C:/Microsemi_Prj/hw7/SkewedProblemCounter/designer/impl1/skewedClock_ba.v 
# -- Compiling module skewedClock
# 
# Top level modules:
# 	skewedClock
# End time: 23:46:01 on Nov 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:46:01 on Nov 02,2019
# vlog -reportprogress 300 "+incdir+C:/Microsemi_Prj/hw7/SkewedProblemCounter/stimulus" -vlog01compat -work postlayout C:/Microsemi_Prj/hw7/SkewedProblemCounter/stimulus/skewedClock_tb.v 
# -- Compiling module skewedClock_tb
# 
# Top level modules:
# 	skewedClock_tb
# End time: 23:46:01 on Nov 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:46:02 on Nov 02,2019, Elapsed time: 0:01:51
# Errors: 0, Warnings: 0
# vsim -L smartfusion -L postlayout -t 1ps -sdfmax /skewedClock_0=C:/Microsemi_Prj/hw7/SkewedProblemCounter/designer/impl1/skewedClock_ba.sdf postlayout.skewedClock_tb 
# Start time: 23:46:02 on Nov 02,2019
# Loading postlayout.skewedClock_tb
# Loading postlayout.skewedClock
# Loading smartfusion.IOIN_IB
# Loading smartfusion.DFN1P0
# Loading smartfusion.IOTRI_OB_EB
# Loading smartfusion.INV
# Loading smartfusion.IOPAD_TRI
# Loading smartfusion.IOPAD_IN
# Loading smartfusion.GND
# Loading smartfusion.VCC
# Loading instances from C:/Microsemi_Prj/hw7/SkewedProblemCounter/designer/impl1/skewedClock_ba.sdf
# Loading smartfusion.Dffpr
# Loading timing data from C:/Microsemi_Prj/hw7/SkewedProblemCounter/designer/impl1/skewedClock_ba.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /skewedClock_tb File: C:/Microsemi_Prj/hw7/SkewedProblemCounter/stimulus/skewedClock_tb.v
# End time: 23:53:06 on Nov 02,2019, Elapsed time: 0:07:04
# Errors: 0, Warnings: 0
