$date
	Thu Apr 14 17:35:37 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testpulse $end
$var wire 1 ! clock $end
$upscope $end
$scope module testpulse $end
$var wire 1 " s1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
0!
$end
#4
1!
#8
0"
0!
#12
1!
#16
0!
#20
1!
#24
0!
1"
#28
1!
#32
0!
#36
1!
#40
0!
0"
#44
1!
#48
0!
#52
1!
#56
0!
1"
#60
1!
#64
0!
#68
1!
#72
0!
0"
#76
1!
#80
0!
#84
1!
#88
0!
1"
#92
1!
#96
0!
#100
1!
#104
0!
0"
#108
1!
#112
0!
#116
1!
#120
0!
1"
#124
1!
#128
0!
#132
1!
#136
0!
0"
#140
1!
#144
0!
#148
1!
#152
0!
1"
#156
1!
#160
0!
#164
1!
#168
0!
0"
#172
1!
#176
0!
#180
1!
#184
0!
1"
#188
1!
#192
0!
#196
1!
#200
0!
0"
#204
1!
#208
0!
#212
1!
#216
0!
1"
#220
1!
#224
0!
#228
1!
#232
0!
0"
#236
1!
#240
0!
#244
1!
#248
0!
1"
#252
1!
#256
0!
#260
1!
#264
0!
0"
#268
1!
#272
0!
#276
1!
#280
0!
1"
#284
1!
#288
0!
#292
1!
#296
0!
0"
#300
1!
#304
0!
#308
1!
#312
0!
1"
#316
1!
#320
0!
#324
1!
#328
0!
0"
#332
1!
#336
0!
#340
1!
#344
0!
1"
#348
1!
#352
0!
#356
1!
#360
0!
0"
#364
1!
#368
0!
#372
1!
#376
0!
1"
#380
1!
#384
0!
#388
1!
#392
0!
0"
#396
1!
#400
0!
#404
1!
#408
0!
1"
#412
1!
#416
0!
#420
1!
#424
0!
0"
#428
1!
#432
0!
#436
1!
#440
0!
1"
#444
1!
#448
0!
#452
1!
#456
0!
0"
#460
1!
#464
0!
#468
1!
#472
0!
1"
#476
1!
#480
0!
