Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Oct  8 16:24:37 2024
| Host         : feduuk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.636        0.000                      0                   30        0.336        0.000                      0                   30        4.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.636        0.000                      0                   30        0.336        0.000                      0                   30        4.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.636ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 cntr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 0.952ns (17.760%)  route 4.408ns (82.240%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  cntr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  cntr_reg[25]/Q
                         net (fo=6, routed)           1.187     6.794    dout_OBUF[3]
    SLICE_X1Y13          LUT6 (Prop_lut6_I2_O)        0.124     6.918 r  cntr[29]_i_17/O
                         net (fo=1, routed)           0.966     7.884    cntr[29]_i_17_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.124     8.008 r  cntr[29]_i_10/O
                         net (fo=1, routed)           0.791     8.799    cntr[29]_i_10_n_0
    SLICE_X5Y9           LUT3 (Prop_lut3_I0_O)        0.124     8.923 r  cntr[29]_i_5/O
                         net (fo=30, routed)          1.465    10.388    cntr[29]_i_5_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I3_O)        0.124    10.512 r  cntr[29]_i_1/O
                         net (fo=1, routed)           0.000    10.512    p_0_in[29]
    SLICE_X4Y14          FDRE                                         r  cntr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  cntr_reg[29]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X4Y14          FDRE (Setup_fdre_C_D)        0.032    15.148    cntr_reg[29]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -10.512    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 cntr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.359ns  (logic 0.952ns (17.764%)  route 4.407ns (82.235%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  cntr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  cntr_reg[25]/Q
                         net (fo=6, routed)           1.187     6.794    dout_OBUF[3]
    SLICE_X1Y13          LUT6 (Prop_lut6_I2_O)        0.124     6.918 r  cntr[29]_i_17/O
                         net (fo=1, routed)           0.966     7.884    cntr[29]_i_17_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.124     8.008 r  cntr[29]_i_10/O
                         net (fo=1, routed)           0.791     8.799    cntr[29]_i_10_n_0
    SLICE_X5Y9           LUT3 (Prop_lut3_I0_O)        0.124     8.923 r  cntr[29]_i_5/O
                         net (fo=30, routed)          1.463    10.386    cntr[29]_i_5_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I3_O)        0.124    10.510 r  cntr[27]_i_1/O
                         net (fo=1, routed)           0.000    10.510    p_0_in[27]
    SLICE_X4Y14          FDRE                                         r  cntr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  cntr_reg[27]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X4Y14          FDRE (Setup_fdre_C_D)        0.031    15.147    cntr_reg[27]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                  4.637    

Slack (MET) :             4.789ns  (required time - arrival time)
  Source:                 cntr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 0.952ns (18.370%)  route 4.230ns (81.630%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  cntr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  cntr_reg[25]/Q
                         net (fo=6, routed)           1.187     6.794    dout_OBUF[3]
    SLICE_X1Y13          LUT6 (Prop_lut6_I2_O)        0.124     6.918 r  cntr[29]_i_17/O
                         net (fo=1, routed)           0.966     7.884    cntr[29]_i_17_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.124     8.008 r  cntr[29]_i_10/O
                         net (fo=1, routed)           0.791     8.799    cntr[29]_i_10_n_0
    SLICE_X5Y9           LUT3 (Prop_lut3_I0_O)        0.124     8.923 r  cntr[29]_i_5/O
                         net (fo=30, routed)          1.287    10.210    cntr[29]_i_5_n_0
    SLICE_X5Y14          LUT5 (Prop_lut5_I3_O)        0.124    10.334 r  cntr[28]_i_1/O
                         net (fo=1, routed)           0.000    10.334    p_0_in[28]
    SLICE_X5Y14          FDRE                                         r  cntr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  cntr_reg[28]/C
                         clock pessimism              0.276    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X5Y14          FDRE (Setup_fdre_C_D)        0.029    15.123    cntr_reg[28]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -10.334    
  -------------------------------------------------------------------
                         slack                                  4.789    

Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 cntr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 0.952ns (18.998%)  route 4.059ns (81.002%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  cntr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  cntr_reg[25]/Q
                         net (fo=6, routed)           1.187     6.794    dout_OBUF[3]
    SLICE_X1Y13          LUT6 (Prop_lut6_I2_O)        0.124     6.918 r  cntr[29]_i_17/O
                         net (fo=1, routed)           0.966     7.884    cntr[29]_i_17_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.124     8.008 r  cntr[29]_i_10/O
                         net (fo=1, routed)           0.791     8.799    cntr[29]_i_10_n_0
    SLICE_X5Y9           LUT3 (Prop_lut3_I0_O)        0.124     8.923 r  cntr[29]_i_5/O
                         net (fo=30, routed)          1.115    10.038    cntr[29]_i_5_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I3_O)        0.124    10.162 r  cntr[19]_i_1/O
                         net (fo=1, routed)           0.000    10.162    p_0_in[19]
    SLICE_X5Y12          FDRE                                         r  cntr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  cntr_reg[19]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X5Y12          FDRE (Setup_fdre_C_D)        0.031    15.123    cntr_reg[19]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -10.162    
  -------------------------------------------------------------------
                         slack                                  4.961    

Slack (MET) :             4.969ns  (required time - arrival time)
  Source:                 cntr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.001ns  (logic 0.952ns (19.036%)  route 4.049ns (80.964%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  cntr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  cntr_reg[25]/Q
                         net (fo=6, routed)           1.187     6.794    dout_OBUF[3]
    SLICE_X1Y13          LUT6 (Prop_lut6_I2_O)        0.124     6.918 r  cntr[29]_i_17/O
                         net (fo=1, routed)           0.966     7.884    cntr[29]_i_17_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.124     8.008 r  cntr[29]_i_10/O
                         net (fo=1, routed)           0.791     8.799    cntr[29]_i_10_n_0
    SLICE_X5Y9           LUT3 (Prop_lut3_I0_O)        0.124     8.923 r  cntr[29]_i_5/O
                         net (fo=30, routed)          1.105    10.028    cntr[29]_i_5_n_0
    SLICE_X4Y12          LUT5 (Prop_lut5_I3_O)        0.124    10.152 r  cntr[20]_i_1/O
                         net (fo=1, routed)           0.000    10.152    p_0_in[20]
    SLICE_X4Y12          FDRE                                         r  cntr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  cntr_reg[20]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X4Y12          FDRE (Setup_fdre_C_D)        0.029    15.121    cntr_reg[20]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                  4.969    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 cntr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.958ns  (logic 0.952ns (19.201%)  route 4.006ns (80.799%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  cntr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  cntr_reg[25]/Q
                         net (fo=6, routed)           1.187     6.794    dout_OBUF[3]
    SLICE_X1Y13          LUT6 (Prop_lut6_I2_O)        0.124     6.918 r  cntr[29]_i_17/O
                         net (fo=1, routed)           0.966     7.884    cntr[29]_i_17_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.124     8.008 r  cntr[29]_i_10/O
                         net (fo=1, routed)           0.791     8.799    cntr[29]_i_10_n_0
    SLICE_X5Y9           LUT3 (Prop_lut3_I0_O)        0.124     8.923 r  cntr[29]_i_5/O
                         net (fo=30, routed)          1.062     9.985    cntr[29]_i_5_n_0
    SLICE_X4Y13          LUT5 (Prop_lut5_I3_O)        0.124    10.109 r  cntr[21]_i_1/O
                         net (fo=1, routed)           0.000    10.109    p_0_in[21]
    SLICE_X4Y13          FDRE                                         r  cntr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  cntr_reg[21]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X4Y13          FDRE (Setup_fdre_C_D)        0.029    15.120    cntr_reg[21]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -10.109    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.024ns  (required time - arrival time)
  Source:                 cntr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 0.952ns (19.244%)  route 3.995ns (80.756%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  cntr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  cntr_reg[25]/Q
                         net (fo=6, routed)           1.187     6.794    dout_OBUF[3]
    SLICE_X1Y13          LUT6 (Prop_lut6_I2_O)        0.124     6.918 r  cntr[29]_i_17/O
                         net (fo=1, routed)           0.966     7.884    cntr[29]_i_17_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.124     8.008 r  cntr[29]_i_10/O
                         net (fo=1, routed)           0.791     8.799    cntr[29]_i_10_n_0
    SLICE_X5Y9           LUT3 (Prop_lut3_I0_O)        0.124     8.923 r  cntr[29]_i_5/O
                         net (fo=30, routed)          1.051     9.974    cntr[29]_i_5_n_0
    SLICE_X4Y13          LUT5 (Prop_lut5_I3_O)        0.124    10.098 r  cntr[22]_i_1/O
                         net (fo=1, routed)           0.000    10.098    p_0_in[22]
    SLICE_X4Y13          FDRE                                         r  cntr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  cntr_reg[22]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X4Y13          FDRE (Setup_fdre_C_D)        0.031    15.122    cntr_reg[22]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -10.098    
  -------------------------------------------------------------------
                         slack                                  5.024    

Slack (MET) :             5.027ns  (required time - arrival time)
  Source:                 cntr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 0.952ns (19.158%)  route 4.017ns (80.841%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  cntr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  cntr_reg[25]/Q
                         net (fo=6, routed)           1.187     6.794    dout_OBUF[3]
    SLICE_X1Y13          LUT6 (Prop_lut6_I2_O)        0.124     6.918 r  cntr[29]_i_17/O
                         net (fo=1, routed)           0.966     7.884    cntr[29]_i_17_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.124     8.008 r  cntr[29]_i_10/O
                         net (fo=1, routed)           0.791     8.799    cntr[29]_i_10_n_0
    SLICE_X5Y9           LUT3 (Prop_lut3_I0_O)        0.124     8.923 r  cntr[29]_i_5/O
                         net (fo=30, routed)          1.073     9.996    cntr[29]_i_5_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I3_O)        0.124    10.120 r  cntr[26]_i_1/O
                         net (fo=1, routed)           0.000    10.120    p_0_in[26]
    SLICE_X4Y14          FDRE                                         r  cntr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  cntr_reg[26]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X4Y14          FDRE (Setup_fdre_C_D)        0.031    15.147    cntr_reg[26]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                  5.027    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 cntr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 0.952ns (19.174%)  route 4.013ns (80.826%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  cntr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  cntr_reg[25]/Q
                         net (fo=6, routed)           1.187     6.794    dout_OBUF[3]
    SLICE_X1Y13          LUT6 (Prop_lut6_I2_O)        0.124     6.918 r  cntr[29]_i_17/O
                         net (fo=1, routed)           0.966     7.884    cntr[29]_i_17_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.124     8.008 r  cntr[29]_i_10/O
                         net (fo=1, routed)           0.791     8.799    cntr[29]_i_10_n_0
    SLICE_X5Y9           LUT3 (Prop_lut3_I0_O)        0.124     8.923 r  cntr[29]_i_5/O
                         net (fo=30, routed)          1.069     9.992    cntr[29]_i_5_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I3_O)        0.124    10.116 r  cntr[25]_i_1/O
                         net (fo=1, routed)           0.000    10.116    p_0_in[25]
    SLICE_X4Y14          FDRE                                         r  cntr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  cntr_reg[25]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X4Y14          FDRE (Setup_fdre_C_D)        0.029    15.145    cntr_reg[25]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                  5.029    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 cntr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 0.952ns (19.924%)  route 3.826ns (80.076%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  cntr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  cntr_reg[25]/Q
                         net (fo=6, routed)           1.187     6.794    dout_OBUF[3]
    SLICE_X1Y13          LUT6 (Prop_lut6_I2_O)        0.124     6.918 r  cntr[29]_i_17/O
                         net (fo=1, routed)           0.966     7.884    cntr[29]_i_17_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.124     8.008 r  cntr[29]_i_10/O
                         net (fo=1, routed)           0.791     8.799    cntr[29]_i_10_n_0
    SLICE_X5Y9           LUT3 (Prop_lut3_I0_O)        0.124     8.923 r  cntr[29]_i_5/O
                         net (fo=30, routed)          0.882     9.805    cntr[29]_i_5_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I3_O)        0.124     9.929 r  cntr[17]_i_1/O
                         net (fo=1, routed)           0.000     9.929    p_0_in[17]
    SLICE_X5Y12          FDRE                                         r  cntr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  cntr_reg[17]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X5Y12          FDRE (Setup_fdre_C_D)        0.029    15.121    cntr_reg[17]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -9.929    
  -------------------------------------------------------------------
                         slack                                  5.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.423%)  route 0.242ns (56.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X5Y8           FDRE                                         r  cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.141     1.616 f  cntr_reg[0]/Q
                         net (fo=5, routed)           0.242     1.858    cntr_reg_n_0_[0]
    SLICE_X5Y8           LUT4 (Prop_lut4_I2_O)        0.045     1.903 r  cntr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.903    p_0_in[0]
    SLICE_X5Y8           FDRE                                         r  cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.863     1.990    clk_IBUF_BUFG
    SLICE_X5Y8           FDRE                                         r  cntr_reg[0]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.092     1.567    cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.276ns (45.090%)  route 0.336ns (54.910%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X4Y9           FDRE                                         r  cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDRE (Prop_fdre_C_Q)         0.141     1.616 f  cntr_reg[7]/Q
                         net (fo=5, routed)           0.088     1.704    cntr_reg_n_0_[7]
    SLICE_X5Y9           LUT5 (Prop_lut5_I2_O)        0.045     1.749 f  cntr[29]_i_8/O
                         net (fo=1, routed)           0.108     1.857    cntr[29]_i_8_n_0
    SLICE_X5Y10          LUT3 (Prop_lut3_I1_O)        0.045     1.902 r  cntr[29]_i_3/O
                         net (fo=30, routed)          0.140     2.042    cntr[29]_i_3_n_0
    SLICE_X5Y10          LUT5 (Prop_lut5_I1_O)        0.045     2.087 r  cntr[10]_i_1/O
                         net (fo=1, routed)           0.000     2.087    p_0_in[10]
    SLICE_X5Y10          FDRE                                         r  cntr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X5Y10          FDRE                                         r  cntr_reg[10]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X5Y10          FDRE (Hold_fdre_C_D)         0.092     1.582    cntr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 cntr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.358ns (58.476%)  route 0.254ns (41.524%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  cntr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  cntr_reg[18]/Q
                         net (fo=5, routed)           0.143     1.758    cntr_reg_n_0_[18]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.868 r  cntr_reg[20]_i_3/O[1]
                         net (fo=1, routed)           0.111     1.978    data0[18]
    SLICE_X5Y12          LUT5 (Prop_lut5_I2_O)        0.107     2.085 r  cntr[18]_i_1/O
                         net (fo=1, routed)           0.000     2.085    p_0_in[18]
    SLICE_X5Y12          FDRE                                         r  cntr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  cntr_reg[18]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.092     1.565    cntr_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 cntr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.358ns (57.495%)  route 0.265ns (42.505%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  cntr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  cntr_reg[14]/Q
                         net (fo=5, routed)           0.146     1.762    cntr_reg_n_0_[14]
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.872 r  cntr_reg[16]_i_3/O[1]
                         net (fo=1, routed)           0.118     1.990    data0[14]
    SLICE_X4Y11          LUT5 (Prop_lut5_I2_O)        0.107     2.097 r  cntr[14]_i_1/O
                         net (fo=1, routed)           0.000     2.097    p_0_in[14]
    SLICE_X4Y11          FDRE                                         r  cntr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  cntr_reg[14]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X4Y11          FDRE (Hold_fdre_C_D)         0.092     1.566    cntr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 cntr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.360ns (57.333%)  route 0.268ns (42.667%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  cntr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  cntr_reg[15]/Q
                         net (fo=5, routed)           0.145     1.760    cntr_reg_n_0_[15]
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.871 r  cntr_reg[16]_i_3/O[2]
                         net (fo=1, routed)           0.123     1.994    data0[15]
    SLICE_X4Y11          LUT5 (Prop_lut5_I2_O)        0.108     2.102 r  cntr[15]_i_1/O
                         net (fo=1, routed)           0.000     2.102    p_0_in[15]
    SLICE_X4Y11          FDRE                                         r  cntr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  cntr_reg[15]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X4Y11          FDRE (Hold_fdre_C_D)         0.092     1.566    cntr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.360ns (57.333%)  route 0.268ns (42.667%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X4Y8           FDRE                                         r  cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  cntr_reg[3]/Q
                         net (fo=5, routed)           0.145     1.761    cntr_reg_n_0_[3]
    SLICE_X3Y8           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.872 r  cntr_reg[4]_i_3/O[2]
                         net (fo=1, routed)           0.123     1.995    data0[3]
    SLICE_X4Y8           LUT5 (Prop_lut5_I2_O)        0.108     2.103 r  cntr[3]_i_1/O
                         net (fo=1, routed)           0.000     2.103    p_0_in[3]
    SLICE_X4Y8           FDRE                                         r  cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.863     1.990    clk_IBUF_BUFG
    SLICE_X4Y8           FDRE                                         r  cntr_reg[3]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X4Y8           FDRE (Hold_fdre_C_D)         0.092     1.567    cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 cntr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.360ns (57.130%)  route 0.270ns (42.870%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  cntr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  cntr_reg[27]/Q
                         net (fo=6, routed)           0.148     1.761    dout_OBUF[5]
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.872 r  cntr_reg[28]_i_3/O[2]
                         net (fo=1, routed)           0.123     1.994    data0[27]
    SLICE_X4Y14          LUT5 (Prop_lut5_I2_O)        0.108     2.102 r  cntr[27]_i_1/O
                         net (fo=1, routed)           0.000     2.102    p_0_in[27]
    SLICE_X4Y14          FDRE                                         r  cntr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  cntr_reg[27]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X4Y14          FDRE (Hold_fdre_C_D)         0.092     1.564    cntr_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.358ns (56.580%)  route 0.275ns (43.420%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X4Y9           FDRE                                         r  cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  cntr_reg[6]/Q
                         net (fo=5, routed)           0.157     1.773    cntr_reg_n_0_[6]
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.883 r  cntr_reg[8]_i_3/O[1]
                         net (fo=1, routed)           0.118     2.001    data0[6]
    SLICE_X4Y9           LUT5 (Prop_lut5_I2_O)        0.107     2.108 r  cntr[6]_i_1/O
                         net (fo=1, routed)           0.000     2.108    p_0_in[6]
    SLICE_X4Y9           FDRE                                         r  cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.863     1.990    clk_IBUF_BUFG
    SLICE_X4Y9           FDRE                                         r  cntr_reg[6]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X4Y9           FDRE (Hold_fdre_C_D)         0.092     1.567    cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.395ns (61.196%)  route 0.250ns (38.804%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X4Y10          FDRE                                         r  cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  cntr_reg[11]/Q
                         net (fo=5, routed)           0.135     1.750    cntr_reg_n_0_[11]
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.894 r  cntr_reg[12]_i_3/O[3]
                         net (fo=1, routed)           0.115     2.010    data0[12]
    SLICE_X5Y10          LUT5 (Prop_lut5_I2_O)        0.110     2.120 r  cntr[12]_i_1/O
                         net (fo=1, routed)           0.000     2.120    p_0_in[12]
    SLICE_X5Y10          FDRE                                         r  cntr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X5Y10          FDRE                                         r  cntr_reg[12]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X5Y10          FDRE (Hold_fdre_C_D)         0.091     1.578    cntr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 cntr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.358ns (56.198%)  route 0.279ns (43.802%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  cntr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  cntr_reg[22]/Q
                         net (fo=6, routed)           0.161     1.774    dout_OBUF[0]
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.884 r  cntr_reg[24]_i_3/O[1]
                         net (fo=1, routed)           0.118     2.002    data0[22]
    SLICE_X4Y13          LUT5 (Prop_lut5_I2_O)        0.107     2.109 r  cntr[22]_i_1/O
                         net (fo=1, routed)           0.000     2.109    p_0_in[22]
    SLICE_X4Y13          FDRE                                         r  cntr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  cntr_reg[22]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.092     1.564    cntr_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.545    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y8     cntr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y10    cntr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y10    cntr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y10    cntr_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y11    cntr_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y11    cntr_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y11    cntr_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y11    cntr_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y12    cntr_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y8     cntr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y8     cntr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y10    cntr_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y10    cntr_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y10    cntr_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y10    cntr_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y10    cntr_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y10    cntr_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y11    cntr_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y11    cntr_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y8     cntr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y8     cntr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y10    cntr_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y10    cntr_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y10    cntr_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y10    cntr_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y10    cntr_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y10    cntr_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y11    cntr_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y11    cntr_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cntr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.903ns  (logic 3.986ns (57.742%)  route 2.917ns (42.258%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  cntr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cntr_reg[23]/Q
                         net (fo=6, routed)           2.917     8.524    dout_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.054 r  dout_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.054    dout[1]
    E19                                                               r  dout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.367ns  (logic 3.957ns (62.144%)  route 2.410ns (37.856%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  cntr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cntr_reg[29]/Q
                         net (fo=5, routed)           2.410     8.018    dout_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.518 r  dout_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.518    dout[7]
    V14                                                               r  dout[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.351ns  (logic 3.962ns (62.382%)  route 2.389ns (37.618%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  cntr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cntr_reg[28]/Q
                         net (fo=6, routed)           2.389     7.997    dout_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.503 r  dout_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.503    dout[6]
    U14                                                               r  dout[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.189ns  (logic 3.957ns (63.938%)  route 2.232ns (36.062%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  cntr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cntr_reg[24]/Q
                         net (fo=6, routed)           2.232     7.839    dout_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.340 r  dout_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.340    dout[2]
    U19                                                               r  dout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.066ns  (logic 3.970ns (65.460%)  route 2.095ns (34.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  cntr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cntr_reg[27]/Q
                         net (fo=6, routed)           2.095     7.702    dout_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    11.217 r  dout_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.217    dout[5]
    U15                                                               r  dout[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.909ns  (logic 3.961ns (67.031%)  route 1.948ns (32.969%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  cntr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cntr_reg[22]/Q
                         net (fo=6, routed)           1.948     7.555    dout_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.060 r  dout_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.060    dout[0]
    U16                                                               r  dout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.857ns  (logic 3.965ns (67.694%)  route 1.892ns (32.306%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  cntr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cntr_reg[25]/Q
                         net (fo=6, routed)           1.892     7.500    dout_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.009 r  dout_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.009    dout[3]
    V19                                                               r  dout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.723ns  (logic 3.965ns (69.273%)  route 1.759ns (30.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  cntr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cntr_reg[26]/Q
                         net (fo=6, routed)           1.759     7.366    dout_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    10.874 r  dout_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.874    dout[4]
    W18                                                               r  dout[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cntr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.351ns (77.217%)  route 0.399ns (22.783%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  cntr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  cntr_reg[26]/Q
                         net (fo=6, routed)           0.399     2.012    dout_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.221 r  dout_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.221    dout[4]
    W18                                                               r  dout[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.351ns (75.848%)  route 0.430ns (24.152%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  cntr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  cntr_reg[25]/Q
                         net (fo=6, routed)           0.430     2.043    dout_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.253 r  dout_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.253    dout[3]
    V19                                                               r  dout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.829ns  (logic 1.347ns (73.643%)  route 0.482ns (26.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  cntr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  cntr_reg[22]/Q
                         net (fo=6, routed)           0.482     2.095    dout_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.301 r  dout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.301    dout[0]
    U16                                                               r  dout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.884ns  (logic 1.357ns (72.018%)  route 0.527ns (27.982%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  cntr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  cntr_reg[27]/Q
                         net (fo=6, routed)           0.527     2.140    dout_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.356 r  dout_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.356    dout[5]
    U15                                                               r  dout[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.928ns  (logic 1.343ns (69.667%)  route 0.585ns (30.333%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  cntr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  cntr_reg[24]/Q
                         net (fo=6, routed)           0.585     2.198    dout_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.400 r  dout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.400    dout[2]
    U19                                                               r  dout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.973ns  (logic 1.348ns (68.353%)  route 0.624ns (31.647%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  cntr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  cntr_reg[28]/Q
                         net (fo=6, routed)           0.624     2.237    dout_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.445 r  dout_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.445    dout[6]
    U14                                                               r  dout[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.343ns (67.407%)  route 0.649ns (32.593%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  cntr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  cntr_reg[29]/Q
                         net (fo=5, routed)           0.649     2.262    dout_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.464 r  dout_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.464    dout[7]
    V14                                                               r  dout[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.372ns (60.118%)  route 0.910ns (39.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  cntr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  cntr_reg[23]/Q
                         net (fo=6, routed)           0.910     2.523    dout_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.754 r  dout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.754    dout[1]
    E19                                                               r  dout[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            cntr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.688ns  (logic 1.577ns (42.758%)  route 2.111ns (57.242%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  mode_IBUF_inst/O
                         net (fo=30, routed)          2.111     3.564    mode_IBUF
    SLICE_X5Y14          LUT5 (Prop_lut5_I4_O)        0.124     3.688 r  cntr[28]_i_1/O
                         net (fo=1, routed)           0.000     3.688    p_0_in[28]
    SLICE_X5Y14          FDRE                                         r  cntr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.512     4.853    clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  cntr_reg[28]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            cntr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.686ns  (logic 1.577ns (42.777%)  route 2.109ns (57.223%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  mode_IBUF_inst/O
                         net (fo=30, routed)          2.109     3.562    mode_IBUF
    SLICE_X4Y14          LUT5 (Prop_lut5_I4_O)        0.124     3.686 r  cntr[27]_i_1/O
                         net (fo=1, routed)           0.000     3.686    p_0_in[27]
    SLICE_X4Y14          FDRE                                         r  cntr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.512     4.853    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  cntr_reg[27]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            cntr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.681ns  (logic 1.577ns (42.840%)  route 2.104ns (57.160%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  mode_IBUF_inst/O
                         net (fo=30, routed)          2.104     3.557    mode_IBUF
    SLICE_X4Y14          LUT5 (Prop_lut5_I4_O)        0.124     3.681 r  cntr[29]_i_1/O
                         net (fo=1, routed)           0.000     3.681    p_0_in[29]
    SLICE_X4Y14          FDRE                                         r  cntr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.512     4.853    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  cntr_reg[29]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            cntr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.503ns  (logic 1.577ns (45.017%)  route 1.926ns (54.983%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  mode_IBUF_inst/O
                         net (fo=30, routed)          1.926     3.379    mode_IBUF
    SLICE_X4Y13          LUT5 (Prop_lut5_I4_O)        0.124     3.503 r  cntr[24]_i_1/O
                         net (fo=1, routed)           0.000     3.503    p_0_in[24]
    SLICE_X4Y13          FDRE                                         r  cntr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.512     4.853    clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  cntr_reg[24]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            cntr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.374ns  (logic 1.577ns (46.729%)  route 1.798ns (53.271%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  mode_IBUF_inst/O
                         net (fo=30, routed)          1.798     3.250    mode_IBUF
    SLICE_X4Y13          LUT5 (Prop_lut5_I4_O)        0.124     3.374 r  cntr[23]_i_1/O
                         net (fo=1, routed)           0.000     3.374    p_0_in[23]
    SLICE_X4Y13          FDRE                                         r  cntr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.512     4.853    clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  cntr_reg[23]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            cntr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.371ns  (logic 1.577ns (46.782%)  route 1.794ns (53.218%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  mode_IBUF_inst/O
                         net (fo=30, routed)          1.794     3.247    mode_IBUF
    SLICE_X4Y14          LUT5 (Prop_lut5_I4_O)        0.124     3.371 r  cntr[25]_i_1/O
                         net (fo=1, routed)           0.000     3.371    p_0_in[25]
    SLICE_X4Y14          FDRE                                         r  cntr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.512     4.853    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  cntr_reg[25]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.367ns  (logic 1.577ns (46.837%)  route 1.790ns (53.163%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  mode_IBUF_inst/O
                         net (fo=30, routed)          1.790     3.243    mode_IBUF
    SLICE_X4Y8           LUT5 (Prop_lut5_I4_O)        0.124     3.367 r  cntr[3]_i_1/O
                         net (fo=1, routed)           0.000     3.367    p_0_in[3]
    SLICE_X4Y8           FDRE                                         r  cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.516     4.857    clk_IBUF_BUFG
    SLICE_X4Y8           FDRE                                         r  cntr_reg[3]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            cntr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.363ns  (logic 1.577ns (46.892%)  route 1.786ns (53.108%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  mode_IBUF_inst/O
                         net (fo=30, routed)          1.786     3.239    mode_IBUF
    SLICE_X4Y14          LUT5 (Prop_lut5_I4_O)        0.124     3.363 r  cntr[26]_i_1/O
                         net (fo=1, routed)           0.000     3.363    p_0_in[26]
    SLICE_X4Y14          FDRE                                         r  cntr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.512     4.853    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  cntr_reg[26]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            cntr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.211ns  (logic 1.577ns (49.113%)  route 1.634ns (50.887%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  mode_IBUF_inst/O
                         net (fo=30, routed)          1.634     3.087    mode_IBUF
    SLICE_X4Y13          LUT5 (Prop_lut5_I4_O)        0.124     3.211 r  cntr[21]_i_1/O
                         net (fo=1, routed)           0.000     3.211    p_0_in[21]
    SLICE_X4Y13          FDRE                                         r  cntr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.512     4.853    clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  cntr_reg[21]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            cntr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.203ns  (logic 1.577ns (49.234%)  route 1.626ns (50.766%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  mode_IBUF_inst/O
                         net (fo=30, routed)          1.626     3.079    mode_IBUF
    SLICE_X4Y13          LUT5 (Prop_lut5_I4_O)        0.124     3.203 r  cntr[22]_i_1/O
                         net (fo=1, routed)           0.000     3.203    p_0_in[22]
    SLICE_X4Y13          FDRE                                         r  cntr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.512     4.853    clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  cntr_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 srst
                            (input port)
  Destination:            cntr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.210ns (30.706%)  route 0.473ns (69.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  srst (IN)
                         net (fo=0)                   0.000     0.000    srst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  srst_IBUF_inst/O
                         net (fo=30, routed)          0.473     0.682    srst_IBUF
    SLICE_X4Y13          FDRE                                         r  cntr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  cntr_reg[21]/C

Slack:                    inf
  Source:                 srst
                            (input port)
  Destination:            cntr_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.210ns (30.706%)  route 0.473ns (69.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  srst (IN)
                         net (fo=0)                   0.000     0.000    srst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  srst_IBUF_inst/O
                         net (fo=30, routed)          0.473     0.682    srst_IBUF
    SLICE_X4Y13          FDRE                                         r  cntr_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  cntr_reg[22]/C

Slack:                    inf
  Source:                 srst
                            (input port)
  Destination:            cntr_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.210ns (30.706%)  route 0.473ns (69.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  srst (IN)
                         net (fo=0)                   0.000     0.000    srst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  srst_IBUF_inst/O
                         net (fo=30, routed)          0.473     0.682    srst_IBUF
    SLICE_X4Y13          FDRE                                         r  cntr_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  cntr_reg[23]/C

Slack:                    inf
  Source:                 srst
                            (input port)
  Destination:            cntr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.210ns (30.706%)  route 0.473ns (69.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  srst (IN)
                         net (fo=0)                   0.000     0.000    srst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  srst_IBUF_inst/O
                         net (fo=30, routed)          0.473     0.682    srst_IBUF
    SLICE_X4Y13          FDRE                                         r  cntr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  cntr_reg[24]/C

Slack:                    inf
  Source:                 srst
                            (input port)
  Destination:            cntr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.210ns (29.663%)  route 0.497ns (70.337%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  srst (IN)
                         net (fo=0)                   0.000     0.000    srst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  srst_IBUF_inst/O
                         net (fo=30, routed)          0.497     0.706    srst_IBUF
    SLICE_X5Y12          FDRE                                         r  cntr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  cntr_reg[17]/C

Slack:                    inf
  Source:                 srst
                            (input port)
  Destination:            cntr_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.210ns (29.663%)  route 0.497ns (70.337%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  srst (IN)
                         net (fo=0)                   0.000     0.000    srst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  srst_IBUF_inst/O
                         net (fo=30, routed)          0.497     0.706    srst_IBUF
    SLICE_X5Y12          FDRE                                         r  cntr_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  cntr_reg[18]/C

Slack:                    inf
  Source:                 srst
                            (input port)
  Destination:            cntr_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.210ns (29.663%)  route 0.497ns (70.337%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  srst (IN)
                         net (fo=0)                   0.000     0.000    srst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  srst_IBUF_inst/O
                         net (fo=30, routed)          0.497     0.706    srst_IBUF
    SLICE_X5Y12          FDRE                                         r  cntr_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  cntr_reg[19]/C

Slack:                    inf
  Source:                 srst
                            (input port)
  Destination:            cntr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.210ns (29.481%)  route 0.501ns (70.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  srst (IN)
                         net (fo=0)                   0.000     0.000    srst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  srst_IBUF_inst/O
                         net (fo=30, routed)          0.501     0.711    srst_IBUF
    SLICE_X4Y12          FDRE                                         r  cntr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  cntr_reg[20]/C

Slack:                    inf
  Source:                 srst
                            (input port)
  Destination:            cntr_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.741ns  (logic 0.210ns (28.264%)  route 0.532ns (71.736%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  srst (IN)
                         net (fo=0)                   0.000     0.000    srst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  srst_IBUF_inst/O
                         net (fo=30, routed)          0.532     0.741    srst_IBUF
    SLICE_X5Y14          FDRE                                         r  cntr_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  cntr_reg[28]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            cntr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.266ns (35.844%)  route 0.476ns (64.156%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  mode_IBUF_inst/O
                         net (fo=30, routed)          0.476     0.697    mode_IBUF
    SLICE_X4Y11          LUT5 (Prop_lut5_I4_O)        0.045     0.742 r  cntr[16]_i_1/O
                         net (fo=1, routed)           0.000     0.742    p_0_in[16]
    SLICE_X4Y11          FDRE                                         r  cntr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  cntr_reg[16]/C





