Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Thu Nov 11 02:37:08 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: row0_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_18 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  row0_reg[1]/CK (DFF_X1)                0.0000     0.0000 r
  row0_reg[1]/Q (DFF_X1)                 0.5940     0.5940 f
  U982/ZN (XNOR2_X1)                     0.4023     0.9963 r
  U863/ZN (XNOR2_X1)                     0.3725     1.3688 r
  U1253/ZN (XNOR2_X1)                    0.3576     1.7264 r
  U921/ZN (NOR2_X1)                      0.1063     1.8327 f
  U1126/ZN (AOI21_X1)                    0.2900     2.1227 r
  R_18/D (DFF_X1)                        0.0000     2.1227 r
  data arrival time                                 2.1227

  clock clk (rise edge)                  2.4370     2.4370
  clock network delay (ideal)            0.0000     2.4370
  clock uncertainty                     -0.0500     2.3870
  R_18/CK (DFF_X1)                       0.0000     2.3870 r
  library setup time                    -0.2641     2.1229
  data required time                                2.1229
  -----------------------------------------------------------
  data required time                                2.1229
  data arrival time                                -2.1227
  -----------------------------------------------------------
  slack (MET)                                       0.0002


1
