{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 23 15:17:13 2011 " "Info: Processing started: Sat Jul 23 15:17:13 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.v" "" { Text "E:/my design_fpga/frequency/main/counter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file data_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mux " "Info: Found entity 1: data_mux" {  } { { "data_mux.v" "" { Text "E:/my design_fpga/frequency/main/data_mux.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispdecoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dispdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispdecoder " "Info: Found entity 1: dispdecoder" {  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispselect.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dispselect.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispselect " "Info: Found entity 1: dispselect" {  } { { "dispselect.v" "" { Text "E:/my design_fpga/frequency/main/dispselect.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fdiv.v(9) " "Warning (10268): Verilog HDL information at fdiv.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "fdiv.v" "" { Text "E:/my design_fpga/frequency/main/fdiv.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fdiv.v(24) " "Warning (10268): Verilog HDL information at fdiv.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "fdiv.v" "" { Text "E:/my design_fpga/frequency/main/fdiv.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fdiv.v(39) " "Warning (10268): Verilog HDL information at fdiv.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "fdiv.v" "" { Text "E:/my design_fpga/frequency/main/fdiv.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fdiv.v(54) " "Warning (10268): Verilog HDL information at fdiv.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "fdiv.v" "" { Text "E:/my design_fpga/frequency/main/fdiv.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv " "Info: Found entity 1: fdiv" {  } { { "fdiv.v" "" { Text "E:/my design_fpga/frequency/main/fdiv.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_latch.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file flip_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 flip_latch " "Info: Found entity 1: flip_latch" {  } { { "flip_latch.v" "" { Text "E:/my design_fpga/frequency/main/flip_latch.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gate_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file gate_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 gate_control " "Info: Found entity 1: gate_control" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.v" "" { Text "E:/my design_fpga/frequency/main/main.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Info: Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:b2v_inst " "Info: Elaborating entity \"counter\" for hierarchy \"counter:b2v_inst\"" {  } { { "main.v" "b2v_inst" { Text "E:/my design_fpga/frequency/main/main.v" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdiv fdiv:b2v_inst1 " "Info: Elaborating entity \"fdiv\" for hierarchy \"fdiv:b2v_inst1\"" {  } { { "main.v" "b2v_inst1" { Text "E:/my design_fpga/frequency/main/main.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_latch flip_latch:b2v_inst2 " "Info: Elaborating entity \"flip_latch\" for hierarchy \"flip_latch:b2v_inst2\"" {  } { { "main.v" "b2v_inst2" { Text "E:/my design_fpga/frequency/main/main.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gate_control gate_control:b2v_inst3 " "Info: Elaborating entity \"gate_control\" for hierarchy \"gate_control:b2v_inst3\"" {  } { { "main.v" "b2v_inst3" { Text "E:/my design_fpga/frequency/main/main.v" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fref gate_control.v(34) " "Warning (10240): Verilog HDL Always Construct warning at gate_control.v(34): inferring latch(es) for variable \"fref\", which holds its previous value in one or more paths through the always construct" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dp_s1hz gate_control.v(34) " "Warning (10240): Verilog HDL Always Construct warning at gate_control.v(34): inferring latch(es) for variable \"dp_s1hz\", which holds its previous value in one or more paths through the always construct" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dp_s10hz gate_control.v(34) " "Warning (10240): Verilog HDL Always Construct warning at gate_control.v(34): inferring latch(es) for variable \"dp_s10hz\", which holds its previous value in one or more paths through the always construct" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dp_s100hz gate_control.v(34) " "Warning (10240): Verilog HDL Always Construct warning at gate_control.v(34): inferring latch(es) for variable \"dp_s100hz\", which holds its previous value in one or more paths through the always construct" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dp_s100hz gate_control.v(34) " "Info (10041): Inferred latch for \"dp_s100hz\" at gate_control.v(34)" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dp_s10hz gate_control.v(34) " "Info (10041): Inferred latch for \"dp_s10hz\" at gate_control.v(34)" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dp_s1hz gate_control.v(34) " "Info (10041): Inferred latch for \"dp_s1hz\" at gate_control.v(34)" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fref gate_control.v(34) " "Info (10041): Inferred latch for \"fref\" at gate_control.v(34)" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispdecoder dispdecoder:b2v_inst5 " "Info: Elaborating entity \"dispdecoder\" for hierarchy \"dispdecoder:b2v_inst5\"" {  } { { "main.v" "b2v_inst5" { Text "E:/my design_fpga/frequency/main/main.v" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out dispdecoder.v(28) " "Warning (10240): Verilog HDL Always Construct warning at dispdecoder.v(28): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] dispdecoder.v(28) " "Info (10041): Inferred latch for \"data_out\[0\]\" at dispdecoder.v(28)" {  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] dispdecoder.v(28) " "Info (10041): Inferred latch for \"data_out\[1\]\" at dispdecoder.v(28)" {  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] dispdecoder.v(28) " "Info (10041): Inferred latch for \"data_out\[2\]\" at dispdecoder.v(28)" {  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] dispdecoder.v(28) " "Info (10041): Inferred latch for \"data_out\[3\]\" at dispdecoder.v(28)" {  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] dispdecoder.v(28) " "Info (10041): Inferred latch for \"data_out\[4\]\" at dispdecoder.v(28)" {  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] dispdecoder.v(28) " "Info (10041): Inferred latch for \"data_out\[5\]\" at dispdecoder.v(28)" {  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] dispdecoder.v(28) " "Info (10041): Inferred latch for \"data_out\[6\]\" at dispdecoder.v(28)" {  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispselect dispselect:b2v_inst7 " "Info: Elaborating entity \"dispselect\" for hierarchy \"dispselect:b2v_inst7\"" {  } { { "main.v" "b2v_inst7" { Text "E:/my design_fpga/frequency/main/main.v" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mux data_mux:b2v_inst8 " "Info: Elaborating entity \"data_mux\" for hierarchy \"data_mux:b2v_inst8\"" {  } { { "main.v" "b2v_inst8" { Text "E:/my design_fpga/frequency/main/main.v" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dispdecoder:b2v_inst5\|data_out\[0\] " "Warning: Latch dispdecoder:b2v_inst5\|data_out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dispselect:b2v_inst7\|disp_select\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal dispselect:b2v_inst7\|disp_select\[1\]" {  } { { "dispselect.v" "" { Text "E:/my design_fpga/frequency/main/dispselect.v" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dispdecoder:b2v_inst5\|data_out\[1\] " "Warning: Latch dispdecoder:b2v_inst5\|data_out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dispselect:b2v_inst7\|disp_select\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal dispselect:b2v_inst7\|disp_select\[1\]" {  } { { "dispselect.v" "" { Text "E:/my design_fpga/frequency/main/dispselect.v" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dispdecoder:b2v_inst5\|data_out\[2\] " "Warning: Latch dispdecoder:b2v_inst5\|data_out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dispselect:b2v_inst7\|disp_select\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal dispselect:b2v_inst7\|disp_select\[1\]" {  } { { "dispselect.v" "" { Text "E:/my design_fpga/frequency/main/dispselect.v" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dispdecoder:b2v_inst5\|data_out\[3\] " "Warning: Latch dispdecoder:b2v_inst5\|data_out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dispselect:b2v_inst7\|disp_select\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal dispselect:b2v_inst7\|disp_select\[1\]" {  } { { "dispselect.v" "" { Text "E:/my design_fpga/frequency/main/dispselect.v" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dispdecoder:b2v_inst5\|data_out\[4\] " "Warning: Latch dispdecoder:b2v_inst5\|data_out\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dispselect:b2v_inst7\|disp_select\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal dispselect:b2v_inst7\|disp_select\[1\]" {  } { { "dispselect.v" "" { Text "E:/my design_fpga/frequency/main/dispselect.v" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dispdecoder:b2v_inst5\|data_out\[5\] " "Warning: Latch dispdecoder:b2v_inst5\|data_out\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dispselect:b2v_inst7\|disp_select\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal dispselect:b2v_inst7\|disp_select\[1\]" {  } { { "dispselect.v" "" { Text "E:/my design_fpga/frequency/main/dispselect.v" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dispdecoder:b2v_inst5\|data_out\[6\] " "Warning: Latch dispdecoder:b2v_inst5\|data_out\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dispselect:b2v_inst7\|disp_select\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal dispselect:b2v_inst7\|disp_select\[1\]" {  } { { "dispselect.v" "" { Text "E:/my design_fpga/frequency/main/dispselect.v" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "gate_control:b2v_inst3\|fref " "Warning: Latch gate_control:b2v_inst3\|fref has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SW2 " "Warning: Ports D and ENA on the latch are fed by the same signal SW2" {  } { { "main.v" "" { Text "E:/my design_fpga/frequency/main/main.v" 34 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "335 " "Info: Implemented 335 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Info: Implemented 15 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "315 " "Info: Implemented 315 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/my design_fpga/frequency/main/main.map.smsg " "Info: Generated suppressed messages file E:/my design_fpga/frequency/main/main.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 23 15:17:17 2011 " "Info: Processing ended: Sat Jul 23 15:17:17 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
