$date
	Sun Apr 10 12:24:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module OAI1T $end
$var wire 1 ! w1 $end
$var wire 1 " w5 $end
$var wire 1 # w2 $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & c $end
$scope module uut1 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & c $end
$var wire 1 ' gdd $end
$var wire 1 ( vdd $end
$var wire 1 ! w $end
$var wire 1 ) y1 $end
$var wire 1 * y2 $end
$upscope $end
$scope module uut2 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & c $end
$var wire 1 + cb $end
$var wire 1 # w $end
$var wire 1 , wb $end
$var wire 1 - y1 $end
$upscope $end
$scope module uut4 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & c $end
$var wire 1 " w $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x-
x,
x+
x*
x)
1(
0'
0&
0%
0$
x#
x"
x!
$end
#5
1+
1!
z)
1*
#6
1"
#10
1-
#19
0,
#24
1#
#52
1&
#59
0+
#64
1%
#68
0)
#71
z!
#72
0!
#73
0"
#78
0-
#88
1,
#90
1$
#95
0#
#97
z*
#104
0&
#109
1+
1!
#110
1"
#123
0,
#128
1#
0%
#156
1&
#160
x!
#163
0+
0!
#165
0"
#173
1,
#180
0#
0$
#185
1*
z)
#186
1"
#190
1!
1-
#192
1%
#196
0)
#199
z!
#200
0!
#201
0"
#204
0,
#206
0-
#208
0&
#209
1#
#213
1+
1!
#214
1"
#256
0%
#260
1&
#261
z)
#266
1-
#267
0+
#270
1$
#274
0)
#277
z*
#278
x!
#279
0"
#284
0!
0-
#294
1,
#301
0#
#312
0&
#317
1+
1!
#318
1"
#320
1%
#331
0,
#336
1#
#360
0$
#364
1&
#365
1*
#368
x!
#371
0+
0!
#373
0"
#381
1,
#384
0%
#388
0#
#389
x!
z)
#390
1"
#394
1!
1-
#408
0,
#413
1#
#416
0&
#421
1+
#448
1%
#450
1$
#452
0)
#457
z*
#462
0-
#468
1&
#472
x!
#475
0+
0!
#477
0"
#485
1,
#492
0#
#512
0%
#520
0&
#525
1+
1!
#526
1"
#539
0,
#544
1#
#572
1&
#576
x!
#579
0+
0!
#581
0"
#589
1,
#596
0#
#672
