https://github.com/hyoukjun/OpenSMART/archive/refs/heads/master.zip
https://github.com/HPC-Lab-IITB/Melodica/archive/refs/heads/master.zip
https://github.com/maeri-project/MAERI_bsv_isca2018/archive/refs/heads/master.zip
https://github.com/Sooryakiran/Domain-Specific-Hardware-Accelerator-VLSI-CAD-Project/archive/refs/heads/main.zip
https://github.com/rsnikhil/RISCV_ISA_Formal_Spec_in_BSV/archive/refs/heads/master.zip
https://github.com/rishucoding/OpenSMART/archive/refs/heads/master.zip
