 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : fir4rca
Version: K-2015.06-SP2
Date   : Sun Dec  5 21:14:44 2021
****************************************

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: dr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_2_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_2_/Q (DFQD4)                               0.023     0.118      0.118 f
  dr[2] (net)                    2        0.002               0.000      0.118 f
  U420/ZN (XNR2D1)                                  0.036     0.095      0.212 f
  n72 (net)                      1        0.002               0.000      0.212 f
  U418/Z (XOR3D2)                                   0.047     0.160      0.373 f
  n71 (net)                      2        0.004               0.000      0.373 f
  U415/ZN (NR2XD1)                                  0.042     0.035      0.408 r
  n155 (net)                     2        0.003               0.000      0.408 r
  U407/ZN (OAI21D2)                                 0.038     0.032      0.440 f
  n500 (net)                     2        0.003               0.000      0.440 f
  U533/ZN (ND2D2)                                   0.025     0.025      0.465 r
  n158 (net)                     2        0.003               0.000      0.465 r
  U423/ZN (ND2D2)                                   0.035     0.028      0.493 f
  n73 (net)                      1        0.004               0.000      0.493 f
  U422/ZN (ND2D4)                                   0.028     0.026      0.518 r
  n81 (net)                      2        0.008               0.000      0.518 r
  U488/ZN (CKND2D4)                                 0.024     0.026      0.544 f
  n115 (net)                     4        0.006               0.000      0.544 f
  U563/ZN (AOI21D2)                                 0.049     0.032      0.576 r
  n196 (net)                     1        0.002               0.000      0.576 r
  U508/ZN (XNR2D1)                                  0.036     0.078      0.654 f
  n136 (net)                     1        0.002               0.000      0.654 f
  U507/ZN (NR2XD1)                                  0.025     0.023      0.677 r
  N142 (net)                     1        0.001               0.000      0.677 r
  s_reg_13_/D (DFD2)                                0.025     0.000      0.677 r
  data arrival time                                                      0.677

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_13_/CP (DFD2)                                         0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.677
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.206


  Startpoint: dr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_2_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_2_/Q (DFQD4)                               0.023     0.118      0.118 f
  dr[2] (net)                    2        0.002               0.000      0.118 f
  U420/ZN (XNR2D1)                                  0.036     0.095      0.212 f
  n72 (net)                      1        0.002               0.000      0.212 f
  U418/Z (XOR3D2)                                   0.047     0.160      0.373 f
  n71 (net)                      2        0.004               0.000      0.373 f
  U415/ZN (NR2XD1)                                  0.042     0.035      0.408 r
  n155 (net)                     2        0.003               0.000      0.408 r
  U407/ZN (OAI21D2)                                 0.038     0.032      0.440 f
  n500 (net)                     2        0.003               0.000      0.440 f
  U533/ZN (ND2D2)                                   0.025     0.025      0.465 r
  n158 (net)                     2        0.003               0.000      0.465 r
  U497/ZN (ND2D1)                                   0.073     0.052      0.517 f
  n124 (net)                     4        0.006               0.000      0.517 f
  U325/ZN (ND2D2)                                   0.032     0.030      0.546 r
  n41 (net)                      1        0.002               0.000      0.546 r
  U324/ZN (ND2D2)                                   0.020     0.024      0.570 f
  n40 (net)                      1        0.002               0.000      0.570 f
  U323/Z (CKXOR2D1)                                 0.038     0.081      0.651 f
  n143 (net)                     1        0.002               0.000      0.651 f
  U513/ZN (NR2XD1)                                  0.025     0.024      0.675 r
  N137 (net)                     1        0.001               0.000      0.675 r
  s_reg_8_/D (DFD2)                                 0.025     0.000      0.675 r
  data arrival time                                                      0.675

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_8_/CP (DFD2)                                          0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.675
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.205


  Startpoint: dr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_2_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_2_/Q (DFQD4)                               0.023     0.118      0.118 f
  dr[2] (net)                    2        0.002               0.000      0.118 f
  U420/ZN (XNR2D1)                                  0.036     0.095      0.212 f
  n72 (net)                      1        0.002               0.000      0.212 f
  U418/Z (XOR3D2)                                   0.047     0.160      0.373 f
  n71 (net)                      2        0.004               0.000      0.373 f
  U415/ZN (NR2XD1)                                  0.042     0.035      0.408 r
  n155 (net)                     2        0.003               0.000      0.408 r
  U407/ZN (OAI21D2)                                 0.038     0.032      0.440 f
  n500 (net)                     2        0.003               0.000      0.440 f
  U533/ZN (ND2D2)                                   0.025     0.025      0.465 r
  n158 (net)                     2        0.003               0.000      0.465 r
  U423/ZN (ND2D2)                                   0.035     0.028      0.493 f
  n73 (net)                      1        0.004               0.000      0.493 f
  U422/ZN (ND2D4)                                   0.028     0.026      0.518 r
  n81 (net)                      2        0.008               0.000      0.518 r
  U488/ZN (CKND2D4)                                 0.024     0.026      0.544 f
  n115 (net)                     4        0.006               0.000      0.544 f
  U690/ZN (AOI21D1)                                 0.073     0.045      0.589 r
  n424 (net)                     2        0.002               0.000      0.589 r
  U492/ZN (INVD1)                                   0.028     0.029      0.617 f
  n116 (net)                     1        0.002               0.000      0.617 f
  U490/ZN (ND2D2)                                   0.024     0.019      0.636 r
  n118 (net)                     1        0.002               0.000      0.636 r
  U491/ZN (ND2D2)                                   0.019     0.020      0.656 f
  n139 (net)                     1        0.002               0.000      0.656 f
  U511/ZN (NR2XD1)                                  0.023     0.019      0.675 r
  N140 (net)                     1        0.001               0.000      0.675 r
  s_reg_11_/D (DFD2)                                0.023     0.000      0.675 r
  data arrival time                                                      0.675

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_11_/CP (DFD2)                                         0.000      0.500 r
  library setup time                                         -0.029      0.471
  data required time                                                     0.471
  -------------------------------------------------------------------------------
  data required time                                                     0.471
  data arrival time                                                     -0.675
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.204


  Startpoint: dr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_2_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_2_/Q (DFQD4)                               0.023     0.118      0.118 f
  dr[2] (net)                    2        0.002               0.000      0.118 f
  U420/ZN (XNR2D1)                                  0.036     0.095      0.212 f
  n72 (net)                      1        0.002               0.000      0.212 f
  U418/Z (XOR3D2)                                   0.047     0.160      0.373 f
  n71 (net)                      2        0.004               0.000      0.373 f
  U415/ZN (NR2XD1)                                  0.042     0.035      0.408 r
  n155 (net)                     2        0.003               0.000      0.408 r
  U407/ZN (OAI21D2)                                 0.038     0.032      0.440 f
  n500 (net)                     2        0.003               0.000      0.440 f
  U533/ZN (ND2D2)                                   0.025     0.025      0.465 r
  n158 (net)                     2        0.003               0.000      0.465 r
  U423/ZN (ND2D2)                                   0.035     0.028      0.493 f
  n73 (net)                      1        0.004               0.000      0.493 f
  U422/ZN (ND2D4)                                   0.028     0.026      0.518 r
  n81 (net)                      2        0.008               0.000      0.518 r
  U488/ZN (CKND2D4)                                 0.024     0.026      0.544 f
  n115 (net)                     4        0.006               0.000      0.544 f
  U585/ZN (AOI21D1)                                 0.073     0.045      0.589 r
  n416 (net)                     2        0.002               0.000      0.589 r
  U496/ZN (INVD1)                                   0.028     0.029      0.617 f
  n119 (net)                     1        0.002               0.000      0.617 f
  U494/ZN (ND2D2)                                   0.024     0.019      0.636 r
  n121 (net)                     1        0.002               0.000      0.636 r
  U495/ZN (ND2D2)                                   0.019     0.019      0.656 f
  n137 (net)                     1        0.002               0.000      0.656 f
  U510/ZN (NR2XD1)                                  0.023     0.019      0.675 r
  N141 (net)                     1        0.001               0.000      0.675 r
  s_reg_12_/D (DFD2)                                0.023     0.000      0.675 r
  data arrival time                                                      0.675

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_12_/CP (DFD2)                                         0.000      0.500 r
  library setup time                                         -0.029      0.471
  data required time                                                     0.471
  -------------------------------------------------------------------------------
  data required time                                                     0.471
  data arrival time                                                     -0.675
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.204


  Startpoint: dr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_2_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_2_/Q (DFQD4)                               0.023     0.118      0.118 f
  dr[2] (net)                    2        0.002               0.000      0.118 f
  U420/ZN (XNR2D1)                                  0.036     0.095      0.212 f
  n72 (net)                      1        0.002               0.000      0.212 f
  U418/Z (XOR3D2)                                   0.047     0.160      0.373 f
  n71 (net)                      2        0.004               0.000      0.373 f
  U415/ZN (NR2XD1)                                  0.042     0.035      0.408 r
  n155 (net)                     2        0.003               0.000      0.408 r
  U407/ZN (OAI21D2)                                 0.038     0.032      0.440 f
  n500 (net)                     2        0.003               0.000      0.440 f
  U533/ZN (ND2D2)                                   0.025     0.025      0.465 r
  n158 (net)                     2        0.003               0.000      0.465 r
  U423/ZN (ND2D2)                                   0.035     0.028      0.493 f
  n73 (net)                      1        0.004               0.000      0.493 f
  U422/ZN (ND2D4)                                   0.028     0.026      0.518 r
  n81 (net)                      2        0.008               0.000      0.518 r
  U488/ZN (CKND2D4)                                 0.024     0.026      0.544 f
  n115 (net)                     4        0.006               0.000      0.544 f
  U427/ZN (AOI21D1)                                 0.073     0.045      0.589 r
  n429 (net)                     2        0.002               0.000      0.589 r
  U501/ZN (INVD1)                                   0.028     0.029      0.617 f
  n125 (net)                     1        0.002               0.000      0.617 f
  U499/ZN (ND2D2)                                   0.024     0.019      0.636 r
  n127 (net)                     1        0.002               0.000      0.636 r
  U500/ZN (ND2D2)                                   0.019     0.019      0.656 f
  n141 (net)                     1        0.002               0.000      0.656 f
  U512/ZN (NR2XD1)                                  0.023     0.019      0.675 r
  N139 (net)                     1        0.001               0.000      0.675 r
  s_reg_10_/D (DFD2)                                0.023     0.000      0.675 r
  data arrival time                                                      0.675

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_10_/CP (DFD2)                                         0.000      0.500 r
  library setup time                                         -0.029      0.471
  data required time                                                     0.471
  -------------------------------------------------------------------------------
  data required time                                                     0.471
  data arrival time                                                     -0.675
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.204


  Startpoint: dr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_2_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_2_/Q (DFQD4)                               0.023     0.118      0.118 f
  dr[2] (net)                    2        0.002               0.000      0.118 f
  U420/ZN (XNR2D1)                                  0.036     0.095      0.212 f
  n72 (net)                      1        0.002               0.000      0.212 f
  U418/Z (XOR3D2)                                   0.047     0.160      0.373 f
  n71 (net)                      2        0.004               0.000      0.373 f
  U415/ZN (NR2XD1)                                  0.042     0.035      0.408 r
  n155 (net)                     2        0.003               0.000      0.408 r
  U407/ZN (OAI21D2)                                 0.038     0.032      0.440 f
  n500 (net)                     2        0.003               0.000      0.440 f
  U533/ZN (ND2D2)                                   0.025     0.025      0.465 r
  n158 (net)                     2        0.003               0.000      0.465 r
  U497/ZN (ND2D1)                                   0.073     0.052      0.517 f
  n124 (net)                     4        0.006               0.000      0.517 f
  U702/ZN (AOI21D1)                                 0.062     0.050      0.567 r
  n525 (net)                     1        0.002               0.000      0.567 r
  U505/ZN (XNR2D1)                                  0.036     0.081      0.648 f
  n132 (net)                     1        0.002               0.000      0.648 f
  U504/ZN (NR2XD1)                                  0.025     0.023      0.671 r
  N135 (net)                     1        0.001               0.000      0.671 r
  s_reg_6_/D (DFQD1)                                0.025     0.000      0.671 r
  data arrival time                                                      0.671

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_6_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.671
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.202


  Startpoint: dr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_2_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_2_/Q (DFQD4)                               0.023     0.118      0.118 f
  dr[2] (net)                    2        0.002               0.000      0.118 f
  U420/ZN (XNR2D1)                                  0.036     0.095      0.212 f
  n72 (net)                      1        0.002               0.000      0.212 f
  U418/Z (XOR3D2)                                   0.047     0.160      0.373 f
  n71 (net)                      2        0.004               0.000      0.373 f
  U415/ZN (NR2XD1)                                  0.042     0.035      0.408 r
  n155 (net)                     2        0.003               0.000      0.408 r
  U407/ZN (OAI21D2)                                 0.038     0.032      0.440 f
  n500 (net)                     2        0.003               0.000      0.440 f
  U533/ZN (ND2D2)                                   0.025     0.025      0.465 r
  n158 (net)                     2        0.003               0.000      0.465 r
  U497/ZN (ND2D1)                                   0.073     0.052      0.517 f
  n124 (net)                     4        0.006               0.000      0.517 f
  U550/ZN (AOI21D1)                                 0.062     0.050      0.567 r
  n518 (net)                     1        0.002               0.000      0.567 r
  U503/ZN (XNR2D1)                                  0.036     0.081      0.648 f
  n131 (net)                     1        0.002               0.000      0.648 f
  U502/ZN (NR2XD1)                                  0.025     0.023      0.671 r
  N136 (net)                     1        0.001               0.000      0.671 r
  s_reg_7_/D (DFQD1)                                0.025     0.000      0.671 r
  data arrival time                                                      0.671

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_7_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.671
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.202


  Startpoint: ar_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_16_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  ar_reg_13_/CP (DFQD4)                             0.000     0.000      0.000 r
  ar_reg_13_/Q (DFQD4)                              0.030     0.125      0.125 f
  ar[13] (net)                   4        0.008               0.000      0.125 f
  U646/ZN (XNR2D4)                                  0.043     0.112      0.237 f
  n351 (net)                     2        0.006               0.000      0.237 f
  U654/ZN (XNR2D4)                                  0.035     0.087      0.323 r
  n354 (net)                     2        0.004               0.000      0.323 r
  U587/ZN (INVD2)                                   0.014     0.016      0.340 f
  n355 (net)                     1        0.002               0.000      0.340 f
  U658/ZN (AOI22D2)                                 0.069     0.053      0.393 r
  n377 (net)                     2        0.003               0.000      0.393 r
  U155/ZN (INVD2)                                   0.024     0.025      0.418 f
  n363 (net)                     1        0.003               0.000      0.418 f
  U288/ZN (NR2XD2)                                  0.038     0.029      0.446 r
  n406 (net)                     3        0.006               0.000      0.446 r
  U586/ZN (INVD2)                                   0.018     0.021      0.467 f
  n379 (net)                     1        0.004               0.000      0.467 f
  U674/ZN (AOI21D4)                                 0.058     0.035      0.503 r
  n536 (net)                     3        0.006               0.000      0.503 r
  U158/ZN (NR2D2)                                   0.027     0.024      0.526 f
  n382 (net)                     2        0.003               0.000      0.526 f
  U365/ZN (INVD1)                                   0.020     0.019      0.546 r
  n229 (net)                     1        0.001               0.000      0.546 r
  U279/ZN (ND2D1)                                   0.026     0.023      0.569 f
  n227 (net)                     1        0.001               0.000      0.569 f
  U277/ZN (INVD1)                                   0.025     0.022      0.591 r
  n223 (net)                     1        0.002               0.000      0.591 r
  U580/ZN (CKND2D2)                                 0.020     0.020      0.611 f
  n221 (net)                     1        0.002               0.000      0.611 f
  U579/ZN (ND2D2)                                   0.022     0.018      0.629 r
  n234 (net)                     1        0.002               0.000      0.629 r
  U584/ZN (ND2D2)                                   0.020     0.022      0.651 f
  n233 (net)                     1        0.002               0.000      0.651 f
  U583/ZN (NR2XD1)                                  0.024     0.020      0.671 r
  N145 (net)                     1        0.001               0.000      0.671 r
  s_reg_16_/D (DFQD1)                               0.024     0.000      0.671 r
  data arrival time                                                      0.671

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_16_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.671
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.201


  Startpoint: ar_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  ar_reg_9_/CP (DFQD4)                              0.000     0.000      0.000 r
  ar_reg_9_/Q (DFQD4)                               0.029     0.123      0.123 f
  ar[9] (net)                    4        0.006               0.000      0.123 f
  U517/ZN (NR2XD1)                                  0.035     0.035      0.158 r
  n145 (net)                     1        0.002               0.000      0.158 r
  U516/ZN (ND2D2)                                   0.023     0.027      0.185 f
  n201 (net)                     1        0.002               0.000      0.185 f
  U570/ZN (ND2D2)                                   0.035     0.028      0.213 r
  n315 (net)                     3        0.005               0.000      0.213 r
  U524/ZN (XNR3D4)                                  0.041     0.170      0.383 f
  n218 (net)                     2        0.003               0.000      0.383 f
  U362/ZN (NR2D1)                                   0.055     0.047      0.431 r
  n427 (net)                     2        0.002               0.000      0.431 r
  U644/ZN (INVD1)                                   0.025     0.027      0.458 f
  n337 (net)                     1        0.002               0.000      0.458 f
  U645/ZN (ND2D2)                                   0.030     0.026      0.484 r
  n419 (net)                     3        0.004               0.000      0.484 r
  U568/ZN (ND2D2)                                   0.032     0.028      0.512 f
  n431 (net)                     2        0.004               0.000      0.512 f
  U691/ZN (ND2D1)                                   0.030     0.026      0.538 r
  n432 (net)                     1        0.002               0.000      0.538 r
  U274/ZN (CKND2D2)                                 0.025     0.021      0.559 f
  n80 (net)                      1        0.002               0.000      0.559 f
  U432/ZN (ND2D2)                                   0.035     0.026      0.585 r
  n433 (net)                     2        0.005               0.000      0.585 r
  U120/ZN (INVD1)                                   0.019     0.021      0.606 f
  n85 (net)                      1        0.002               0.000      0.606 f
  U434/ZN (ND3D2)                                   0.029     0.019      0.626 r
  n211 (net)                     1        0.002               0.000      0.626 r
  U565/ZN (ND2D2)                                   0.020     0.023      0.649 f
  n214 (net)                     1        0.002               0.000      0.649 f
  U576/ZN (NR2XD1)                                  0.024     0.020      0.669 r
  N144 (net)                     1        0.001               0.000      0.669 r
  s_reg_15_/D (DFQD1)                               0.024     0.000      0.669 r
  data arrival time                                                      0.669

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_15_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.669
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.199


  Startpoint: ar_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  ar_reg_9_/CP (DFQD4)                              0.000     0.000      0.000 r
  ar_reg_9_/Q (DFQD4)                               0.029     0.123      0.123 f
  ar[9] (net)                    4        0.006               0.000      0.123 f
  U517/ZN (NR2XD1)                                  0.035     0.035      0.158 r
  n145 (net)                     1        0.002               0.000      0.158 r
  U516/ZN (ND2D2)                                   0.023     0.027      0.185 f
  n201 (net)                     1        0.002               0.000      0.185 f
  U570/ZN (ND2D2)                                   0.035     0.028      0.213 r
  n315 (net)                     3        0.005               0.000      0.213 r
  U524/ZN (XNR3D4)                                  0.039     0.169      0.382 r
  n218 (net)                     2        0.003               0.000      0.382 r
  U362/ZN (NR2D1)                                   0.031     0.024      0.406 f
  n427 (net)                     2        0.002               0.000      0.406 f
  U644/ZN (INVD1)                                   0.029     0.026      0.432 r
  n337 (net)                     1        0.002               0.000      0.432 r
  U645/ZN (ND2D2)                                   0.032     0.032      0.464 f
  n419 (net)                     3        0.004               0.000      0.464 f
  U568/ZN (ND2D2)                                   0.029     0.025      0.489 r
  n431 (net)                     2        0.004               0.000      0.489 r
  U448/ZN (CKND2D3)                                 0.033     0.029      0.518 f
  n540 (net)                     5        0.007               0.000      0.518 f
  U121/ZN (AOI21D1)                                 0.094     0.058      0.576 r
  n217 (net)                     2        0.004               0.000      0.576 r
  U273/ZN (ND2D1)                                   0.044     0.045      0.621 f
  n130 (net)                     1        0.002               0.000      0.621 f
  U447/ZN (OAI22D2)                                 0.067     0.037      0.657 r
  n93 (net)                      1        0.002               0.000      0.657 r
  U445/ZN (NR2XD1)                                  0.024     0.026      0.684 f
  N143 (net)                     1        0.001               0.000      0.684 f
  s_reg_14_/D (DFQD1)                               0.024     0.000      0.684 f
  data arrival time                                                      0.684

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_14_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.014      0.486
  data required time                                                     0.486
  -------------------------------------------------------------------------------
  data required time                                                     0.486
  data arrival time                                                     -0.684
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.198


  Startpoint: ar_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  ar_reg_1_/CP (DFQD4)                              0.000     0.000      0.000 r
  ar_reg_1_/Q (DFQD4)                               0.028     0.123      0.123 f
  ar[1] (net)                    4        0.006               0.000      0.123 f
  U546/ZN (OAI21D2)                                 0.046     0.040      0.162 r
  n253 (net)                     1        0.002               0.000      0.162 r
  U421/ZN (ND2D2)                                   0.030     0.030      0.192 f
  n263 (net)                     3        0.004               0.000      0.192 f
  U418/Z (XOR3D2)                                   0.046     0.176      0.369 r
  n71 (net)                      2        0.004               0.000      0.369 r
  U415/ZN (NR2XD1)                                  0.038     0.029      0.398 f
  n155 (net)                     2        0.003               0.000      0.398 f
  U407/ZN (OAI21D2)                                 0.056     0.044      0.442 r
  n500 (net)                     2        0.003               0.000      0.442 r
  U533/ZN (ND2D2)                                   0.031     0.031      0.473 f
  n158 (net)                     2        0.003               0.000      0.473 f
  U423/ZN (ND2D2)                                   0.031     0.026      0.498 r
  n73 (net)                      1        0.004               0.000      0.498 r
  U422/ZN (ND2D4)                                   0.032     0.028      0.526 f
  n81 (net)                      2        0.008               0.000      0.526 f
  U351/ZN (ND2D3)                                   0.036     0.031      0.557 r
  n97 (net)                      5        0.008               0.000      0.557 r
  U350/ZN (XNR2D1)                                  0.033     0.070      0.628 f
  n59 (net)                      1        0.001               0.000      0.628 f
  U275/ZN (NR2XD0)                                  0.038     0.031      0.659 r
  N138 (net)                     1        0.001               0.000      0.659 r
  s_reg_9_/D (DFQD1)                                0.038     0.000      0.659 r
  data arrival time                                                      0.659

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_9_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.033      0.467
  data required time                                                     0.467
  -------------------------------------------------------------------------------
  data required time                                                     0.467
  data arrival time                                                     -0.659
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.192


  Startpoint: ar_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_17_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  ar_reg_13_/CP (DFQD4)                             0.000     0.000      0.000 r
  ar_reg_13_/Q (DFQD4)                              0.030     0.125      0.125 f
  ar[13] (net)                   4        0.008               0.000      0.125 f
  U589/Z (AN2XD1)                                   0.022     0.044      0.169 f
  n238 (net)                     1        0.002               0.000      0.169 f
  U326/ZN (NR2D2)                                   0.039     0.034      0.204 r
  n367 (net)                     2        0.002               0.000      0.204 r
  U663/Z (XOR3D2)                                   0.042     0.177      0.381 f
  n378 (net)                     2        0.002               0.000      0.381 f
  U130/ZN (INVD1)                                   0.039     0.034      0.415 r
  n362 (net)                     1        0.004               0.000      0.415 r
  U288/ZN (NR2XD2)                                  0.028     0.031      0.446 f
  n406 (net)                     3        0.005               0.000      0.446 f
  U664/ZN (NR2D2)                                   0.074     0.051      0.496 r
  n527 (net)                     4        0.007               0.000      0.496 r
  U487/ZN (ND2D1)                                   0.040     0.044      0.541 f
  n538 (net)                     2        0.002               0.000      0.541 f
  U703/ZN (NR2D1)                                   0.043     0.036      0.577 r
  n529 (net)                     1        0.001               0.000      0.577 r
  U152/ZN (ND2D1)                                   0.035     0.034      0.611 f
  n543 (net)                     1        0.002               0.000      0.611 f
  U151/ZN (AOI31D2)                                 0.054     0.033      0.644 r
  N146 (net)                     1        0.001               0.000      0.644 r
  s_reg_17_/D (DFQD1)                               0.054     0.000      0.644 r
  data arrival time                                                      0.644

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_17_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.037      0.463
  data required time                                                     0.463
  -------------------------------------------------------------------------------
  data required time                                                     0.463
  data arrival time                                                     -0.644
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.181


  Startpoint: cr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  cr_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  cr_reg_3_/Q (DFQD4)                               0.026     0.121      0.121 f
  cr[3] (net)                    3        0.004               0.000      0.121 f
  U544/ZN (XNR2D1)                                  0.045     0.104      0.225 f
  n177 (net)                     2        0.003               0.000      0.225 f
  U542/Z (XOR3D2)                                   0.042     0.159      0.383 f
  n279 (net)                     2        0.002               0.000      0.383 f
  U467/ZN (NR2D0)                                   0.081     0.063      0.447 r
  n112 (net)                     2        0.002               0.000      0.447 r
  U486/ZN (INVD0)                                   0.031     0.034      0.481 f
  n505 (net)                     1        0.001               0.000      0.481 f
  U698/ZN (AOI21D1)                                 0.062     0.045      0.526 r
  n509 (net)                     1        0.002               0.000      0.526 r
  U699/Z (CKXOR2D1)                                 0.040     0.094      0.621 f
  n510 (net)                     1        0.002               0.000      0.621 f
  U147/ZN (NR2D2)                                   0.028     0.028      0.648 r
  N133 (net)                     1        0.001               0.000      0.648 r
  s_reg_4_/D (DFQD1)                                0.028     0.000      0.648 r
  data arrival time                                                      0.648

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_4_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.031      0.469
  data required time                                                     0.469
  -------------------------------------------------------------------------------
  data required time                                                     0.469
  data arrival time                                                     -0.648
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.179


  Startpoint: dr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_2_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_2_/Q (DFQD4)                               0.023     0.118      0.118 f
  dr[2] (net)                    2        0.002               0.000      0.118 f
  U420/ZN (XNR2D1)                                  0.036     0.095      0.212 f
  n72 (net)                      1        0.002               0.000      0.212 f
  U418/Z (XOR3D2)                                   0.047     0.160      0.373 f
  n71 (net)                      2        0.004               0.000      0.373 f
  U415/ZN (NR2XD1)                                  0.042     0.035      0.408 r
  n155 (net)                     2        0.003               0.000      0.408 r
  U407/ZN (OAI21D2)                                 0.038     0.032      0.440 f
  n500 (net)                     2        0.003               0.000      0.440 f
  U533/ZN (ND2D2)                                   0.025     0.025      0.465 r
  n158 (net)                     2        0.003               0.000      0.465 r
  U497/ZN (ND2D1)                                   0.073     0.052      0.517 f
  n124 (net)                     4        0.006               0.000      0.517 f
  U700/Z (CKXOR2D1)                                 0.035     0.092      0.609 f
  n513 (net)                     1        0.001               0.000      0.609 f
  U701/ZN (NR2D1)                                   0.041     0.034      0.644 r
  N134 (net)                     1        0.001               0.000      0.644 r
  s_reg_5_/D (DFQD1)                                0.041     0.000      0.644 r
  data arrival time                                                      0.644

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_5_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.644
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.178


  Startpoint: ar_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  ar_reg_1_/CP (DFQD4)                              0.000     0.000      0.000 r
  ar_reg_1_/Q (DFQD4)                               0.028     0.123      0.123 f
  ar[1] (net)                    4        0.006               0.000      0.123 f
  U546/ZN (OAI21D2)                                 0.046     0.040      0.162 r
  n253 (net)                     1        0.002               0.000      0.162 r
  U421/ZN (ND2D2)                                   0.030     0.030      0.192 f
  n263 (net)                     3        0.004               0.000      0.192 f
  U418/Z (XOR3D2)                                   0.046     0.176      0.369 r
  n71 (net)                      2        0.004               0.000      0.369 r
  U415/ZN (NR2XD1)                                  0.038     0.029      0.398 f
  n155 (net)                     2        0.003               0.000      0.398 f
  U407/ZN (OAI21D2)                                 0.056     0.044      0.442 r
  n500 (net)                     2        0.003               0.000      0.442 r
  U293/Z (CKBD1)                                    0.031     0.048      0.490 r
  n506 (net)                     2        0.002               0.000      0.490 r
  U696/ZN (XNR2D1)                                  0.034     0.094      0.584 f
  n502 (net)                     1        0.001               0.000      0.584 f
  U697/ZN (NR2D1)                                   0.041     0.034      0.618 r
  N132 (net)                     1        0.001               0.000      0.618 r
  s_reg_3_/D (DFQD1)                                0.041     0.000      0.618 r
  data arrival time                                                      0.618

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_3_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.618
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.152


  Startpoint: dr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_2_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_2_/Q (DFQD4)                               0.023     0.118      0.118 f
  dr[2] (net)                    2        0.002               0.000      0.118 f
  U420/ZN (XNR2D1)                                  0.036     0.095      0.212 f
  n72 (net)                      1        0.002               0.000      0.212 f
  U418/Z (XOR3D2)                                   0.047     0.160      0.373 f
  n71 (net)                      2        0.004               0.000      0.373 f
  U408/ZN (ND2D2)                                   0.028     0.027      0.399 r
  n495 (net)                     2        0.003               0.000      0.399 r
  U693/ZN (INVD1)                                   0.012     0.015      0.414 f
  n496 (net)                     1        0.001               0.000      0.414 f
  U529/ZN (NR2D0)                                   0.088     0.058      0.473 r
  n498 (net)                     1        0.002               0.000      0.473 r
  U694/Z (CKXOR2D1)                                 0.035     0.096      0.569 f
  n499 (net)                     1        0.001               0.000      0.569 f
  U695/ZN (NR2D1)                                   0.041     0.034      0.603 r
  N131 (net)                     1        0.001               0.000      0.603 r
  s_reg_2_/D (DFQD1)                                0.041     0.000      0.603 r
  data arrival time                                                      0.603

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_2_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.603
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.138


  Startpoint: dr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_1_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_1_/Q (DFQD4)                               0.025     0.120      0.120 f
  dr[1] (net)                    3        0.004               0.000      0.120 f
  U413/ZN (XNR2D1)                                  0.036     0.095      0.215 f
  n68 (net)                      1        0.002               0.000      0.215 f
  U412/Z (XOR3D2)                                   0.044     0.158      0.373 f
  n491 (net)                     2        0.003               0.000      0.373 f
  U409/ZN (ND2D2)                                   0.029     0.026      0.399 r
  n497 (net)                     2        0.003               0.000      0.399 r
  U458/ZN (INVD1)                                   0.016     0.018      0.417 f
  n493 (net)                     2        0.002               0.000      0.417 f
  U296/ZN (AOI211XD0)                               0.082     0.068      0.484 r
  N130 (net)                     1        0.001               0.000      0.484 r
  s_reg_1_/D (DFQD1)                                0.082     0.000      0.484 r
  data arrival time                                                      0.484

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_1_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.044      0.456
  data required time                                                     0.456
  -------------------------------------------------------------------------------
  data required time                                                     0.456
  data arrival time                                                     -0.484
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.028


  Startpoint: s_reg_17_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[17] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_17_/CP (DFQD1)                              0.000     0.000      0.000 r
  s_reg_17_/Q (DFQD1)                               0.429     0.318      0.318 r
  s[17] (net)                    1        0.050               0.000      0.318 r
  s[17] (out)                                       0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_16_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[16] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_16_/CP (DFQD1)                              0.000     0.000      0.000 r
  s_reg_16_/Q (DFQD1)                               0.429     0.318      0.318 r
  s[16] (net)                    1        0.050               0.000      0.318 r
  s[16] (out)                                       0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_15_/CP (DFQD1)                              0.000     0.000      0.000 r
  s_reg_15_/Q (DFQD1)                               0.429     0.318      0.318 r
  s[15] (net)                    1        0.050               0.000      0.318 r
  s[15] (out)                                       0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[14] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_14_/CP (DFQD1)                              0.000     0.000      0.000 r
  s_reg_14_/Q (DFQD1)                               0.429     0.318      0.318 r
  s[14] (net)                    1        0.050               0.000      0.318 r
  s[14] (out)                                       0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_9_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_9_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[9] (net)                     1        0.050               0.000      0.318 r
  s[9] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_7_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_7_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[7] (net)                     1        0.050               0.000      0.318 r
  s[7] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_6_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_6_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[6] (net)                     1        0.050               0.000      0.318 r
  s[6] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_5_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_5_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[5] (net)                     1        0.050               0.000      0.318 r
  s[5] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_4_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_4_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[4] (net)                     1        0.050               0.000      0.318 r
  s[4] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_3_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_3_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[3] (net)                     1        0.050               0.000      0.318 r
  s[3] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_2_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_2_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[2] (net)                     1        0.050               0.000      0.318 r
  s[2] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_1_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_1_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[1] (net)                     1        0.050               0.000      0.318 r
  s[1] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: ar_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  ar_reg_0_/CP (DFQD4)                              0.000     0.000      0.000 r
  ar_reg_0_/Q (DFQD4)                               0.032     0.126      0.126 f
  ar[0] (net)                    3        0.008               0.000      0.126 f
  U411/ZN (XNR3D4)                                  0.040     0.169      0.295 f
  n489 (net)                     2        0.003               0.000      0.295 f
  U373/ZN (XNR2D0)                                  0.036     0.079      0.374 f
  n490 (net)                     1        0.001               0.000      0.374 f
  U305/ZN (NR2XD0)                                  0.038     0.032      0.406 r
  N129 (net)                     1        0.001               0.000      0.406 r
  s_reg_0_/D (DFQD2)                                0.038     0.000      0.406 r
  data arrival time                                                      0.406

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_0_/CP (DFQD2)                                         0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.406
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.060


  Startpoint: s_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[13] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_13_/CP (DFD2)                               0.000     0.000      0.000 r
  s_reg_13_/Q (DFD2)                                0.220     0.235      0.235 r
  s[13] (net)                    1        0.050               0.000      0.235 r
  s[13] (out)                                       0.220     0.000      0.235 r
  data arrival time                                                      0.235

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.235
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.065


  Startpoint: s_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[12] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_12_/CP (DFD2)                               0.000     0.000      0.000 r
  s_reg_12_/Q (DFD2)                                0.220     0.235      0.235 r
  s[12] (net)                    1        0.050               0.000      0.235 r
  s[12] (out)                                       0.220     0.000      0.235 r
  data arrival time                                                      0.235

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.235
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.065


  Startpoint: s_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[11] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_11_/CP (DFD2)                               0.000     0.000      0.000 r
  s_reg_11_/Q (DFD2)                                0.220     0.235      0.235 r
  s[11] (net)                    1        0.050               0.000      0.235 r
  s[11] (out)                                       0.220     0.000      0.235 r
  data arrival time                                                      0.235

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.235
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.065


  Startpoint: s_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[10] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_10_/CP (DFD2)                               0.000     0.000      0.000 r
  s_reg_10_/Q (DFD2)                                0.220     0.235      0.235 r
  s[10] (net)                    1        0.050               0.000      0.235 r
  s[10] (out)                                       0.220     0.000      0.235 r
  data arrival time                                                      0.235

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.235
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.065


  Startpoint: s_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_8_/CP (DFD2)                                0.000     0.000      0.000 r
  s_reg_8_/Q (DFD2)                                 0.220     0.235      0.235 r
  s[8] (net)                     1        0.050               0.000      0.235 r
  s[8] (out)                                        0.220     0.000      0.235 r
  data arrival time                                                      0.235

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.235
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.065


  Startpoint: s_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_0_/CP (DFQD2)                               0.000     0.000      0.000 r
  s_reg_0_/Q (DFQD2)                                0.219     0.215      0.215 r
  s[0] (net)                     1        0.050               0.000      0.215 r
  s[0] (out)                                        0.219     0.000      0.215 r
  data arrival time                                                      0.215

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: a[8] (input port clocked by clk)
  Endpoint: ar_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[8] (in)                                         0.000     0.000      0.200 r
  a[8] (net)                     1        0.001               0.000      0.200 r
  U163/ZN (INVD0)                                   0.016     0.012      0.212 f
  n484 (net)                     1        0.001               0.000      0.212 f
  U168/ZN (NR2D0)                                   0.068     0.048      0.259 r
  N73 (net)                      1        0.001               0.000      0.259 r
  ar_reg_8_/D (DFQD4)                               0.068     0.000      0.259 r
  data arrival time                                                      0.259

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_8_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.045      0.455
  data required time                                                     0.455
  -------------------------------------------------------------------------------
  data required time                                                     0.455
  data arrival time                                                     -0.259
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.196


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U381/ZN (NR2D0)                                   0.068     0.045      0.245 r
  N88 (net)                      1        0.001               0.000      0.245 r
  br_reg_7_/D (DFQD4)                               0.068     0.000      0.245 r
  data arrival time                                                      0.245

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_7_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.045      0.455
  data required time                                                     0.455
  -------------------------------------------------------------------------------
  data required time                                                     0.455
  data arrival time                                                     -0.245
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.210


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U167/ZN (NR2D0)                                   0.068     0.045      0.245 r
  N123 (net)                     1        0.001               0.000      0.245 r
  dr_reg_10_/D (DFQD4)                              0.068     0.000      0.245 r
  data arrival time                                                      0.245

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_10_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.045      0.455
  data required time                                                     0.455
  -------------------------------------------------------------------------------
  data required time                                                     0.455
  data arrival time                                                     -0.245
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.210


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U166/ZN (NR2D0)                                   0.068     0.045      0.245 r
  N107 (net)                     1        0.001               0.000      0.245 r
  cr_reg_10_/D (DFQD4)                              0.068     0.000      0.245 r
  data arrival time                                                      0.245

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_10_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.045      0.455
  data required time                                                     0.455
  -------------------------------------------------------------------------------
  data required time                                                     0.455
  data arrival time                                                     -0.245
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.210


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U165/ZN (NR2D0)                                   0.068     0.045      0.245 r
  N104 (net)                     1        0.001               0.000      0.245 r
  cr_reg_7_/D (DFQD4)                               0.068     0.000      0.245 r
  data arrival time                                                      0.245

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_7_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.045      0.455
  data required time                                                     0.455
  -------------------------------------------------------------------------------
  data required time                                                     0.455
  data arrival time                                                     -0.245
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.210


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U169/ZN (NR2D0)                                   0.068     0.045      0.245 r
  N125 (net)                     1        0.001               0.000      0.245 r
  dr_reg_12_/D (DFQD1)                              0.068     0.000      0.245 r
  data arrival time                                                      0.245

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_12_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.040      0.460
  data required time                                                     0.460
  -------------------------------------------------------------------------------
  data required time                                                     0.460
  data arrival time                                                     -0.245
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.215


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U385/ZN (NR2D0)                                   0.068     0.045      0.245 r
  N122 (net)                     1        0.001               0.000      0.245 r
  dr_reg_9_/D (DFQD1)                               0.068     0.000      0.245 r
  data arrival time                                                      0.245

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_9_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.040      0.460
  data required time                                                     0.460
  -------------------------------------------------------------------------------
  data required time                                                     0.460
  data arrival time                                                     -0.245
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.215


  Startpoint: a[2] (input port clocked by clk)
  Endpoint: ar_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[2] (in)                                         0.000     0.000      0.200 r
  a[2] (net)                     1        0.001               0.000      0.200 r
  U258/ZN (INVD1)                                   0.011     0.008      0.208 f
  n481 (net)                     1        0.001               0.000      0.208 f
  U252/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N67 (net)                      1        0.001               0.000      0.238 r
  ar_reg_2_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_2_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: ar_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[1] (in)                                         0.000     0.000      0.200 r
  a[1] (net)                     1        0.001               0.000      0.200 r
  U257/ZN (INVD1)                                   0.011     0.008      0.208 f
  n487 (net)                     1        0.001               0.000      0.208 f
  U254/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N66 (net)                      1        0.001               0.000      0.238 r
  ar_reg_1_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_1_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[10] (input port clocked by clk)
  Endpoint: ar_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[10] (in)                                        0.000     0.000      0.200 r
  a[10] (net)                    1        0.001               0.000      0.200 r
  U270/ZN (INVD1)                                   0.011     0.008      0.208 f
  n482 (net)                     1        0.001               0.000      0.208 f
  U251/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N75 (net)                      1        0.001               0.000      0.238 r
  ar_reg_10_/D (DFQD4)                              0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_10_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[13] (input port clocked by clk)
  Endpoint: ar_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[13] (in)                                        0.000     0.000      0.200 r
  a[13] (net)                    1        0.001               0.000      0.200 r
  U267/ZN (INVD1)                                   0.011     0.008      0.208 f
  n477 (net)                     1        0.001               0.000      0.208 f
  U246/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N78 (net)                      1        0.001               0.000      0.238 r
  ar_reg_13_/D (DFQD4)                              0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_13_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[9] (input port clocked by clk)
  Endpoint: ar_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[9] (in)                                         0.000     0.000      0.200 r
  a[9] (net)                     1        0.001               0.000      0.200 r
  U271/ZN (INVD1)                                   0.011     0.008      0.208 f
  n479 (net)                     1        0.001               0.000      0.208 f
  U250/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N74 (net)                      1        0.001               0.000      0.238 r
  ar_reg_9_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_9_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[7] (input port clocked by clk)
  Endpoint: ar_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[7] (in)                                         0.000     0.000      0.200 r
  a[7] (net)                     1        0.001               0.000      0.200 r
  U269/ZN (INVD1)                                   0.011     0.008      0.208 f
  n485 (net)                     1        0.001               0.000      0.208 f
  U249/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N72 (net)                      1        0.001               0.000      0.238 r
  ar_reg_7_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_7_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[4] (input port clocked by clk)
  Endpoint: ar_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[4] (in)                                         0.000     0.000      0.200 r
  a[4] (net)                     1        0.001               0.000      0.200 r
  U266/ZN (INVD1)                                   0.011     0.008      0.208 f
  n483 (net)                     1        0.001               0.000      0.208 f
  U248/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N69 (net)                      1        0.001               0.000      0.238 r
  ar_reg_4_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_4_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[5] (input port clocked by clk)
  Endpoint: ar_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[5] (in)                                         0.000     0.000      0.200 r
  a[5] (net)                     1        0.001               0.000      0.200 r
  U268/ZN (INVD1)                                   0.011     0.008      0.208 f
  n478 (net)                     1        0.001               0.000      0.208 f
  U247/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N70 (net)                      1        0.001               0.000      0.238 r
  ar_reg_5_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_5_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[6] (input port clocked by clk)
  Endpoint: ar_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[6] (in)                                         0.000     0.000      0.200 r
  a[6] (net)                     1        0.001               0.000      0.200 r
  U265/ZN (INVD1)                                   0.011     0.008      0.208 f
  n480 (net)                     1        0.001               0.000      0.208 f
  U244/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N71 (net)                      1        0.001               0.000      0.238 r
  ar_reg_6_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_6_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[12] (input port clocked by clk)
  Endpoint: ar_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[12] (in)                                        0.000     0.000      0.200 r
  a[12] (net)                    1        0.001               0.000      0.200 r
  U264/ZN (INVD1)                                   0.011     0.008      0.208 f
  n486 (net)                     1        0.001               0.000      0.208 f
  U245/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N77 (net)                      1        0.001               0.000      0.238 r
  ar_reg_12_/D (DFQD4)                              0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_12_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[11] (input port clocked by clk)
  Endpoint: ar_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[11] (in)                                        0.000     0.000      0.200 r
  a[11] (net)                    1        0.001               0.000      0.200 r
  U263/ZN (INVD1)                                   0.011     0.008      0.208 f
  n476 (net)                     1        0.001               0.000      0.208 f
  U242/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N76 (net)                      1        0.001               0.000      0.238 r
  ar_reg_11_/D (DFQD4)                              0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_11_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[3] (input port clocked by clk)
  Endpoint: ar_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[3] (in)                                         0.000     0.000      0.200 r
  a[3] (net)                     1        0.001               0.000      0.200 r
  U261/ZN (INVD1)                                   0.011     0.008      0.208 f
  n472 (net)                     1        0.001               0.000      0.208 f
  U243/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N68 (net)                      1        0.001               0.000      0.238 r
  ar_reg_3_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_3_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[15] (input port clocked by clk)
  Endpoint: ar_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[15] (in)                                        0.000     0.000      0.200 r
  a[15] (net)                    1        0.001               0.000      0.200 r
  U260/ZN (INVD1)                                   0.011     0.008      0.208 f
  n474 (net)                     1        0.001               0.000      0.208 f
  U256/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N80 (net)                      1        0.001               0.000      0.238 r
  ar_reg_15_/D (DFQD4)                              0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_15_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: ar_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[0] (in)                                         0.000     0.000      0.200 r
  a[0] (net)                     1        0.001               0.000      0.200 r
  U262/ZN (INVD1)                                   0.011     0.008      0.208 f
  n473 (net)                     1        0.001               0.000      0.208 f
  U255/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N65 (net)                      1        0.001               0.000      0.238 r
  ar_reg_0_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_0_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[14] (input port clocked by clk)
  Endpoint: ar_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[14] (in)                                        0.000     0.000      0.200 r
  a[14] (net)                    1        0.001               0.000      0.200 r
  U259/ZN (INVD1)                                   0.011     0.008      0.208 f
  n475 (net)                     1        0.001               0.000      0.208 f
  U253/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N79 (net)                      1        0.001               0.000      0.238 r
  ar_reg_14_/D (DFQD2)                              0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_14_/CP (DFQD2)                                       0.000      0.500 r
  library setup time                                         -0.035      0.465
  data required time                                                     0.465
  -------------------------------------------------------------------------------
  data required time                                                     0.465
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.227


  Startpoint: cr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  cr_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  cr_reg_3_/Q (DFQD4)                               0.027     0.111      0.111 r
  cr[3] (net)                    3        0.004               0.000      0.111 r
  U145/Z (BUFFD0)                                   0.045     0.052      0.163 r
  n129 (net)                     2        0.002               0.000      0.163 r
  U162/ZN (INVD0)                                   0.032     0.033      0.195 f
  n448 (net)                     2        0.002               0.000      0.195 f
  U183/ZN (NR2D1)                                   0.041     0.037      0.233 r
  N116 (net)                     1        0.001               0.000      0.233 r
  dr_reg_3_/D (DFQD4)                               0.041     0.000      0.233 r
  data arrival time                                                      0.233

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_3_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.233
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.229


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U224/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N83 (net)                      1        0.001               0.000      0.228 r
  br_reg_2_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_2_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U226/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N82 (net)                      1        0.001               0.000      0.228 r
  br_reg_1_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_1_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U217/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N100 (net)                     1        0.001               0.000      0.228 r
  cr_reg_3_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_3_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U215/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N98 (net)                      1        0.001               0.000      0.228 r
  cr_reg_1_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_1_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U206/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N99 (net)                      1        0.001               0.000      0.228 r
  cr_reg_2_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_2_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U223/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N101 (net)                     1        0.001               0.000      0.228 r
  cr_reg_4_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_4_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U199/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N85 (net)                      1        0.001               0.000      0.228 r
  br_reg_4_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_4_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U221/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N89 (net)                      1        0.001               0.000      0.228 r
  br_reg_8_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_8_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U205/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N86 (net)                      1        0.001               0.000      0.228 r
  br_reg_5_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_5_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U196/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N105 (net)                     1        0.001               0.000      0.228 r
  cr_reg_8_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_8_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U193/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N91 (net)                      1        0.001               0.000      0.228 r
  br_reg_10_/D (DFQD4)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_10_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U195/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N97 (net)                      1        0.001               0.000      0.228 r
  cr_reg_0_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_0_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U194/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N87 (net)                      1        0.001               0.000      0.228 r
  br_reg_6_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_6_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U191/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N92 (net)                      1        0.001               0.000      0.228 r
  br_reg_11_/D (DFQD4)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_11_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U186/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N93 (net)                      1        0.001               0.000      0.228 r
  br_reg_12_/D (DFQD4)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_12_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U192/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N94 (net)                      1        0.001               0.000      0.228 r
  br_reg_13_/D (DFQD4)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_13_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U189/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N81 (net)                      1        0.001               0.000      0.228 r
  br_reg_0_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_0_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U200/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N118 (net)                     1        0.001               0.000      0.228 r
  dr_reg_5_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_5_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U190/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N103 (net)                     1        0.001               0.000      0.228 r
  cr_reg_6_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_6_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U197/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N102 (net)                     1        0.001               0.000      0.228 r
  cr_reg_5_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_5_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U208/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N84 (net)                      1        0.001               0.000      0.228 r
  br_reg_3_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_3_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U202/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N119 (net)                     1        0.001               0.000      0.228 r
  dr_reg_6_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_6_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U209/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N96 (net)                      1        0.001               0.000      0.228 r
  br_reg_15_/D (DFQD4)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_15_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U203/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N110 (net)                     1        0.001               0.000      0.228 r
  cr_reg_13_/D (DFQD4)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_13_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U201/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N106 (net)                     1        0.001               0.000      0.228 r
  cr_reg_9_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_9_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U185/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N115 (net)                     1        0.001               0.000      0.228 r
  dr_reg_2_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_2_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U204/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N114 (net)                     1        0.001               0.000      0.228 r
  dr_reg_1_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_1_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U207/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N120 (net)                     1        0.001               0.000      0.228 r
  dr_reg_7_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_7_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U198/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N90 (net)                      1        0.001               0.000      0.228 r
  br_reg_9_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_9_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U216/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N111 (net)                     1        0.001               0.000      0.228 r
  cr_reg_14_/D (DFQD4)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_14_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U210/ZN (NR2XD0)                                  0.038     0.025      0.225 r
  N121 (net)                     1        0.001               0.000      0.225 r
  dr_reg_8_/D (DFQD4)                               0.038     0.000      0.225 r
  data arrival time                                                      0.225

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_8_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.037      0.463
  data required time                                                     0.463
  -------------------------------------------------------------------------------
  data required time                                                     0.463
  data arrival time                                                     -0.225
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U211/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N95 (net)                      1        0.001               0.000      0.228 r
  br_reg_14_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_14_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U222/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N112 (net)                     1        0.001               0.000      0.228 r
  cr_reg_15_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_15_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U220/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N109 (net)                     1        0.001               0.000      0.228 r
  cr_reg_12_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_12_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U218/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N108 (net)                     1        0.001               0.000      0.228 r
  cr_reg_11_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_11_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U225/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N113 (net)                     1        0.001               0.000      0.228 r
  dr_reg_0_/D (DFQD1)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_0_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U184/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N117 (net)                     1        0.001               0.000      0.228 r
  dr_reg_4_/D (DFQD1)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_4_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U213/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N127 (net)                     1        0.001               0.000      0.228 r
  dr_reg_14_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_14_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U219/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N124 (net)                     1        0.001               0.000      0.228 r
  dr_reg_11_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_11_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U212/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N126 (net)                     1        0.001               0.000      0.228 r
  dr_reg_13_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_13_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.098               0.000      0.200 f
  U214/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N128 (net)                     1        0.001               0.000      0.228 r
  dr_reg_15_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_15_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


1
