Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Feb 23 21:26:59 2021
| Host         : DESKTOP-8V60PG5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rvfpga_timing_summary_routed.rpt -pb rvfpga_timing_summary_routed.pb -rpx rvfpga_timing_summary_routed.rpx -warn_on_violation
| Design       : rvfpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 41 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 102 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 3 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.878     -211.656                     90                59129        0.049        0.000                      0                59129        0.264        0.000                       0                 21057  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
clk_gen_75hz_module/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_75_clk_wiz_0                {0.000 6.667}        13.333          75.000          
  clkfbout_clk_wiz_0              {0.000 20.000}       40.000          25.000          
sys_clk_pin                       {0.000 5.000}        10.000          100.000         
  soc_s7pll0_clkout0              {0.000 5.000}        10.000          100.000         
    clk_core                      {0.000 10.000}       20.000          50.000          
    clkfb                         {0.000 5.000}        10.000          100.000         
  soc_s7pll0_clkout1              {0.000 2.500}        5.000           200.000         
  soc_s7pll0_clkout2              {1.250 3.750}        5.000           200.000         
  soc_s7pll1_clkout               {0.000 2.500}        5.000           200.000         
  vns_pll_fb0                     {0.000 5.000}        10.000          100.000         
  vns_pll_fb1                     {0.000 5.000}        10.000          100.000         
tck_dmi                           {0.000 50.000}       100.000         10.000          
tck_dtmcs                         {0.000 50.000}       100.000         10.000          
tck_idcode                        {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_gen_75hz_module/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_75_clk_wiz_0                      2.281        0.000                      0                  602        0.059        0.000                      0                  602        5.417        0.000                       0                   210  
  clkfbout_clk_wiz_0                                                                                                                                                               37.845        0.000                       0                     3  
sys_clk_pin                             8.906        0.000                      0                    1        0.265        0.000                      0                    1        3.000        0.000                       0                     3  
  soc_s7pll0_clkout0                   -0.040       -0.137                      4                 7882        0.058        0.000                      0                 7882        3.000        0.000                       0                  2912  
    clk_core                           -0.512       -4.291                     45                33604        0.049        0.000                      0                33604        8.750        0.000                       0                 17717  
    clkfb                                                                                                                                                                           8.751        0.000                       0                     2  
  soc_s7pll0_clkout1                                                                                                                                                                2.845        0.000                       0                    75  
  soc_s7pll0_clkout2                                                                                                                                                                2.845        0.000                       0                     4  
  soc_s7pll1_clkout                     2.512        0.000                      0                   14        0.263        0.000                      0                   14        0.264        0.000                       0                    10  
  vns_pll_fb0                                                                                                                                                                       8.751        0.000                       0                     2  
  vns_pll_fb1                                                                                                                                                                       8.751        0.000                       0                     2  
tck_dmi                                97.596        0.000                      0                   31        0.179        0.000                      0                   31       49.500        0.000                       0                    32  
tck_dtmcs                              98.170        0.000                      0                   81        0.144        0.000                      0                   81       49.500        0.000                       0                    83  
tck_idcode                             98.735        0.000                      0                    1        0.339        0.000                      0                    1       49.500        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_core            clk_75_clk_wiz_0         -7.878      -62.461                      8                    8        3.988        0.000                      0                    8  
clk_75_clk_wiz_0    sys_clk_pin              -3.230       -3.230                      1                    1        2.581        0.000                      0                    1  
clk_core            sys_clk_pin               2.026        0.000                      0                    1        1.956        0.000                      0                    1  
clk_core            soc_s7pll0_clkout0        4.265        0.000                      0                  155        0.819        0.000                      0                  155  
clk_75_clk_wiz_0    clk_core                 -6.057     -141.537                     32                   32        4.543        0.000                      0                   32  
sys_clk_pin         clk_core                  3.849        0.000                      0                    1        2.492        0.000                      0                    1  
soc_s7pll0_clkout0  clk_core                  4.250        0.000                      0                   91        0.054        0.000                      0                   91  
tck_dtmcs           clk_core                 14.411        0.000                      0                    2        1.539        0.000                      0                    2  
clk_core            tck_dtmcs                10.687        0.000                      0                   32        1.458        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_core            clk_core                  0.533        0.000                      0                16532        0.458        0.000                      0                16532  
**async_default**   soc_s7pll0_clkout0  soc_s7pll0_clkout0        0.895        0.000                      0                  326        1.035        0.000                      0                  326  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_gen_75hz_module/inst/clk_in1
  To Clock:  clk_gen_75hz_module/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen_75hz_module/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen_75hz_module/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_75_clk_wiz_0
  To Clock:  clk_75_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/MapY_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.457ns  (logic 3.312ns (31.674%)  route 7.145ns (68.326%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.761ns = ( 10.573 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.272ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.749    -2.272    rojobot31_0_module/inst/BOTSIMPGM/clk_in
    RAMB18_X3Y42         RAMB18E1                                     r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.182 r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.321     2.502    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/ADDRA3
    SLICE_X84Y106        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     2.652 r  rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.478     4.131    rojobot31_0_module/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X86Y106        LUT5 (Prop_lut5_I0_O)        0.356     4.487 r  rojobot31_0_module/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=50, routed)          0.831     5.318    rojobot31_0_module/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X85Y110        LUT5 (Prop_lut5_I2_O)        0.352     5.670 r  rojobot31_0_module/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           2.515     8.184    rojobot31_0_module/inst/BOTREGIF/MapY_reg[6]_0[0]
    SLICE_X65Y152        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    14.495    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.671    10.573    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X65Y152        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapY_reg[0]/C
                         clock pessimism              0.418    10.991    
                         clock uncertainty           -0.119    10.872    
    SLICE_X65Y152        FDCE (Setup_fdce_C_CE)      -0.407    10.465    rojobot31_0_module/inst/BOTREGIF/MapY_reg[0]
  -------------------------------------------------------------------
                         required time                         10.465    
                         arrival time                          -8.184    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/MapY_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.457ns  (logic 3.312ns (31.674%)  route 7.145ns (68.326%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.761ns = ( 10.573 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.272ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.749    -2.272    rojobot31_0_module/inst/BOTSIMPGM/clk_in
    RAMB18_X3Y42         RAMB18E1                                     r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.182 r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.321     2.502    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/ADDRA3
    SLICE_X84Y106        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     2.652 r  rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.478     4.131    rojobot31_0_module/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X86Y106        LUT5 (Prop_lut5_I0_O)        0.356     4.487 r  rojobot31_0_module/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=50, routed)          0.831     5.318    rojobot31_0_module/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X85Y110        LUT5 (Prop_lut5_I2_O)        0.352     5.670 r  rojobot31_0_module/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           2.515     8.184    rojobot31_0_module/inst/BOTREGIF/MapY_reg[6]_0[0]
    SLICE_X65Y152        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    14.495    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.671    10.573    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X65Y152        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapY_reg[1]/C
                         clock pessimism              0.418    10.991    
                         clock uncertainty           -0.119    10.872    
    SLICE_X65Y152        FDCE (Setup_fdce_C_CE)      -0.407    10.465    rojobot31_0_module/inst/BOTREGIF/MapY_reg[1]
  -------------------------------------------------------------------
                         required time                         10.465    
                         arrival time                          -8.184    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/MapY_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.457ns  (logic 3.312ns (31.674%)  route 7.145ns (68.326%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.761ns = ( 10.573 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.272ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.749    -2.272    rojobot31_0_module/inst/BOTSIMPGM/clk_in
    RAMB18_X3Y42         RAMB18E1                                     r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.182 r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.321     2.502    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/ADDRA3
    SLICE_X84Y106        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     2.652 r  rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.478     4.131    rojobot31_0_module/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X86Y106        LUT5 (Prop_lut5_I0_O)        0.356     4.487 r  rojobot31_0_module/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=50, routed)          0.831     5.318    rojobot31_0_module/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X85Y110        LUT5 (Prop_lut5_I2_O)        0.352     5.670 r  rojobot31_0_module/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           2.515     8.184    rojobot31_0_module/inst/BOTREGIF/MapY_reg[6]_0[0]
    SLICE_X65Y152        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    14.495    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.671    10.573    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X65Y152        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapY_reg[2]/C
                         clock pessimism              0.418    10.991    
                         clock uncertainty           -0.119    10.872    
    SLICE_X65Y152        FDCE (Setup_fdce_C_CE)      -0.407    10.465    rojobot31_0_module/inst/BOTREGIF/MapY_reg[2]
  -------------------------------------------------------------------
                         required time                         10.465    
                         arrival time                          -8.184    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/MapY_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.457ns  (logic 3.312ns (31.674%)  route 7.145ns (68.326%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.761ns = ( 10.573 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.272ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.749    -2.272    rojobot31_0_module/inst/BOTSIMPGM/clk_in
    RAMB18_X3Y42         RAMB18E1                                     r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.182 r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.321     2.502    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/ADDRA3
    SLICE_X84Y106        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     2.652 r  rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.478     4.131    rojobot31_0_module/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X86Y106        LUT5 (Prop_lut5_I0_O)        0.356     4.487 r  rojobot31_0_module/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=50, routed)          0.831     5.318    rojobot31_0_module/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X85Y110        LUT5 (Prop_lut5_I2_O)        0.352     5.670 r  rojobot31_0_module/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           2.515     8.184    rojobot31_0_module/inst/BOTREGIF/MapY_reg[6]_0[0]
    SLICE_X65Y152        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    14.495    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.671    10.573    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X65Y152        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapY_reg[3]/C
                         clock pessimism              0.418    10.991    
                         clock uncertainty           -0.119    10.872    
    SLICE_X65Y152        FDCE (Setup_fdce_C_CE)      -0.407    10.465    rojobot31_0_module/inst/BOTREGIF/MapY_reg[3]
  -------------------------------------------------------------------
                         required time                         10.465    
                         arrival time                          -8.184    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/MapY_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.457ns  (logic 3.312ns (31.674%)  route 7.145ns (68.326%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.761ns = ( 10.573 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.272ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.749    -2.272    rojobot31_0_module/inst/BOTSIMPGM/clk_in
    RAMB18_X3Y42         RAMB18E1                                     r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.182 r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.321     2.502    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/ADDRA3
    SLICE_X84Y106        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     2.652 r  rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.478     4.131    rojobot31_0_module/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X86Y106        LUT5 (Prop_lut5_I0_O)        0.356     4.487 r  rojobot31_0_module/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=50, routed)          0.831     5.318    rojobot31_0_module/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X85Y110        LUT5 (Prop_lut5_I2_O)        0.352     5.670 r  rojobot31_0_module/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           2.515     8.184    rojobot31_0_module/inst/BOTREGIF/MapY_reg[6]_0[0]
    SLICE_X65Y152        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    14.495    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.671    10.573    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X65Y152        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapY_reg[4]/C
                         clock pessimism              0.418    10.991    
                         clock uncertainty           -0.119    10.872    
    SLICE_X65Y152        FDCE (Setup_fdce_C_CE)      -0.407    10.465    rojobot31_0_module/inst/BOTREGIF/MapY_reg[4]
  -------------------------------------------------------------------
                         required time                         10.465    
                         arrival time                          -8.184    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/MapY_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.457ns  (logic 3.312ns (31.674%)  route 7.145ns (68.326%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.761ns = ( 10.573 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.272ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.749    -2.272    rojobot31_0_module/inst/BOTSIMPGM/clk_in
    RAMB18_X3Y42         RAMB18E1                                     r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.182 r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.321     2.502    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/ADDRA3
    SLICE_X84Y106        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     2.652 r  rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.478     4.131    rojobot31_0_module/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X86Y106        LUT5 (Prop_lut5_I0_O)        0.356     4.487 r  rojobot31_0_module/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=50, routed)          0.831     5.318    rojobot31_0_module/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X85Y110        LUT5 (Prop_lut5_I2_O)        0.352     5.670 r  rojobot31_0_module/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           2.515     8.184    rojobot31_0_module/inst/BOTREGIF/MapY_reg[6]_0[0]
    SLICE_X65Y152        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    14.495    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.671    10.573    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X65Y152        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapY_reg[5]/C
                         clock pessimism              0.418    10.991    
                         clock uncertainty           -0.119    10.872    
    SLICE_X65Y152        FDCE (Setup_fdce_C_CE)      -0.407    10.465    rojobot31_0_module/inst/BOTREGIF/MapY_reg[5]
  -------------------------------------------------------------------
                         required time                         10.465    
                         arrival time                          -8.184    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/MapY_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.457ns  (logic 3.312ns (31.674%)  route 7.145ns (68.326%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.761ns = ( 10.573 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.272ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.749    -2.272    rojobot31_0_module/inst/BOTSIMPGM/clk_in
    RAMB18_X3Y42         RAMB18E1                                     r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.182 r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.321     2.502    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/ADDRA3
    SLICE_X84Y106        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     2.652 r  rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.478     4.131    rojobot31_0_module/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X86Y106        LUT5 (Prop_lut5_I0_O)        0.356     4.487 r  rojobot31_0_module/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=50, routed)          0.831     5.318    rojobot31_0_module/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X85Y110        LUT5 (Prop_lut5_I2_O)        0.352     5.670 r  rojobot31_0_module/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           2.515     8.184    rojobot31_0_module/inst/BOTREGIF/MapY_reg[6]_0[0]
    SLICE_X65Y152        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    14.495    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.671    10.573    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X65Y152        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapY_reg[6]/C
                         clock pessimism              0.418    10.991    
                         clock uncertainty           -0.119    10.872    
    SLICE_X65Y152        FDCE (Setup_fdce_C_CE)      -0.407    10.465    rojobot31_0_module/inst/BOTREGIF/MapY_reg[6]
  -------------------------------------------------------------------
                         required time                         10.465    
                         arrival time                          -8.184    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.739ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/MapX_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.200ns  (logic 3.286ns (32.215%)  route 6.914ns (67.785%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.761ns = ( 10.573 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.272ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.749    -2.272    rojobot31_0_module/inst/BOTSIMPGM/clk_in
    RAMB18_X3Y42         RAMB18E1                                     r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.182 r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.321     2.502    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/ADDRA3
    SLICE_X84Y106        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     2.652 f  rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.478     4.131    rojobot31_0_module/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X86Y106        LUT5 (Prop_lut5_I0_O)        0.356     4.487 f  rojobot31_0_module/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=50, routed)          0.831     5.318    rojobot31_0_module/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X85Y110        LUT5 (Prop_lut5_I4_O)        0.326     5.644 r  rojobot31_0_module/inst/BOTCPU/MapX[6]_i_1/O
                         net (fo=7, routed)           2.284     7.928    rojobot31_0_module/inst/BOTREGIF/MapX_reg[6]_0[0]
    SLICE_X64Y151        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapX_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    14.495    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.671    10.573    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X64Y151        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapX_reg[0]/C
                         clock pessimism              0.418    10.991    
                         clock uncertainty           -0.119    10.872    
    SLICE_X64Y151        FDCE (Setup_fdce_C_CE)      -0.205    10.667    rojobot31_0_module/inst/BOTREGIF/MapX_reg[0]
  -------------------------------------------------------------------
                         required time                         10.667    
                         arrival time                          -7.928    
  -------------------------------------------------------------------
                         slack                                  2.739    

Slack (MET) :             2.739ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/MapX_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.200ns  (logic 3.286ns (32.215%)  route 6.914ns (67.785%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.761ns = ( 10.573 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.272ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.749    -2.272    rojobot31_0_module/inst/BOTSIMPGM/clk_in
    RAMB18_X3Y42         RAMB18E1                                     r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.182 r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.321     2.502    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/ADDRA3
    SLICE_X84Y106        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     2.652 f  rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.478     4.131    rojobot31_0_module/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X86Y106        LUT5 (Prop_lut5_I0_O)        0.356     4.487 f  rojobot31_0_module/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=50, routed)          0.831     5.318    rojobot31_0_module/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X85Y110        LUT5 (Prop_lut5_I4_O)        0.326     5.644 r  rojobot31_0_module/inst/BOTCPU/MapX[6]_i_1/O
                         net (fo=7, routed)           2.284     7.928    rojobot31_0_module/inst/BOTREGIF/MapX_reg[6]_0[0]
    SLICE_X64Y151        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapX_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    14.495    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.671    10.573    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X64Y151        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapX_reg[1]/C
                         clock pessimism              0.418    10.991    
                         clock uncertainty           -0.119    10.872    
    SLICE_X64Y151        FDCE (Setup_fdce_C_CE)      -0.205    10.667    rojobot31_0_module/inst/BOTREGIF/MapX_reg[1]
  -------------------------------------------------------------------
                         required time                         10.667    
                         arrival time                          -7.928    
  -------------------------------------------------------------------
                         slack                                  2.739    

Slack (MET) :             2.739ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/MapX_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.200ns  (logic 3.286ns (32.215%)  route 6.914ns (67.785%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.761ns = ( 10.573 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.272ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.749    -2.272    rojobot31_0_module/inst/BOTSIMPGM/clk_in
    RAMB18_X3Y42         RAMB18E1                                     r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.182 r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.321     2.502    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/ADDRA3
    SLICE_X84Y106        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     2.652 f  rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.478     4.131    rojobot31_0_module/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X86Y106        LUT5 (Prop_lut5_I0_O)        0.356     4.487 f  rojobot31_0_module/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=50, routed)          0.831     5.318    rojobot31_0_module/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X85Y110        LUT5 (Prop_lut5_I4_O)        0.326     5.644 r  rojobot31_0_module/inst/BOTCPU/MapX[6]_i_1/O
                         net (fo=7, routed)           2.284     7.928    rojobot31_0_module/inst/BOTREGIF/MapX_reg[6]_0[0]
    SLICE_X64Y151        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapX_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    14.495    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.671    10.573    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X64Y151        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapX_reg[3]/C
                         clock pessimism              0.418    10.991    
                         clock uncertainty           -0.119    10.872    
    SLICE_X64Y151        FDCE (Setup_fdce_C_CE)      -0.205    10.667    rojobot31_0_module/inst/BOTREGIF/MapX_reg[3]
  -------------------------------------------------------------------
                         required time                         10.667    
                         arrival time                          -7.928    
  -------------------------------------------------------------------
                         slack                                  2.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/MapX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.058%)  route 0.179ns (55.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.149ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.645    -0.768    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X64Y151        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y151        FDCE (Prop_fdce_C_Q)         0.141    -0.627 r  rojobot31_0_module/inst/BOTREGIF/MapX_reg[1]/Q
                         net (fo=1, routed)           0.179    -0.448    world_map_module/addra[1]
    RAMB36_X1Y30         RAMB36E1                                     r  world_map_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.962    -1.149    world_map_module/clka
    RAMB36_X1Y30         RAMB36E1                                     r  world_map_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.459    -0.690    
    RAMB36_X1Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.507    world_map_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/MapX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.918%)  route 0.180ns (56.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.149ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.645    -0.768    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X64Y151        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y151        FDCE (Prop_fdce_C_Q)         0.141    -0.627 r  rojobot31_0_module/inst/BOTREGIF/MapX_reg[3]/Q
                         net (fo=1, routed)           0.180    -0.447    world_map_module/addra[3]
    RAMB36_X1Y30         RAMB36E1                                     r  world_map_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.962    -1.149    world_map_module/clka
    RAMB36_X1Y30         RAMB36E1                                     r  world_map_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.459    -0.690    
    RAMB36_X1Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.507    world_map_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/MapX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.819%)  route 0.181ns (56.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.149ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.645    -0.768    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X64Y151        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y151        FDCE (Prop_fdce_C_Q)         0.141    -0.627 r  rojobot31_0_module/inst/BOTREGIF/MapX_reg[0]/Q
                         net (fo=1, routed)           0.181    -0.447    world_map_module/addra[0]
    RAMB36_X1Y30         RAMB36E1                                     r  world_map_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.962    -1.149    world_map_module/clka
    RAMB36_X1Y30         RAMB36E1                                     r  world_map_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.459    -0.690    
    RAMB36_X1Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.507    world_map_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/LocX_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/LocX_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.629%)  route 0.244ns (63.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.232ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.601    -0.813    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X89Y103        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/LocX_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.672 r  rojobot31_0_module/inst/BOTREGIF/LocX_int_reg[0]/Q
                         net (fo=2, routed)           0.244    -0.428    rojobot31_0_module/inst/BOTREGIF/LocX_int[0]
    SLICE_X83Y99         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/LocX_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.879    -1.232    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X83Y99         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/LocX_reg[0]/C
                         clock pessimism              0.697    -0.535    
    SLICE_X83Y99         FDCE (Hold_fdce_C_D)         0.046    -0.489    rojobot31_0_module/inst/BOTREGIF/LocX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/MapY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.318%)  route 0.218ns (60.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.149ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.645    -0.768    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X65Y152        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y152        FDCE (Prop_fdce_C_Q)         0.141    -0.627 r  rojobot31_0_module/inst/BOTREGIF/MapY_reg[3]/Q
                         net (fo=1, routed)           0.218    -0.410    world_map_module/addra[10]
    RAMB36_X1Y30         RAMB36E1                                     r  world_map_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.962    -1.149    world_map_module/clka
    RAMB36_X1Y30         RAMB36E1                                     r  world_map_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.459    -0.690    
    RAMB36_X1Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.507    world_map_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.312%)  route 0.282ns (66.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.599    -0.815    rojobot31_0_module/inst/BOTCPU/clk_in
    SLICE_X82Y109        FDRE                                         r  rojobot31_0_module/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  rojobot31_0_module/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.282    -0.392    rojobot31_0_module/inst/BOTCPU/stack_ram_low/ADDRD1
    SLICE_X84Y109        RAMD32                                       r  rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.871    -1.240    rojobot31_0_module/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X84Y109        RAMD32                                       r  rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMA/CLK
                         clock pessimism              0.441    -0.799    
    SLICE_X84Y109        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.490    rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.312%)  route 0.282ns (66.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.599    -0.815    rojobot31_0_module/inst/BOTCPU/clk_in
    SLICE_X82Y109        FDRE                                         r  rojobot31_0_module/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  rojobot31_0_module/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.282    -0.392    rojobot31_0_module/inst/BOTCPU/stack_ram_low/ADDRD1
    SLICE_X84Y109        RAMD32                                       r  rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.871    -1.240    rojobot31_0_module/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X84Y109        RAMD32                                       r  rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.441    -0.799    
    SLICE_X84Y109        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.490    rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.312%)  route 0.282ns (66.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.599    -0.815    rojobot31_0_module/inst/BOTCPU/clk_in
    SLICE_X82Y109        FDRE                                         r  rojobot31_0_module/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  rojobot31_0_module/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.282    -0.392    rojobot31_0_module/inst/BOTCPU/stack_ram_low/ADDRD1
    SLICE_X84Y109        RAMD32                                       r  rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.871    -1.240    rojobot31_0_module/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X84Y109        RAMD32                                       r  rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMB/CLK
                         clock pessimism              0.441    -0.799    
    SLICE_X84Y109        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.490    rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.312%)  route 0.282ns (66.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.599    -0.815    rojobot31_0_module/inst/BOTCPU/clk_in
    SLICE_X82Y109        FDRE                                         r  rojobot31_0_module/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  rojobot31_0_module/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.282    -0.392    rojobot31_0_module/inst/BOTCPU/stack_ram_low/ADDRD1
    SLICE_X84Y109        RAMD32                                       r  rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.871    -1.240    rojobot31_0_module/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X84Y109        RAMD32                                       r  rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.441    -0.799    
    SLICE_X84Y109        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.490    rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.312%)  route 0.282ns (66.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.599    -0.815    rojobot31_0_module/inst/BOTCPU/clk_in
    SLICE_X82Y109        FDRE                                         r  rojobot31_0_module/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  rojobot31_0_module/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.282    -0.392    rojobot31_0_module/inst/BOTCPU/stack_ram_low/ADDRD1
    SLICE_X84Y109        RAMD32                                       r  rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.871    -1.240    rojobot31_0_module/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X84Y109        RAMD32                                       r  rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMC/CLK
                         clock pessimism              0.441    -0.799    
    SLICE_X84Y109        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.490    rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_75_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X3Y42     rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y30     world_map_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y17   clk_gen_75hz_module/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X83Y106    rojobot31_0_module/inst/BOTCPU/address_loop[0].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X84Y109    rojobot31_0_module/inst/BOTCPU/address_loop[0].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X83Y108    rojobot31_0_module/inst/BOTCPU/address_loop[10].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X84Y108    rojobot31_0_module/inst/BOTCPU/address_loop[10].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X83Y108    rojobot31_0_module/inst/BOTCPU/address_loop[11].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X84Y108    rojobot31_0_module/inst/BOTCPU/address_loop[11].return_vector_flop/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X84Y106    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X84Y106    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X84Y106    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X84Y106    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X84Y106    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X84Y106    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X84Y106    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X84Y106    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X84Y108    rojobot31_0_module/inst/BOTCPU/stack_ram_high/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X84Y108    rojobot31_0_module/inst/BOTCPU/stack_ram_high/RAMA_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X88Y107    rojobot31_0_module/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X88Y107    rojobot31_0_module/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X88Y107    rojobot31_0_module/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X88Y107    rojobot31_0_module/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X88Y107    rojobot31_0_module/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X88Y107    rojobot31_0_module/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X88Y107    rojobot31_0_module/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X88Y107    rojobot31_0_module/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X88Y108    rojobot31_0_module/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X88Y108    rojobot31_0_module/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_gen_75hz_module/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   clk_gen_75hz_module/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.906ns  (required time - arrival time)
  Source:                 IO_BotUpdt_Sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IO_BotUpdt_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.580ns (53.335%)  route 0.507ns (46.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 13.024 - 10.000 ) 
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.889     3.371    clk_IBUF
    SLICE_X89Y89         FDRE                                         r  IO_BotUpdt_Sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.456     3.827 r  IO_BotUpdt_Sync_reg/Q
                         net (fo=2, routed)           0.507     4.334    swervolf/gpio_rojobot_i/D[1]
    SLICE_X89Y89         LUT3 (Prop_lut3_I0_O)        0.124     4.458 r  swervolf/gpio_rojobot_i/IO_BotUpdt_Sync_i_1/O
                         net (fo=1, routed)           0.000     4.458    swervolf_n_240
    SLICE_X89Y89         FDRE                                         r  IO_BotUpdt_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.613    13.024    clk_IBUF
    SLICE_X89Y89         FDRE                                         r  IO_BotUpdt_Sync_reg/C
                         clock pessimism              0.347    13.371    
                         clock uncertainty           -0.035    13.335    
    SLICE_X89Y89         FDRE (Setup_fdre_C_D)        0.029    13.364    IO_BotUpdt_Sync_reg
  -------------------------------------------------------------------
                         required time                         13.364    
                         arrival time                          -4.458    
  -------------------------------------------------------------------
                         slack                                  8.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 IO_BotUpdt_Sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IO_BotUpdt_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    1.045ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.795     1.045    clk_IBUF
    SLICE_X89Y89         FDRE                                         r  IO_BotUpdt_Sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.141     1.186 r  IO_BotUpdt_Sync_reg/Q
                         net (fo=2, routed)           0.170     1.356    swervolf/gpio_rojobot_i/D[1]
    SLICE_X89Y89         LUT3 (Prop_lut3_I0_O)        0.045     1.401 r  swervolf/gpio_rojobot_i/IO_BotUpdt_Sync_i_1/O
                         net (fo=1, routed)           0.000     1.401    swervolf_n_240
    SLICE_X89Y89         FDRE                                         r  IO_BotUpdt_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.930     1.367    clk_IBUF
    SLICE_X89Y89         FDRE                                         r  IO_BotUpdt_Sync_reg/C
                         clock pessimism             -0.323     1.045    
    SLICE_X89Y89         FDRE (Hold_fdre_C_D)         0.091     1.136    IO_BotUpdt_Sync_reg
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X89Y89    IO_BotUpdt_Sync_reg/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y89    IO_BotUpdt_Sync_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y89    IO_BotUpdt_Sync_reg/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y89    IO_BotUpdt_Sync_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y89    IO_BotUpdt_Sync_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll0_clkout0
  To Clock:  soc_s7pll0_clkout0

Setup :            4  Failing Endpoints,  Worst Slack       -0.040ns,  Total Violation       -0.137ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.040ns  (required time - arrival time)
  Source:                 ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/OSERDESE2_23/D2
                            (rising edge-triggered cell OSERDESE2 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.151ns  (logic 1.572ns (17.178%)  route 7.579ns (82.822%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.049ns = ( 16.049 - 10.000 ) 
    Source Clock Delay      (SCD):    6.500ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.804     6.500    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[31]_0
    SLICE_X67Y43         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y43         FDRE (Prop_fdre_C_Q)         0.456     6.956 r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/Q
                         net (fo=3, routed)           0.979     7.934    ddr2/ldc/serv_rf_top/cpu/ctrl/Q[25]
    SLICE_X68Y43         LUT5 (Prop_lut5_I0_O)        0.124     8.058 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[3]_i_4/O
                         net (fo=3, routed)           0.310     8.368    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]_0
    SLICE_X71Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.492 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_5/O
                         net (fo=3, routed)           0.682     9.174    ddr2/ldc/serv_rf_top/cpu/ctrl/data_reg[18]
    SLICE_X72Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.298 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_2/O
                         net (fo=2, routed)           0.311     9.609    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r_reg[2]_1
    SLICE_X72Y44         LUT5 (Prop_lut5_I0_O)        0.124     9.733 f  ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r[2]_i_1/O
                         net (fo=2, routed)           1.020    10.753    ddr2/ldc/serv_rf_top/cpu/state/vns_wb2csr_state_reg_2[0]
    SLICE_X77Y48         LUT3 (Prop_lut3_I2_O)        0.124    10.877 f  ddr2/ldc/serv_rf_top/cpu/state/vns_interface2_bank_bus_dat_r[4]_i_3/O
                         net (fo=27, routed)          0.522    11.399    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r_reg[0]
    SLICE_X79Y49         LUT4 (Prop_lut4_I3_O)        0.124    11.523 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8/O
                         net (fo=1, routed)           0.435    11.958    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8_n_0
    SLICE_X79Y50         LUT6 (Prop_lut6_I5_O)        0.124    12.082 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=7, routed)           0.566    12.648    ddr2/ldc/serv_rf_top/cpu/bufreg/soc_sdram_phaseinjector0_wrdata_storage_reg[24]_0
    SLICE_X80Y57         LUT6 (Prop_lut6_I5_O)        0.124    12.772 f  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_17_i_3/O
                         net (fo=31, routed)          1.198    13.970    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_grant_reg_rep_0
    SLICE_X87Y68         LUT6 (Prop_lut6_I5_O)        0.124    14.094 r  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_23_i_1/O
                         net (fo=2, routed)           1.556    15.651    ddr2/ldc/soc_a7ddrphy_dfi_p0_cs_n
    OLOGIC_X1Y99         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_23/D2
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.589    16.049    ddr2/ldc/clk_0
    OLOGIC_X1Y99         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_23/CLKDIV
                         clock pessimism              0.243    16.292    
                         clock uncertainty           -0.057    16.235    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    15.610    ddr2/ldc/OSERDESE2_23
  -------------------------------------------------------------------
                         required time                         15.610    
                         arrival time                         -15.651    
  -------------------------------------------------------------------
                         slack                                 -0.040    

Slack (VIOLATED) :        -0.040ns  (required time - arrival time)
  Source:                 ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/OSERDESE2_19/D1
                            (rising edge-triggered cell OSERDESE2 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.149ns  (logic 1.572ns (17.182%)  route 7.577ns (82.818%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.047ns = ( 16.047 - 10.000 ) 
    Source Clock Delay      (SCD):    6.500ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.804     6.500    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[31]_0
    SLICE_X67Y43         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y43         FDRE (Prop_fdre_C_Q)         0.456     6.956 r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/Q
                         net (fo=3, routed)           0.979     7.934    ddr2/ldc/serv_rf_top/cpu/ctrl/Q[25]
    SLICE_X68Y43         LUT5 (Prop_lut5_I0_O)        0.124     8.058 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[3]_i_4/O
                         net (fo=3, routed)           0.310     8.368    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]_0
    SLICE_X71Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.492 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_5/O
                         net (fo=3, routed)           0.682     9.174    ddr2/ldc/serv_rf_top/cpu/ctrl/data_reg[18]
    SLICE_X72Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.298 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_2/O
                         net (fo=2, routed)           0.311     9.609    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r_reg[2]_1
    SLICE_X72Y44         LUT5 (Prop_lut5_I0_O)        0.124     9.733 f  ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r[2]_i_1/O
                         net (fo=2, routed)           1.020    10.753    ddr2/ldc/serv_rf_top/cpu/state/vns_wb2csr_state_reg_2[0]
    SLICE_X77Y48         LUT3 (Prop_lut3_I2_O)        0.124    10.877 f  ddr2/ldc/serv_rf_top/cpu/state/vns_interface2_bank_bus_dat_r[4]_i_3/O
                         net (fo=27, routed)          0.522    11.399    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r_reg[0]
    SLICE_X79Y49         LUT4 (Prop_lut4_I3_O)        0.124    11.523 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8/O
                         net (fo=1, routed)           0.435    11.958    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8_n_0
    SLICE_X79Y50         LUT6 (Prop_lut6_I5_O)        0.124    12.082 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=7, routed)           0.566    12.648    ddr2/ldc/serv_rf_top/cpu/bufreg/soc_sdram_phaseinjector0_wrdata_storage_reg[24]_0
    SLICE_X80Y57         LUT6 (Prop_lut6_I5_O)        0.124    12.772 f  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_17_i_3/O
                         net (fo=31, routed)          1.136    13.908    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_grant_reg_rep_0
    SLICE_X83Y67         LUT6 (Prop_lut6_I3_O)        0.124    14.032 r  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_19_i_1/O
                         net (fo=2, routed)           1.617    15.649    ddr2/ldc/soc_a7ddrphy_dfi_p0_we_n
    OLOGIC_X1Y94         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_19/D1
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.587    16.047    ddr2/ldc/clk_0
    OLOGIC_X1Y94         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_19/CLKDIV
                         clock pessimism              0.243    16.290    
                         clock uncertainty           -0.057    16.233    
    OLOGIC_X1Y94         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    15.608    ddr2/ldc/OSERDESE2_19
  -------------------------------------------------------------------
                         required time                         15.608    
                         arrival time                         -15.649    
  -------------------------------------------------------------------
                         slack                                 -0.040    

Slack (VIOLATED) :        -0.036ns  (required time - arrival time)
  Source:                 ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/OSERDESE2_18/D1
                            (rising edge-triggered cell OSERDESE2 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.147ns  (logic 1.572ns (17.186%)  route 7.575ns (82.814%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.049ns = ( 16.049 - 10.000 ) 
    Source Clock Delay      (SCD):    6.500ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.804     6.500    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[31]_0
    SLICE_X67Y43         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y43         FDRE (Prop_fdre_C_Q)         0.456     6.956 r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/Q
                         net (fo=3, routed)           0.979     7.934    ddr2/ldc/serv_rf_top/cpu/ctrl/Q[25]
    SLICE_X68Y43         LUT5 (Prop_lut5_I0_O)        0.124     8.058 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[3]_i_4/O
                         net (fo=3, routed)           0.310     8.368    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]_0
    SLICE_X71Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.492 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_5/O
                         net (fo=3, routed)           0.682     9.174    ddr2/ldc/serv_rf_top/cpu/ctrl/data_reg[18]
    SLICE_X72Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.298 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_2/O
                         net (fo=2, routed)           0.311     9.609    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r_reg[2]_1
    SLICE_X72Y44         LUT5 (Prop_lut5_I0_O)        0.124     9.733 f  ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r[2]_i_1/O
                         net (fo=2, routed)           1.020    10.753    ddr2/ldc/serv_rf_top/cpu/state/vns_wb2csr_state_reg_2[0]
    SLICE_X77Y48         LUT3 (Prop_lut3_I2_O)        0.124    10.877 f  ddr2/ldc/serv_rf_top/cpu/state/vns_interface2_bank_bus_dat_r[4]_i_3/O
                         net (fo=27, routed)          0.522    11.399    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r_reg[0]
    SLICE_X79Y49         LUT4 (Prop_lut4_I3_O)        0.124    11.523 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8/O
                         net (fo=1, routed)           0.435    11.958    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8_n_0
    SLICE_X79Y50         LUT6 (Prop_lut6_I5_O)        0.124    12.082 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=7, routed)           0.566    12.648    ddr2/ldc/serv_rf_top/cpu/bufreg/soc_sdram_phaseinjector0_wrdata_storage_reg[24]_0
    SLICE_X80Y57         LUT6 (Prop_lut6_I5_O)        0.124    12.772 f  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_17_i_3/O
                         net (fo=31, routed)          1.141    13.913    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_grant_reg_rep_0
    SLICE_X84Y67         LUT6 (Prop_lut6_I3_O)        0.124    14.037 r  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_18_i_1/O
                         net (fo=2, routed)           1.609    15.647    ddr2/ldc/soc_a7ddrphy_dfi_p0_cas_n
    OLOGIC_X1Y98         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_18/D1
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.589    16.049    ddr2/ldc/clk_0
    OLOGIC_X1Y98         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_18/CLKDIV
                         clock pessimism              0.243    16.292    
                         clock uncertainty           -0.057    16.235    
    OLOGIC_X1Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    15.610    ddr2/ldc/OSERDESE2_18
  -------------------------------------------------------------------
                         required time                         15.610    
                         arrival time                         -15.647    
  -------------------------------------------------------------------
                         slack                                 -0.036    

Slack (VIOLATED) :        -0.020ns  (required time - arrival time)
  Source:                 ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/OSERDESE2_23/D1
                            (rising edge-triggered cell OSERDESE2 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.130ns  (logic 1.572ns (17.217%)  route 7.558ns (82.783%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.049ns = ( 16.049 - 10.000 ) 
    Source Clock Delay      (SCD):    6.500ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.804     6.500    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[31]_0
    SLICE_X67Y43         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y43         FDRE (Prop_fdre_C_Q)         0.456     6.956 r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/Q
                         net (fo=3, routed)           0.979     7.934    ddr2/ldc/serv_rf_top/cpu/ctrl/Q[25]
    SLICE_X68Y43         LUT5 (Prop_lut5_I0_O)        0.124     8.058 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[3]_i_4/O
                         net (fo=3, routed)           0.310     8.368    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]_0
    SLICE_X71Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.492 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_5/O
                         net (fo=3, routed)           0.682     9.174    ddr2/ldc/serv_rf_top/cpu/ctrl/data_reg[18]
    SLICE_X72Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.298 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_2/O
                         net (fo=2, routed)           0.311     9.609    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r_reg[2]_1
    SLICE_X72Y44         LUT5 (Prop_lut5_I0_O)        0.124     9.733 f  ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r[2]_i_1/O
                         net (fo=2, routed)           1.020    10.753    ddr2/ldc/serv_rf_top/cpu/state/vns_wb2csr_state_reg_2[0]
    SLICE_X77Y48         LUT3 (Prop_lut3_I2_O)        0.124    10.877 f  ddr2/ldc/serv_rf_top/cpu/state/vns_interface2_bank_bus_dat_r[4]_i_3/O
                         net (fo=27, routed)          0.522    11.399    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r_reg[0]
    SLICE_X79Y49         LUT4 (Prop_lut4_I3_O)        0.124    11.523 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8/O
                         net (fo=1, routed)           0.435    11.958    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8_n_0
    SLICE_X79Y50         LUT6 (Prop_lut6_I5_O)        0.124    12.082 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=7, routed)           0.566    12.648    ddr2/ldc/serv_rf_top/cpu/bufreg/soc_sdram_phaseinjector0_wrdata_storage_reg[24]_0
    SLICE_X80Y57         LUT6 (Prop_lut6_I5_O)        0.124    12.772 f  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_17_i_3/O
                         net (fo=31, routed)          1.198    13.970    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_grant_reg_rep_0
    SLICE_X87Y68         LUT6 (Prop_lut6_I5_O)        0.124    14.094 r  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_23_i_1/O
                         net (fo=2, routed)           1.536    15.630    ddr2/ldc/soc_a7ddrphy_dfi_p0_cs_n
    OLOGIC_X1Y99         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_23/D1
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.589    16.049    ddr2/ldc/clk_0
    OLOGIC_X1Y99         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_23/CLKDIV
                         clock pessimism              0.243    16.292    
                         clock uncertainty           -0.057    16.235    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    15.610    ddr2/ldc/OSERDESE2_23
  -------------------------------------------------------------------
                         required time                         15.610    
                         arrival time                         -15.630    
  -------------------------------------------------------------------
                         slack                                 -0.020    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/OSERDESE2_23/D4
                            (rising edge-triggered cell OSERDESE2 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.085ns  (logic 1.448ns (15.938%)  route 7.637ns (84.062%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.049ns = ( 16.049 - 10.000 ) 
    Source Clock Delay      (SCD):    6.500ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.804     6.500    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[31]_0
    SLICE_X67Y43         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y43         FDRE (Prop_fdre_C_Q)         0.456     6.956 r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/Q
                         net (fo=3, routed)           0.979     7.934    ddr2/ldc/serv_rf_top/cpu/ctrl/Q[25]
    SLICE_X68Y43         LUT5 (Prop_lut5_I0_O)        0.124     8.058 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[3]_i_4/O
                         net (fo=3, routed)           0.310     8.368    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]_0
    SLICE_X71Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.492 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_5/O
                         net (fo=3, routed)           0.682     9.174    ddr2/ldc/serv_rf_top/cpu/ctrl/data_reg[18]
    SLICE_X72Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.298 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_2/O
                         net (fo=2, routed)           0.311     9.609    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r_reg[2]_1
    SLICE_X72Y44         LUT5 (Prop_lut5_I0_O)        0.124     9.733 f  ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r[2]_i_1/O
                         net (fo=2, routed)           1.020    10.753    ddr2/ldc/serv_rf_top/cpu/state/vns_wb2csr_state_reg_2[0]
    SLICE_X77Y48         LUT3 (Prop_lut3_I2_O)        0.124    10.877 f  ddr2/ldc/serv_rf_top/cpu/state/vns_interface2_bank_bus_dat_r[4]_i_3/O
                         net (fo=27, routed)          0.741    11.618    ddr2/ldc/serv_rf_top/cpu/state/vns_wb2csr_state_reg_0
    SLICE_X81Y51         LUT4 (Prop_lut4_I0_O)        0.124    11.742 f  ddr2/ldc/serv_rf_top/cpu/state/IDELAYE2_2_i_3/O
                         net (fo=30, routed)          0.942    12.684    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface2_bank_bus_dat_r_reg[1]_2
    SLICE_X84Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.808 f  ddr2/ldc/serv_rf_top/cpu/ctrl/OSERDESE2_17_i_7/O
                         net (fo=5, routed)           1.120    13.928    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[3]_0
    SLICE_X87Y68         LUT6 (Prop_lut6_I3_O)        0.124    14.052 r  ddr2/ldc/serv_rf_top/cpu/ctrl/OSERDESE2_23_i_2/O
                         net (fo=2, routed)           1.533    15.585    ddr2/ldc/soc_a7ddrphy_dfi_p1_cs_n
    OLOGIC_X1Y99         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_23/D4
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.589    16.049    ddr2/ldc/clk_0
    OLOGIC_X1Y99         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_23/CLKDIV
                         clock pessimism              0.243    16.292    
                         clock uncertainty           -0.057    16.235    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    15.610    ddr2/ldc/OSERDESE2_23
  -------------------------------------------------------------------
                         required time                         15.610    
                         arrival time                         -15.585    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/OSERDESE2_18/D2
                            (rising edge-triggered cell OSERDESE2 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.022ns  (logic 1.572ns (17.424%)  route 7.450ns (82.576%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.049ns = ( 16.049 - 10.000 ) 
    Source Clock Delay      (SCD):    6.500ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.804     6.500    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[31]_0
    SLICE_X67Y43         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y43         FDRE (Prop_fdre_C_Q)         0.456     6.956 r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/Q
                         net (fo=3, routed)           0.979     7.934    ddr2/ldc/serv_rf_top/cpu/ctrl/Q[25]
    SLICE_X68Y43         LUT5 (Prop_lut5_I0_O)        0.124     8.058 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[3]_i_4/O
                         net (fo=3, routed)           0.310     8.368    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]_0
    SLICE_X71Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.492 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_5/O
                         net (fo=3, routed)           0.682     9.174    ddr2/ldc/serv_rf_top/cpu/ctrl/data_reg[18]
    SLICE_X72Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.298 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_2/O
                         net (fo=2, routed)           0.311     9.609    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r_reg[2]_1
    SLICE_X72Y44         LUT5 (Prop_lut5_I0_O)        0.124     9.733 f  ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r[2]_i_1/O
                         net (fo=2, routed)           1.020    10.753    ddr2/ldc/serv_rf_top/cpu/state/vns_wb2csr_state_reg_2[0]
    SLICE_X77Y48         LUT3 (Prop_lut3_I2_O)        0.124    10.877 f  ddr2/ldc/serv_rf_top/cpu/state/vns_interface2_bank_bus_dat_r[4]_i_3/O
                         net (fo=27, routed)          0.522    11.399    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r_reg[0]
    SLICE_X79Y49         LUT4 (Prop_lut4_I3_O)        0.124    11.523 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8/O
                         net (fo=1, routed)           0.435    11.958    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8_n_0
    SLICE_X79Y50         LUT6 (Prop_lut6_I5_O)        0.124    12.082 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=7, routed)           0.566    12.648    ddr2/ldc/serv_rf_top/cpu/bufreg/soc_sdram_phaseinjector0_wrdata_storage_reg[24]_0
    SLICE_X80Y57         LUT6 (Prop_lut6_I5_O)        0.124    12.772 f  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_17_i_3/O
                         net (fo=31, routed)          1.141    13.913    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_grant_reg_rep_0
    SLICE_X84Y67         LUT6 (Prop_lut6_I3_O)        0.124    14.037 r  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_18_i_1/O
                         net (fo=2, routed)           1.484    15.522    ddr2/ldc/soc_a7ddrphy_dfi_p0_cas_n
    OLOGIC_X1Y98         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_18/D2
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.589    16.049    ddr2/ldc/clk_0
    OLOGIC_X1Y98         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_18/CLKDIV
                         clock pessimism              0.243    16.292    
                         clock uncertainty           -0.057    16.235    
    OLOGIC_X1Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    15.610    ddr2/ldc/OSERDESE2_18
  -------------------------------------------------------------------
                         required time                         15.610    
                         arrival time                         -15.522    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/OSERDESE2_19/D3
                            (rising edge-triggered cell OSERDESE2 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.014ns  (logic 1.448ns (16.064%)  route 7.566ns (83.936%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.047ns = ( 16.047 - 10.000 ) 
    Source Clock Delay      (SCD):    6.500ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.804     6.500    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[31]_0
    SLICE_X67Y43         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y43         FDRE (Prop_fdre_C_Q)         0.456     6.956 r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/Q
                         net (fo=3, routed)           0.979     7.934    ddr2/ldc/serv_rf_top/cpu/ctrl/Q[25]
    SLICE_X68Y43         LUT5 (Prop_lut5_I0_O)        0.124     8.058 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[3]_i_4/O
                         net (fo=3, routed)           0.310     8.368    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]_0
    SLICE_X71Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.492 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_5/O
                         net (fo=3, routed)           0.682     9.174    ddr2/ldc/serv_rf_top/cpu/ctrl/data_reg[18]
    SLICE_X72Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.298 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_2/O
                         net (fo=2, routed)           0.311     9.609    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r_reg[2]_1
    SLICE_X72Y44         LUT5 (Prop_lut5_I0_O)        0.124     9.733 f  ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r[2]_i_1/O
                         net (fo=2, routed)           1.020    10.753    ddr2/ldc/serv_rf_top/cpu/state/vns_wb2csr_state_reg_2[0]
    SLICE_X77Y48         LUT3 (Prop_lut3_I2_O)        0.124    10.877 f  ddr2/ldc/serv_rf_top/cpu/state/vns_interface2_bank_bus_dat_r[4]_i_3/O
                         net (fo=27, routed)          0.859    11.736    ddr2/ldc/serv_rf_top/cpu/state/vns_wb2csr_state_reg_0
    SLICE_X80Y54         LUT4 (Prop_lut4_I0_O)        0.124    11.860 f  ddr2/ldc/serv_rf_top/cpu/state/soc_a7ddrphy_bitslip0_value[2]_i_5/O
                         net (fo=17, routed)          0.656    12.516    ddr2/ldc/serv_rf_top/cpu/state/o_ibus_adr_reg[5]_0
    SLICE_X80Y57         LUT4 (Prop_lut4_I0_O)        0.124    12.640 f  ddr2/ldc/serv_rf_top/cpu/state/OSERDESE2_17_i_6/O
                         net (fo=12, routed)          1.276    13.916    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_interface4_bank_bus_dat_r_reg[0]
    SLICE_X89Y68         LUT6 (Prop_lut6_I4_O)        0.124    14.040 r  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_19_i_2/O
                         net (fo=2, routed)           1.474    15.514    ddr2/ldc/soc_a7ddrphy_dfi_p1_we_n
    OLOGIC_X1Y94         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_19/D3
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.587    16.047    ddr2/ldc/clk_0
    OLOGIC_X1Y94         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_19/CLKDIV
                         clock pessimism              0.243    16.290    
                         clock uncertainty           -0.057    16.233    
    OLOGIC_X1Y94         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    15.608    ddr2/ldc/OSERDESE2_19
  -------------------------------------------------------------------
                         required time                         15.608    
                         arrival time                         -15.514    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/OSERDESE2_18/D4
                            (rising edge-triggered cell OSERDESE2 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.005ns  (logic 1.572ns (17.456%)  route 7.433ns (82.544%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.049ns = ( 16.049 - 10.000 ) 
    Source Clock Delay      (SCD):    6.500ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.804     6.500    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[31]_0
    SLICE_X67Y43         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y43         FDRE (Prop_fdre_C_Q)         0.456     6.956 r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/Q
                         net (fo=3, routed)           0.979     7.934    ddr2/ldc/serv_rf_top/cpu/ctrl/Q[25]
    SLICE_X68Y43         LUT5 (Prop_lut5_I0_O)        0.124     8.058 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[3]_i_4/O
                         net (fo=3, routed)           0.310     8.368    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]_0
    SLICE_X71Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.492 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_5/O
                         net (fo=3, routed)           0.682     9.174    ddr2/ldc/serv_rf_top/cpu/ctrl/data_reg[18]
    SLICE_X72Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.298 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_2/O
                         net (fo=2, routed)           0.311     9.609    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r_reg[2]_1
    SLICE_X72Y44         LUT5 (Prop_lut5_I0_O)        0.124     9.733 f  ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r[2]_i_1/O
                         net (fo=2, routed)           1.020    10.753    ddr2/ldc/serv_rf_top/cpu/state/vns_wb2csr_state_reg_2[0]
    SLICE_X77Y48         LUT3 (Prop_lut3_I2_O)        0.124    10.877 f  ddr2/ldc/serv_rf_top/cpu/state/vns_interface2_bank_bus_dat_r[4]_i_3/O
                         net (fo=27, routed)          0.522    11.399    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r_reg[0]
    SLICE_X79Y49         LUT4 (Prop_lut4_I3_O)        0.124    11.523 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8/O
                         net (fo=1, routed)           0.435    11.958    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8_n_0
    SLICE_X79Y50         LUT6 (Prop_lut6_I5_O)        0.124    12.082 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=7, routed)           0.566    12.648    ddr2/ldc/serv_rf_top/cpu/bufreg/soc_sdram_phaseinjector0_wrdata_storage_reg[24]_0
    SLICE_X80Y57         LUT6 (Prop_lut6_I5_O)        0.124    12.772 f  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_17_i_3/O
                         net (fo=31, routed)          1.201    13.973    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_grant_reg_rep_0
    SLICE_X87Y68         LUT6 (Prop_lut6_I3_O)        0.124    14.097 r  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_18_i_2/O
                         net (fo=2, routed)           1.408    15.505    ddr2/ldc/soc_a7ddrphy_dfi_p1_cas_n
    OLOGIC_X1Y98         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_18/D4
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.589    16.049    ddr2/ldc/clk_0
    OLOGIC_X1Y98         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_18/CLKDIV
                         clock pessimism              0.243    16.292    
                         clock uncertainty           -0.057    16.235    
    OLOGIC_X1Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    15.610    ddr2/ldc/OSERDESE2_18
  -------------------------------------------------------------------
                         required time                         15.610    
                         arrival time                         -15.505    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/OSERDESE2_19/D2
                            (rising edge-triggered cell OSERDESE2 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.959ns  (logic 1.572ns (17.546%)  route 7.387ns (82.454%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.047ns = ( 16.047 - 10.000 ) 
    Source Clock Delay      (SCD):    6.500ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.804     6.500    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[31]_0
    SLICE_X67Y43         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y43         FDRE (Prop_fdre_C_Q)         0.456     6.956 r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/Q
                         net (fo=3, routed)           0.979     7.934    ddr2/ldc/serv_rf_top/cpu/ctrl/Q[25]
    SLICE_X68Y43         LUT5 (Prop_lut5_I0_O)        0.124     8.058 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[3]_i_4/O
                         net (fo=3, routed)           0.310     8.368    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]_0
    SLICE_X71Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.492 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_5/O
                         net (fo=3, routed)           0.682     9.174    ddr2/ldc/serv_rf_top/cpu/ctrl/data_reg[18]
    SLICE_X72Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.298 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_2/O
                         net (fo=2, routed)           0.311     9.609    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r_reg[2]_1
    SLICE_X72Y44         LUT5 (Prop_lut5_I0_O)        0.124     9.733 f  ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r[2]_i_1/O
                         net (fo=2, routed)           1.020    10.753    ddr2/ldc/serv_rf_top/cpu/state/vns_wb2csr_state_reg_2[0]
    SLICE_X77Y48         LUT3 (Prop_lut3_I2_O)        0.124    10.877 f  ddr2/ldc/serv_rf_top/cpu/state/vns_interface2_bank_bus_dat_r[4]_i_3/O
                         net (fo=27, routed)          0.522    11.399    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r_reg[0]
    SLICE_X79Y49         LUT4 (Prop_lut4_I3_O)        0.124    11.523 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8/O
                         net (fo=1, routed)           0.435    11.958    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8_n_0
    SLICE_X79Y50         LUT6 (Prop_lut6_I5_O)        0.124    12.082 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=7, routed)           0.566    12.648    ddr2/ldc/serv_rf_top/cpu/bufreg/soc_sdram_phaseinjector0_wrdata_storage_reg[24]_0
    SLICE_X80Y57         LUT6 (Prop_lut6_I5_O)        0.124    12.772 f  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_17_i_3/O
                         net (fo=31, routed)          1.136    13.908    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_grant_reg_rep_0
    SLICE_X83Y67         LUT6 (Prop_lut6_I3_O)        0.124    14.032 r  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_19_i_1/O
                         net (fo=2, routed)           1.428    15.459    ddr2/ldc/soc_a7ddrphy_dfi_p0_we_n
    OLOGIC_X1Y94         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_19/D2
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.587    16.047    ddr2/ldc/clk_0
    OLOGIC_X1Y94         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_19/CLKDIV
                         clock pessimism              0.243    16.290    
                         clock uncertainty           -0.057    16.233    
    OLOGIC_X1Y94         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    15.608    ddr2/ldc/OSERDESE2_19
  -------------------------------------------------------------------
                         required time                         15.608    
                         arrival time                         -15.459    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/OSERDESE2_23/D3
                            (rising edge-triggered cell OSERDESE2 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.896ns  (logic 1.448ns (16.277%)  route 7.448ns (83.723%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.049ns = ( 16.049 - 10.000 ) 
    Source Clock Delay      (SCD):    6.500ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.804     6.500    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[31]_0
    SLICE_X67Y43         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y43         FDRE (Prop_fdre_C_Q)         0.456     6.956 r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/Q
                         net (fo=3, routed)           0.979     7.934    ddr2/ldc/serv_rf_top/cpu/ctrl/Q[25]
    SLICE_X68Y43         LUT5 (Prop_lut5_I0_O)        0.124     8.058 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[3]_i_4/O
                         net (fo=3, routed)           0.310     8.368    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]_0
    SLICE_X71Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.492 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_5/O
                         net (fo=3, routed)           0.682     9.174    ddr2/ldc/serv_rf_top/cpu/ctrl/data_reg[18]
    SLICE_X72Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.298 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_2/O
                         net (fo=2, routed)           0.311     9.609    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r_reg[2]_1
    SLICE_X72Y44         LUT5 (Prop_lut5_I0_O)        0.124     9.733 f  ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r[2]_i_1/O
                         net (fo=2, routed)           1.020    10.753    ddr2/ldc/serv_rf_top/cpu/state/vns_wb2csr_state_reg_2[0]
    SLICE_X77Y48         LUT3 (Prop_lut3_I2_O)        0.124    10.877 f  ddr2/ldc/serv_rf_top/cpu/state/vns_interface2_bank_bus_dat_r[4]_i_3/O
                         net (fo=27, routed)          0.741    11.618    ddr2/ldc/serv_rf_top/cpu/state/vns_wb2csr_state_reg_0
    SLICE_X81Y51         LUT4 (Prop_lut4_I0_O)        0.124    11.742 f  ddr2/ldc/serv_rf_top/cpu/state/IDELAYE2_2_i_3/O
                         net (fo=30, routed)          0.942    12.684    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface2_bank_bus_dat_r_reg[1]_2
    SLICE_X84Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.808 f  ddr2/ldc/serv_rf_top/cpu/ctrl/OSERDESE2_17_i_7/O
                         net (fo=5, routed)           1.120    13.928    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[3]_0
    SLICE_X87Y68         LUT6 (Prop_lut6_I3_O)        0.124    14.052 r  ddr2/ldc/serv_rf_top/cpu/ctrl/OSERDESE2_23_i_2/O
                         net (fo=2, routed)           1.344    15.396    ddr2/ldc/soc_a7ddrphy_dfi_p1_cs_n
    OLOGIC_X1Y99         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_23/D3
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.589    16.049    ddr2/ldc/clk_0
    OLOGIC_X1Y99         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_23/CLKDIV
                         clock pessimism              0.243    16.292    
                         clock uncertainty           -0.057    16.235    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    15.610    ddr2/ldc/OSERDESE2_23
  -------------------------------------------------------------------
                         required time                         15.610    
                         arrival time                         -15.396    
  -------------------------------------------------------------------
                         slack                                  0.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_4_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.164ns (31.459%)  route 0.357ns (68.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.654     1.957    ddr2/ldc/clk_0
    SLICE_X76Y49         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y49         FDRE (Prop_fdre_C_Q)         0.164     2.121 r  ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/Q
                         net (fo=34, routed)          0.357     2.478    ddr2/ldc/storage_4_reg_0_15_0_5/ADDRD2
    SLICE_X76Y50         RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.869     2.455    ddr2/ldc/storage_4_reg_0_15_0_5/WCLK
    SLICE_X76Y50         RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.288     2.166    
    SLICE_X76Y50         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.420    ddr2/ldc/storage_4_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_4_reg_0_15_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.164ns (31.459%)  route 0.357ns (68.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.654     1.957    ddr2/ldc/clk_0
    SLICE_X76Y49         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y49         FDRE (Prop_fdre_C_Q)         0.164     2.121 r  ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/Q
                         net (fo=34, routed)          0.357     2.478    ddr2/ldc/storage_4_reg_0_15_0_5/ADDRD2
    SLICE_X76Y50         RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.869     2.455    ddr2/ldc/storage_4_reg_0_15_0_5/WCLK
    SLICE_X76Y50         RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.288     2.166    
    SLICE_X76Y50         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.420    ddr2/ldc/storage_4_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_4_reg_0_15_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.164ns (31.459%)  route 0.357ns (68.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.654     1.957    ddr2/ldc/clk_0
    SLICE_X76Y49         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y49         FDRE (Prop_fdre_C_Q)         0.164     2.121 r  ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/Q
                         net (fo=34, routed)          0.357     2.478    ddr2/ldc/storage_4_reg_0_15_0_5/ADDRD2
    SLICE_X76Y50         RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.869     2.455    ddr2/ldc/storage_4_reg_0_15_0_5/WCLK
    SLICE_X76Y50         RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.288     2.166    
    SLICE_X76Y50         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.420    ddr2/ldc/storage_4_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_4_reg_0_15_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.164ns (31.459%)  route 0.357ns (68.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.654     1.957    ddr2/ldc/clk_0
    SLICE_X76Y49         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y49         FDRE (Prop_fdre_C_Q)         0.164     2.121 r  ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/Q
                         net (fo=34, routed)          0.357     2.478    ddr2/ldc/storage_4_reg_0_15_0_5/ADDRD2
    SLICE_X76Y50         RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.869     2.455    ddr2/ldc/storage_4_reg_0_15_0_5/WCLK
    SLICE_X76Y50         RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.288     2.166    
    SLICE_X76Y50         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.420    ddr2/ldc/storage_4_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_4_reg_0_15_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.164ns (31.459%)  route 0.357ns (68.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.654     1.957    ddr2/ldc/clk_0
    SLICE_X76Y49         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y49         FDRE (Prop_fdre_C_Q)         0.164     2.121 r  ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/Q
                         net (fo=34, routed)          0.357     2.478    ddr2/ldc/storage_4_reg_0_15_0_5/ADDRD2
    SLICE_X76Y50         RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.869     2.455    ddr2/ldc/storage_4_reg_0_15_0_5/WCLK
    SLICE_X76Y50         RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.288     2.166    
    SLICE_X76Y50         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.420    ddr2/ldc/storage_4_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_4_reg_0_15_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.164ns (31.459%)  route 0.357ns (68.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.654     1.957    ddr2/ldc/clk_0
    SLICE_X76Y49         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y49         FDRE (Prop_fdre_C_Q)         0.164     2.121 r  ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/Q
                         net (fo=34, routed)          0.357     2.478    ddr2/ldc/storage_4_reg_0_15_0_5/ADDRD2
    SLICE_X76Y50         RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.869     2.455    ddr2/ldc/storage_4_reg_0_15_0_5/WCLK
    SLICE_X76Y50         RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.288     2.166    
    SLICE_X76Y50         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.420    ddr2/ldc/storage_4_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_4_reg_0_15_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.164ns (31.459%)  route 0.357ns (68.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.654     1.957    ddr2/ldc/clk_0
    SLICE_X76Y49         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y49         FDRE (Prop_fdre_C_Q)         0.164     2.121 r  ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/Q
                         net (fo=34, routed)          0.357     2.478    ddr2/ldc/storage_4_reg_0_15_0_5/ADDRD2
    SLICE_X76Y50         RAMS32                                       r  ddr2/ldc/storage_4_reg_0_15_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.869     2.455    ddr2/ldc/storage_4_reg_0_15_0_5/WCLK
    SLICE_X76Y50         RAMS32                                       r  ddr2/ldc/storage_4_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.288     2.166    
    SLICE_X76Y50         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     2.420    ddr2/ldc/storage_4_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_4_reg_0_15_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.164ns (31.459%)  route 0.357ns (68.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.654     1.957    ddr2/ldc/clk_0
    SLICE_X76Y49         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y49         FDRE (Prop_fdre_C_Q)         0.164     2.121 r  ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/Q
                         net (fo=34, routed)          0.357     2.478    ddr2/ldc/storage_4_reg_0_15_0_5/ADDRD2
    SLICE_X76Y50         RAMS32                                       r  ddr2/ldc/storage_4_reg_0_15_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.869     2.455    ddr2/ldc/storage_4_reg_0_15_0_5/WCLK
    SLICE_X76Y50         RAMS32                                       r  ddr2/ldc/storage_4_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.288     2.166    
    SLICE_X76Y50         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     2.420    ddr2/ldc/storage_4_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ddr2/ldc/serv_rf_top/rf_ram_if/rcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/serv_rf_top/rf_ram/memory_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.164ns (32.650%)  route 0.338ns (67.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.501ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.654     1.957    ddr2/ldc/serv_rf_top/rf_ram_if/wdata0_r_reg[0]_0
    SLICE_X78Y49         FDRE                                         r  ddr2/ldc/serv_rf_top/rf_ram_if/rcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDRE (Prop_fdre_C_Q)         0.164     2.121 r  ddr2/ldc/serv_rf_top/rf_ram_if/rcnt_reg[3]/Q
                         net (fo=3, routed)           0.338     2.459    ddr2/ldc/serv_rf_top/rf_ram/ADDRBWRADDR[2]
    RAMB18_X3Y20         RAMB18E1                                     r  ddr2/ldc/serv_rf_top/rf_ram/memory_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    ddr2/ldc/serv_rf_top/rf_ram/memory_reg_0
    RAMB18_X3Y20         RAMB18E1                                     r  ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKBWRCLK
                         clock pessimism             -0.288     2.213    
    RAMB18_X3Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.396    ddr2/ldc/serv_rf_top/rf_ram/memory_reg
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ddr2/ldc/serv_rf_top/rf_ram_if/rcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/serv_rf_top/rf_ram/memory_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.148ns (32.717%)  route 0.304ns (67.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.501ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.654     1.957    ddr2/ldc/serv_rf_top/rf_ram_if/wdata0_r_reg[0]_0
    SLICE_X78Y49         FDRE                                         r  ddr2/ldc/serv_rf_top/rf_ram_if/rcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDRE (Prop_fdre_C_Q)         0.148     2.105 r  ddr2/ldc/serv_rf_top/rf_ram_if/rcnt_reg[4]/Q
                         net (fo=2, routed)           0.304     2.409    ddr2/ldc/serv_rf_top/rf_ram/ADDRBWRADDR[3]
    RAMB18_X3Y20         RAMB18E1                                     r  ddr2/ldc/serv_rf_top/rf_ram/memory_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    ddr2/ldc/serv_rf_top/rf_ram/memory_reg_0
    RAMB18_X3Y20         RAMB18E1                                     r  ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKBWRCLK
                         clock pessimism             -0.288     2.213    
    RAMB18_X3Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.129     2.342    ddr2/ldc/serv_rf_top/rf_ram/memory_reg
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_s7pll0_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y13    ddr2/ldc/storage_10_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y13    ddr2/ldc/storage_10_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y26    ddr2/ldc/storage_10_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y26    ddr2/ldc/storage_10_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y14    ddr2/ldc/storage_13_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y14    ddr2/ldc/storage_13_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y20    ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9     ddr2/ldc/mem_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y12    ddr2/ldc/memdat_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3     ddr2/ldc/memdat_reg_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y60    ddr2/ldc/storage_11_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y60    ddr2/ldc/storage_11_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y60    ddr2/ldc/storage_11_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y60    ddr2/ldc/storage_11_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y60    ddr2/ldc/storage_11_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y60    ddr2/ldc/storage_11_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y60    ddr2/ldc/storage_11_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y60    ddr2/ldc/storage_11_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y60    ddr2/ldc/storage_11_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y60    ddr2/ldc/storage_11_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y60    ddr2/ldc/storage_11_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y60    ddr2/ldc/storage_11_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y60    ddr2/ldc/storage_11_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y60    ddr2/ldc/storage_11_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y60    ddr2/ldc/storage_11_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y60    ddr2/ldc/storage_11_reg_0_15_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_core

Setup :           45  Failing Endpoints,  Worst Slack       -0.512ns,  Total Violation       -4.291ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.512ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/div_e1/miscf/dffs/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.568ns  (logic 3.635ns (17.673%)  route 16.933ns (82.327%))
  Logic Levels:           22  (CARRY4=1 LUT3=5 LUT4=3 LUT5=2 LUT6=11)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.481ns = ( 29.481 - 20.000 ) 
    Source Clock Delay      (SCD):    9.845ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.604     9.845    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X42Y127        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDCE (Prop_fdce_C_Q)         0.518    10.363 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[13]/Q
                         net (fo=31, routed)          0.924    11.287    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[13]_0
    SLICE_X40Y127        LUT4 (Prop_lut4_I1_O)        0.124    11.411 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_6__2/O
                         net (fo=1, routed)           1.002    12.413    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_6__2_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I4_O)        0.124    12.537 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24/O
                         net (fo=5, routed)           0.475    13.012    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24_n_0
    SLICE_X39Y132        LUT3 (Prop_lut3_I0_O)        0.124    13.136 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3/O
                         net (fo=6, routed)           0.509    13.645    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3_n_0
    SLICE_X35Y133        LUT3 (Prop_lut3_I1_O)        0.124    13.769 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[57]_i_1__5/O
                         net (fo=4, routed)           0.734    14.504    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[1]_3
    SLICE_X30Y133        LUT6 (Prop_lut6_I4_O)        0.124    14.628 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_9__0/O
                         net (fo=1, routed)           0.000    14.628    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_9__0_n_0
    SLICE_X30Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.141 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_5/CO[3]
                         net (fo=2, routed)           0.809    15.950    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/CO[0]
    SLICE_X37Y130        LUT3 (Prop_lut3_I1_O)        0.124    16.074 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_3__1/O
                         net (fo=1, routed)           0.743    16.816    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_3__1_n_0
    SLICE_X39Y133        LUT6 (Prop_lut6_I3_O)        0.124    16.940 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_2__12/O
                         net (fo=63, routed)          0.342    17.282    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[4]_17
    SLICE_X40Y133        LUT6 (Prop_lut6_I0_O)        0.124    17.406 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[6]_i_3__1/O
                         net (fo=60, routed)          1.670    19.076    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dec_i1_rs2_en_d
    SLICE_X80Y133        LUT4 (Prop_lut4_I1_O)        0.124    19.200 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[15]_i_10__1/O
                         net (fo=8, routed)           1.003    20.202    swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[31]_i_24
    SLICE_X80Y147        LUT6 (Prop_lut6_I0_O)        0.124    20.326 r  swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[15]_i_7/O
                         net (fo=15, routed)          1.025    21.351    swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout_reg[63]_0
    SLICE_X81Y144        LUT6 (Prop_lut6_I2_O)        0.124    21.475 f  swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[3]_i_3__3/O
                         net (fo=13, routed)          1.677    23.152    swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout_reg[2]_0
    SLICE_X57Y144        LUT6 (Prop_lut6_I1_O)        0.124    23.276 f  swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[31]_i_10__5/O
                         net (fo=5, routed)           0.642    23.918    swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout_reg[0]_18
    SLICE_X52Y147        LUT3 (Prop_lut3_I0_O)        0.124    24.042 f  swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[31]_i_13__1/O
                         net (fo=33, routed)          1.088    25.130    swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[31]_i_13__1_n_0
    SLICE_X37Y151        LUT6 (Prop_lut6_I0_O)        0.124    25.254 r  swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[31]_i_8__1/O
                         net (fo=1, routed)           0.805    26.059    swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[31]_i_8__1_n_0
    SLICE_X34Y155        LUT6 (Prop_lut6_I4_O)        0.124    26.183 r  swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[31]_i_2__5/O
                         net (fo=2, routed)           0.744    26.927    swervolf/swerv_eh1/swerv/exu/i1_rs2_bypass_data_d[31]
    SLICE_X45Y153        LUT3 (Prop_lut3_I0_O)        0.124    27.051 r  swervolf/swerv_eh1/swerv/exu/dout[31]_i_5__1/O
                         net (fo=3, routed)           0.798    27.848    swervolf/swerv_eh1/swerv/exu/dout[31]_i_5__1_n_0
    SLICE_X33Y153        LUT6 (Prop_lut6_I4_O)        0.124    27.972 r  swervolf/swerv_eh1/swerv/exu/dout[2]_i_1__5/O
                         net (fo=3, routed)           0.680    28.653    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/div_rs2_d[31]
    SLICE_X21Y153        LUT4 (Prop_lut4_I3_O)        0.124    28.777 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[1]_i_8__10/O
                         net (fo=1, routed)           0.263    29.040    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[1]_i_8__10_n_0
    SLICE_X21Y153        LUT5 (Prop_lut5_I4_O)        0.124    29.164 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[1]_i_5__15/O
                         net (fo=1, routed)           0.444    29.608    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[1]_i_5__15_n_0
    SLICE_X19Y152        LUT6 (Prop_lut6_I5_O)        0.124    29.732 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[1]_i_2__43/O
                         net (fo=1, routed)           0.558    30.289    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[1]_i_2__43_n_0
    SLICE_X18Y150        LUT5 (Prop_lut5_I0_O)        0.124    30.413 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[1]_i_1__127/O
                         net (fo=1, routed)           0.000    30.413    swervolf/swerv_eh1/swerv/exu/div_e1/miscf/dffs/dout_reg[1]_7[0]
    SLICE_X18Y150        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/div_e1/miscf/dffs/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.686    29.481    swervolf/swerv_eh1/swerv/exu/div_e1/miscf/dffs/clk_core_BUFG
    SLICE_X18Y150        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/div_e1/miscf/dffs/dout_reg[1]/C
                         clock pessimism              0.453    29.934    
                         clock uncertainty           -0.062    29.872    
    SLICE_X18Y150        FDCE (Setup_fdce_C_D)        0.029    29.901    swervolf/swerv_eh1/swerv/exu/div_e1/miscf/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         29.901    
                         arrival time                         -30.413    
  -------------------------------------------------------------------
                         slack                                 -0.512    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.914ns  (logic 3.158ns (15.858%)  route 16.756ns (84.142%))
  Logic Levels:           18  (CARRY4=1 LUT3=3 LUT4=3 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.294ns = ( 29.294 - 20.000 ) 
    Source Clock Delay      (SCD):    9.847ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.606     9.847    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X46Y128        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDCE (Prop_fdce_C_Q)         0.518    10.365 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/Q
                         net (fo=59, routed)          0.724    11.089    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]_0
    SLICE_X46Y128        LUT4 (Prop_lut4_I0_O)        0.124    11.213 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_5__3/O
                         net (fo=1, routed)           0.844    12.057    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_5__3_n_0
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.124    12.181 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_4__14/O
                         net (fo=3, routed)           0.502    12.683    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_4__14_n_0
    SLICE_X41Y132        LUT3 (Prop_lut3_I0_O)        0.124    12.807 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.513    13.321    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X36Y131        LUT3 (Prop_lut3_I1_O)        0.124    13.445 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[57]_i_1__3/O
                         net (fo=4, routed)           0.852    14.296    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[9]_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I0_O)        0.124    14.420 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[8]_i_17/O
                         net (fo=1, routed)           0.000    14.420    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[8]_i_17_n_0
    SLICE_X32Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.952 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[8]_i_12/CO[3]
                         net (fo=2, routed)           1.095    16.047    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X44Y130        LUT6 (Prop_lut6_I1_O)        0.124    16.171 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[8]_i_6__1/O
                         net (fo=2, routed)           0.623    16.794    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X44Y129        LUT6 (Prop_lut6_I2_O)        0.124    16.918 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[8]_i_2__9/O
                         net (fo=102, routed)         1.428    18.346    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[52]_i_4
    SLICE_X62Y145        LUT6 (Prop_lut6_I2_O)        0.124    18.470 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[52]_i_19/O
                         net (fo=4, routed)           1.341    19.811    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[52]_i_19_n_0
    SLICE_X78Y144        LUT6 (Prop_lut6_I0_O)        0.124    19.935 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[46]_i_9/O
                         net (fo=1, routed)           1.279    21.213    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[46]_i_9_n_0
    SLICE_X69Y141        LUT6 (Prop_lut6_I2_O)        0.124    21.337 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[46]_i_3/O
                         net (fo=10, routed)          1.099    22.436    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[3]_1
    SLICE_X59Y141        LUT4 (Prop_lut4_I0_O)        0.124    22.560 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/i__i_24/O
                         net (fo=3, routed)           1.172    23.732    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_63_0
    SLICE_X51Y129        LUT6 (Prop_lut6_I5_O)        0.124    23.856 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_9/O
                         net (fo=2, routed)           0.584    24.440    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_9_n_0
    SLICE_X51Y129        LUT6 (Prop_lut6_I2_O)        0.124    24.564 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=42, routed)          0.941    25.506    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_652_in
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.124    25.630 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_3__0/O
                         net (fo=137, routed)         0.854    26.483    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib3_ib1
    SLICE_X38Y128        LUT4 (Prop_lut4_I1_O)        0.124    26.607 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_9/O
                         net (fo=4, routed)           0.690    27.297    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_1_in10_in
    SLICE_X38Y127        LUT5 (Prop_lut5_I3_O)        0.124    27.421 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_3/O
                         net (fo=136, routed)         0.866    28.288    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i0_ib2
    SLICE_X33Y127        LUT3 (Prop_lut3_I0_O)        0.124    28.412 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__4/O
                         net (fo=135, routed)         1.350    29.761    swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X40Y113        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.500    29.294    swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X40Y113        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[24]/C
                         clock pessimism              0.525    29.819    
                         clock uncertainty           -0.062    29.757    
    SLICE_X40Y113        FDCE (Setup_fdce_C_CE)      -0.205    29.552    swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[24]
  -------------------------------------------------------------------
                         required time                         29.552    
                         arrival time                         -29.761    
  -------------------------------------------------------------------
                         slack                                 -0.210    

Slack (VIOLATED) :        -0.197ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.144ns  (logic 3.406ns (16.908%)  route 16.738ns (83.092%))
  Logic Levels:           20  (CARRY4=1 LUT3=3 LUT4=2 LUT6=14)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.303ns = ( 29.303 - 20.000 ) 
    Source Clock Delay      (SCD):    9.847ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.606     9.847    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X46Y128        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDCE (Prop_fdce_C_Q)         0.518    10.365 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/Q
                         net (fo=59, routed)          0.724    11.089    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]_0
    SLICE_X46Y128        LUT4 (Prop_lut4_I0_O)        0.124    11.213 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_5__3/O
                         net (fo=1, routed)           0.844    12.057    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_5__3_n_0
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.124    12.181 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_4__14/O
                         net (fo=3, routed)           0.502    12.683    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_4__14_n_0
    SLICE_X41Y132        LUT3 (Prop_lut3_I0_O)        0.124    12.807 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.513    13.321    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X36Y131        LUT3 (Prop_lut3_I1_O)        0.124    13.445 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[57]_i_1__3/O
                         net (fo=4, routed)           0.852    14.296    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[9]_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I0_O)        0.124    14.420 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[8]_i_17/O
                         net (fo=1, routed)           0.000    14.420    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[8]_i_17_n_0
    SLICE_X32Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.952 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[8]_i_12/CO[3]
                         net (fo=2, routed)           1.095    16.047    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X44Y130        LUT6 (Prop_lut6_I1_O)        0.124    16.171 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[8]_i_6__1/O
                         net (fo=2, routed)           0.623    16.794    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X44Y129        LUT6 (Prop_lut6_I2_O)        0.124    16.918 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[8]_i_2__9/O
                         net (fo=102, routed)         1.428    18.346    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[52]_i_4
    SLICE_X62Y145        LUT6 (Prop_lut6_I2_O)        0.124    18.470 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[52]_i_19/O
                         net (fo=4, routed)           1.341    19.811    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[52]_i_19_n_0
    SLICE_X78Y144        LUT6 (Prop_lut6_I0_O)        0.124    19.935 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[46]_i_9/O
                         net (fo=1, routed)           1.279    21.213    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[46]_i_9_n_0
    SLICE_X69Y141        LUT6 (Prop_lut6_I2_O)        0.124    21.337 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[46]_i_3/O
                         net (fo=10, routed)          1.099    22.436    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[3]_1
    SLICE_X59Y141        LUT4 (Prop_lut4_I0_O)        0.124    22.560 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/i__i_24/O
                         net (fo=3, routed)           1.172    23.732    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_63_0
    SLICE_X51Y129        LUT6 (Prop_lut6_I5_O)        0.124    23.856 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_9/O
                         net (fo=2, routed)           0.584    24.440    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_9_n_0
    SLICE_X51Y129        LUT6 (Prop_lut6_I2_O)        0.124    24.564 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=42, routed)          0.713    25.277    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_652_in
    SLICE_X50Y126        LUT6 (Prop_lut6_I0_O)        0.124    25.401 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          1.093    26.494    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[4]_16
    SLICE_X47Y110        LUT6 (Prop_lut6_I1_O)        0.124    26.618 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.642    27.259    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X41Y110        LUT6 (Prop_lut6_I1_O)        0.124    27.383 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__187/O
                         net (fo=131, routed)         0.834    28.218    swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dma_dccm_req
    SLICE_X34Y104        LUT6 (Prop_lut6_I1_O)        0.124    28.342 r  swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout[31]_i_1__132/O
                         net (fo=65, routed)          0.769    29.110    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/lsu_store_c1_dc1_clken
    SLICE_X31Y100        LUT3 (Prop_lut3_I2_O)        0.124    29.234 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3/O
                         net (fo=8, routed)           0.633    29.868    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3_n_0
    SLICE_X29Y100        LUT6 (Prop_lut6_I5_O)        0.124    29.992 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[56]_i_1__10/O
                         net (fo=1, routed)           0.000    29.992    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]_1[24]
    SLICE_X29Y100        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.509    29.303    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X29Y100        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[56]/C
                         clock pessimism              0.525    29.828    
                         clock uncertainty           -0.062    29.766    
    SLICE_X29Y100        FDCE (Setup_fdce_C_D)        0.029    29.795    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[56]
  -------------------------------------------------------------------
                         required time                         29.795    
                         arrival time                         -29.992    
  -------------------------------------------------------------------
                         slack                                 -0.197    

Slack (VIOLATED) :        -0.190ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.140ns  (logic 3.406ns (16.911%)  route 16.734ns (83.089%))
  Logic Levels:           20  (CARRY4=1 LUT3=3 LUT4=2 LUT6=14)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.303ns = ( 29.303 - 20.000 ) 
    Source Clock Delay      (SCD):    9.847ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.606     9.847    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X46Y128        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDCE (Prop_fdce_C_Q)         0.518    10.365 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/Q
                         net (fo=59, routed)          0.724    11.089    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]_0
    SLICE_X46Y128        LUT4 (Prop_lut4_I0_O)        0.124    11.213 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_5__3/O
                         net (fo=1, routed)           0.844    12.057    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_5__3_n_0
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.124    12.181 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_4__14/O
                         net (fo=3, routed)           0.502    12.683    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_4__14_n_0
    SLICE_X41Y132        LUT3 (Prop_lut3_I0_O)        0.124    12.807 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.513    13.321    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X36Y131        LUT3 (Prop_lut3_I1_O)        0.124    13.445 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[57]_i_1__3/O
                         net (fo=4, routed)           0.852    14.296    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[9]_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I0_O)        0.124    14.420 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[8]_i_17/O
                         net (fo=1, routed)           0.000    14.420    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[8]_i_17_n_0
    SLICE_X32Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.952 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[8]_i_12/CO[3]
                         net (fo=2, routed)           1.095    16.047    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X44Y130        LUT6 (Prop_lut6_I1_O)        0.124    16.171 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[8]_i_6__1/O
                         net (fo=2, routed)           0.623    16.794    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X44Y129        LUT6 (Prop_lut6_I2_O)        0.124    16.918 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[8]_i_2__9/O
                         net (fo=102, routed)         1.428    18.346    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[52]_i_4
    SLICE_X62Y145        LUT6 (Prop_lut6_I2_O)        0.124    18.470 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[52]_i_19/O
                         net (fo=4, routed)           1.341    19.811    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[52]_i_19_n_0
    SLICE_X78Y144        LUT6 (Prop_lut6_I0_O)        0.124    19.935 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[46]_i_9/O
                         net (fo=1, routed)           1.279    21.213    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[46]_i_9_n_0
    SLICE_X69Y141        LUT6 (Prop_lut6_I2_O)        0.124    21.337 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[46]_i_3/O
                         net (fo=10, routed)          1.099    22.436    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[3]_1
    SLICE_X59Y141        LUT4 (Prop_lut4_I0_O)        0.124    22.560 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/i__i_24/O
                         net (fo=3, routed)           1.172    23.732    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_63_0
    SLICE_X51Y129        LUT6 (Prop_lut6_I5_O)        0.124    23.856 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_9/O
                         net (fo=2, routed)           0.584    24.440    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_9_n_0
    SLICE_X51Y129        LUT6 (Prop_lut6_I2_O)        0.124    24.564 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=42, routed)          0.713    25.277    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_652_in
    SLICE_X50Y126        LUT6 (Prop_lut6_I0_O)        0.124    25.401 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          1.093    26.494    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[4]_16
    SLICE_X47Y110        LUT6 (Prop_lut6_I1_O)        0.124    26.618 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.642    27.259    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X41Y110        LUT6 (Prop_lut6_I1_O)        0.124    27.383 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__187/O
                         net (fo=131, routed)         0.834    28.218    swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dma_dccm_req
    SLICE_X34Y104        LUT6 (Prop_lut6_I1_O)        0.124    28.342 r  swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout[31]_i_1__132/O
                         net (fo=65, routed)          0.769    29.110    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/lsu_store_c1_dc1_clken
    SLICE_X31Y100        LUT3 (Prop_lut3_I2_O)        0.124    29.234 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3/O
                         net (fo=8, routed)           0.629    29.864    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I2_O)        0.124    29.988 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_1__5/O
                         net (fo=1, routed)           0.000    29.988    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]_1[31]
    SLICE_X29Y101        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.509    29.303    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X29Y101        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]/C
                         clock pessimism              0.525    29.828    
                         clock uncertainty           -0.062    29.766    
    SLICE_X29Y101        FDCE (Setup_fdce_C_D)        0.032    29.798    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]
  -------------------------------------------------------------------
                         required time                         29.798    
                         arrival time                         -29.988    
  -------------------------------------------------------------------
                         slack                                 -0.190    

Slack (VIOLATED) :        -0.186ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.135ns  (logic 3.406ns (16.915%)  route 16.729ns (83.084%))
  Logic Levels:           20  (CARRY4=1 LUT3=3 LUT4=2 LUT6=14)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.303ns = ( 29.303 - 20.000 ) 
    Source Clock Delay      (SCD):    9.847ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.606     9.847    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X46Y128        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDCE (Prop_fdce_C_Q)         0.518    10.365 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/Q
                         net (fo=59, routed)          0.724    11.089    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]_0
    SLICE_X46Y128        LUT4 (Prop_lut4_I0_O)        0.124    11.213 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_5__3/O
                         net (fo=1, routed)           0.844    12.057    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_5__3_n_0
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.124    12.181 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_4__14/O
                         net (fo=3, routed)           0.502    12.683    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_4__14_n_0
    SLICE_X41Y132        LUT3 (Prop_lut3_I0_O)        0.124    12.807 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.513    13.321    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X36Y131        LUT3 (Prop_lut3_I1_O)        0.124    13.445 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[57]_i_1__3/O
                         net (fo=4, routed)           0.852    14.296    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[9]_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I0_O)        0.124    14.420 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[8]_i_17/O
                         net (fo=1, routed)           0.000    14.420    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[8]_i_17_n_0
    SLICE_X32Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.952 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[8]_i_12/CO[3]
                         net (fo=2, routed)           1.095    16.047    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X44Y130        LUT6 (Prop_lut6_I1_O)        0.124    16.171 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[8]_i_6__1/O
                         net (fo=2, routed)           0.623    16.794    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X44Y129        LUT6 (Prop_lut6_I2_O)        0.124    16.918 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[8]_i_2__9/O
                         net (fo=102, routed)         1.428    18.346    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[52]_i_4
    SLICE_X62Y145        LUT6 (Prop_lut6_I2_O)        0.124    18.470 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[52]_i_19/O
                         net (fo=4, routed)           1.341    19.811    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[52]_i_19_n_0
    SLICE_X78Y144        LUT6 (Prop_lut6_I0_O)        0.124    19.935 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[46]_i_9/O
                         net (fo=1, routed)           1.279    21.213    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[46]_i_9_n_0
    SLICE_X69Y141        LUT6 (Prop_lut6_I2_O)        0.124    21.337 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[46]_i_3/O
                         net (fo=10, routed)          1.099    22.436    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[3]_1
    SLICE_X59Y141        LUT4 (Prop_lut4_I0_O)        0.124    22.560 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/i__i_24/O
                         net (fo=3, routed)           1.172    23.732    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_63_0
    SLICE_X51Y129        LUT6 (Prop_lut6_I5_O)        0.124    23.856 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_9/O
                         net (fo=2, routed)           0.584    24.440    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_9_n_0
    SLICE_X51Y129        LUT6 (Prop_lut6_I2_O)        0.124    24.564 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=42, routed)          0.713    25.277    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_652_in
    SLICE_X50Y126        LUT6 (Prop_lut6_I0_O)        0.124    25.401 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          1.093    26.494    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[4]_16
    SLICE_X47Y110        LUT6 (Prop_lut6_I1_O)        0.124    26.618 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.642    27.259    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X41Y110        LUT6 (Prop_lut6_I1_O)        0.124    27.383 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__187/O
                         net (fo=131, routed)         0.834    28.218    swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dma_dccm_req
    SLICE_X34Y104        LUT6 (Prop_lut6_I1_O)        0.124    28.342 r  swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout[31]_i_1__132/O
                         net (fo=65, routed)          0.769    29.110    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/lsu_store_c1_dc1_clken
    SLICE_X31Y100        LUT3 (Prop_lut3_I2_O)        0.124    29.234 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3/O
                         net (fo=8, routed)           0.624    29.858    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I5_O)        0.124    29.983 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[58]_i_1__7/O
                         net (fo=1, routed)           0.000    29.983    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]_1[26]
    SLICE_X29Y101        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.509    29.303    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X29Y101        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[58]/C
                         clock pessimism              0.525    29.828    
                         clock uncertainty           -0.062    29.766    
    SLICE_X29Y101        FDCE (Setup_fdce_C_D)        0.031    29.797    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[58]
  -------------------------------------------------------------------
                         required time                         29.797    
                         arrival time                         -29.983    
  -------------------------------------------------------------------
                         slack                                 -0.186    

Slack (VIOLATED) :        -0.160ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.111ns  (logic 3.406ns (16.936%)  route 16.705ns (83.064%))
  Logic Levels:           20  (CARRY4=1 LUT3=3 LUT4=2 LUT6=14)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.303ns = ( 29.303 - 20.000 ) 
    Source Clock Delay      (SCD):    9.847ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.606     9.847    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X46Y128        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDCE (Prop_fdce_C_Q)         0.518    10.365 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/Q
                         net (fo=59, routed)          0.724    11.089    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]_0
    SLICE_X46Y128        LUT4 (Prop_lut4_I0_O)        0.124    11.213 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_5__3/O
                         net (fo=1, routed)           0.844    12.057    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_5__3_n_0
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.124    12.181 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_4__14/O
                         net (fo=3, routed)           0.502    12.683    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_4__14_n_0
    SLICE_X41Y132        LUT3 (Prop_lut3_I0_O)        0.124    12.807 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.513    13.321    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X36Y131        LUT3 (Prop_lut3_I1_O)        0.124    13.445 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[57]_i_1__3/O
                         net (fo=4, routed)           0.852    14.296    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[9]_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I0_O)        0.124    14.420 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[8]_i_17/O
                         net (fo=1, routed)           0.000    14.420    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[8]_i_17_n_0
    SLICE_X32Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.952 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[8]_i_12/CO[3]
                         net (fo=2, routed)           1.095    16.047    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X44Y130        LUT6 (Prop_lut6_I1_O)        0.124    16.171 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[8]_i_6__1/O
                         net (fo=2, routed)           0.623    16.794    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X44Y129        LUT6 (Prop_lut6_I2_O)        0.124    16.918 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[8]_i_2__9/O
                         net (fo=102, routed)         1.428    18.346    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[52]_i_4
    SLICE_X62Y145        LUT6 (Prop_lut6_I2_O)        0.124    18.470 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[52]_i_19/O
                         net (fo=4, routed)           1.341    19.811    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[52]_i_19_n_0
    SLICE_X78Y144        LUT6 (Prop_lut6_I0_O)        0.124    19.935 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[46]_i_9/O
                         net (fo=1, routed)           1.279    21.213    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[46]_i_9_n_0
    SLICE_X69Y141        LUT6 (Prop_lut6_I2_O)        0.124    21.337 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[46]_i_3/O
                         net (fo=10, routed)          1.099    22.436    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[3]_1
    SLICE_X59Y141        LUT4 (Prop_lut4_I0_O)        0.124    22.560 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/i__i_24/O
                         net (fo=3, routed)           1.172    23.732    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_63_0
    SLICE_X51Y129        LUT6 (Prop_lut6_I5_O)        0.124    23.856 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_9/O
                         net (fo=2, routed)           0.584    24.440    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_9_n_0
    SLICE_X51Y129        LUT6 (Prop_lut6_I2_O)        0.124    24.564 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=42, routed)          0.713    25.277    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_652_in
    SLICE_X50Y126        LUT6 (Prop_lut6_I0_O)        0.124    25.401 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          1.093    26.494    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[4]_16
    SLICE_X47Y110        LUT6 (Prop_lut6_I1_O)        0.124    26.618 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.642    27.259    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X41Y110        LUT6 (Prop_lut6_I1_O)        0.124    27.383 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__187/O
                         net (fo=131, routed)         0.834    28.218    swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dma_dccm_req
    SLICE_X34Y104        LUT6 (Prop_lut6_I1_O)        0.124    28.342 r  swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout[31]_i_1__132/O
                         net (fo=65, routed)          0.769    29.110    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/lsu_store_c1_dc1_clken
    SLICE_X31Y100        LUT3 (Prop_lut3_I2_O)        0.124    29.234 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3/O
                         net (fo=8, routed)           0.600    29.834    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3_n_0
    SLICE_X28Y101        LUT6 (Prop_lut6_I5_O)        0.124    29.958 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[62]_i_1__5/O
                         net (fo=1, routed)           0.000    29.958    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]_1[30]
    SLICE_X28Y101        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.509    29.303    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X28Y101        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[62]/C
                         clock pessimism              0.525    29.828    
                         clock uncertainty           -0.062    29.766    
    SLICE_X28Y101        FDCE (Setup_fdce_C_D)        0.032    29.798    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[62]
  -------------------------------------------------------------------
                         required time                         29.798    
                         arrival time                         -29.958    
  -------------------------------------------------------------------
                         slack                                 -0.160    

Slack (VIOLATED) :        -0.148ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.792ns  (logic 3.676ns (20.661%)  route 14.116ns (79.339%))
  Logic Levels:           20  (CARRY4=4 LUT2=1 LUT3=2 LUT4=5 LUT5=5 LUT6=3)
  Clock Path Skew:        -1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.676ns = ( 29.676 - 20.000 ) 
    Source Clock Delay      (SCD):    11.766ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.730     9.171    clk_gen/clk_core
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.295 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.558     9.853    clk_gen_n_19
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     9.949 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.817    11.766    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X10Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.518    12.284 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[31]/Q
                         net (fo=7, routed)           1.133    13.417    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[31]
    SLICE_X11Y56         LUT4 (Prop_lut4_I2_O)        0.124    13.541 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[31]_i_10__16/O
                         net (fo=2, routed)           0.980    14.521    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[6]
    SLICE_X14Y71         LUT6 (Prop_lut6_I0_O)        0.124    14.645 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[7]_i_5__25/O
                         net (fo=2, routed)           0.897    15.541    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_6
    SLICE_X28Y76         LUT5 (Prop_lut5_I0_O)        0.124    15.665 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[7]_i_4__40/O
                         net (fo=2, routed)           0.479    16.144    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/lsu_ld_data_dc3[0]
    SLICE_X30Y79         LUT5 (Prop_lut5_I4_O)        0.124    16.268 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/dout[15]_i_6__14/O
                         net (fo=1, routed)           0.171    16.439    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[31]_i_5__27_0
    SLICE_X30Y79         LUT3 (Prop_lut3_I0_O)        0.124    16.563 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[15]_i_4__13/O
                         net (fo=16, routed)          0.413    16.976    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[15]_i_4__13_n_0
    SLICE_X30Y79         LUT4 (Prop_lut4_I0_O)        0.124    17.100 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[31]_i_5__27/O
                         net (fo=16, routed)          0.685    17.785    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[31]_i_5__27_n_0
    SLICE_X33Y78         LUT5 (Prop_lut5_I0_O)        0.124    17.909 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[17]_i_2__35/O
                         net (fo=13, routed)          0.720    18.629    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[17]_4
    SLICE_X33Y83         LUT3 (Prop_lut3_I1_O)        0.124    18.753 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[17]_i_2__39/O
                         net (fo=5, routed)           0.506    19.259    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout_reg[20]_1[2]
    SLICE_X34Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.809 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.809    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[24]_2[0]
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.926 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.926    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[24]_i_3_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.043 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[27]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    20.043    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[27]_i_4__0_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.262 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[31]_i_3__0/O[0]
                         net (fo=1, routed)           0.455    20.718    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout_reg[31]_3[2]
    SLICE_X35Y86         LUT5 (Prop_lut5_I4_O)        0.295    21.013 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[29]_i_2__28/O
                         net (fo=9, routed)           1.008    22.021    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout_reg[11]_12
    SLICE_X30Y83         LUT4 (Prop_lut4_I0_O)        0.124    22.145 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[0]_i_8__16/O
                         net (fo=2, routed)           0.735    22.880    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[0]_1
    SLICE_X28Y84         LUT6 (Prop_lut6_I1_O)        0.124    23.004 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[0]_i_3__38/O
                         net (fo=4, routed)           0.653    23.657    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[11]_0
    SLICE_X28Y92         LUT2 (Prop_lut2_I1_O)        0.124    23.781 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[0]_i_1__158/O
                         net (fo=18, routed)          1.204    24.985    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/addr_in_pic_dc1
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124    25.109 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[1]_i_4__37/O
                         net (fo=4, routed)           0.443    25.552    swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/lsu_stbuf_commit_any3__0
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.124    25.676 r  swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_58/O
                         net (fo=8, routed)           1.696    27.372    swervolf/swerv_eh1/mem/dccm_wren
    SLICE_X20Y40         LUT4 (Prop_lut4_I0_O)        0.124    27.496 r  swervolf/swerv_eh1/mem/ram_core_reg_0_i_13__4/O
                         net (fo=17, routed)          0.682    28.177    swervolf/swerv_eh1/mem/wren_bank_2
    SLICE_X16Y37         LUT5 (Prop_lut5_I1_O)        0.124    28.301 r  swervolf/swerv_eh1/mem/ram_core_reg_0_i_2__4/O
                         net (fo=3, routed)           1.257    29.558    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0_1[10]
    RAMB36_X0Y10         RAMB36E1                                     r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.612    28.690    swervolf/swerv_eh1/mem/clk_core
    SLICE_X28Y51         LUT2 (Prop_lut2_I0_O)        0.100    28.790 r  swervolf/swerv_eh1/mem/ram_core_reg_0_i_1__1/O
                         net (fo=3, routed)           0.886    29.676    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0_0
    RAMB36_X0Y10         RAMB36E1                                     r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0/CLKARDCLK
                         clock pessimism              0.362    30.038    
                         clock uncertainty           -0.062    29.976    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    29.410    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0
  -------------------------------------------------------------------
                         required time                         29.410    
                         arrival time                         -29.558    
  -------------------------------------------------------------------
                         slack                                 -0.148    

Slack (VIOLATED) :        -0.147ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.791ns  (logic 3.676ns (20.662%)  route 14.115ns (79.338%))
  Logic Levels:           20  (CARRY4=4 LUT2=1 LUT3=2 LUT4=5 LUT5=5 LUT6=3)
  Clock Path Skew:        -1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.676ns = ( 29.676 - 20.000 ) 
    Source Clock Delay      (SCD):    11.766ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.730     9.171    clk_gen/clk_core
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.295 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.558     9.853    clk_gen_n_19
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     9.949 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.817    11.766    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X10Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.518    12.284 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[31]/Q
                         net (fo=7, routed)           1.133    13.417    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[31]
    SLICE_X11Y56         LUT4 (Prop_lut4_I2_O)        0.124    13.541 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[31]_i_10__16/O
                         net (fo=2, routed)           0.980    14.521    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[6]
    SLICE_X14Y71         LUT6 (Prop_lut6_I0_O)        0.124    14.645 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[7]_i_5__25/O
                         net (fo=2, routed)           0.897    15.541    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_6
    SLICE_X28Y76         LUT5 (Prop_lut5_I0_O)        0.124    15.665 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[7]_i_4__40/O
                         net (fo=2, routed)           0.479    16.144    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/lsu_ld_data_dc3[0]
    SLICE_X30Y79         LUT5 (Prop_lut5_I4_O)        0.124    16.268 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/dout[15]_i_6__14/O
                         net (fo=1, routed)           0.171    16.439    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[31]_i_5__27_0
    SLICE_X30Y79         LUT3 (Prop_lut3_I0_O)        0.124    16.563 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[15]_i_4__13/O
                         net (fo=16, routed)          0.413    16.976    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[15]_i_4__13_n_0
    SLICE_X30Y79         LUT4 (Prop_lut4_I0_O)        0.124    17.100 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[31]_i_5__27/O
                         net (fo=16, routed)          0.685    17.785    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[31]_i_5__27_n_0
    SLICE_X33Y78         LUT5 (Prop_lut5_I0_O)        0.124    17.909 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[17]_i_2__35/O
                         net (fo=13, routed)          0.720    18.629    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[17]_4
    SLICE_X33Y83         LUT3 (Prop_lut3_I1_O)        0.124    18.753 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[17]_i_2__39/O
                         net (fo=5, routed)           0.506    19.259    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout_reg[20]_1[2]
    SLICE_X34Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.809 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.809    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[24]_2[0]
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.926 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.926    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[24]_i_3_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.043 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[27]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    20.043    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[27]_i_4__0_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.262 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[31]_i_3__0/O[0]
                         net (fo=1, routed)           0.455    20.718    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout_reg[31]_3[2]
    SLICE_X35Y86         LUT5 (Prop_lut5_I4_O)        0.295    21.013 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[29]_i_2__28/O
                         net (fo=9, routed)           1.008    22.021    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout_reg[11]_12
    SLICE_X30Y83         LUT4 (Prop_lut4_I0_O)        0.124    22.145 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[0]_i_8__16/O
                         net (fo=2, routed)           0.735    22.880    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[0]_1
    SLICE_X28Y84         LUT6 (Prop_lut6_I1_O)        0.124    23.004 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[0]_i_3__38/O
                         net (fo=4, routed)           0.653    23.657    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[11]_0
    SLICE_X28Y92         LUT2 (Prop_lut2_I1_O)        0.124    23.781 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[0]_i_1__158/O
                         net (fo=18, routed)          1.204    24.985    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/addr_in_pic_dc1
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124    25.109 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[1]_i_4__37/O
                         net (fo=4, routed)           0.443    25.552    swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/lsu_stbuf_commit_any3__0
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.124    25.676 r  swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_58/O
                         net (fo=8, routed)           1.696    27.372    swervolf/swerv_eh1/mem/dccm_wren
    SLICE_X20Y40         LUT4 (Prop_lut4_I0_O)        0.124    27.496 r  swervolf/swerv_eh1/mem/ram_core_reg_0_i_13__4/O
                         net (fo=17, routed)          0.679    28.174    swervolf/swerv_eh1/mem/wren_bank_2
    SLICE_X16Y37         LUT5 (Prop_lut5_I1_O)        0.124    28.298 r  swervolf/swerv_eh1/mem/ram_core_reg_0_i_8__4/O
                         net (fo=3, routed)           1.259    29.557    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0_1[4]
    RAMB36_X0Y10         RAMB36E1                                     r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.612    28.690    swervolf/swerv_eh1/mem/clk_core
    SLICE_X28Y51         LUT2 (Prop_lut2_I0_O)        0.100    28.790 r  swervolf/swerv_eh1/mem/ram_core_reg_0_i_1__1/O
                         net (fo=3, routed)           0.886    29.676    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0_0
    RAMB36_X0Y10         RAMB36E1                                     r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0/CLKARDCLK
                         clock pessimism              0.362    30.038    
                         clock uncertainty           -0.062    29.976    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    29.410    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0
  -------------------------------------------------------------------
                         required time                         29.410    
                         arrival time                         -29.557    
  -------------------------------------------------------------------
                         slack                                 -0.147    

Slack (VIOLATED) :        -0.141ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.181ns  (logic 3.676ns (20.219%)  route 14.505ns (79.781%))
  Logic Levels:           20  (CARRY4=4 LUT2=1 LUT3=2 LUT4=5 LUT5=5 LUT6=3)
  Clock Path Skew:        -1.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.072ns = ( 30.072 - 20.000 ) 
    Source Clock Delay      (SCD):    11.766ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.730     9.171    clk_gen/clk_core
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.295 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.558     9.853    clk_gen_n_19
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     9.949 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.817    11.766    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X10Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.518    12.284 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[31]/Q
                         net (fo=7, routed)           1.133    13.417    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[31]
    SLICE_X11Y56         LUT4 (Prop_lut4_I2_O)        0.124    13.541 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[31]_i_10__16/O
                         net (fo=2, routed)           0.980    14.521    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[6]
    SLICE_X14Y71         LUT6 (Prop_lut6_I0_O)        0.124    14.645 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[7]_i_5__25/O
                         net (fo=2, routed)           0.897    15.541    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_6
    SLICE_X28Y76         LUT5 (Prop_lut5_I0_O)        0.124    15.665 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[7]_i_4__40/O
                         net (fo=2, routed)           0.479    16.144    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/lsu_ld_data_dc3[0]
    SLICE_X30Y79         LUT5 (Prop_lut5_I4_O)        0.124    16.268 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/dout[15]_i_6__14/O
                         net (fo=1, routed)           0.171    16.439    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[31]_i_5__27_0
    SLICE_X30Y79         LUT3 (Prop_lut3_I0_O)        0.124    16.563 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[15]_i_4__13/O
                         net (fo=16, routed)          0.413    16.976    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[15]_i_4__13_n_0
    SLICE_X30Y79         LUT4 (Prop_lut4_I0_O)        0.124    17.100 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[31]_i_5__27/O
                         net (fo=16, routed)          0.685    17.785    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[31]_i_5__27_n_0
    SLICE_X33Y78         LUT5 (Prop_lut5_I0_O)        0.124    17.909 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[17]_i_2__35/O
                         net (fo=13, routed)          0.720    18.629    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[17]_4
    SLICE_X33Y83         LUT3 (Prop_lut3_I1_O)        0.124    18.753 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[17]_i_2__39/O
                         net (fo=5, routed)           0.506    19.259    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout_reg[20]_1[2]
    SLICE_X34Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.809 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.809    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[24]_2[0]
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.926 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.926    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[24]_i_3_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.043 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[27]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    20.043    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[27]_i_4__0_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.262 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[31]_i_3__0/O[0]
                         net (fo=1, routed)           0.455    20.718    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout_reg[31]_3[2]
    SLICE_X35Y86         LUT5 (Prop_lut5_I4_O)        0.295    21.013 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[29]_i_2__28/O
                         net (fo=9, routed)           1.008    22.021    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout_reg[11]_12
    SLICE_X30Y83         LUT4 (Prop_lut4_I0_O)        0.124    22.145 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[0]_i_8__16/O
                         net (fo=2, routed)           0.735    22.880    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[0]_1
    SLICE_X28Y84         LUT6 (Prop_lut6_I1_O)        0.124    23.004 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[0]_i_3__38/O
                         net (fo=4, routed)           0.653    23.657    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[11]_0
    SLICE_X28Y92         LUT2 (Prop_lut2_I1_O)        0.124    23.781 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[0]_i_1__158/O
                         net (fo=18, routed)          1.204    24.985    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/addr_in_pic_dc1
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124    25.109 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[1]_i_4__37/O
                         net (fo=4, routed)           0.443    25.552    swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/lsu_stbuf_commit_any3__0
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.124    25.676 r  swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_58/O
                         net (fo=8, routed)           1.576    27.252    swervolf/swerv_eh1/mem/dccm_wren
    SLICE_X36Y39         LUT4 (Prop_lut4_I0_O)        0.124    27.376 r  swervolf/swerv_eh1/mem/ram_core_reg_0_i_13__0/O
                         net (fo=17, routed)          0.812    28.188    swervolf/swerv_eh1/mem/wren_bank_5
    SLICE_X43Y40         LUT5 (Prop_lut5_I1_O)        0.124    28.312 r  swervolf/swerv_eh1/mem/ram_core_reg_0_i_9__0/O
                         net (fo=3, routed)           1.635    29.947    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_0_1[3]
    RAMB36_X0Y9          RAMB36E1                                     r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.598    28.676    swervolf/swerv_eh1/mem/clk_core
    SLICE_X39Y50         LUT2 (Prop_lut2_I0_O)        0.100    28.776 r  swervolf/swerv_eh1/mem/ram_core_reg_0_i_1__4/O
                         net (fo=3, routed)           1.296    30.072    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_0_0
    RAMB36_X0Y9          RAMB36E1                                     r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_0/CLKARDCLK
                         clock pessimism              0.362    30.434    
                         clock uncertainty           -0.062    30.372    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    29.806    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_0
  -------------------------------------------------------------------
                         required time                         29.806    
                         arrival time                         -29.947    
  -------------------------------------------------------------------
                         slack                                 -0.141    

Slack (VIOLATED) :        -0.135ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.780ns  (logic 3.676ns (20.675%)  route 14.104ns (79.324%))
  Logic Levels:           20  (CARRY4=4 LUT2=1 LUT3=2 LUT4=5 LUT5=5 LUT6=3)
  Clock Path Skew:        -1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.676ns = ( 29.676 - 20.000 ) 
    Source Clock Delay      (SCD):    11.766ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.730     9.171    clk_gen/clk_core
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.295 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.558     9.853    clk_gen_n_19
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     9.949 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.817    11.766    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X10Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.518    12.284 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[31]/Q
                         net (fo=7, routed)           1.133    13.417    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[31]
    SLICE_X11Y56         LUT4 (Prop_lut4_I2_O)        0.124    13.541 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[31]_i_10__16/O
                         net (fo=2, routed)           0.980    14.521    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[6]
    SLICE_X14Y71         LUT6 (Prop_lut6_I0_O)        0.124    14.645 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[7]_i_5__25/O
                         net (fo=2, routed)           0.897    15.541    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_6
    SLICE_X28Y76         LUT5 (Prop_lut5_I0_O)        0.124    15.665 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[7]_i_4__40/O
                         net (fo=2, routed)           0.479    16.144    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/lsu_ld_data_dc3[0]
    SLICE_X30Y79         LUT5 (Prop_lut5_I4_O)        0.124    16.268 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/dout[15]_i_6__14/O
                         net (fo=1, routed)           0.171    16.439    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[31]_i_5__27_0
    SLICE_X30Y79         LUT3 (Prop_lut3_I0_O)        0.124    16.563 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[15]_i_4__13/O
                         net (fo=16, routed)          0.413    16.976    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[15]_i_4__13_n_0
    SLICE_X30Y79         LUT4 (Prop_lut4_I0_O)        0.124    17.100 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[31]_i_5__27/O
                         net (fo=16, routed)          0.685    17.785    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[31]_i_5__27_n_0
    SLICE_X33Y78         LUT5 (Prop_lut5_I0_O)        0.124    17.909 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[17]_i_2__35/O
                         net (fo=13, routed)          0.720    18.629    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[17]_4
    SLICE_X33Y83         LUT3 (Prop_lut3_I1_O)        0.124    18.753 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[17]_i_2__39/O
                         net (fo=5, routed)           0.506    19.259    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout_reg[20]_1[2]
    SLICE_X34Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.809 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.809    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[24]_2[0]
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.926 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.926    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[24]_i_3_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.043 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[27]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    20.043    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[27]_i_4__0_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.262 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[31]_i_3__0/O[0]
                         net (fo=1, routed)           0.455    20.718    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout_reg[31]_3[2]
    SLICE_X35Y86         LUT5 (Prop_lut5_I4_O)        0.295    21.013 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[29]_i_2__28/O
                         net (fo=9, routed)           1.008    22.021    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout_reg[11]_12
    SLICE_X30Y83         LUT4 (Prop_lut4_I0_O)        0.124    22.145 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[0]_i_8__16/O
                         net (fo=2, routed)           0.735    22.880    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[0]_1
    SLICE_X28Y84         LUT6 (Prop_lut6_I1_O)        0.124    23.004 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[0]_i_3__38/O
                         net (fo=4, routed)           0.653    23.657    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[11]_0
    SLICE_X28Y92         LUT2 (Prop_lut2_I1_O)        0.124    23.781 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[0]_i_1__158/O
                         net (fo=18, routed)          1.204    24.985    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/addr_in_pic_dc1
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.124    25.109 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[1]_i_4__37/O
                         net (fo=4, routed)           0.443    25.552    swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/lsu_stbuf_commit_any3__0
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.124    25.676 r  swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_58/O
                         net (fo=8, routed)           1.696    27.372    swervolf/swerv_eh1/mem/dccm_wren
    SLICE_X20Y40         LUT4 (Prop_lut4_I0_O)        0.124    27.496 r  swervolf/swerv_eh1/mem/ram_core_reg_0_i_13__4/O
                         net (fo=17, routed)          0.679    28.175    swervolf/swerv_eh1/mem/wren_bank_2
    SLICE_X15Y38         LUT5 (Prop_lut5_I1_O)        0.124    28.299 r  swervolf/swerv_eh1/mem/ram_core_reg_0_i_10__4/O
                         net (fo=3, routed)           1.247    29.546    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0_1[2]
    RAMB36_X0Y10         RAMB36E1                                     r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.612    28.690    swervolf/swerv_eh1/mem/clk_core
    SLICE_X28Y51         LUT2 (Prop_lut2_I0_O)        0.100    28.790 r  swervolf/swerv_eh1/mem/ram_core_reg_0_i_1__1/O
                         net (fo=3, routed)           0.886    29.676    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0_0
    RAMB36_X0Y10         RAMB36E1                                     r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0/CLKARDCLK
                         clock pessimism              0.362    30.038    
                         clock uncertainty           -0.062    29.976    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    29.410    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0
  -------------------------------------------------------------------
                         required time                         29.410    
                         arrival time                         -29.546    
  -------------------------------------------------------------------
                         slack                                 -0.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/ifu/mem_ctl/tag_v_we_ff/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way3_tagvalid_dup/dffs/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.186ns (18.013%)  route 0.847ns (81.987%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.382ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.569     3.018    swervolf/swerv_eh1/swerv/ifu/mem_ctl/tag_v_we_ff/clk_core_BUFG
    SLICE_X37Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/tag_v_we_ff/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.141     3.159 r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/tag_v_we_ff/dout_reg[3]/Q
                         net (fo=66, routed)          0.847     4.005    swervolf/swerv_eh1/swerv/ifu/mem_ctl/perr_state_ff/dffs/dout_reg[0]_67[3]
    SLICE_X19Y42         LUT6 (Prop_lut6_I2_O)        0.045     4.050 r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/perr_state_ff/dffs/dout[0]_i_1__734/O
                         net (fo=1, routed)           0.000     4.050    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way3_tagvalid_dup/dffs/dout_reg[0]_1
    SLICE_X19Y42         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way3_tagvalid_dup/dffs/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.302     3.772    clk_gen/clk_core
    SLICE_X15Y50         LUT2 (Prop_lut2_I0_O)        0.055     3.827 r  clk_gen/dout[0]_i_2__308/O
                         net (fo=32, routed)          0.555     4.382    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way3_tagvalid_dup/dffs/tag_valid_w3_clk_1
    SLICE_X19Y42         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way3_tagvalid_dup/dffs/dout_reg[0]/C
                         clock pessimism             -0.556     3.825    
    SLICE_X19Y42         FDCE (Hold_fdce_C_D)         0.176     4.001    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way3_tagvalid_dup/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.001    
                         arrival time                           4.050    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/exu/i0_upper_flush_e3_ff/genblock.dff/dffs/dout_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/i0_upper_flush_e4_ff/genblock.dff/dffs/dout_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.191%)  route 0.238ns (62.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.873ns
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.554     3.003    swervolf/swerv_eh1/swerv/exu/i0_upper_flush_e3_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X51Y131        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_upper_flush_e3_ff/genblock.dff/dffs/dout_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y131        FDCE (Prop_fdce_C_Q)         0.141     3.144 r  swervolf/swerv_eh1/swerv/exu/i0_upper_flush_e3_ff/genblock.dff/dffs/dout_reg[34]/Q
                         net (fo=1, routed)           0.238     3.382    swervolf/swerv_eh1/swerv/exu/i0_upper_flush_e4_ff/genblock.dff/dffs/dout_reg[34]_1
    SLICE_X55Y129        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_upper_flush_e4_ff/genblock.dff/dffs/dout_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.818     3.873    swervolf/swerv_eh1/swerv/exu/i0_upper_flush_e4_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X55Y129        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_upper_flush_e4_ff/genblock.dff/dffs/dout_reg[34]/C
                         clock pessimism             -0.610     3.263    
    SLICE_X55Y129        FDCE (Hold_fdce_C_D)         0.070     3.333    swervolf/swerv_eh1/swerv/exu/i0_upper_flush_e4_ff/genblock.dff/dffs/dout_reg[34]
  -------------------------------------------------------------------
                         required time                         -3.333    
                         arrival time                           3.382    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.124%)  route 0.290ns (63.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.957ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.564     3.013    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X46Y55         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDCE (Prop_fdce_C_Q)         0.164     3.177 r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][0]/Q
                         net (fo=2, routed)           0.290     3.467    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][0]
    SLICE_X51Y46         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.903     3.957    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X51Y46         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][0]/C
                         clock pessimism             -0.610     3.347    
    SLICE_X51Y46         FDCE (Hold_fdce_C_D)         0.070     3.417    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][0]
  -------------------------------------------------------------------
                         required time                         -3.417    
                         arrival time                           3.467    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/decode/i0e2resultff/genblock.dff/dffs/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/dout_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.773%)  route 0.220ns (54.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.884ns
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.560     3.009    swervolf/swerv_eh1/swerv/dec/decode/i0e2resultff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X53Y143        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i0e2resultff/genblock.dff/dffs/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y143        FDCE (Prop_fdce_C_Q)         0.141     3.150 r  swervolf/swerv_eh1/swerv/dec/decode/i0e2resultff/genblock.dff/dffs/dout_reg[17]/Q
                         net (fo=6, routed)           0.220     3.370    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc2ff/genblock.dff/dffs/i0_result_e2[17]
    SLICE_X51Y141        LUT5 (Prop_lut5_I2_O)        0.045     3.415 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc2ff/genblock.dff/dffs/dout[17]_i_1__95/O
                         net (fo=1, routed)           0.000     3.415    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/dout_reg[17]_1
    SLICE_X51Y141        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/dout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.830     3.884    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X51Y141        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/dout_reg[17]/C
                         clock pessimism             -0.610     3.274    
    SLICE_X51Y141        FDCE (Hold_fdce_C_D)         0.091     3.365    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/dout_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.365    
                         arrival time                           3.415    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_addrff/genblock.dff/dffs/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/mdseac_ff/genblock.dff/dffs/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.269ns (59.231%)  route 0.185ns (40.769%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.888ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.565     3.014    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_addrff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X61Y99         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_addrff/genblock.dff/dffs/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDCE (Prop_fdce_C_Q)         0.141     3.155 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_addrff/genblock.dff/dffs/dout_reg[8]/Q
                         net (fo=6, routed)           0.185     3.340    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_dualtagff/dffs/buf_addr[2]__0[8]
    SLICE_X60Y100        LUT6 (Prop_lut6_I3_O)        0.045     3.385 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_dualtagff/dffs/dout[8]_i_7__14/O
                         net (fo=1, routed)           0.000     3.385    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_dualtagff/dffs/dout[8]_i_7__14_n_0
    SLICE_X60Y100        MUXF7 (Prop_muxf7_I1_O)      0.064     3.449 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_dualtagff/dffs/dout_reg[8]_i_3/O
                         net (fo=1, routed)           0.000     3.449    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_dualtagff/dffs/dout_reg[8]_i_3_n_0
    SLICE_X60Y100        MUXF8 (Prop_muxf8_I1_O)      0.019     3.468 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_dualtagff/dffs/dout_reg[8]_i_1__0/O
                         net (fo=1, routed)           0.000     3.468    swervolf/swerv_eh1/swerv/dec/tlu/mdseac_ff/genblock.dff/dffs/lsu_imprecise_error_addr_any[8]
    SLICE_X60Y100        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/mdseac_ff/genblock.dff/dffs/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.833     3.888    swervolf/swerv_eh1/swerv/dec/tlu/mdseac_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X60Y100        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/mdseac_ff/genblock.dff/dffs/dout_reg[8]/C
                         clock pessimism             -0.605     3.283    
    SLICE_X60Y100        FDCE (Hold_fdce_C_D)         0.134     3.417    swervolf/swerv_eh1/swerv/dec/tlu/mdseac_ff/genblock.dff/dffs/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.417    
                         arrival time                           3.468    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 swervolf/timer_ptc/rptc_cntr_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_hrc_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.186ns (21.157%)  route 0.693ns (78.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.689ns
    Source Clock Delay      (SCD):    3.475ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.899     2.812    swervolf/timer_ptc/clk_core
    SLICE_X51Y81         LUT3 (Prop_lut3_I2_O)        0.045     2.857 r  swervolf/timer_ptc/rptc_cntr[31]_i_3/O
                         net (fo=32, routed)          0.618     3.475    swervolf/timer_ptc/cntr_clk
    SLICE_X73Y86         FDCE                                         r  swervolf/timer_ptc/rptc_cntr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y86         FDCE (Prop_fdce_C_Q)         0.141     3.616 r  swervolf/timer_ptc/rptc_cntr_reg[30]/Q
                         net (fo=6, routed)           0.693     4.310    swervolf/axi2wb/rptc_lrc_reg[31][30]
    SLICE_X73Y84         LUT3 (Prop_lut3_I0_O)        0.045     4.355 r  swervolf/axi2wb/rptc_hrc[30]_i_1/O
                         net (fo=1, routed)           0.000     4.355    swervolf/timer_ptc/D[30]
    SLICE_X73Y84         FDCE                                         r  swervolf/timer_ptc/rptc_hrc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.145     3.615    clk_gen/clk_core
    SLICE_X44Y71         LUT2 (Prop_lut2_I0_O)        0.057     3.672 r  clk_gen/rptc_hrc[31]_i_3/O
                         net (fo=32, routed)          1.017     4.689    swervolf/timer_ptc/rptc_hrc_reg[0]_1
    SLICE_X73Y84         FDCE                                         r  swervolf/timer_ptc/rptc_hrc_reg[30]/C
                         clock pessimism             -0.556     4.132    
    SLICE_X73Y84         FDCE (Hold_fdce_C_D)         0.170     4.302    swervolf/timer_ptc/rptc_hrc_reg[30]
  -------------------------------------------------------------------
                         required time                         -4.302    
                         arrival time                           4.355    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/exu/i1_src_e3_ff/genblock.dff/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dffs/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.083%)  route 0.220ns (60.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.878ns
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.558     3.007    swervolf/swerv_eh1/swerv/exu/i1_src_e3_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X49Y134        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i1_src_e3_ff/genblock.dff/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y134        FDCE (Prop_fdce_C_Q)         0.141     3.148 r  swervolf/swerv_eh1/swerv/exu/i1_src_e3_ff/genblock.dff/dffs/dout_reg[2]/Q
                         net (fo=1, routed)           0.220     3.368    swervolf/swerv_eh1/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dffs/dout_reg[2]_0
    SLICE_X53Y134        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dffs/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.823     3.878    swervolf/swerv_eh1/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X53Y134        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dffs/dout_reg[2]/C
                         clock pessimism             -0.610     3.268    
    SLICE_X53Y134        FDCE (Hold_fdce_C_D)         0.047     3.315    swervolf/swerv_eh1/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dffs/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.315    
                         arrival time                           3.368    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank/dffs/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.209ns (11.579%)  route 1.596ns (88.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.232ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.567     3.016    swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/clk_core_BUFG
    SLICE_X10Y135        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y135        FDCE (Prop_fdce_C_Q)         0.164     3.180 r  swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/dout_reg[17]/Q
                         net (fo=128, routed)         1.596     4.776    swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/dec_tlu_br0_wb_pkt[hist][1]
    SLICE_X4Y129         LUT6 (Prop_lut6_I2_O)        0.045     4.821 r  swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/dout[1]_i_1__348/O
                         net (fo=1, routed)           0.000     4.821    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank/dffs/dout_reg[1]_1[1]
    SLICE_X4Y129         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank/dffs/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.299     3.769    clk_gen/clk_core
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.055     3.824 r  clk_gen/dout[1]_i_6__53/O
                         net (fo=1, routed)           0.439     4.263    clk_gen_n_24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.111     4.374 r  dout_reg[1]_i_2__3/O
                         net (fo=32, routed)          0.858     5.232    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank/dffs/dout_reg[0]_0
    SLICE_X4Y129         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank/dffs/dout_reg[1]/C
                         clock pessimism             -0.556     4.676    
    SLICE_X4Y129         FDCE (Hold_fdce_C_D)         0.092     4.768    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.768    
                         arrival time                           4.821    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/dout_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.674%)  route 0.243ns (63.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.898ns
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.572     3.021    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X15Y100        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        FDCE (Prop_fdce_C_Q)         0.141     3.162 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[44]/Q
                         net (fo=1, routed)           0.243     3.405    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/dout_reg[44]_1
    SLICE_X12Y93         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/dout_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.844     3.898    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X12Y93         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/dout_reg[44]/C
                         clock pessimism             -0.605     3.293    
    SLICE_X12Y93         FDCE (Hold_fdce_C_D)         0.059     3.352    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/dout_reg[44]
  -------------------------------------------------------------------
                         required time                         -3.352    
                         arrival time                           3.405    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dffs/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/btb_bank1_way1_data_out/genblock.dff/dffs/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.114%)  route 0.145ns (43.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.928ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.683     3.132    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dffs/clk_core_BUFG
    SLICE_X0Y150         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dffs/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.141     3.273 r  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dffs/dout_reg[9]/Q
                         net (fo=1, routed)           0.145     3.419    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dffs/p_18_out[9]
    SLICE_X1Y148         LUT6 (Prop_lut6_I1_O)        0.045     3.464 r  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dffs/dout[9]_i_1__167/O
                         net (fo=1, routed)           0.000     3.464    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank1_way1_data_out/genblock.dff/dffs/dout_reg[9]_2
    SLICE_X1Y148         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/btb_bank1_way1_data_out/genblock.dff/dffs/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.873     3.928    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank1_way1_data_out/genblock.dff/dffs/clk_core_BUFG
    SLICE_X1Y148         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/btb_bank1_way1_data_out/genblock.dff/dffs/dout_reg[9]/C
                         clock pessimism             -0.610     3.318    
    SLICE_X1Y148         FDCE (Hold_fdce_C_D)         0.092     3.410    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank1_way1_data_out/genblock.dff/dffs/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.410    
                         arrival time                           3.464    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_core
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y12    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y12    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y18    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y18    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y14    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y14    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y23    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y23    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y13    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y13    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y78    swervolf/spi/rfifo/mem_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y78    swervolf/spi/rfifo/mem_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y78    swervolf/spi/rfifo/mem_reg_0_3_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y78    swervolf/spi/rfifo/mem_reg_0_3_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y78    swervolf/spi/rfifo/mem_reg_0_3_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y78    swervolf/spi/rfifo/mem_reg_0_3_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y78    swervolf/spi/rfifo/mem_reg_0_3_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y78    swervolf/spi/rfifo/mem_reg_0_3_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y78    swervolf/spi/rfifo/mem_reg_0_3_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y78    swervolf/spi/rfifo/mem_reg_0_3_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X74Y77    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X74Y77    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X74Y77    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X74Y77    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X74Y77    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X74Y77    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X74Y77    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X74Y77    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X74Y77    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X74Y77    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll0_clkout1
  To Clock:  soc_s7pll0_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_s7pll0_clkout1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1   ddr2/ldc/BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y79    ddr2/ldc/ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll0_clkout2
  To Clock:  soc_s7pll0_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_s7pll0_clkout2
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2   ddr2/ldc/BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y58    ddr2/ldc/OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y82    ddr2/ldc/OSERDESE2_27/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll1_clkout
  To Clock:  soc_s7pll1_clkout

Setup :            0  Failing Endpoints,  Worst Slack        2.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.718ns (32.189%)  route 1.513ns (67.811%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.998ns = ( 10.998 - 5.000 ) 
    Source Clock Delay      (SCD):    6.347ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.714     6.347    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDSE (Prop_fdse_C_Q)         0.419     6.766 r  ddr2/ldc/soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.663    ddr2/ldc/soc_reset_counter[1]
    SLICE_X89Y76         LUT4 (Prop_lut4_I0_O)        0.299     7.962 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.615     8.577    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.597    10.998    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
                         clock pessimism              0.349    11.347    
                         clock uncertainty           -0.053    11.294    
    SLICE_X89Y76         FDSE (Setup_fdse_C_CE)      -0.205    11.089    ddr2/ldc/soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.089    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.718ns (32.189%)  route 1.513ns (67.811%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.998ns = ( 10.998 - 5.000 ) 
    Source Clock Delay      (SCD):    6.347ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.714     6.347    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDSE (Prop_fdse_C_Q)         0.419     6.766 r  ddr2/ldc/soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.663    ddr2/ldc/soc_reset_counter[1]
    SLICE_X89Y76         LUT4 (Prop_lut4_I0_O)        0.299     7.962 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.615     8.577    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.597    10.998    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
                         clock pessimism              0.349    11.347    
                         clock uncertainty           -0.053    11.294    
    SLICE_X89Y76         FDSE (Setup_fdse_C_CE)      -0.205    11.089    ddr2/ldc/soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.089    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.718ns (32.189%)  route 1.513ns (67.811%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.998ns = ( 10.998 - 5.000 ) 
    Source Clock Delay      (SCD):    6.347ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.714     6.347    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDSE (Prop_fdse_C_Q)         0.419     6.766 r  ddr2/ldc/soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.663    ddr2/ldc/soc_reset_counter[1]
    SLICE_X89Y76         LUT4 (Prop_lut4_I0_O)        0.299     7.962 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.615     8.577    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.597    10.998    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
                         clock pessimism              0.349    11.347    
                         clock uncertainty           -0.053    11.294    
    SLICE_X89Y76         FDSE (Setup_fdse_C_CE)      -0.205    11.089    ddr2/ldc/soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.089    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.718ns (32.189%)  route 1.513ns (67.811%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.998ns = ( 10.998 - 5.000 ) 
    Source Clock Delay      (SCD):    6.347ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.714     6.347    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDSE (Prop_fdse_C_Q)         0.419     6.766 r  ddr2/ldc/soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.663    ddr2/ldc/soc_reset_counter[1]
    SLICE_X89Y76         LUT4 (Prop_lut4_I0_O)        0.299     7.962 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.615     8.577    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.597    10.998    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
                         clock pessimism              0.349    11.347    
                         clock uncertainty           -0.053    11.294    
    SLICE_X89Y76         FDSE (Setup_fdse_C_CE)      -0.205    11.089    ddr2/ldc/soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.089    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             3.071ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.419ns (33.634%)  route 0.827ns (66.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.998ns = ( 10.998 - 5.000 ) 
    Source Clock Delay      (SCD):    6.354ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.721     6.354    ddr2/ldc/iodelay_clk
    SLICE_X89Y81         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDPE (Prop_fdpe_C_Q)         0.419     6.773 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           0.827     7.599    ddr2/ldc/iodelay_rst
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.597    10.998    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
                         clock pessimism              0.327    11.325    
                         clock uncertainty           -0.053    11.272    
    SLICE_X89Y76         FDSE (Setup_fdse_C_S)       -0.602    10.670    ddr2/ldc/soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.670    
                         arrival time                          -7.599    
  -------------------------------------------------------------------
                         slack                                  3.071    

Slack (MET) :             3.071ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.419ns (33.634%)  route 0.827ns (66.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.998ns = ( 10.998 - 5.000 ) 
    Source Clock Delay      (SCD):    6.354ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.721     6.354    ddr2/ldc/iodelay_clk
    SLICE_X89Y81         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDPE (Prop_fdpe_C_Q)         0.419     6.773 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           0.827     7.599    ddr2/ldc/iodelay_rst
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.597    10.998    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
                         clock pessimism              0.327    11.325    
                         clock uncertainty           -0.053    11.272    
    SLICE_X89Y76         FDSE (Setup_fdse_C_S)       -0.602    10.670    ddr2/ldc/soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.670    
                         arrival time                          -7.599    
  -------------------------------------------------------------------
                         slack                                  3.071    

Slack (MET) :             3.071ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.419ns (33.634%)  route 0.827ns (66.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.998ns = ( 10.998 - 5.000 ) 
    Source Clock Delay      (SCD):    6.354ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.721     6.354    ddr2/ldc/iodelay_clk
    SLICE_X89Y81         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDPE (Prop_fdpe_C_Q)         0.419     6.773 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           0.827     7.599    ddr2/ldc/iodelay_rst
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.597    10.998    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
                         clock pessimism              0.327    11.325    
                         clock uncertainty           -0.053    11.272    
    SLICE_X89Y76         FDSE (Setup_fdse_C_S)       -0.602    10.670    ddr2/ldc/soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.670    
                         arrival time                          -7.599    
  -------------------------------------------------------------------
                         slack                                  3.071    

Slack (MET) :             3.071ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.419ns (33.634%)  route 0.827ns (66.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.998ns = ( 10.998 - 5.000 ) 
    Source Clock Delay      (SCD):    6.354ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.721     6.354    ddr2/ldc/iodelay_clk
    SLICE_X89Y81         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDPE (Prop_fdpe_C_Q)         0.419     6.773 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           0.827     7.599    ddr2/ldc/iodelay_rst
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.597    10.998    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
                         clock pessimism              0.327    11.325    
                         clock uncertainty           -0.053    11.272    
    SLICE_X89Y76         FDSE (Setup_fdse_C_S)       -0.602    10.670    ddr2/ldc/soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.670    
                         arrival time                          -7.599    
  -------------------------------------------------------------------
                         slack                                  3.071    

Slack (MET) :             3.152ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.716ns (39.920%)  route 1.078ns (60.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 10.996 - 5.000 ) 
    Source Clock Delay      (SCD):    6.354ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.721     6.354    ddr2/ldc/iodelay_clk
    SLICE_X89Y81         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDPE (Prop_fdpe_C_Q)         0.419     6.773 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           1.078     7.850    ddr2/ldc/iodelay_rst
    SLICE_X89Y75         LUT6 (Prop_lut6_I5_O)        0.297     8.147 r  ddr2/ldc/soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.147    ddr2/ldc/soc_ic_reset_i_1_n_0
    SLICE_X89Y75         FDRE                                         r  ddr2/ldc/soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.595    10.996    ddr2/ldc/iodelay_clk
    SLICE_X89Y75         FDRE                                         r  ddr2/ldc/soc_ic_reset_reg/C
                         clock pessimism              0.327    11.323    
                         clock uncertainty           -0.053    11.270    
    SLICE_X89Y75         FDRE (Setup_fdre_C_D)        0.029    11.299    ddr2/ldc/soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.299    
                         arrival time                          -8.147    
  -------------------------------------------------------------------
                         slack                                  3.152    

Slack (MET) :             3.389ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.633ns  (logic 0.746ns (45.673%)  route 0.887ns (54.327%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.998ns = ( 10.998 - 5.000 ) 
    Source Clock Delay      (SCD):    6.347ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.714     6.347    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDSE (Prop_fdse_C_Q)         0.419     6.766 r  ddr2/ldc/soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.887     7.653    ddr2/ldc/soc_reset_counter[1]
    SLICE_X89Y76         LUT2 (Prop_lut2_I1_O)        0.327     7.980 r  ddr2/ldc/soc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     7.980    ddr2/ldc/soc_reset_counter[1]_i_1_n_0
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.597    10.998    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
                         clock pessimism              0.349    11.347    
                         clock uncertainty           -0.053    11.294    
    SLICE_X89Y76         FDSE (Setup_fdse_C_D)        0.075    11.369    ddr2/ldc/soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.369    
                         arrival time                          -7.980    
  -------------------------------------------------------------------
                         slack                                  3.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_ic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.594     1.873    ddr2/ldc/iodelay_clk
    SLICE_X89Y75         FDRE                                         r  ddr2/ldc/soc_ic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDRE (Prop_fdre_C_Q)         0.141     2.014 r  ddr2/ldc/soc_ic_reset_reg/Q
                         net (fo=2, routed)           0.168     2.183    ddr2/ldc/soc_ic_reset
    SLICE_X89Y75         LUT6 (Prop_lut6_I4_O)        0.045     2.228 r  ddr2/ldc/soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.228    ddr2/ldc/soc_ic_reset_i_1_n_0
    SLICE_X89Y75         FDRE                                         r  ddr2/ldc/soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.863     2.423    ddr2/ldc/iodelay_clk
    SLICE_X89Y75         FDRE                                         r  ddr2/ldc/soc_ic_reset_reg/C
                         clock pessimism             -0.549     1.873    
    SLICE_X89Y75         FDRE (Hold_fdre_C_D)         0.091     1.964    ddr2/ldc/soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.595     1.874    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDSE (Prop_fdse_C_Q)         0.141     2.015 r  ddr2/ldc/soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.191     2.207    ddr2/ldc/soc_reset_counter[0]
    SLICE_X89Y76         LUT2 (Prop_lut2_I0_O)        0.042     2.249 r  ddr2/ldc/soc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.249    ddr2/ldc/soc_reset_counter[1]_i_1_n_0
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.864     2.424    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
                         clock pessimism             -0.549     1.874    
    SLICE_X89Y76         FDSE (Hold_fdse_C_D)         0.107     1.981    ddr2/ldc/soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.184ns (48.745%)  route 0.193ns (51.255%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.595     1.874    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDSE (Prop_fdse_C_Q)         0.141     2.015 r  ddr2/ldc/soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.193     2.209    ddr2/ldc/soc_reset_counter[0]
    SLICE_X89Y76         LUT4 (Prop_lut4_I1_O)        0.043     2.252 r  ddr2/ldc/soc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.252    ddr2/ldc/soc_reset_counter[3]_i_2_n_0
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.864     2.424    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
                         clock pessimism             -0.549     1.874    
    SLICE_X89Y76         FDSE (Hold_fdse_C_D)         0.107     1.981    ddr2/ldc/soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.595     1.874    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDSE (Prop_fdse_C_Q)         0.141     2.015 f  ddr2/ldc/soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.191     2.207    ddr2/ldc/soc_reset_counter[0]
    SLICE_X89Y76         LUT1 (Prop_lut1_I0_O)        0.045     2.252 r  ddr2/ldc/soc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.252    ddr2/ldc/soc_reset_counter0[0]
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.864     2.424    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.874    
    SLICE_X89Y76         FDSE (Hold_fdse_C_D)         0.091     1.965    ddr2/ldc/soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.015%)  route 0.193ns (50.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.595     1.874    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDSE (Prop_fdse_C_Q)         0.141     2.015 r  ddr2/ldc/soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.193     2.209    ddr2/ldc/soc_reset_counter[0]
    SLICE_X89Y76         LUT3 (Prop_lut3_I1_O)        0.045     2.254 r  ddr2/ldc/soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.254    ddr2/ldc/soc_reset_counter[2]_i_1_n_0
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.864     2.424    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
                         clock pessimism             -0.549     1.874    
    SLICE_X89Y76         FDSE (Hold_fdse_C_D)         0.092     1.966    ddr2/ldc/soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.130%)  route 0.327ns (69.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.600     1.879    ddr2/ldc/iodelay_clk
    SLICE_X89Y81         FDPE                                         r  ddr2/ldc/FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDPE (Prop_fdpe_C_Q)         0.141     2.020 r  ddr2/ldc/FDPE_6/Q
                         net (fo=1, routed)           0.327     2.347    ddr2/ldc/vns_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X89Y81         FDPE                                         r  ddr2/ldc/FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.870     2.430    ddr2/ldc/iodelay_clk
    SLICE_X89Y81         FDPE                                         r  ddr2/ldc/FDPE_7/C
                         clock pessimism             -0.550     1.879    
    SLICE_X89Y81         FDPE (Hold_fdpe_C_D)         0.076     1.955    ddr2/ldc/FDPE_7
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.128ns (28.974%)  route 0.314ns (71.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.600     1.879    ddr2/ldc/iodelay_clk
    SLICE_X89Y81         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDPE (Prop_fdpe_C_Q)         0.128     2.007 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           0.314     2.321    ddr2/ldc/iodelay_rst
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.864     2.424    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
                         clock pessimism             -0.536     1.887    
    SLICE_X89Y76         FDSE (Hold_fdse_C_S)        -0.071     1.816    ddr2/ldc/soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.128ns (28.974%)  route 0.314ns (71.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.600     1.879    ddr2/ldc/iodelay_clk
    SLICE_X89Y81         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDPE (Prop_fdpe_C_Q)         0.128     2.007 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           0.314     2.321    ddr2/ldc/iodelay_rst
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.864     2.424    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
                         clock pessimism             -0.536     1.887    
    SLICE_X89Y76         FDSE (Hold_fdse_C_S)        -0.071     1.816    ddr2/ldc/soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.128ns (28.974%)  route 0.314ns (71.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.600     1.879    ddr2/ldc/iodelay_clk
    SLICE_X89Y81         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDPE (Prop_fdpe_C_Q)         0.128     2.007 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           0.314     2.321    ddr2/ldc/iodelay_rst
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.864     2.424    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
                         clock pessimism             -0.536     1.887    
    SLICE_X89Y76         FDSE (Hold_fdse_C_S)        -0.071     1.816    ddr2/ldc/soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.128ns (28.974%)  route 0.314ns (71.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.600     1.879    ddr2/ldc/iodelay_clk
    SLICE_X89Y81         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDPE (Prop_fdpe_C_Q)         0.128     2.007 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           0.314     2.321    ddr2/ldc/iodelay_rst
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.864     2.424    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
                         clock pessimism             -0.536     1.887    
    SLICE_X89Y76         FDSE (Hold_fdse_C_S)        -0.071     1.816    ddr2/ldc/soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.505    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_s7pll1_clkout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV_1/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   ddr2/ldc/BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   ddr2/ldc/PLLE2_ADV_1/CLKOUT0
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X89Y76     ddr2/ldc/soc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X89Y76     ddr2/ldc/soc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X89Y76     ddr2/ldc/soc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X89Y76     ddr2/ldc/soc_reset_counter_reg[3]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X89Y81     ddr2/ldc/FDPE_6/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X89Y81     ddr2/ldc/FDPE_7/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X89Y75     ddr2/ldc/soc_ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   ddr2/ldc/PLLE2_ADV_1/CLKOUT0
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y81     ddr2/ldc/FDPE_6/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y81     ddr2/ldc/FDPE_7/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y76     ddr2/ldc/soc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y76     ddr2/ldc/soc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y76     ddr2/ldc/soc_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y76     ddr2/ldc/soc_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y76     ddr2/ldc/soc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y76     ddr2/ldc/soc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y76     ddr2/ldc/soc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y76     ddr2/ldc/soc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y76     ddr2/ldc/soc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y76     ddr2/ldc/soc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y76     ddr2/ldc/soc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y76     ddr2/ldc/soc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y81     ddr2/ldc/FDPE_6/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y81     ddr2/ldc/FDPE_7/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y75     ddr2/ldc/soc_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y75     ddr2/ldc/soc_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y76     ddr2/ldc/soc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y76     ddr2/ldc/soc_reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  vns_pll_fb0
  To Clock:  vns_pll_fb0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vns_pll_fb0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vns_pll_fb1
  To Clock:  vns_pll_fb1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vns_pll_fb1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tck_dmi
  To Clock:  tck_dmi

Setup :            0  Failing Endpoints,  Worst Slack       97.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.596ns  (required time - arrival time)
  Source:                 tap/dmi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.456ns (27.507%)  route 1.202ns (72.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 101.681 - 100.000 ) 
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.543     2.543    tap/dmi_tck
    SLICE_X1Y95          FDRE                                         r  tap/dmi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.456     2.999 r  tap/dmi_reg[1]/Q
                         net (fo=1, routed)           1.202     4.201    tap/dmi[1]
    SLICE_X3Y95          FDSE                                         r  tap/dmi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.681   101.681    tap/dmi_tck
    SLICE_X3Y95          FDSE                                         r  tap/dmi_reg[0]/C
                         clock pessimism              0.218   101.899    
                         clock uncertainty           -0.035   101.864    
    SLICE_X3Y95          FDSE (Setup_fdse_C_D)       -0.067   101.797    tap/dmi_reg[0]
  -------------------------------------------------------------------
                         required time                        101.797    
                         arrival time                          -4.201    
  -------------------------------------------------------------------
                         slack                                 97.596    

Slack (MET) :             98.023ns  (required time - arrival time)
  Source:                 tap/dmi_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.419ns (27.716%)  route 1.093ns (72.284%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.338ns = ( 102.338 - 100.000 ) 
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.843     2.843    tap/dmi_tck
    SLICE_X1Y97          FDRE                                         r  tap/dmi_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.419     3.262 r  tap/dmi_reg[9]/Q
                         net (fo=1, routed)           1.093     4.354    tap/dmi[9]
    SLICE_X1Y96          FDRE                                         r  tap/dmi_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.338   102.338    tap/dmi_tck
    SLICE_X1Y96          FDRE                                         r  tap/dmi_reg[8]/C
                         clock pessimism              0.288   102.626    
                         clock uncertainty           -0.035   102.590    
    SLICE_X1Y96          FDRE (Setup_fdre_C_D)       -0.213   102.377    tap/dmi_reg[8]
  -------------------------------------------------------------------
                         required time                        102.377    
                         arrival time                          -4.354    
  -------------------------------------------------------------------
                         slack                                 98.023    

Slack (MET) :             98.029ns  (required time - arrival time)
  Source:                 tap/dmi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.419ns (44.829%)  route 0.516ns (55.171%))
  Logic Levels:           0  
  Clock Path Skew:        -0.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 101.681 - 100.000 ) 
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.690     2.690    tap/dmi_tck
    SLICE_X1Y96          FDRE                                         r  tap/dmi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.419     3.109 r  tap/dmi_reg[7]/Q
                         net (fo=1, routed)           0.516     3.624    tap/dmi[7]
    SLICE_X3Y95          FDSE                                         r  tap/dmi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.681   101.681    tap/dmi_tck
    SLICE_X3Y95          FDSE                                         r  tap/dmi_reg[6]/C
                         clock pessimism              0.239   101.920    
                         clock uncertainty           -0.035   101.885    
    SLICE_X3Y95          FDSE (Setup_fdse_C_D)       -0.231   101.654    tap/dmi_reg[6]
  -------------------------------------------------------------------
                         required time                        101.654    
                         arrival time                          -3.624    
  -------------------------------------------------------------------
                         slack                                 98.029    

Slack (MET) :             98.253ns  (required time - arrival time)
  Source:                 tap/dmi_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.456ns (28.179%)  route 1.162ns (71.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.338ns = ( 102.338 - 100.000 ) 
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.690     2.690    tap/dmi_tck
    SLICE_X1Y96          FDRE                                         r  tap/dmi_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.456     3.146 r  tap/dmi_reg[22]/Q
                         net (fo=1, routed)           1.162     4.308    tap/dmi[22]
    SLICE_X1Y96          FDRE                                         r  tap/dmi_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.338   102.338    tap/dmi_tck
    SLICE_X1Y96          FDRE                                         r  tap/dmi_reg[21]/C
                         clock pessimism              0.352   102.690    
                         clock uncertainty           -0.035   102.654    
    SLICE_X1Y96          FDRE (Setup_fdre_C_D)       -0.093   102.561    tap/dmi_reg[21]
  -------------------------------------------------------------------
                         required time                        102.561    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                 98.253    

Slack (MET) :             98.295ns  (required time - arrival time)
  Source:                 tap/dmi_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.456ns (28.731%)  route 1.131ns (71.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.338ns = ( 102.338 - 100.000 ) 
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.543     2.543    tap/dmi_tck
    SLICE_X0Y95          FDRE                                         r  tap/dmi_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456     2.999 r  tap/dmi_reg[17]/Q
                         net (fo=1, routed)           1.131     4.130    tap/dmi[17]
    SLICE_X1Y96          FDRE                                         r  tap/dmi_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.338   102.338    tap/dmi_tck
    SLICE_X1Y96          FDRE                                         r  tap/dmi_reg[16]/C
                         clock pessimism              0.218   102.556    
                         clock uncertainty           -0.035   102.520    
    SLICE_X1Y96          FDRE (Setup_fdre_C_D)       -0.095   102.425    tap/dmi_reg[16]
  -------------------------------------------------------------------
                         required time                        102.425    
                         arrival time                          -4.130    
  -------------------------------------------------------------------
                         slack                                 98.295    

Slack (MET) :             98.333ns  (required time - arrival time)
  Source:                 tap/dmi_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.419ns (29.631%)  route 0.995ns (70.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.338ns = ( 102.338 - 100.000 ) 
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.690     2.690    tap/dmi_tck
    SLICE_X1Y96          FDRE                                         r  tap/dmi_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.419     3.109 r  tap/dmi_reg[8]/Q
                         net (fo=1, routed)           0.995     4.104    tap/dmi[8]
    SLICE_X1Y96          FDRE                                         r  tap/dmi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.338   102.338    tap/dmi_tck
    SLICE_X1Y96          FDRE                                         r  tap/dmi_reg[7]/C
                         clock pessimism              0.352   102.690    
                         clock uncertainty           -0.035   102.654    
    SLICE_X1Y96          FDRE (Setup_fdre_C_D)       -0.218   102.436    tap/dmi_reg[7]
  -------------------------------------------------------------------
                         required time                        102.436    
                         arrival time                          -4.104    
  -------------------------------------------------------------------
                         slack                                 98.333    

Slack (MET) :             98.371ns  (required time - arrival time)
  Source:                 tap/dmi_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.500ns  (logic 0.456ns (30.390%)  route 1.044ns (69.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.338ns = ( 102.338 - 100.000 ) 
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.690     2.690    tap/dmi_tck
    SLICE_X1Y96          FDRE                                         r  tap/dmi_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.456     3.146 r  tap/dmi_reg[21]/Q
                         net (fo=1, routed)           1.044     4.190    tap/dmi[21]
    SLICE_X1Y96          FDRE                                         r  tap/dmi_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.338   102.338    tap/dmi_tck
    SLICE_X1Y96          FDRE                                         r  tap/dmi_reg[20]/C
                         clock pessimism              0.352   102.690    
                         clock uncertainty           -0.035   102.654    
    SLICE_X1Y96          FDRE (Setup_fdre_C_D)       -0.093   102.561    tap/dmi_reg[20]
  -------------------------------------------------------------------
                         required time                        102.561    
                         arrival time                          -4.190    
  -------------------------------------------------------------------
                         slack                                 98.371    

Slack (MET) :             98.373ns  (required time - arrival time)
  Source:                 tap/dmi_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.456ns (29.798%)  route 1.074ns (70.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 101.681 - 100.000 ) 
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.942     1.942    tap/dmi_tck
    SLICE_X3Y95          FDSE                                         r  tap/dmi_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDSE (Prop_fdse_C_Q)         0.456     2.398 r  tap/dmi_reg[6]/Q
                         net (fo=1, routed)           1.074     3.472    tap/dmi[6]
    SLICE_X3Y95          FDSE                                         r  tap/dmi_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.681   101.681    tap/dmi_tck
    SLICE_X3Y95          FDSE                                         r  tap/dmi_reg[5]/C
                         clock pessimism              0.261   101.942    
                         clock uncertainty           -0.035   101.907    
    SLICE_X3Y95          FDSE (Setup_fdse_C_D)       -0.061   101.846    tap/dmi_reg[5]
  -------------------------------------------------------------------
                         required time                        101.846    
                         arrival time                          -3.472    
  -------------------------------------------------------------------
                         slack                                 98.373    

Slack (MET) :             98.382ns  (required time - arrival time)
  Source:                 tap/dmi_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.419ns (31.844%)  route 0.897ns (68.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.338ns = ( 102.338 - 100.000 ) 
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.690     2.690    tap/dmi_tck
    SLICE_X1Y96          FDRE                                         r  tap/dmi_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.419     3.109 r  tap/dmi_reg[23]/Q
                         net (fo=1, routed)           0.897     4.006    tap/dmi[23]
    SLICE_X1Y96          FDRE                                         r  tap/dmi_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.338   102.338    tap/dmi_tck
    SLICE_X1Y96          FDRE                                         r  tap/dmi_reg[22]/C
                         clock pessimism              0.352   102.690    
                         clock uncertainty           -0.035   102.654    
    SLICE_X1Y96          FDRE (Setup_fdre_C_D)       -0.267   102.387    tap/dmi_reg[22]
  -------------------------------------------------------------------
                         required time                        102.387    
                         arrival time                          -4.006    
  -------------------------------------------------------------------
                         slack                                 98.382    

Slack (MET) :             98.443ns  (required time - arrival time)
  Source:                 tap/dmi_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.456ns (31.341%)  route 0.999ns (68.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.192ns = ( 102.192 - 100.000 ) 
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.543     2.543    tap/dmi_tck
    SLICE_X0Y95          FDRE                                         r  tap/dmi_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456     2.999 r  tap/dmi_reg[18]/Q
                         net (fo=1, routed)           0.999     3.998    tap/dmi[18]
    SLICE_X0Y95          FDRE                                         r  tap/dmi_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.192   102.192    tap/dmi_tck
    SLICE_X0Y95          FDRE                                         r  tap/dmi_reg[17]/C
                         clock pessimism              0.351   102.543    
                         clock uncertainty           -0.035   102.508    
    SLICE_X0Y95          FDRE (Setup_fdre_C_D)       -0.067   102.441    tap/dmi_reg[17]
  -------------------------------------------------------------------
                         required time                        102.441    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                 98.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tap/dmi_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.141ns (24.887%)  route 0.426ns (75.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          0.896     0.896    tap/dmi_tck
    SLICE_X3Y95          FDSE                                         r  tap/dmi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDSE (Prop_fdse_C_Q)         0.141     1.037 r  tap/dmi_reg[4]/Q
                         net (fo=1, routed)           0.426     1.462    tap/dmi[4]
    SLICE_X1Y95          FDRE                                         r  tap/dmi_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.304     1.304    tap/dmi_tck
    SLICE_X1Y95          FDRE                                         r  tap/dmi_reg[3]/C
                         clock pessimism             -0.092     1.212    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.072     1.284    tap/dmi_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 tap/dmi_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.141ns (21.689%)  route 0.509ns (78.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.011ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.011     1.011    tap/dmi_tck
    SLICE_X0Y94          FDRE                                         r  tap/dmi_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.152 r  tap/dmi_reg[25]/Q
                         net (fo=1, routed)           0.509     1.662    tap/dmi[25]
    SLICE_X1Y96          FDRE                                         r  tap/dmi_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.420     1.420    tap/dmi_tck
    SLICE_X1Y96          FDRE                                         r  tap/dmi_reg[24]/C
                         clock pessimism             -0.092     1.328    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.071     1.399    tap/dmi_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 tap/dmi_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.272     1.272    tap/dmi_tck
    SLICE_X1Y96          FDRE                                         r  tap/dmi_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141     1.413 r  tap/dmi_reg[20]/Q
                         net (fo=1, routed)           0.170     1.583    tap/dmi[20]
    SLICE_X1Y95          FDRE                                         r  tap/dmi_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.304     1.304    tap/dmi_tck
    SLICE_X1Y95          FDRE                                         r  tap/dmi_reg[19]/C
                         clock pessimism             -0.092     1.212    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.070     1.282    tap/dmi_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 tap/dmi_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.976%)  route 0.329ns (70.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    1.153ns
    Clock Pessimism Removal (CPR):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.153     1.153    tap/dmi_tck
    SLICE_X1Y95          FDRE                                         r  tap/dmi_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     1.294 r  tap/dmi_reg[19]/Q
                         net (fo=1, routed)           0.329     1.623    tap/dmi[19]
    SLICE_X0Y95          FDRE                                         r  tap/dmi_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.304     1.304    tap/dmi_tck
    SLICE_X0Y95          FDRE                                         r  tap/dmi_reg[18]/C
                         clock pessimism             -0.138     1.166    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.066     1.232    tap/dmi_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 tap/dmi_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.141ns (24.771%)  route 0.428ns (75.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.477ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.272     1.272    tap/dmi_tck
    SLICE_X1Y96          FDRE                                         r  tap/dmi_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141     1.413 r  tap/dmi_reg[16]/Q
                         net (fo=1, routed)           0.428     1.841    tap/dmi[16]
    SLICE_X1Y97          FDRE                                         r  tap/dmi_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.477     1.477    tap/dmi_tck
    SLICE_X1Y97          FDRE                                         r  tap/dmi_reg[15]/C
                         clock pessimism             -0.119     1.358    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.071     1.429    tap/dmi_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 tap/dmi_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.128ns (28.715%)  route 0.318ns (71.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.477ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.321     1.321    tap/dmi_tck
    SLICE_X1Y97          FDRE                                         r  tap/dmi_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.128     1.449 r  tap/dmi_reg[15]/Q
                         net (fo=1, routed)           0.318     1.766    tap/dmi[15]
    SLICE_X1Y97          FDRE                                         r  tap/dmi_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.477     1.477    tap/dmi_tck
    SLICE_X1Y97          FDRE                                         r  tap/dmi_reg[14]/C
                         clock pessimism             -0.156     1.321    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.022     1.343    tap/dmi_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 tap/dmi_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.940%)  route 0.382ns (73.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    1.011ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.011     1.011    tap/dmi_tck
    SLICE_X1Y94          FDRE                                         r  tap/dmi_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141     1.152 r  tap/dmi_reg[28]/Q
                         net (fo=1, routed)           0.382     1.535    tap/dmi[28]
    SLICE_X0Y94          FDRE                                         r  tap/dmi_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.142     1.142    tap/dmi_tck
    SLICE_X0Y94          FDRE                                         r  tap/dmi_reg[27]/C
                         clock pessimism             -0.118     1.024    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.070     1.094    tap/dmi_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 tap/dmi_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.141ns (20.730%)  route 0.539ns (79.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.153ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.153     1.153    tap/dmi_tck
    SLICE_X0Y95          FDRE                                         r  tap/dmi_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141     1.294 r  tap/dmi_reg[17]/Q
                         net (fo=1, routed)           0.539     1.833    tap/dmi[17]
    SLICE_X1Y96          FDRE                                         r  tap/dmi_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.420     1.420    tap/dmi_tck
    SLICE_X1Y96          FDRE                                         r  tap/dmi_reg[16]/C
                         clock pessimism             -0.092     1.328    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.046     1.374    tap/dmi_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 tap/dmi_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.774%)  route 0.367ns (72.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.477ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.321     1.321    tap/dmi_tck
    SLICE_X1Y97          FDRE                                         r  tap/dmi_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141     1.462 r  tap/dmi_reg[11]/Q
                         net (fo=1, routed)           0.367     1.828    tap/dmi[11]
    SLICE_X1Y97          FDRE                                         r  tap/dmi_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.477     1.477    tap/dmi_tck
    SLICE_X1Y97          FDRE                                         r  tap/dmi_reg[10]/C
                         clock pessimism             -0.156     1.321    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.046     1.367    tap/dmi_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 tap/dmi_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.657%)  route 0.369ns (72.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.477ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.321     1.321    tap/dmi_tck
    SLICE_X1Y97          FDRE                                         r  tap/dmi_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141     1.462 r  tap/dmi_reg[12]/Q
                         net (fo=1, routed)           0.369     1.830    tap/dmi[12]
    SLICE_X1Y97          FDRE                                         r  tap/dmi_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.477     1.477    tap/dmi_tck
    SLICE_X1Y97          FDRE                                         r  tap/dmi_reg[11]/C
                         clock pessimism             -0.156     1.321    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.047     1.368    tap/dmi_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.463    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dmi
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dmi/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X3Y95  tap/dmi_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y97  tap/dmi_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y97  tap/dmi_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y97  tap/dmi_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y97  tap/dmi_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y97  tap/dmi_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y97  tap/dmi_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y96  tap/dmi_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y95  tap/dmi_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y95  tap/dmi_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y96  tap/dmi_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y96  tap/dmi_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y96  tap/dmi_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y96  tap/dmi_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y96  tap/dmi_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y96  tap/dmi_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y94  tap/dmi_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y94  tap/dmi_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y94  tap/dmi_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y94  tap/dmi_reg[26]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X3Y95  tap/dmi_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X3Y95  tap/dmi_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y97  tap/dmi_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y97  tap/dmi_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y97  tap/dmi_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y97  tap/dmi_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y97  tap/dmi_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y97  tap/dmi_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y97  tap/dmi_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y97  tap/dmi_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       98.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.170ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.580ns (32.442%)  route 1.208ns (67.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 103.047 - 100.000 ) 
    Source Clock Delay      (SCD):    3.409ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.694     1.694    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.790 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.618     3.409    tap/dtmcs_tck
    SLICE_X37Y75         FDRE                                         r  tap/dtmcs_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.456     3.865 r  tap/dtmcs_reg[18]/Q
                         net (fo=2, routed)           1.208     5.072    tap/dtmcs[18]
    SLICE_X35Y72         LUT3 (Prop_lut3_I2_O)        0.124     5.196 r  tap/dtmcs[17]_i_1/O
                         net (fo=1, routed)           0.000     5.196    tap/dtmcs[17]_i_1_n_0
    SLICE_X35Y72         FDRE                                         r  tap/dtmcs_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.502   103.047    tap/dtmcs_tck
    SLICE_X35Y72         FDRE                                         r  tap/dtmcs_reg[17]/C
                         clock pessimism              0.326   103.373    
                         clock uncertainty           -0.035   103.337    
    SLICE_X35Y72         FDRE (Setup_fdre_C_D)        0.029   103.366    tap/dtmcs_reg[17]
  -------------------------------------------------------------------
                         required time                        103.366    
                         arrival time                          -5.196    
  -------------------------------------------------------------------
                         slack                                 98.170    

Slack (MET) :             98.220ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.773ns (42.424%)  route 1.049ns (57.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 103.047 - 100.000 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.694     1.694    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.790 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.621     3.412    tap/dtmcs_tck
    SLICE_X34Y72         FDRE                                         r  tap/dtmcs_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         FDRE (Prop_fdre_C_Q)         0.478     3.890 r  tap/dtmcs_reg[16]/Q
                         net (fo=2, routed)           1.049     4.939    tap/dtmcs[16]
    SLICE_X34Y72         LUT3 (Prop_lut3_I2_O)        0.295     5.234 r  tap/dtmcs[15]_i_1/O
                         net (fo=1, routed)           0.000     5.234    tap/dtmcs[15]_i_1_n_0
    SLICE_X34Y72         FDRE                                         r  tap/dtmcs_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.502   103.047    tap/dtmcs_tck
    SLICE_X34Y72         FDRE                                         r  tap/dtmcs_reg[15]/C
                         clock pessimism              0.365   103.412    
                         clock uncertainty           -0.035   103.376    
    SLICE_X34Y72         FDRE (Setup_fdre_C_D)        0.077   103.453    tap/dtmcs_reg[15]
  -------------------------------------------------------------------
                         required time                        103.453    
                         arrival time                          -5.234    
  -------------------------------------------------------------------
                         slack                                 98.220    

Slack (MET) :             98.272ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.741ns (42.941%)  route 0.985ns (57.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 103.044 - 100.000 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.694     1.694    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.790 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.621     3.412    tap/dtmcs_tck
    SLICE_X37Y72         FDRE                                         r  tap/dtmcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.419     3.831 r  tap/dtmcs_reg[4]/Q
                         net (fo=2, routed)           0.985     4.815    tap/dtmcs[4]
    SLICE_X37Y75         LUT3 (Prop_lut3_I2_O)        0.322     5.137 r  tap/dtmcs[3]_i_1/O
                         net (fo=1, routed)           0.000     5.137    tap/dtmcs[3]_i_1_n_0
    SLICE_X37Y75         FDRE                                         r  tap/dtmcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.499   103.044    tap/dtmcs_tck
    SLICE_X37Y75         FDRE                                         r  tap/dtmcs_reg[3]/C
                         clock pessimism              0.326   103.370    
                         clock uncertainty           -0.035   103.334    
    SLICE_X37Y75         FDRE (Setup_fdre_C_D)        0.075   103.409    tap/dtmcs_reg[3]
  -------------------------------------------------------------------
                         required time                        103.409    
                         arrival time                          -5.137    
  -------------------------------------------------------------------
                         slack                                 98.272    

Slack (MET) :             98.325ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.613ns (35.627%)  route 1.108ns (64.373%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 103.047 - 100.000 ) 
    Source Clock Delay      (SCD):    3.410ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.694     1.694    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.790 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.619     3.410    tap/dtmcs_tck
    SLICE_X33Y74         FDRE                                         r  tap/dtmcs_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.456     3.866 r  tap/dtmcs_reg[34]/Q
                         net (fo=2, routed)           1.108     4.973    tap/dtmcs[34]
    SLICE_X34Y72         LUT3 (Prop_lut3_I2_O)        0.157     5.130 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000     5.130    tap/dtmcs[33]_i_2_n_0
    SLICE_X34Y72         FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.502   103.047    tap/dtmcs_tck
    SLICE_X34Y72         FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.326   103.373    
                         clock uncertainty           -0.035   103.337    
    SLICE_X34Y72         FDRE (Setup_fdre_C_D)        0.118   103.455    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                        103.455    
                         arrival time                          -5.130    
  -------------------------------------------------------------------
                         slack                                 98.325    

Slack (MET) :             98.336ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.456ns (30.666%)  route 1.031ns (69.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.046ns = ( 103.046 - 100.000 ) 
    Source Clock Delay      (SCD):    3.409ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.694     1.694    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.790 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.618     3.409    tap/dtmcs_tck
    SLICE_X37Y75         FDRE                                         r  tap/dtmcs_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.456     3.865 r  tap/dtmcs_reg[18]/Q
                         net (fo=2, routed)           1.031     4.896    tap/dtmcs[18]
    SLICE_X37Y73         FDRE                                         r  tap/dtmcs_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.501   103.046    tap/dtmcs_tck
    SLICE_X37Y73         FDRE                                         r  tap/dtmcs_r_reg[18]/C
                         clock pessimism              0.326   103.372    
                         clock uncertainty           -0.035   103.336    
    SLICE_X37Y73         FDRE (Setup_fdre_C_D)       -0.105   103.231    tap/dtmcs_r_reg[18]
  -------------------------------------------------------------------
                         required time                        103.231    
                         arrival time                          -4.896    
  -------------------------------------------------------------------
                         slack                                 98.336    

Slack (MET) :             98.356ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.642ns (40.133%)  route 0.958ns (59.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.048ns = ( 103.048 - 100.000 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.694     1.694    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.790 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.621     3.412    tap/dtmcs_tck
    SLICE_X30Y76         FDRE                                         r  tap/dtmcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518     3.930 r  tap/dtmcs_reg[0]/Q
                         net (fo=2, routed)           0.958     4.887    tap/dtmcs_reg_n_0_[0]
    SLICE_X29Y76         LUT3 (Prop_lut3_I0_O)        0.124     5.011 r  tap/dtmcs_r[0]_i_1/O
                         net (fo=1, routed)           0.000     5.011    tap/dtmcs_r[0]_i_1_n_0
    SLICE_X29Y76         FDRE                                         r  tap/dtmcs_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.503   103.048    tap/dtmcs_tck
    SLICE_X29Y76         FDRE                                         r  tap/dtmcs_r_reg[0]/C
                         clock pessimism              0.326   103.374    
                         clock uncertainty           -0.035   103.338    
    SLICE_X29Y76         FDRE (Setup_fdre_C_D)        0.029   103.367    tap/dtmcs_r_reg[0]
  -------------------------------------------------------------------
                         required time                        103.367    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                 98.356    

Slack (MET) :             98.361ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.642ns (39.871%)  route 0.968ns (60.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 103.047 - 100.000 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.694     1.694    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.790 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.621     3.412    tap/dtmcs_tck
    SLICE_X34Y72         FDRE                                         r  tap/dtmcs_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         FDRE (Prop_fdre_C_Q)         0.518     3.930 r  tap/dtmcs_reg[15]/Q
                         net (fo=2, routed)           0.968     4.898    tap/dtmcs[15]
    SLICE_X37Y72         LUT3 (Prop_lut3_I2_O)        0.124     5.022 r  tap/dtmcs[14]_i_1/O
                         net (fo=1, routed)           0.000     5.022    tap/dtmcs[14]_i_1_n_0
    SLICE_X37Y72         FDRE                                         r  tap/dtmcs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.502   103.047    tap/dtmcs_tck
    SLICE_X37Y72         FDRE                                         r  tap/dtmcs_reg[14]/C
                         clock pessimism              0.343   103.390    
                         clock uncertainty           -0.035   103.354    
    SLICE_X37Y72         FDRE (Setup_fdre_C_D)        0.029   103.383    tap/dtmcs_reg[14]
  -------------------------------------------------------------------
                         required time                        103.383    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                 98.361    

Slack (MET) :             98.362ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.419ns (31.626%)  route 0.906ns (68.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.046ns = ( 103.046 - 100.000 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.694     1.694    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.790 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.621     3.412    tap/dtmcs_tck
    SLICE_X35Y72         FDRE                                         r  tap/dtmcs_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.419     3.831 r  tap/dtmcs_reg[26]/Q
                         net (fo=2, routed)           0.906     4.736    tap/dtmcs[26]
    SLICE_X38Y72         FDRE                                         r  tap/dtmcs_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.501   103.046    tap/dtmcs_tck
    SLICE_X38Y72         FDRE                                         r  tap/dtmcs_r_reg[26]/C
                         clock pessimism              0.326   103.372    
                         clock uncertainty           -0.035   103.336    
    SLICE_X38Y72         FDRE (Setup_fdre_C_D)       -0.238   103.098    tap/dtmcs_r_reg[26]
  -------------------------------------------------------------------
                         required time                        103.098    
                         arrival time                          -4.736    
  -------------------------------------------------------------------
                         slack                                 98.362    

Slack (MET) :             98.374ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.419ns (31.356%)  route 0.917ns (68.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.046ns = ( 103.046 - 100.000 ) 
    Source Clock Delay      (SCD):    3.409ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.694     1.694    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.790 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.618     3.409    tap/dtmcs_tck
    SLICE_X37Y75         FDRE                                         r  tap/dtmcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.419     3.828 r  tap/dtmcs_reg[2]/Q
                         net (fo=2, routed)           0.917     4.745    tap/dtmcs[2]
    SLICE_X37Y76         FDRE                                         r  tap/dtmcs_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.501   103.046    tap/dtmcs_tck
    SLICE_X37Y76         FDRE                                         r  tap/dtmcs_r_reg[2]/C
                         clock pessimism              0.343   103.389    
                         clock uncertainty           -0.035   103.353    
    SLICE_X37Y76         FDRE (Setup_fdre_C_D)       -0.234   103.119    tap/dtmcs_r_reg[2]
  -------------------------------------------------------------------
                         required time                        103.119    
                         arrival time                          -4.745    
  -------------------------------------------------------------------
                         slack                                 98.374    

Slack (MET) :             98.414ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.718ns (45.404%)  route 0.863ns (54.596%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 103.047 - 100.000 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.694     1.694    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.790 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.621     3.412    tap/dtmcs_tck
    SLICE_X37Y72         FDRE                                         r  tap/dtmcs_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.419     3.831 r  tap/dtmcs_reg[20]/Q
                         net (fo=2, routed)           0.863     4.694    tap/dtmcs[20]
    SLICE_X37Y72         LUT3 (Prop_lut3_I2_O)        0.299     4.993 r  tap/dtmcs[19]_i_1/O
                         net (fo=1, routed)           0.000     4.993    tap/dtmcs[19]_i_1_n_0
    SLICE_X37Y72         FDRE                                         r  tap/dtmcs_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.502   103.047    tap/dtmcs_tck
    SLICE_X37Y72         FDRE                                         r  tap/dtmcs_reg[19]/C
                         clock pessimism              0.365   103.412    
                         clock uncertainty           -0.035   103.376    
    SLICE_X37Y72         FDRE (Setup_fdre_C_D)        0.031   103.407    tap/dtmcs_reg[19]
  -------------------------------------------------------------------
                         required time                        103.407    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                 98.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.648     0.648    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.558     1.232    tap/dtmcs_tck
    SLICE_X35Y72         FDRE                                         r  tap/dtmcs_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.141     1.373 r  tap/dtmcs_reg[17]/Q
                         net (fo=2, routed)           0.099     1.472    tap/dtmcs[17]
    SLICE_X34Y72         LUT3 (Prop_lut3_I2_O)        0.048     1.520 r  tap/dtmcs[16]_i_1/O
                         net (fo=1, routed)           0.000     1.520    tap/dtmcs[16]_i_1_n_0
    SLICE_X34Y72         FDRE                                         r  tap/dtmcs_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.826     1.609    tap/dtmcs_tck
    SLICE_X34Y72         FDRE                                         r  tap/dtmcs_reg[16]/C
                         clock pessimism             -0.364     1.245    
    SLICE_X34Y72         FDRE (Hold_fdre_C_D)         0.131     1.376    tap/dtmcs_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.648     0.648    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.556     1.230    tap/dtmcs_tck
    SLICE_X33Y74         FDRE                                         r  tap/dtmcs_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.141     1.371 r  tap/dtmcs_reg[34]/Q
                         net (fo=2, routed)           0.122     1.493    tap/dtmcs[34]
    SLICE_X33Y73         FDRE                                         r  tap/dtmcs_r_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.825     1.608    tap/dtmcs_tck
    SLICE_X33Y73         FDRE                                         r  tap/dtmcs_r_reg[34]/C
                         clock pessimism             -0.364     1.244    
    SLICE_X33Y73         FDRE (Hold_fdre_C_D)         0.070     1.314    tap/dtmcs_r_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.648     0.648    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.558     1.232    tap/dtmcs_tck
    SLICE_X37Y72         FDRE                                         r  tap/dtmcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141     1.373 r  tap/dtmcs_reg[7]/Q
                         net (fo=2, routed)           0.127     1.500    tap/dtmcs[7]
    SLICE_X37Y73         FDRE                                         r  tap/dtmcs_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.824     1.607    tap/dtmcs_tck
    SLICE_X37Y73         FDRE                                         r  tap/dtmcs_r_reg[7]/C
                         clock pessimism             -0.364     1.243    
    SLICE_X37Y73         FDRE (Hold_fdre_C_D)         0.075     1.318    tap/dtmcs_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.648     0.648    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.558     1.232    tap/dtmcs_tck
    SLICE_X35Y72         FDRE                                         r  tap/dtmcs_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.141     1.373 r  tap/dtmcs_reg[24]/Q
                         net (fo=2, routed)           0.121     1.494    tap/dtmcs[24]
    SLICE_X35Y73         FDRE                                         r  tap/dtmcs_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.824     1.607    tap/dtmcs_tck
    SLICE_X35Y73         FDRE                                         r  tap/dtmcs_r_reg[24]/C
                         clock pessimism             -0.364     1.243    
    SLICE_X35Y73         FDRE (Hold_fdre_C_D)         0.066     1.309    tap/dtmcs_r_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.268%)  route 0.129ns (47.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.229ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.648     0.648    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.555     1.229    tap/dtmcs_tck
    SLICE_X37Y75         FDRE                                         r  tap/dtmcs_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.141     1.370 r  tap/dtmcs_reg[10]/Q
                         net (fo=2, routed)           0.129     1.499    tap/dtmcs[10]
    SLICE_X36Y76         FDRE                                         r  tap/dtmcs_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.824     1.607    tap/dtmcs_tck
    SLICE_X36Y76         FDRE                                         r  tap/dtmcs_r_reg[10]/C
                         clock pessimism             -0.364     1.243    
    SLICE_X36Y76         FDRE (Hold_fdre_C_D)         0.070     1.313    tap/dtmcs_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.298%)  route 0.127ns (43.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.229ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.648     0.648    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.555     1.229    tap/dtmcs_tck
    SLICE_X34Y75         FDRE                                         r  tap/dtmcs_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.164     1.393 r  tap/dtmcs_reg[37]/Q
                         net (fo=2, routed)           0.127     1.520    tap/dtmcs[37]
    SLICE_X33Y75         FDRE                                         r  tap/dtmcs_r_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.824     1.607    tap/dtmcs_tck
    SLICE_X33Y75         FDRE                                         r  tap/dtmcs_r_reg[37]/C
                         clock pessimism             -0.343     1.264    
    SLICE_X33Y75         FDRE (Hold_fdre_C_D)         0.070     1.334    tap/dtmcs_r_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (49.102%)  route 0.133ns (50.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.648     0.648    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.558     1.232    tap/dtmcs_tck
    SLICE_X35Y72         FDRE                                         r  tap/dtmcs_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.128     1.360 r  tap/dtmcs_reg[28]/Q
                         net (fo=2, routed)           0.133     1.492    tap/dtmcs[28]
    SLICE_X33Y73         FDRE                                         r  tap/dtmcs_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.825     1.608    tap/dtmcs_tck
    SLICE_X33Y73         FDRE                                         r  tap/dtmcs_r_reg[28]/C
                         clock pessimism             -0.343     1.265    
    SLICE_X33Y73         FDRE (Hold_fdre_C_D)         0.017     1.282    tap/dtmcs_r_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.915%)  route 0.166ns (54.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.648     0.648    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.556     1.230    tap/dtmcs_tck
    SLICE_X31Y75         FDRE                                         r  tap/dtmcs_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141     1.371 r  tap/dtmcs_reg[39]/Q
                         net (fo=2, routed)           0.166     1.537    tap/dtmcs[39]
    SLICE_X34Y75         FDRE                                         r  tap/dtmcs_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.823     1.606    tap/dtmcs_tck
    SLICE_X34Y75         FDRE                                         r  tap/dtmcs_reg[38]/C
                         clock pessimism             -0.343     1.263    
    SLICE_X34Y75         FDRE (Hold_fdre_C_D)         0.063     1.326    tap/dtmcs_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.586%)  route 0.175ns (55.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.648     0.648    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.558     1.232    tap/dtmcs_tck
    SLICE_X35Y72         FDRE                                         r  tap/dtmcs_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.141     1.373 r  tap/dtmcs_reg[22]/Q
                         net (fo=2, routed)           0.175     1.548    tap/dtmcs[22]
    SLICE_X32Y72         FDRE                                         r  tap/dtmcs_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.827     1.610    tap/dtmcs_tck
    SLICE_X32Y72         FDRE                                         r  tap/dtmcs_r_reg[22]/C
                         clock pessimism             -0.343     1.267    
    SLICE_X32Y72         FDRE (Hold_fdre_C_D)         0.070     1.337    tap/dtmcs_r_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.557%)  route 0.175ns (55.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.648     0.648    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.556     1.230    tap/dtmcs_tck
    SLICE_X33Y74         FDRE                                         r  tap/dtmcs_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.141     1.371 r  tap/dtmcs_reg[35]/Q
                         net (fo=2, routed)           0.175     1.546    tap/dtmcs[35]
    SLICE_X33Y75         FDRE                                         r  tap/dtmcs_r_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.824     1.607    tap/dtmcs_tck
    SLICE_X33Y75         FDRE                                         r  tap/dtmcs_r_reg[35]/C
                         clock pessimism             -0.343     1.264    
    SLICE_X33Y75         FDRE (Hold_fdre_C_D)         0.070     1.334    tap/dtmcs_r_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dtmcs
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dtmcs/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y4  dtmcs_reg[33]_i_3/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X29Y76   tap/dtmcs_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X36Y76   tap/dtmcs_r_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X38Y75   tap/dtmcs_r_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X36Y76   tap/dtmcs_r_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X37Y76   tap/dtmcs_r_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X37Y76   tap/dtmcs_r_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X38Y72   tap/dtmcs_r_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X32Y72   tap/dtmcs_r_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X33Y72   tap/dtmcs_r_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X36Y76   tap/dtmcs_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X36Y76   tap/dtmcs_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X38Y75   tap/dtmcs_r_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X36Y76   tap/dtmcs_r_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X36Y76   tap/dtmcs_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X37Y76   tap/dtmcs_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X37Y76   tap/dtmcs_r_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X37Y76   tap/dtmcs_r_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X37Y76   tap/dtmcs_r_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X38Y72   tap/dtmcs_r_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X29Y76   tap/dtmcs_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X29Y76   tap/dtmcs_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X36Y76   tap/dtmcs_r_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X38Y75   tap/dtmcs_r_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X36Y76   tap/dtmcs_r_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X37Y76   tap/dtmcs_r_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X37Y76   tap/dtmcs_r_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X38Y72   tap/dtmcs_r_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X38Y72   tap/dtmcs_r_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X32Y72   tap/dtmcs_r_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_idcode
  To Clock:  tck_idcode

Setup :            0  Failing Endpoints,  Worst Slack       98.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.339ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.735ns  (required time - arrival time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_idcode rise@100.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.580ns (46.006%)  route 0.681ns (53.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.929ns = ( 100.929 - 100.000 ) 
    Source Clock Delay      (SCD):    1.093ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.093     1.093    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     1.549 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.681     2.229    tap/idcode[0]
    SLICE_X28Y80         LUT3 (Prop_lut3_I2_O)        0.124     2.353 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     2.353    tap/idcode[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000   100.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.929   100.929    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism              0.164   101.093    
                         clock uncertainty           -0.035   101.057    
    SLICE_X28Y80         FDRE (Setup_fdre_C_D)        0.031   101.088    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                        101.088    
                         arrival time                          -2.353    
  -------------------------------------------------------------------
                         slack                                 98.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_idcode rise@0.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.185%)  route 0.245ns (56.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.479ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    0.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.410     0.410    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.245     0.795    tap/idcode[0]
    SLICE_X28Y80         LUT3 (Prop_lut3_I2_O)        0.045     0.840 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.840    tap/idcode[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.479     0.479    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism             -0.069     0.410    
    SLICE_X28Y80         FDRE (Hold_fdre_C_D)         0.092     0.502    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.339    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_idcode
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_idcode/DRCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X28Y80  tap/idcode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_75_clk_wiz_0

Setup :            8  Failing Endpoints,  Worst Slack       -7.878ns,  Total Violation      -62.461ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.988ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.878ns  (required time - arrival time)
  Source:                 swervolf/gpio_rojobot/ext_pad_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_75_clk_wiz_0 rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.419ns  (logic 0.704ns (49.622%)  route 0.715ns (50.378%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -12.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.818ns = ( 23.848 - 26.667 ) 
    Source Clock Delay      (SCD):    9.972ns = ( 29.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    22.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    24.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    26.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    26.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    28.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    28.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.730    29.972    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X87Y95         FDCE                                         r  swervolf/gpio_rojobot/ext_pad_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456    30.428 r  swervolf/gpio_rojobot/ext_pad_o_reg[6]/Q
                         net (fo=1, routed)           0.287    30.715    rojobot31_0_module/inst/BOTREGIF/MotCtl_in[6]
    SLICE_X89Y95         LUT6 (Prop_lut6_I5_O)        0.124    30.839 r  rojobot31_0_module/inst/BOTREGIF/DataOut[6]_i_2/O
                         net (fo=1, routed)           0.428    31.266    rojobot31_0_module/inst/BOTCPU/DataOut_reg[6]
    SLICE_X88Y97         LUT6 (Prop_lut6_I3_O)        0.124    31.390 r  rojobot31_0_module/inst/BOTCPU/DataOut[6]_i_1_comp/O
                         net (fo=1, routed)           0.000    31.390    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]_1[6]
    SLICE_X88Y97         FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                   IBUF                         0.000    26.667 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    27.829    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.505 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    22.144    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.235 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.613    23.848    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X88Y97         FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.000    23.848    
                         clock uncertainty           -0.417    23.432    
    SLICE_X88Y97         FDRE (Setup_fdre_C_D)        0.081    23.513    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         23.513    
                         arrival time                         -31.390    
  -------------------------------------------------------------------
                         slack                                 -7.878    

Slack (VIOLATED) :        -7.860ns  (required time - arrival time)
  Source:                 swervolf/gpio_rojobot/ext_pad_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_75_clk_wiz_0 rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.346ns  (logic 0.766ns (56.908%)  route 0.580ns (43.092%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -12.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.835ns = ( 23.832 - 26.667 ) 
    Source Clock Delay      (SCD):    9.960ns = ( 29.960 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    22.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    24.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    26.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    26.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    28.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    28.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.719    29.960    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X88Y102        FDCE                                         r  swervolf/gpio_rojobot/ext_pad_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y102        FDCE (Prop_fdce_C_Q)         0.518    30.478 r  swervolf/gpio_rojobot/ext_pad_o_reg[7]/Q
                         net (fo=1, routed)           0.431    30.909    rojobot31_0_module/inst/BOTREGIF/MotCtl_in[7]
    SLICE_X89Y102        LUT6 (Prop_lut6_I5_O)        0.124    31.033 r  rojobot31_0_module/inst/BOTREGIF/DataOut[7]_i_3/O
                         net (fo=1, routed)           0.149    31.182    rojobot31_0_module/inst/BOTCPU/DataOut_reg[7]
    SLICE_X89Y102        LUT6 (Prop_lut6_I3_O)        0.124    31.306 r  rojobot31_0_module/inst/BOTCPU/DataOut[7]_i_1_comp/O
                         net (fo=1, routed)           0.000    31.306    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]_1[7]
    SLICE_X89Y102        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                   IBUF                         0.000    26.667 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    27.829    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.505 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    22.144    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.235 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.597    23.832    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X89Y102        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.000    23.832    
                         clock uncertainty           -0.417    23.415    
    SLICE_X89Y102        FDRE (Setup_fdre_C_D)        0.031    23.446    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         23.446    
                         arrival time                         -31.306    
  -------------------------------------------------------------------
                         slack                                 -7.860    

Slack (VIOLATED) :        -7.843ns  (required time - arrival time)
  Source:                 swervolf/gpio_rojobot/ext_pad_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_75_clk_wiz_0 rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.329ns  (logic 0.704ns (52.974%)  route 0.625ns (47.026%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -12.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.835ns = ( 23.832 - 26.667 ) 
    Source Clock Delay      (SCD):    9.960ns = ( 29.960 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    22.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    24.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    26.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    26.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    28.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    28.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.719    29.960    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X87Y100        FDCE                                         r  swervolf/gpio_rojobot/ext_pad_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDCE (Prop_fdce_C_Q)         0.456    30.416 r  swervolf/gpio_rojobot/ext_pad_o_reg[5]/Q
                         net (fo=1, routed)           0.474    30.890    rojobot31_0_module/inst/BOTREGIF/MotCtl_in[5]
    SLICE_X89Y100        LUT6 (Prop_lut6_I5_O)        0.124    31.014 r  rojobot31_0_module/inst/BOTREGIF/DataOut[5]_i_3/O
                         net (fo=1, routed)           0.151    31.165    rojobot31_0_module/inst/BOTCPU/DataOut_reg[5]
    SLICE_X89Y100        LUT6 (Prop_lut6_I3_O)        0.124    31.289 r  rojobot31_0_module/inst/BOTCPU/DataOut[5]_i_1_comp/O
                         net (fo=1, routed)           0.000    31.289    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]_1[5]
    SLICE_X89Y100        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                   IBUF                         0.000    26.667 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    27.829    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.505 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    22.144    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.235 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.597    23.832    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X89Y100        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.000    23.832    
                         clock uncertainty           -0.417    23.415    
    SLICE_X89Y100        FDRE (Setup_fdre_C_D)        0.031    23.446    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         23.446    
                         arrival time                         -31.289    
  -------------------------------------------------------------------
                         slack                                 -7.843    

Slack (VIOLATED) :        -7.795ns  (required time - arrival time)
  Source:                 swervolf/gpio_rojobot/ext_pad_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_75_clk_wiz_0 rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.283ns  (logic 0.704ns (54.856%)  route 0.579ns (45.144%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -12.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.818ns = ( 23.848 - 26.667 ) 
    Source Clock Delay      (SCD):    9.973ns = ( 29.973 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    22.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    24.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    26.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    26.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    28.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    28.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.731    29.973    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X87Y98         FDCE                                         r  swervolf/gpio_rojobot/ext_pad_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDCE (Prop_fdce_C_Q)         0.456    30.429 r  swervolf/gpio_rojobot/ext_pad_o_reg[4]/Q
                         net (fo=1, routed)           0.425    30.854    rojobot31_0_module/inst/BOTREGIF/MotCtl_in[4]
    SLICE_X89Y98         LUT6 (Prop_lut6_I5_O)        0.124    30.978 r  rojobot31_0_module/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.154    31.132    rojobot31_0_module/inst/BOTCPU/DataOut_reg[4]
    SLICE_X89Y98         LUT6 (Prop_lut6_I3_O)        0.124    31.256 r  rojobot31_0_module/inst/BOTCPU/DataOut[4]_i_1_comp/O
                         net (fo=1, routed)           0.000    31.256    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]_1[4]
    SLICE_X89Y98         FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                   IBUF                         0.000    26.667 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    27.829    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.505 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    22.144    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.235 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.613    23.848    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X89Y98         FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.000    23.848    
                         clock uncertainty           -0.417    23.432    
    SLICE_X89Y98         FDRE (Setup_fdre_C_D)        0.029    23.461    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         23.461    
                         arrival time                         -31.256    
  -------------------------------------------------------------------
                         slack                                 -7.795    

Slack (VIOLATED) :        -7.789ns  (required time - arrival time)
  Source:                 swervolf/gpio_rojobot/ext_pad_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_75_clk_wiz_0 rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.279ns  (logic 0.704ns (55.037%)  route 0.575ns (44.963%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -12.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.818ns = ( 23.848 - 26.667 ) 
    Source Clock Delay      (SCD):    9.973ns = ( 29.973 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    22.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    24.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    26.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    26.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    28.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    28.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.731    29.973    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X87Y97         FDCE                                         r  swervolf/gpio_rojobot/ext_pad_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y97         FDCE (Prop_fdce_C_Q)         0.456    30.429 r  swervolf/gpio_rojobot/ext_pad_o_reg[0]/Q
                         net (fo=1, routed)           0.292    30.721    rojobot31_0_module/inst/BOTREGIF/MotCtl_in[0]
    SLICE_X87Y98         LUT6 (Prop_lut6_I5_O)        0.124    30.845 r  rojobot31_0_module/inst/BOTREGIF/DataOut[0]_i_4/O
                         net (fo=1, routed)           0.283    31.128    rojobot31_0_module/inst/BOTCPU/DataOut_reg[0]
    SLICE_X89Y98         LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  rojobot31_0_module/inst/BOTCPU/DataOut[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    31.252    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]_1[0]
    SLICE_X89Y98         FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                   IBUF                         0.000    26.667 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    27.829    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.505 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    22.144    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.235 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.613    23.848    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X89Y98         FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.000    23.848    
                         clock uncertainty           -0.417    23.432    
    SLICE_X89Y98         FDRE (Setup_fdre_C_D)        0.031    23.463    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         23.463    
                         arrival time                         -31.252    
  -------------------------------------------------------------------
                         slack                                 -7.789    

Slack (VIOLATED) :        -7.769ns  (required time - arrival time)
  Source:                 swervolf/gpio_rojobot/ext_pad_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_75_clk_wiz_0 rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.307ns  (logic 0.704ns (53.879%)  route 0.603ns (46.121%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -12.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.818ns = ( 23.848 - 26.667 ) 
    Source Clock Delay      (SCD):    9.973ns = ( 29.973 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    22.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    24.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    26.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    26.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    28.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    28.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.731    29.973    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X86Y98         FDCE                                         r  swervolf/gpio_rojobot/ext_pad_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDCE (Prop_fdce_C_Q)         0.456    30.429 r  swervolf/gpio_rojobot/ext_pad_o_reg[3]/Q
                         net (fo=1, routed)           0.292    30.720    rojobot31_0_module/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X87Y97         LUT6 (Prop_lut6_I5_O)        0.124    30.844 r  rojobot31_0_module/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.311    31.155    rojobot31_0_module/inst/BOTCPU/DataOut_reg[3]
    SLICE_X88Y98         LUT6 (Prop_lut6_I3_O)        0.124    31.279 r  rojobot31_0_module/inst/BOTCPU/DataOut[3]_i_1_comp/O
                         net (fo=1, routed)           0.000    31.279    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]_1[3]
    SLICE_X88Y98         FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                   IBUF                         0.000    26.667 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    27.829    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.505 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    22.144    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.235 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.613    23.848    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X88Y98         FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.000    23.848    
                         clock uncertainty           -0.417    23.432    
    SLICE_X88Y98         FDRE (Setup_fdre_C_D)        0.079    23.511    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         23.511    
                         arrival time                         -31.279    
  -------------------------------------------------------------------
                         slack                                 -7.769    

Slack (VIOLATED) :        -7.769ns  (required time - arrival time)
  Source:                 swervolf/gpio_rojobot/ext_pad_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_75_clk_wiz_0 rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.305ns  (logic 0.704ns (53.965%)  route 0.601ns (46.035%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -12.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.818ns = ( 23.848 - 26.667 ) 
    Source Clock Delay      (SCD):    9.973ns = ( 29.973 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    22.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    24.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    26.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    26.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    28.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    28.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.731    29.973    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X87Y97         FDCE                                         r  swervolf/gpio_rojobot/ext_pad_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y97         FDCE (Prop_fdce_C_Q)         0.456    30.429 r  swervolf/gpio_rojobot/ext_pad_o_reg[1]/Q
                         net (fo=1, routed)           0.303    30.731    rojobot31_0_module/inst/BOTREGIF/MotCtl_in[1]
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.124    30.855 r  rojobot31_0_module/inst/BOTREGIF/DataOut[1]_i_4/O
                         net (fo=1, routed)           0.298    31.153    rojobot31_0_module/inst/BOTCPU/DataOut_reg[1]
    SLICE_X88Y98         LUT6 (Prop_lut6_I3_O)        0.124    31.277 r  rojobot31_0_module/inst/BOTCPU/DataOut[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    31.277    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]_1[1]
    SLICE_X88Y98         FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                   IBUF                         0.000    26.667 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    27.829    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.505 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    22.144    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.235 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.613    23.848    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X88Y98         FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.000    23.848    
                         clock uncertainty           -0.417    23.432    
    SLICE_X88Y98         FDRE (Setup_fdre_C_D)        0.077    23.509    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         23.509    
                         arrival time                         -31.277    
  -------------------------------------------------------------------
                         slack                                 -7.769    

Slack (VIOLATED) :        -7.758ns  (required time - arrival time)
  Source:                 swervolf/gpio_rojobot/ext_pad_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_75_clk_wiz_0 rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.297ns  (logic 0.704ns (54.278%)  route 0.593ns (45.722%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -12.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.818ns = ( 23.848 - 26.667 ) 
    Source Clock Delay      (SCD):    9.972ns = ( 29.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    22.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    24.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    26.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    26.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    28.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    28.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.730    29.972    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X86Y96         FDCE                                         r  swervolf/gpio_rojobot/ext_pad_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y96         FDCE (Prop_fdce_C_Q)         0.456    30.428 r  swervolf/gpio_rojobot/ext_pad_o_reg[2]/Q
                         net (fo=1, routed)           0.291    30.719    rojobot31_0_module/inst/BOTREGIF/MotCtl_in[2]
    SLICE_X89Y96         LUT6 (Prop_lut6_I5_O)        0.124    30.843 r  rojobot31_0_module/inst/BOTREGIF/DataOut[2]_i_2/O
                         net (fo=1, routed)           0.302    31.145    rojobot31_0_module/inst/BOTCPU/DataOut_reg[2]
    SLICE_X88Y97         LUT6 (Prop_lut6_I3_O)        0.124    31.269 r  rojobot31_0_module/inst/BOTCPU/DataOut[2]_i_1_comp/O
                         net (fo=1, routed)           0.000    31.269    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]_1[2]
    SLICE_X88Y97         FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                   IBUF                         0.000    26.667 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    27.829    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.505 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    22.144    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.235 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.613    23.848    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X88Y97         FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.000    23.848    
                         clock uncertainty           -0.417    23.432    
    SLICE_X88Y97         FDRE (Setup_fdre_C_D)        0.079    23.511    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         23.511    
                         arrival time                         -31.269    
  -------------------------------------------------------------------
                         slack                                 -7.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.988ns  (arrival time - required time)
  Source:                 swervolf/gpio_rojobot/ext_pad_o_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.606     3.055    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X89Y97         FDCE                                         r  swervolf/gpio_rojobot/ext_pad_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y97         FDCE (Prop_fdce_C_Q)         0.141     3.196 r  swervolf/gpio_rojobot/ext_pad_o_reg[14]/Q
                         net (fo=1, routed)           0.054     3.250    rojobot31_0_module/inst/BOTCPU/Bot_Config_reg[6]
    SLICE_X88Y97         LUT6 (Prop_lut6_I5_O)        0.045     3.295 r  rojobot31_0_module/inst/BOTCPU/DataOut[6]_i_1_comp/O
                         net (fo=1, routed)           0.000     3.295    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]_1[6]
    SLICE_X88Y97         FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.880    -1.231    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X88Y97         FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.000    -1.231    
                         clock uncertainty            0.417    -0.814    
    SLICE_X88Y97         FDRE (Hold_fdre_C_D)         0.121    -0.693    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                           3.295    
  -------------------------------------------------------------------
                         slack                                  3.988    

Slack (MET) :             4.065ns  (arrival time - required time)
  Source:                 swervolf/gpio_rojobot/ext_pad_o_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.606     3.055    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X87Y97         FDCE                                         r  swervolf/gpio_rojobot/ext_pad_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y97         FDCE (Prop_fdce_C_Q)         0.141     3.196 r  swervolf/gpio_rojobot/ext_pad_o_reg[9]/Q
                         net (fo=1, routed)           0.130     3.326    rojobot31_0_module/inst/BOTCPU/Bot_Config_reg[1]
    SLICE_X88Y98         LUT6 (Prop_lut6_I5_O)        0.045     3.371 r  rojobot31_0_module/inst/BOTCPU/DataOut[1]_i_1_comp/O
                         net (fo=1, routed)           0.000     3.371    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]_1[1]
    SLICE_X88Y98         FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.880    -1.231    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X88Y98         FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.000    -1.231    
                         clock uncertainty            0.417    -0.814    
    SLICE_X88Y98         FDRE (Hold_fdre_C_D)         0.120    -0.694    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                           3.371    
  -------------------------------------------------------------------
                         slack                                  4.065    

Slack (MET) :             4.069ns  (arrival time - required time)
  Source:                 swervolf/gpio_rojobot/ext_pad_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.913%)  route 0.135ns (42.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.606     3.055    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X87Y98         FDCE                                         r  swervolf/gpio_rojobot/ext_pad_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDCE (Prop_fdce_C_Q)         0.141     3.196 r  swervolf/gpio_rojobot/ext_pad_o_reg[11]/Q
                         net (fo=1, routed)           0.135     3.331    rojobot31_0_module/inst/BOTCPU/Bot_Config_reg[3]
    SLICE_X88Y98         LUT6 (Prop_lut6_I5_O)        0.045     3.376 r  rojobot31_0_module/inst/BOTCPU/DataOut[3]_i_1_comp/O
                         net (fo=1, routed)           0.000     3.376    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]_1[3]
    SLICE_X88Y98         FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.880    -1.231    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X88Y98         FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.000    -1.231    
                         clock uncertainty            0.417    -0.814    
    SLICE_X88Y98         FDRE (Hold_fdre_C_D)         0.121    -0.693    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                           3.376    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.095ns  (arrival time - required time)
  Source:                 swervolf/gpio_rojobot/ext_pad_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.203%)  route 0.128ns (40.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.604     3.053    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X87Y100        FDCE                                         r  swervolf/gpio_rojobot/ext_pad_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDCE (Prop_fdce_C_Q)         0.141     3.194 r  swervolf/gpio_rojobot/ext_pad_o_reg[13]/Q
                         net (fo=1, routed)           0.128     3.322    rojobot31_0_module/inst/BOTCPU/Bot_Config_reg[5]
    SLICE_X89Y100        LUT6 (Prop_lut6_I5_O)        0.045     3.367 r  rojobot31_0_module/inst/BOTCPU/DataOut[5]_i_1_comp/O
                         net (fo=1, routed)           0.000     3.367    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]_1[5]
    SLICE_X89Y100        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.873    -1.237    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X89Y100        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.000    -1.237    
                         clock uncertainty            0.417    -0.820    
    SLICE_X89Y100        FDRE (Hold_fdre_C_D)         0.092    -0.728    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                           3.367    
  -------------------------------------------------------------------
                         slack                                  4.095    

Slack (MET) :             4.095ns  (arrival time - required time)
  Source:                 swervolf/gpio_rojobot/ext_pad_o_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.203%)  route 0.128ns (40.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.604     3.053    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X87Y102        FDCE                                         r  swervolf/gpio_rojobot/ext_pad_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y102        FDCE (Prop_fdce_C_Q)         0.141     3.194 r  swervolf/gpio_rojobot/ext_pad_o_reg[15]/Q
                         net (fo=1, routed)           0.128     3.322    rojobot31_0_module/inst/BOTCPU/Bot_Config_reg[7]
    SLICE_X89Y102        LUT6 (Prop_lut6_I5_O)        0.045     3.367 r  rojobot31_0_module/inst/BOTCPU/DataOut[7]_i_1_comp/O
                         net (fo=1, routed)           0.000     3.367    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]_1[7]
    SLICE_X89Y102        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.873    -1.237    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X89Y102        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.000    -1.237    
                         clock uncertainty            0.417    -0.820    
    SLICE_X89Y102        FDRE (Hold_fdre_C_D)         0.092    -0.728    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                           3.367    
  -------------------------------------------------------------------
                         slack                                  4.095    

Slack (MET) :             4.100ns  (arrival time - required time)
  Source:                 swervolf/gpio_rojobot/ext_pad_o_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.554%)  route 0.137ns (42.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.606     3.055    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X89Y99         FDCE                                         r  swervolf/gpio_rojobot/ext_pad_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDCE (Prop_fdce_C_Q)         0.141     3.196 r  swervolf/gpio_rojobot/ext_pad_o_reg[8]/Q
                         net (fo=1, routed)           0.137     3.333    rojobot31_0_module/inst/BOTCPU/Bot_Config_reg[0]
    SLICE_X89Y98         LUT6 (Prop_lut6_I5_O)        0.045     3.378 r  rojobot31_0_module/inst/BOTCPU/DataOut[0]_i_1_comp/O
                         net (fo=1, routed)           0.000     3.378    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]_1[0]
    SLICE_X89Y98         FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.880    -1.231    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X89Y98         FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.000    -1.231    
                         clock uncertainty            0.417    -0.814    
    SLICE_X89Y98         FDRE (Hold_fdre_C_D)         0.092    -0.722    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                           3.378    
  -------------------------------------------------------------------
                         slack                                  4.100    

Slack (MET) :             4.101ns  (arrival time - required time)
  Source:                 swervolf/gpio_rojobot/ext_pad_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.011%)  route 0.145ns (40.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.605     3.054    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X88Y96         FDCE                                         r  swervolf/gpio_rojobot/ext_pad_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y96         FDCE (Prop_fdce_C_Q)         0.164     3.218 r  swervolf/gpio_rojobot/ext_pad_o_reg[10]/Q
                         net (fo=1, routed)           0.145     3.363    rojobot31_0_module/inst/BOTCPU/Bot_Config_reg[2]
    SLICE_X88Y97         LUT6 (Prop_lut6_I5_O)        0.045     3.408 r  rojobot31_0_module/inst/BOTCPU/DataOut[2]_i_1_comp/O
                         net (fo=1, routed)           0.000     3.408    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]_1[2]
    SLICE_X88Y97         FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.880    -1.231    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X88Y97         FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.000    -1.231    
                         clock uncertainty            0.417    -0.814    
    SLICE_X88Y97         FDRE (Hold_fdre_C_D)         0.121    -0.693    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                           3.408    
  -------------------------------------------------------------------
                         slack                                  4.101    

Slack (MET) :             4.147ns  (arrival time - required time)
  Source:                 swervolf/gpio_rojobot/ext_pad_o_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.403%)  route 0.183ns (49.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.606     3.055    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X86Y98         FDCE                                         r  swervolf/gpio_rojobot/ext_pad_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDCE (Prop_fdce_C_Q)         0.141     3.196 r  swervolf/gpio_rojobot/ext_pad_o_reg[12]/Q
                         net (fo=1, routed)           0.183     3.379    rojobot31_0_module/inst/BOTCPU/Bot_Config_reg[4]
    SLICE_X89Y98         LUT6 (Prop_lut6_I5_O)        0.045     3.424 r  rojobot31_0_module/inst/BOTCPU/DataOut[4]_i_1_comp/O
                         net (fo=1, routed)           0.000     3.424    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]_1[4]
    SLICE_X89Y98         FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.880    -1.231    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X89Y98         FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.000    -1.231    
                         clock uncertainty            0.417    -0.814    
    SLICE_X89Y98         FDRE (Hold_fdre_C_D)         0.091    -0.723    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  4.147    





---------------------------------------------------------------------------------------------------
From Clock:  clk_75_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            1  Failing Endpoint ,  Worst Slack       -3.230ns,  Total Violation       -3.230ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.581ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.230ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            IO_BotUpdt_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@30.000ns - clk_75_clk_wiz_0 rise@26.667ns)
  Data Path Delay:        11.566ns  (logic 0.642ns (5.551%)  route 10.924ns (94.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 33.024 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.305ns = ( 24.362 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                   IBUF                         0.000    26.667 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233    27.900    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    20.829 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    22.549    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.645 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.717    24.362    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X88Y100        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDCE (Prop_fdce_C_Q)         0.518    24.880 r  rojobot31_0_module/inst/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)          10.924    35.804    swervolf/gpio_rojobot_i/upd_sysregs
    SLICE_X89Y89         LUT3 (Prop_lut3_I1_O)        0.124    35.928 r  swervolf/gpio_rojobot_i/IO_BotUpdt_Sync_i_1/O
                         net (fo=1, routed)           0.000    35.928    swervolf_n_240
    SLICE_X89Y89         FDRE                                         r  IO_BotUpdt_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.613    33.024    clk_IBUF
    SLICE_X89Y89         FDRE                                         r  IO_BotUpdt_Sync_reg/C
                         clock pessimism              0.000    33.024    
                         clock uncertainty           -0.355    32.669    
    SLICE_X89Y89         FDRE (Setup_fdre_C_D)        0.029    32.698    IO_BotUpdt_Sync_reg
  -------------------------------------------------------------------
                         required time                         32.698    
                         arrival time                         -35.928    
  -------------------------------------------------------------------
                         slack                                 -3.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.581ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            IO_BotUpdt_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 0.209ns (4.014%)  route 4.997ns (95.986%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.602    -0.812    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X88Y100        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDCE (Prop_fdce_C_Q)         0.164    -0.648 r  rojobot31_0_module/inst/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)           4.997     4.350    swervolf/gpio_rojobot_i/upd_sysregs
    SLICE_X89Y89         LUT3 (Prop_lut3_I1_O)        0.045     4.395 r  swervolf/gpio_rojobot_i/IO_BotUpdt_Sync_i_1/O
                         net (fo=1, routed)           0.000     4.395    swervolf_n_240
    SLICE_X89Y89         FDRE                                         r  IO_BotUpdt_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.930     1.367    clk_IBUF
    SLICE_X89Y89         FDRE                                         r  IO_BotUpdt_Sync_reg/C
                         clock pessimism              0.000     1.367    
                         clock uncertainty            0.355     1.723    
    SLICE_X89Y89         FDRE (Hold_fdre_C_D)         0.091     1.814    IO_BotUpdt_Sync_reg
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           4.395    
  -------------------------------------------------------------------
                         slack                                  2.581    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.026ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.956ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 swervolf/gpio_rojobot_i/ext_pad_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IO_BotUpdt_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.580ns (58.646%)  route 0.409ns (41.354%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 13.024 - 10.000 ) 
    Source Clock Delay      (SCD):    9.969ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.727     9.969    swervolf/gpio_rojobot_i/clk_core_BUFG
    SLICE_X86Y88         FDCE                                         r  swervolf/gpio_rojobot_i/ext_pad_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDCE (Prop_fdce_C_Q)         0.456    10.425 f  swervolf/gpio_rojobot_i/ext_pad_o_reg[0]/Q
                         net (fo=1, routed)           0.409    10.833    swervolf/gpio_rojobot_i/IO_INT_ACK
    SLICE_X89Y89         LUT3 (Prop_lut3_I2_O)        0.124    10.957 r  swervolf/gpio_rojobot_i/IO_BotUpdt_Sync_i_1/O
                         net (fo=1, routed)           0.000    10.957    swervolf_n_240
    SLICE_X89Y89         FDRE                                         r  IO_BotUpdt_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.613    13.024    clk_IBUF
    SLICE_X89Y89         FDRE                                         r  IO_BotUpdt_Sync_reg/C
                         clock pessimism              0.071    13.095    
                         clock uncertainty           -0.140    12.955    
    SLICE_X89Y89         FDRE (Setup_fdre_C_D)        0.029    12.984    IO_BotUpdt_Sync_reg
  -------------------------------------------------------------------
                         required time                         12.984    
                         arrival time                         -10.957    
  -------------------------------------------------------------------
                         slack                                  2.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.956ns  (arrival time - required time)
  Source:                 swervolf/gpio_rojobot_i/ext_pad_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IO_BotUpdt_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.049%)  route 0.129ns (40.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.603     3.052    swervolf/gpio_rojobot_i/clk_core_BUFG
    SLICE_X86Y88         FDCE                                         r  swervolf/gpio_rojobot_i/ext_pad_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDCE (Prop_fdce_C_Q)         0.141     3.193 f  swervolf/gpio_rojobot_i/ext_pad_o_reg[0]/Q
                         net (fo=1, routed)           0.129     3.322    swervolf/gpio_rojobot_i/IO_INT_ACK
    SLICE_X89Y89         LUT3 (Prop_lut3_I2_O)        0.045     3.367 r  swervolf/gpio_rojobot_i/IO_BotUpdt_Sync_i_1/O
                         net (fo=1, routed)           0.000     3.367    swervolf_n_240
    SLICE_X89Y89         FDRE                                         r  IO_BotUpdt_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.930     1.367    clk_IBUF
    SLICE_X89Y89         FDRE                                         r  IO_BotUpdt_Sync_reg/C
                         clock pessimism             -0.188     1.180    
                         clock uncertainty            0.140     1.319    
    SLICE_X89Y89         FDRE (Hold_fdre_C_D)         0.091     1.410    IO_BotUpdt_Sync_reg
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           3.367    
  -------------------------------------------------------------------
                         slack                                  1.956    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  soc_s7pll0_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.265ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.819ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.265ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][57]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.580ns (30.045%)  route 1.350ns (69.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.962ns = ( 15.962 - 10.000 ) 
    Source Clock Delay      (SCD):    9.860ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.618     9.860    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X65Y70         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.456    10.316 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][57]/Q
                         net (fo=1, routed)           1.350    11.666    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][57]
    SLICE_X65Y67         LUT4 (Prop_lut4_I0_O)        0.124    11.790 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[57]_i_1/O
                         net (fo=1, routed)           0.000    11.790    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[56]
    SLICE_X65Y67         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.501    15.962    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X65Y67         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/C
                         clock pessimism              0.235    16.197    
                         clock uncertainty           -0.172    16.024    
    SLICE_X65Y67         FDCE (Setup_fdce_C_D)        0.031    16.055    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]
  -------------------------------------------------------------------
                         required time                         16.055    
                         arrival time                         -11.790    
  -------------------------------------------------------------------
                         slack                                  4.265    

Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.642ns (34.007%)  route 1.246ns (65.992%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.956ns = ( 15.956 - 10.000 ) 
    Source Clock Delay      (SCD):    9.854ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.612     9.854    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X62Y73         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.518    10.372 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][28]/Q
                         net (fo=1, routed)           1.246    11.617    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][28]
    SLICE_X61Y69         LUT4 (Prop_lut4_I3_O)        0.124    11.741 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[28]_i_1/O
                         net (fo=1, routed)           0.000    11.741    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[27]
    SLICE_X61Y69         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.495    15.956    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X61Y69         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/C
                         clock pessimism              0.235    16.191    
                         clock uncertainty           -0.172    16.018    
    SLICE_X61Y69         FDCE (Setup_fdce_C_D)        0.029    16.047    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]
  -------------------------------------------------------------------
                         required time                         16.047    
                         arrival time                         -11.741    
  -------------------------------------------------------------------
                         slack                                  4.306    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][54]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.715ns (38.008%)  route 1.166ns (61.992%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.973ns = ( 15.973 - 10.000 ) 
    Source Clock Delay      (SCD):    9.879ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.637     9.879    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X40Y54         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.419    10.298 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][54]/Q
                         net (fo=1, routed)           1.166    11.464    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[28]
    SLICE_X45Y54         LUT4 (Prop_lut4_I1_O)        0.296    11.760 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[54]_i_1/O
                         net (fo=1, routed)           0.000    11.760    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[28]
    SLICE_X45Y54         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.512    15.973    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X45Y54         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/C
                         clock pessimism              0.235    16.208    
                         clock uncertainty           -0.172    16.035    
    SLICE_X45Y54         FDCE (Setup_fdce_C_D)        0.031    16.066    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]
  -------------------------------------------------------------------
                         required time                         16.066    
                         arrival time                         -11.760    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.339ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][37]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.580ns (31.335%)  route 1.271ns (68.665%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 15.959 - 10.000 ) 
    Source Clock Delay      (SCD):    9.861ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.619     9.861    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X69Y69         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y69         FDRE (Prop_fdre_C_Q)         0.456    10.317 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][37]/Q
                         net (fo=1, routed)           1.271    11.587    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][37]
    SLICE_X71Y69         LUT4 (Prop_lut4_I0_O)        0.124    11.711 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[37]_i_1/O
                         net (fo=1, routed)           0.000    11.711    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[36]
    SLICE_X71Y69         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.498    15.959    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X71Y69         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/C
                         clock pessimism              0.235    16.194    
                         clock uncertainty           -0.172    16.021    
    SLICE_X71Y69         FDCE (Setup_fdce_C_D)        0.029    16.050    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]
  -------------------------------------------------------------------
                         required time                         16.050    
                         arrival time                         -11.711    
  -------------------------------------------------------------------
                         slack                                  4.339    

Slack (MET) :             4.389ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][43]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.715ns (38.610%)  route 1.137ns (61.390%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.972ns = ( 15.972 - 10.000 ) 
    Source Clock Delay      (SCD):    9.875ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.633     9.875    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X44Y53         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.419    10.294 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][43]/Q
                         net (fo=1, routed)           1.137    11.430    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][17]
    SLICE_X46Y51         LUT4 (Prop_lut4_I0_O)        0.296    11.726 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[43]_i_1/O
                         net (fo=1, routed)           0.000    11.726    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[17]
    SLICE_X46Y51         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.511    15.972    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X46Y51         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/C
                         clock pessimism              0.235    16.207    
                         clock uncertainty           -0.172    16.034    
    SLICE_X46Y51         FDCE (Setup_fdce_C_D)        0.081    16.115    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]
  -------------------------------------------------------------------
                         required time                         16.115    
                         arrival time                         -11.726    
  -------------------------------------------------------------------
                         slack                                  4.389    

Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.828ns  (logic 0.580ns (31.728%)  route 1.248ns (68.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 15.959 - 10.000 ) 
    Source Clock Delay      (SCD):    9.861ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.619     9.861    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X65Y69         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    10.317 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][4]/Q
                         net (fo=1, routed)           1.248    11.565    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][4]
    SLICE_X66Y69         LUT4 (Prop_lut4_I0_O)        0.124    11.689 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[4]_i_1/O
                         net (fo=1, routed)           0.000    11.689    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[3]
    SLICE_X66Y69         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.498    15.959    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X66Y69         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/C
                         clock pessimism              0.235    16.194    
                         clock uncertainty           -0.172    16.021    
    SLICE_X66Y69         FDCE (Setup_fdce_C_D)        0.081    16.102    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                         16.102    
                         arrival time                         -11.689    
  -------------------------------------------------------------------
                         slack                                  4.414    

Slack (MET) :             4.428ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.642ns (35.350%)  route 1.174ns (64.650%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.958ns = ( 15.958 - 10.000 ) 
    Source Clock Delay      (SCD):    9.854ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.612     9.854    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X62Y73         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.518    10.372 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][11]/Q
                         net (fo=1, routed)           1.174    11.546    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][11]
    SLICE_X62Y69         LUT4 (Prop_lut4_I3_O)        0.124    11.670 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[11]_i_1/O
                         net (fo=1, routed)           0.000    11.670    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[10]
    SLICE_X62Y69         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.497    15.958    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X62Y69         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/C
                         clock pessimism              0.235    16.193    
                         clock uncertainty           -0.172    16.020    
    SLICE_X62Y69         FDCE (Setup_fdce_C_D)        0.077    16.097    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]
  -------------------------------------------------------------------
                         required time                         16.097    
                         arrival time                         -11.670    
  -------------------------------------------------------------------
                         slack                                  4.428    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.580ns (32.980%)  route 1.179ns (67.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.965ns = ( 15.965 - 10.000 ) 
    Source Clock Delay      (SCD):    9.868ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.626     9.868    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X64Y63         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.456    10.324 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][17]/Q
                         net (fo=1, routed)           1.179    11.502    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][17]
    SLICE_X64Y64         LUT4 (Prop_lut4_I3_O)        0.124    11.626 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[17]_i_1/O
                         net (fo=1, routed)           0.000    11.626    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[16]
    SLICE_X64Y64         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.504    15.965    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X64Y64         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/C
                         clock pessimism              0.235    16.200    
                         clock uncertainty           -0.172    16.027    
    SLICE_X64Y64         FDCE (Setup_fdce_C_D)        0.029    16.056    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]
  -------------------------------------------------------------------
                         required time                         16.056    
                         arrival time                         -11.626    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.446ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][46]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.642ns (35.768%)  route 1.153ns (64.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.958ns = ( 15.958 - 10.000 ) 
    Source Clock Delay      (SCD):    9.859ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.617     9.859    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X66Y71         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y71         FDRE (Prop_fdre_C_Q)         0.518    10.377 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][46]/Q
                         net (fo=1, routed)           1.153    11.529    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][46]
    SLICE_X62Y69         LUT4 (Prop_lut4_I3_O)        0.124    11.653 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[46]_i_1/O
                         net (fo=1, routed)           0.000    11.653    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[45]
    SLICE_X62Y69         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.497    15.958    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X62Y69         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/C
                         clock pessimism              0.235    16.193    
                         clock uncertainty           -0.172    16.020    
    SLICE_X62Y69         FDCE (Setup_fdce_C_D)        0.079    16.099    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]
  -------------------------------------------------------------------
                         required time                         16.099    
                         arrival time                         -11.653    
  -------------------------------------------------------------------
                         slack                                  4.446    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][49]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.642ns (36.952%)  route 1.095ns (63.048%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.962ns = ( 15.962 - 10.000 ) 
    Source Clock Delay      (SCD):    9.864ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.622     9.864    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X54Y57         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.518    10.382 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][49]/Q
                         net (fo=1, routed)           1.095    11.477    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[17]
    SLICE_X53Y56         LUT4 (Prop_lut4_I1_O)        0.124    11.601 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[49]_i_1/O
                         net (fo=1, routed)           0.000    11.601    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[17]
    SLICE_X53Y56         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.501    15.962    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X53Y56         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/C
                         clock pessimism              0.235    16.197    
                         clock uncertainty           -0.172    16.024    
    SLICE_X53Y56         FDCE (Setup_fdce_C_D)        0.029    16.053    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]
  -------------------------------------------------------------------
                         required time                         16.053    
                         arrival time                         -11.601    
  -------------------------------------------------------------------
                         slack                                  4.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.819ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][64]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.633     3.082    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X43Y49         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     3.223 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][64]/Q
                         net (fo=1, routed)           0.054     3.278    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[33]
    SLICE_X42Y49         LUT4 (Prop_lut4_I1_O)        0.045     3.323 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[64]_i_1/O
                         net (fo=1, routed)           0.000     3.323    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[33]
    SLICE_X42Y49         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.908     2.494    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X42Y49         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/C
                         clock pessimism             -0.283     2.210    
                         clock uncertainty            0.172     2.383    
    SLICE_X42Y49         FDCE (Hold_fdce_C_D)         0.121     2.504    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]
  -------------------------------------------------------------------
                         required time                         -2.504    
                         arrival time                           3.323    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][36]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.629     3.078    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X52Y47         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.141     3.219 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][36]/Q
                         net (fo=1, routed)           0.053     3.272    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][4]
    SLICE_X53Y47         LUT4 (Prop_lut4_I0_O)        0.045     3.317 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[36]_i_1/O
                         net (fo=1, routed)           0.000     3.317    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[4]
    SLICE_X53Y47         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.903     2.489    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X53Y47         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/C
                         clock pessimism             -0.283     2.205    
                         clock uncertainty            0.172     2.378    
    SLICE_X53Y47         FDCE (Hold_fdce_C_D)         0.092     2.470    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           3.317    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][52]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.561     3.010    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X68Y66         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y66         FDRE (Prop_fdre_C_Q)         0.141     3.151 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][52]/Q
                         net (fo=1, routed)           0.053     3.204    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][52]
    SLICE_X69Y66         LUT4 (Prop_lut4_I3_O)        0.045     3.249 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[52]_i_1/O
                         net (fo=1, routed)           0.000     3.249    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[51]
    SLICE_X69Y66         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X69Y66         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/C
                         clock pessimism             -0.283     2.133    
                         clock uncertainty            0.172     2.306    
    SLICE_X69Y66         FDCE (Hold_fdce_C_D)         0.092     2.398    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]
  -------------------------------------------------------------------
                         required time                         -2.398    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][66]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.633     3.082    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X43Y49         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     3.223 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][66]/Q
                         net (fo=1, routed)           0.089     3.313    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[34]
    SLICE_X42Y49         LUT4 (Prop_lut4_I1_O)        0.045     3.358 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[66]_i_1/O
                         net (fo=1, routed)           0.000     3.358    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[34]
    SLICE_X42Y49         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.908     2.494    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X42Y49         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/C
                         clock pessimism             -0.283     2.210    
                         clock uncertainty            0.172     2.383    
    SLICE_X42Y49         FDCE (Hold_fdce_C_D)         0.121     2.504    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]
  -------------------------------------------------------------------
                         required time                         -2.504    
                         arrival time                           3.358    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.558     3.007    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X63Y69         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.141     3.148 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][11]/Q
                         net (fo=1, routed)           0.087     3.235    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][11]
    SLICE_X62Y69         LUT4 (Prop_lut4_I0_O)        0.045     3.280 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[11]_i_1/O
                         net (fo=1, routed)           0.000     3.280    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[10]
    SLICE_X62Y69         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.827     2.413    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X62Y69         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/C
                         clock pessimism             -0.283     2.129    
                         clock uncertainty            0.172     2.302    
    SLICE_X62Y69         FDCE (Hold_fdce_C_D)         0.120     2.422    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.422    
                         arrival time                           3.280    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][48]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.583%)  route 0.102ns (35.417%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.556     3.005    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X64Y72         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.141     3.146 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][48]/Q
                         net (fo=1, routed)           0.102     3.248    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][48]
    SLICE_X66Y72         LUT4 (Prop_lut4_I0_O)        0.045     3.293 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[48]_i_1/O
                         net (fo=1, routed)           0.000     3.293    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[47]
    SLICE_X66Y72         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.825     2.411    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X66Y72         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/C
                         clock pessimism             -0.283     2.127    
                         clock uncertainty            0.172     2.300    
    SLICE_X66Y72         FDCE (Hold_fdce_C_D)         0.121     2.421    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]
  -------------------------------------------------------------------
                         required time                         -2.421    
                         arrival time                           3.293    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.557     3.006    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X69Y70         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y70         FDRE (Prop_fdre_C_Q)         0.141     3.147 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][23]/Q
                         net (fo=1, routed)           0.102     3.249    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][23]
    SLICE_X70Y70         LUT4 (Prop_lut4_I0_O)        0.045     3.294 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[23]_i_1/O
                         net (fo=1, routed)           0.000     3.294    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[22]
    SLICE_X70Y70         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.827     2.413    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y70         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/C
                         clock pessimism             -0.283     2.129    
                         clock uncertainty            0.172     2.302    
    SLICE_X70Y70         FDCE (Hold_fdce_C_D)         0.120     2.422    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.422    
                         arrival time                           3.294    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][58]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.563     3.012    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X50Y54         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164     3.176 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][58]/Q
                         net (fo=1, routed)           0.052     3.228    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[26]
    SLICE_X51Y54         LUT4 (Prop_lut4_I1_O)        0.045     3.273 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[58]_i_1/O
                         net (fo=1, routed)           0.000     3.273    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[26]
    SLICE_X51Y54         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.833     2.419    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X51Y54         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]/C
                         clock pessimism             -0.283     2.135    
                         clock uncertainty            0.172     2.308    
    SLICE_X51Y54         FDCE (Hold_fdce_C_D)         0.092     2.400    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]
  -------------------------------------------------------------------
                         required time                         -2.400    
                         arrival time                           3.273    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][69]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.023%)  route 0.109ns (36.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.562     3.011    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X55Y56         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.141     3.152 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][69]/Q
                         net (fo=1, routed)           0.109     3.261    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][32]
    SLICE_X56Y56         LUT4 (Prop_lut4_I0_O)        0.045     3.306 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[69]_i_1/O
                         net (fo=1, routed)           0.000     3.306    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[32]
    SLICE_X56Y56         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.833     2.419    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X56Y56         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/C
                         clock pessimism             -0.283     2.135    
                         clock uncertainty            0.172     2.308    
    SLICE_X56Y56         FDCE (Hold_fdce_C_D)         0.121     2.429    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]
  -------------------------------------------------------------------
                         required time                         -2.429    
                         arrival time                           3.306    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][44]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.600%)  route 0.111ns (37.400%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.566     3.015    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X41Y54         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     3.156 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][44]/Q
                         net (fo=1, routed)           0.111     3.267    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][18]
    SLICE_X42Y53         LUT4 (Prop_lut4_I0_O)        0.045     3.312 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[44]_i_1/O
                         net (fo=1, routed)           0.000     3.312    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[18]
    SLICE_X42Y53         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.836     2.422    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X42Y53         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/C
                         clock pessimism             -0.283     2.138    
                         clock uncertainty            0.172     2.311    
    SLICE_X42Y53         FDCE (Hold_fdce_C_D)         0.121     2.432    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]
  -------------------------------------------------------------------
                         required time                         -2.432    
                         arrival time                           3.312    
  -------------------------------------------------------------------
                         slack                                  0.880    





---------------------------------------------------------------------------------------------------
From Clock:  clk_75_clk_wiz_0
  To Clock:  clk_core

Setup :           32  Failing Endpoints,  Worst Slack       -6.057ns,  Total Violation     -141.537ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.543ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.057ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/BotInfo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - clk_75_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        23.940ns  (logic 0.456ns (1.905%)  route 23.484ns (98.095%))
  Logic Levels:           0  
  Clock Path Skew:        11.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.403ns = ( 29.403 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.288ns = ( 11.045 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233    14.566    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     7.496 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.215    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.311 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.733    11.045    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X87Y99         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/BotInfo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDCE (Prop_fdce_C_Q)         0.456    11.501 r  rojobot31_0_module/inst/BOTREGIF/BotInfo_reg[6]/Q
                         net (fo=1, routed)          23.484    34.985    swervolf/gpio_rojobot/sync_reg[31]_0[6]
    SLICE_X85Y97         FDCE                                         r  swervolf/gpio_rojobot/sync_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.608    29.403    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X85Y97         FDCE                                         r  swervolf/gpio_rojobot/sync_reg[6]/C
                         clock pessimism              0.000    29.403    
                         clock uncertainty           -0.417    28.986    
    SLICE_X85Y97         FDCE (Setup_fdce_C_D)       -0.058    28.928    swervolf/gpio_rojobot/sync_reg[6]
  -------------------------------------------------------------------
                         required time                         28.928    
                         arrival time                         -34.985    
  -------------------------------------------------------------------
                         slack                                 -6.057    

Slack (VIOLATED) :        -6.009ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/BotInfo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - clk_75_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        23.870ns  (logic 0.518ns (2.170%)  route 23.352ns (97.830%))
  Logic Levels:           0  
  Clock Path Skew:        11.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.403ns = ( 29.403 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.288ns = ( 11.045 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233    14.566    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     7.496 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.215    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.311 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.733    11.045    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X88Y99         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/BotInfo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.518    11.563 r  rojobot31_0_module/inst/BOTREGIF/BotInfo_reg[4]/Q
                         net (fo=1, routed)          23.352    34.915    swervolf/gpio_rojobot/sync_reg[31]_0[4]
    SLICE_X89Y92         FDCE                                         r  swervolf/gpio_rojobot/sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.608    29.403    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X89Y92         FDCE                                         r  swervolf/gpio_rojobot/sync_reg[4]/C
                         clock pessimism              0.000    29.403    
                         clock uncertainty           -0.417    28.986    
    SLICE_X89Y92         FDCE (Setup_fdce_C_D)       -0.081    28.905    swervolf/gpio_rojobot/sync_reg[4]
  -------------------------------------------------------------------
                         required time                         28.905    
                         arrival time                         -34.915    
  -------------------------------------------------------------------
                         slack                                 -6.009    

Slack (VIOLATED) :        -5.684ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/Sensors_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - clk_75_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        23.426ns  (logic 0.478ns (2.040%)  route 22.948ns (97.960%))
  Logic Levels:           0  
  Clock Path Skew:        11.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.404ns = ( 29.404 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.288ns = ( 11.045 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233    14.566    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     7.496 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.215    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.311 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.733    11.045    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X88Y99         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/Sensors_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.478    11.523 r  rojobot31_0_module/inst/BOTREGIF/Sensors_reg[3]/Q
                         net (fo=1, routed)          22.948    34.471    swervolf/gpio_rojobot/sync_reg[31]_0[11]
    SLICE_X88Y95         FDCE                                         r  swervolf/gpio_rojobot/sync_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.609    29.404    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X88Y95         FDCE                                         r  swervolf/gpio_rojobot/sync_reg[11]/C
                         clock pessimism              0.000    29.404    
                         clock uncertainty           -0.417    28.987    
    SLICE_X88Y95         FDCE (Setup_fdce_C_D)       -0.201    28.786    swervolf/gpio_rojobot/sync_reg[11]
  -------------------------------------------------------------------
                         required time                         28.786    
                         arrival time                         -34.471    
  -------------------------------------------------------------------
                         slack                                 -5.684    

Slack (VIOLATED) :        -5.616ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/LocY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - clk_75_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        23.337ns  (logic 0.419ns (1.795%)  route 22.918ns (98.205%))
  Logic Levels:           0  
  Clock Path Skew:        11.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.402ns = ( 29.402 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.290ns = ( 11.043 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233    14.566    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     7.496 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.215    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.311 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.731    11.043    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X83Y99         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/LocY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDCE (Prop_fdce_C_Q)         0.419    11.462 r  rojobot31_0_module/inst/BOTREGIF/LocY_reg[1]/Q
                         net (fo=1, routed)          22.918    34.379    swervolf/gpio_rojobot/sync_reg[31]_0[17]
    SLICE_X83Y96         FDCE                                         r  swervolf/gpio_rojobot/sync_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.607    29.402    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X83Y96         FDCE                                         r  swervolf/gpio_rojobot/sync_reg[17]/C
                         clock pessimism              0.000    29.402    
                         clock uncertainty           -0.417    28.985    
    SLICE_X83Y96         FDCE (Setup_fdce_C_D)       -0.222    28.763    swervolf/gpio_rojobot/sync_reg[17]
  -------------------------------------------------------------------
                         required time                         28.763    
                         arrival time                         -34.379    
  -------------------------------------------------------------------
                         slack                                 -5.616    

Slack (VIOLATED) :        -5.502ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/BotInfo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - clk_75_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        23.415ns  (logic 0.518ns (2.212%)  route 22.897ns (97.788%))
  Logic Levels:           0  
  Clock Path Skew:        11.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.404ns = ( 29.404 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.288ns = ( 11.045 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233    14.566    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     7.496 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.215    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.311 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.733    11.045    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X88Y99         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/BotInfo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.518    11.563 r  rojobot31_0_module/inst/BOTREGIF/BotInfo_reg[3]/Q
                         net (fo=1, routed)          22.897    34.460    swervolf/gpio_rojobot/sync_reg[31]_0[3]
    SLICE_X88Y93         FDCE                                         r  swervolf/gpio_rojobot/sync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.609    29.404    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X88Y93         FDCE                                         r  swervolf/gpio_rojobot/sync_reg[3]/C
                         clock pessimism              0.000    29.404    
                         clock uncertainty           -0.417    28.987    
    SLICE_X88Y93         FDCE (Setup_fdce_C_D)       -0.030    28.957    swervolf/gpio_rojobot/sync_reg[3]
  -------------------------------------------------------------------
                         required time                         28.957    
                         arrival time                         -34.460    
  -------------------------------------------------------------------
                         slack                                 -5.502    

Slack (VIOLATED) :        -5.069ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - clk_75_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        22.950ns  (logic 0.456ns (1.987%)  route 22.494ns (98.013%))
  Logic Levels:           0  
  Clock Path Skew:        11.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.405ns = ( 29.405 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.288ns = ( 11.045 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233    14.566    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     7.496 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.215    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.311 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.733    11.045    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X87Y99         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDCE (Prop_fdce_C_Q)         0.456    11.501 r  rojobot31_0_module/inst/BOTREGIF/LocX_reg[3]/Q
                         net (fo=1, routed)          22.494    33.995    swervolf/gpio_rojobot/sync_reg[31]_0[27]
    SLICE_X86Y98         FDCE                                         r  swervolf/gpio_rojobot/sync_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.610    29.405    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X86Y98         FDCE                                         r  swervolf/gpio_rojobot/sync_reg[27]/C
                         clock pessimism              0.000    29.405    
                         clock uncertainty           -0.417    28.988    
    SLICE_X86Y98         FDCE (Setup_fdce_C_D)       -0.062    28.926    swervolf/gpio_rojobot/sync_reg[27]
  -------------------------------------------------------------------
                         required time                         28.926    
                         arrival time                         -33.995    
  -------------------------------------------------------------------
                         slack                                 -5.069    

Slack (VIOLATED) :        -4.978ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - clk_75_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        22.681ns  (logic 0.419ns (1.847%)  route 22.262ns (98.153%))
  Logic Levels:           0  
  Clock Path Skew:        11.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.402ns = ( 29.402 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.288ns = ( 11.045 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233    14.566    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     7.496 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.215    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.311 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.733    11.045    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X87Y99         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDCE (Prop_fdce_C_Q)         0.419    11.464 r  rojobot31_0_module/inst/BOTREGIF/LocY_reg[3]/Q
                         net (fo=1, routed)          22.262    33.726    swervolf/gpio_rojobot/sync_reg[31]_0[19]
    SLICE_X83Y93         FDCE                                         r  swervolf/gpio_rojobot/sync_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.607    29.402    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X83Y93         FDCE                                         r  swervolf/gpio_rojobot/sync_reg[19]/C
                         clock pessimism              0.000    29.402    
                         clock uncertainty           -0.417    28.985    
    SLICE_X83Y93         FDCE (Setup_fdce_C_D)       -0.237    28.748    swervolf/gpio_rojobot/sync_reg[19]
  -------------------------------------------------------------------
                         required time                         28.748    
                         arrival time                         -33.726    
  -------------------------------------------------------------------
                         slack                                 -4.978    

Slack (VIOLATED) :        -4.978ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/LocX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - clk_75_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        22.844ns  (logic 0.456ns (1.996%)  route 22.388ns (98.004%))
  Logic Levels:           0  
  Clock Path Skew:        11.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.392ns = ( 29.392 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.305ns = ( 11.028 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233    14.566    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     7.496 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.215    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.311 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.717    11.028    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X86Y100        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/LocX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDCE (Prop_fdce_C_Q)         0.456    11.484 r  rojobot31_0_module/inst/BOTREGIF/LocX_reg[1]/Q
                         net (fo=1, routed)          22.388    33.872    swervolf/gpio_rojobot/sync_reg[31]_0[25]
    SLICE_X85Y100        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.598    29.392    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X85Y100        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[25]/C
                         clock pessimism              0.000    29.392    
                         clock uncertainty           -0.417    28.976    
    SLICE_X85Y100        FDCE (Setup_fdce_C_D)       -0.081    28.895    swervolf/gpio_rojobot/sync_reg[25]
  -------------------------------------------------------------------
                         required time                         28.895    
                         arrival time                         -33.872    
  -------------------------------------------------------------------
                         slack                                 -4.978    

Slack (VIOLATED) :        -4.878ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/Sensors_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - clk_75_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        22.567ns  (logic 0.478ns (2.118%)  route 22.089ns (97.882%))
  Logic Levels:           0  
  Clock Path Skew:        11.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.403ns = ( 29.403 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.288ns = ( 11.045 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233    14.566    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     7.496 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.215    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.311 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.733    11.045    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X88Y99         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/Sensors_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.478    11.523 r  rojobot31_0_module/inst/BOTREGIF/Sensors_reg[6]/Q
                         net (fo=1, routed)          22.089    33.612    swervolf/gpio_rojobot/sync_reg[31]_0[14]
    SLICE_X85Y98         FDCE                                         r  swervolf/gpio_rojobot/sync_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.608    29.403    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X85Y98         FDCE                                         r  swervolf/gpio_rojobot/sync_reg[14]/C
                         clock pessimism              0.000    29.403    
                         clock uncertainty           -0.417    28.986    
    SLICE_X85Y98         FDCE (Setup_fdce_C_D)       -0.253    28.733    swervolf/gpio_rojobot/sync_reg[14]
  -------------------------------------------------------------------
                         required time                         28.733    
                         arrival time                         -33.612    
  -------------------------------------------------------------------
                         slack                                 -4.878    

Slack (VIOLATED) :        -4.834ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/BotInfo_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - clk_75_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        22.727ns  (logic 0.456ns (2.006%)  route 22.271ns (97.994%))
  Logic Levels:           0  
  Clock Path Skew:        11.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.400ns = ( 29.400 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.305ns = ( 11.028 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233    14.566    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     7.496 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.215    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.311 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.717    11.028    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X86Y100        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/BotInfo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDCE (Prop_fdce_C_Q)         0.456    11.484 r  rojobot31_0_module/inst/BOTREGIF/BotInfo_reg[5]/Q
                         net (fo=1, routed)          22.271    33.755    swervolf/gpio_rojobot/sync_reg[31]_0[5]
    SLICE_X83Y90         FDCE                                         r  swervolf/gpio_rojobot/sync_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.605    29.400    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X83Y90         FDCE                                         r  swervolf/gpio_rojobot/sync_reg[5]/C
                         clock pessimism              0.000    29.400    
                         clock uncertainty           -0.417    28.983    
    SLICE_X83Y90         FDCE (Setup_fdce_C_D)       -0.062    28.921    swervolf/gpio_rojobot/sync_reg[5]
  -------------------------------------------------------------------
                         required time                         28.921    
                         arrival time                         -33.755    
  -------------------------------------------------------------------
                         slack                                 -4.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.543ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/LocY_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.703ns  (logic 0.128ns (1.319%)  route 9.575ns (98.681%))
  Logic Levels:           0  
  Clock Path Skew:        4.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.923ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.607    -0.807    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X83Y99         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/LocY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDCE (Prop_fdce_C_Q)         0.128    -0.679 r  rojobot31_0_module/inst/BOTREGIF/LocY_reg[5]/Q
                         net (fo=1, routed)           9.575     8.896    swervolf/gpio_rojobot/sync_reg[31]_0[21]
    SLICE_X79Y100        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.868     3.923    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X79Y100        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[21]/C
                         clock pessimism              0.000     3.923    
                         clock uncertainty            0.417     4.340    
    SLICE_X79Y100        FDCE (Hold_fdce_C_D)         0.013     4.353    swervolf/gpio_rojobot/sync_reg[21]
  -------------------------------------------------------------------
                         required time                         -4.353    
                         arrival time                           8.896    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.579ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/Sensors_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.731ns  (logic 0.128ns (1.315%)  route 9.603ns (98.685%))
  Logic Levels:           0  
  Clock Path Skew:        4.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.930ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.608    -0.806    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X87Y99         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/Sensors_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDCE (Prop_fdce_C_Q)         0.128    -0.678 r  rojobot31_0_module/inst/BOTREGIF/Sensors_reg[1]/Q
                         net (fo=1, routed)           9.603     8.925    swervolf/gpio_rojobot/sync_reg[31]_0[9]
    SLICE_X84Y96         FDCE                                         r  swervolf/gpio_rojobot/sync_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.876     3.930    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X84Y96         FDCE                                         r  swervolf/gpio_rojobot/sync_reg[9]/C
                         clock pessimism              0.000     3.930    
                         clock uncertainty            0.417     4.347    
    SLICE_X84Y96         FDCE (Hold_fdce_C_D)        -0.001     4.346    swervolf/gpio_rojobot/sync_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.346    
                         arrival time                           8.925    
  -------------------------------------------------------------------
                         slack                                  4.579    

Slack (MET) :             4.653ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/LocY_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.861ns  (logic 0.164ns (1.663%)  route 9.697ns (98.337%))
  Logic Levels:           0  
  Clock Path Skew:        4.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.927ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.601    -0.813    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X84Y101        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/LocY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y101        FDCE (Prop_fdce_C_Q)         0.164    -0.649 r  rojobot31_0_module/inst/BOTREGIF/LocY_reg[6]/Q
                         net (fo=1, routed)           9.697     9.049    swervolf/gpio_rojobot/sync_reg[31]_0[22]
    SLICE_X80Y97         FDCE                                         r  swervolf/gpio_rojobot/sync_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.873     3.927    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X80Y97         FDCE                                         r  swervolf/gpio_rojobot/sync_reg[22]/C
                         clock pessimism              0.000     3.927    
                         clock uncertainty            0.417     4.344    
    SLICE_X80Y97         FDCE (Hold_fdce_C_D)         0.052     4.396    swervolf/gpio_rojobot/sync_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.396    
                         arrival time                           9.049    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.658ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/LocY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.805ns  (logic 0.128ns (1.305%)  route 9.677ns (98.695%))
  Logic Levels:           0  
  Clock Path Skew:        4.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.926ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.607    -0.807    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X83Y99         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/LocY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDCE (Prop_fdce_C_Q)         0.128    -0.679 r  rojobot31_0_module/inst/BOTREGIF/LocY_reg[4]/Q
                         net (fo=1, routed)           9.677     8.999    swervolf/gpio_rojobot/sync_reg[31]_0[20]
    SLICE_X81Y96         FDCE                                         r  swervolf/gpio_rojobot/sync_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.872     3.926    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X81Y96         FDCE                                         r  swervolf/gpio_rojobot/sync_reg[20]/C
                         clock pessimism              0.000     3.926    
                         clock uncertainty            0.417     4.343    
    SLICE_X81Y96         FDCE (Hold_fdce_C_D)        -0.002     4.341    swervolf/gpio_rojobot/sync_reg[20]
  -------------------------------------------------------------------
                         required time                         -4.341    
                         arrival time                           8.999    
  -------------------------------------------------------------------
                         slack                                  4.658    

Slack (MET) :             4.703ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.909ns  (logic 0.164ns (1.655%)  route 9.745ns (98.345%))
  Logic Levels:           0  
  Clock Path Skew:        4.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.931ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.608    -0.806    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X88Y99         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.642 r  rojobot31_0_module/inst/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=1, routed)           9.745     9.103    swervolf/gpio_rojobot/sync_reg[31]_0[0]
    SLICE_X88Y94         FDCE                                         r  swervolf/gpio_rojobot/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.877     3.931    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X88Y94         FDCE                                         r  swervolf/gpio_rojobot/sync_reg[0]/C
                         clock pessimism              0.000     3.931    
                         clock uncertainty            0.417     4.348    
    SLICE_X88Y94         FDCE (Hold_fdce_C_D)         0.052     4.400    swervolf/gpio_rojobot/sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.400    
                         arrival time                           9.103    
  -------------------------------------------------------------------
                         slack                                  4.703    

Slack (MET) :             4.738ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/Sensors_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.905ns  (logic 0.148ns (1.494%)  route 9.757ns (98.506%))
  Logic Levels:           0  
  Clock Path Skew:        4.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.932ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.608    -0.806    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X88Y99         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/Sensors_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.148    -0.658 r  rojobot31_0_module/inst/BOTREGIF/Sensors_reg[7]/Q
                         net (fo=1, routed)           9.757     9.099    swervolf/gpio_rojobot/sync_reg[31]_0[15]
    SLICE_X87Y97         FDCE                                         r  swervolf/gpio_rojobot/sync_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.878     3.932    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X87Y97         FDCE                                         r  swervolf/gpio_rojobot/sync_reg[15]/C
                         clock pessimism              0.000     3.932    
                         clock uncertainty            0.417     4.349    
    SLICE_X87Y97         FDCE (Hold_fdce_C_D)         0.013     4.362    swervolf/gpio_rojobot/sync_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.362    
                         arrival time                           9.099    
  -------------------------------------------------------------------
                         slack                                  4.738    

Slack (MET) :             4.745ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.971ns  (logic 0.164ns (1.645%)  route 9.807ns (98.355%))
  Logic Levels:           0  
  Clock Path Skew:        4.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.925ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.601    -0.813    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X84Y101        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y101        FDCE (Prop_fdce_C_Q)         0.164    -0.649 r  rojobot31_0_module/inst/BOTREGIF/LocY_reg[7]/Q
                         net (fo=1, routed)           9.807     9.158    swervolf/gpio_rojobot/sync_reg[31]_0[23]
    SLICE_X79Y98         FDCE                                         r  swervolf/gpio_rojobot/sync_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.871     3.925    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X79Y98         FDCE                                         r  swervolf/gpio_rojobot/sync_reg[23]/C
                         clock pessimism              0.000     3.925    
                         clock uncertainty            0.417     4.342    
    SLICE_X79Y98         FDCE (Hold_fdce_C_D)         0.071     4.413    swervolf/gpio_rojobot/sync_reg[23]
  -------------------------------------------------------------------
                         required time                         -4.413    
                         arrival time                           9.158    
  -------------------------------------------------------------------
                         slack                                  4.745    

Slack (MET) :             4.749ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.915ns  (logic 0.128ns (1.291%)  route 9.787ns (98.709%))
  Logic Levels:           0  
  Clock Path Skew:        4.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.931ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.608    -0.806    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X87Y99         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDCE (Prop_fdce_C_Q)         0.128    -0.678 r  rojobot31_0_module/inst/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=1, routed)           9.787     9.109    swervolf/gpio_rojobot/sync_reg[31]_0[8]
    SLICE_X86Y96         FDCE                                         r  swervolf/gpio_rojobot/sync_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.877     3.931    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X86Y96         FDCE                                         r  swervolf/gpio_rojobot/sync_reg[8]/C
                         clock pessimism              0.000     3.931    
                         clock uncertainty            0.417     4.348    
    SLICE_X86Y96         FDCE (Hold_fdce_C_D)         0.013     4.361    swervolf/gpio_rojobot/sync_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.361    
                         arrival time                           9.109    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.789ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/LocY_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.940ns  (logic 0.128ns (1.288%)  route 9.812ns (98.712%))
  Logic Levels:           0  
  Clock Path Skew:        4.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.926ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         0.607    -0.807    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X83Y99         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/LocY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDCE (Prop_fdce_C_Q)         0.128    -0.679 r  rojobot31_0_module/inst/BOTREGIF/LocY_reg[2]/Q
                         net (fo=1, routed)           9.812     9.134    swervolf/gpio_rojobot/sync_reg[31]_0[18]
    SLICE_X81Y96         FDCE                                         r  swervolf/gpio_rojobot/sync_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.872     3.926    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X81Y96         FDCE                                         r  swervolf/gpio_rojobot/sync_reg[18]/C
                         clock pessimism              0.000     3.926    
                         clock uncertainty            0.417     4.343    
    SLICE_X81Y96         FDCE (Hold_fdce_C_D)         0.002     4.345    swervolf/gpio_rojobot/sync_reg[18]
  -------------------------------------------------------------------
                         required time                         -4.345    
                         arrival time                           9.134    
  -------------------------------------------------------------------
                         slack                                  4.789    

Slack (MET) :             4.794ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/BotInfo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.179ns  (logic 0.418ns (2.299%)  route 17.761ns (97.701%))
  Logic Levels:           0  
  Clock Path Skew:        12.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.971ns
    Source Clock Delay      (SCD):    -2.818ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=208, routed)         1.613    -2.818    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X88Y99         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/BotInfo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.418    -2.400 r  rojobot31_0_module/inst/BOTREGIF/BotInfo_reg[2]/Q
                         net (fo=1, routed)          17.761    15.360    swervolf/gpio_rojobot/sync_reg[31]_0[2]
    SLICE_X86Y92         FDCE                                         r  swervolf/gpio_rojobot/sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.729     9.971    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X86Y92         FDCE                                         r  swervolf/gpio_rojobot/sync_reg[2]/C
                         clock pessimism              0.000     9.971    
                         clock uncertainty            0.417    10.387    
    SLICE_X86Y92         FDCE (Hold_fdce_C_D)         0.179    10.566    swervolf/gpio_rojobot/sync_reg[2]
  -------------------------------------------------------------------
                         required time                        -10.566    
                         arrival time                          15.360    
  -------------------------------------------------------------------
                         slack                                  4.794    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        3.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.492ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 IO_BotUpdt_Sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swervolf/gpio_rojobot_i/sync_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.032ns  (logic 0.456ns (3.790%)  route 11.576ns (96.210%))
  Logic Levels:           0  
  Clock Path Skew:        6.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.402ns = ( 29.402 - 20.000 ) 
    Source Clock Delay      (SCD):    3.371ns = ( 13.371 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.889    13.371    clk_IBUF
    SLICE_X89Y89         FDRE                                         r  IO_BotUpdt_Sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.456    13.827 r  IO_BotUpdt_Sync_reg/Q
                         net (fo=2, routed)          11.576    25.403    swervolf/gpio_rojobot_i/D[1]
    SLICE_X86Y89         FDCE                                         r  swervolf/gpio_rojobot_i/sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.607    29.402    swervolf/gpio_rojobot_i/clk_core_BUFG
    SLICE_X86Y89         FDCE                                         r  swervolf/gpio_rojobot_i/sync_reg[1]/C
                         clock pessimism              0.071    29.473    
                         clock uncertainty           -0.140    29.333    
    SLICE_X86Y89         FDCE (Setup_fdce_C_D)       -0.081    29.252    swervolf/gpio_rojobot_i/sync_reg[1]
  -------------------------------------------------------------------
                         required time                         29.252    
                         arrival time                         -25.403    
  -------------------------------------------------------------------
                         slack                                  3.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.492ns  (arrival time - required time)
  Source:                 IO_BotUpdt_Sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swervolf/gpio_rojobot_i/sync_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.395ns  (logic 0.141ns (2.614%)  route 5.254ns (97.386%))
  Logic Levels:           0  
  Clock Path Skew:        2.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.929ns
    Source Clock Delay      (SCD):    1.045ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.795     1.045    clk_IBUF
    SLICE_X89Y89         FDRE                                         r  IO_BotUpdt_Sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.141     1.186 r  IO_BotUpdt_Sync_reg/Q
                         net (fo=2, routed)           5.254     6.439    swervolf/gpio_rojobot_i/D[1]
    SLICE_X86Y89         FDCE                                         r  swervolf/gpio_rojobot_i/sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.875     3.929    swervolf/gpio_rojobot_i/clk_core_BUFG
    SLICE_X86Y89         FDCE                                         r  swervolf/gpio_rojobot_i/sync_reg[1]/C
                         clock pessimism             -0.188     3.741    
                         clock uncertainty            0.140     3.881    
    SLICE_X86Y89         FDCE (Hold_fdce_C_D)         0.066     3.947    swervolf/gpio_rojobot_i/sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.947    
                         arrival time                           6.439    
  -------------------------------------------------------------------
                         slack                                  2.492    





---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll0_clkout0
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        4.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        8.818ns  (logic 0.642ns (7.280%)  route 8.176ns (92.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.289ns = ( 29.289 - 20.000 ) 
    Source Clock Delay      (SCD):    6.312ns = ( 16.312 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.616    16.312    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X62Y71         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.518    16.830 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][15]/Q
                         net (fo=1, routed)           8.176    25.006    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][15]
    SLICE_X59Y71         LUT4 (Prop_lut4_I0_O)        0.124    25.130 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[15]_i_1__0/O
                         net (fo=1, routed)           0.000    25.130    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[12]
    SLICE_X59Y71         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.494    29.289    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X59Y71         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/C
                         clock pessimism              0.235    29.524    
                         clock uncertainty           -0.173    29.351    
    SLICE_X59Y71         FDCE (Setup_fdce_C_D)        0.029    29.380    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         29.380    
                         arrival time                         -25.130    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             5.092ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][55]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        8.029ns  (logic 0.718ns (8.943%)  route 7.311ns (91.057%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.283ns = ( 29.283 - 20.000 ) 
    Source Clock Delay      (SCD):    6.306ns = ( 16.306 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.610    16.306    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X57Y71         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.419    16.725 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][55]/Q
                         net (fo=1, routed)           7.311    24.035    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][55]
    SLICE_X56Y72         LUT4 (Prop_lut4_I3_O)        0.299    24.334 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[55]_i_1__0/O
                         net (fo=1, routed)           0.000    24.334    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[52]
    SLICE_X56Y72         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.488    29.283    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X56Y72         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/C
                         clock pessimism              0.235    29.518    
                         clock uncertainty           -0.173    29.345    
    SLICE_X56Y72         FDCE (Setup_fdce_C_D)        0.081    29.426    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]
  -------------------------------------------------------------------
                         required time                         29.426    
                         arrival time                         -24.334    
  -------------------------------------------------------------------
                         slack                                  5.092    

Slack (MET) :             5.146ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][64]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        7.973ns  (logic 0.642ns (8.052%)  route 7.331ns (91.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.283ns = ( 29.283 - 20.000 ) 
    Source Clock Delay      (SCD):    6.306ns = ( 16.306 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.610    16.306    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X58Y73         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.518    16.824 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][64]/Q
                         net (fo=1, routed)           7.331    24.155    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][64]
    SLICE_X56Y72         LUT4 (Prop_lut4_I0_O)        0.124    24.279 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[64]_i_1__0/O
                         net (fo=1, routed)           0.000    24.279    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[61]
    SLICE_X56Y72         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.488    29.283    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X56Y72         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/C
                         clock pessimism              0.235    29.518    
                         clock uncertainty           -0.173    29.345    
    SLICE_X56Y72         FDCE (Setup_fdce_C_D)        0.079    29.424    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]
  -------------------------------------------------------------------
                         required time                         29.424    
                         arrival time                         -24.279    
  -------------------------------------------------------------------
                         slack                                  5.146    

Slack (MET) :             5.276ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][36]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        7.845ns  (logic 0.642ns (8.184%)  route 7.203ns (91.816%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.295ns = ( 29.295 - 20.000 ) 
    Source Clock Delay      (SCD):    6.316ns = ( 16.316 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.620    16.316    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X58Y66         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDRE (Prop_fdre_C_Q)         0.518    16.834 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][36]/Q
                         net (fo=1, routed)           7.203    24.037    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][36]
    SLICE_X58Y65         LUT4 (Prop_lut4_I0_O)        0.124    24.161 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[36]_i_1__0/O
                         net (fo=1, routed)           0.000    24.161    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[33]
    SLICE_X58Y65         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.500    29.295    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X58Y65         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/C
                         clock pessimism              0.235    29.530    
                         clock uncertainty           -0.173    29.357    
    SLICE_X58Y65         FDCE (Setup_fdce_C_D)        0.079    29.436    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]
  -------------------------------------------------------------------
                         required time                         29.436    
                         arrival time                         -24.161    
  -------------------------------------------------------------------
                         slack                                  5.276    

Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        7.526ns  (logic 0.580ns (7.706%)  route 6.946ns (92.294%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.297ns = ( 29.297 - 20.000 ) 
    Source Clock Delay      (SCD):    6.310ns = ( 16.310 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.614    16.310    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X55Y67         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.456    16.766 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][7]/Q
                         net (fo=1, routed)           6.946    23.712    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][7]
    SLICE_X50Y65         LUT4 (Prop_lut4_I3_O)        0.124    23.836 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[7]_i_1__0/O
                         net (fo=1, routed)           0.000    23.836    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[4]
    SLICE_X50Y65         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.502    29.297    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X50Y65         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/C
                         clock pessimism              0.235    29.532    
                         clock uncertainty           -0.173    29.359    
    SLICE_X50Y65         FDCE (Setup_fdce_C_D)        0.081    29.440    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         29.440    
                         arrival time                         -23.836    
  -------------------------------------------------------------------
                         slack                                  5.604    

Slack (MET) :             5.624ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][48]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        7.502ns  (logic 0.580ns (7.731%)  route 6.922ns (92.269%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.286ns = ( 29.286 - 20.000 ) 
    Source Clock Delay      (SCD):    6.302ns = ( 16.302 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.606    16.302    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X55Y72         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.456    16.758 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][48]/Q
                         net (fo=1, routed)           6.922    23.679    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][48]
    SLICE_X56Y70         LUT4 (Prop_lut4_I0_O)        0.124    23.803 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[48]_i_1__0/O
                         net (fo=1, routed)           0.000    23.803    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[45]
    SLICE_X56Y70         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.491    29.286    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X56Y70         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/C
                         clock pessimism              0.235    29.521    
                         clock uncertainty           -0.173    29.348    
    SLICE_X56Y70         FDCE (Setup_fdce_C_D)        0.079    29.427    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]
  -------------------------------------------------------------------
                         required time                         29.427    
                         arrival time                         -23.803    
  -------------------------------------------------------------------
                         slack                                  5.624    

Slack (MET) :             5.835ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        7.294ns  (logic 0.580ns (7.952%)  route 6.714ns (92.048%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.297ns = ( 29.297 - 20.000 ) 
    Source Clock Delay      (SCD):    6.307ns = ( 16.307 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.611    16.307    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X53Y69         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.456    16.763 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][14]/Q
                         net (fo=1, routed)           6.714    23.477    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][14]
    SLICE_X50Y65         LUT4 (Prop_lut4_I0_O)        0.124    23.601 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[14]_i_1__0/O
                         net (fo=1, routed)           0.000    23.601    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[11]
    SLICE_X50Y65         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.502    29.297    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X50Y65         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[14]/C
                         clock pessimism              0.235    29.532    
                         clock uncertainty           -0.173    29.359    
    SLICE_X50Y65         FDCE (Setup_fdce_C_D)        0.077    29.436    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[14]
  -------------------------------------------------------------------
                         required time                         29.436    
                         arrival time                         -23.601    
  -------------------------------------------------------------------
                         slack                                  5.835    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        7.096ns  (logic 0.580ns (8.174%)  route 6.516ns (91.826%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.294ns = ( 29.294 - 20.000 ) 
    Source Clock Delay      (SCD):    6.315ns = ( 16.315 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.619    16.315    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X61Y67         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.456    16.771 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][4]/Q
                         net (fo=1, routed)           6.516    23.287    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][4]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.124    23.411 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000    23.411    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[1]
    SLICE_X60Y66         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.499    29.294    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X60Y66         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/C
                         clock pessimism              0.235    29.529    
                         clock uncertainty           -0.173    29.356    
    SLICE_X60Y66         FDCE (Setup_fdce_C_D)        0.079    29.435    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                         29.435    
                         arrival time                         -23.411    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        7.080ns  (logic 0.580ns (8.192%)  route 6.500ns (91.808%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.290ns = ( 29.290 - 20.000 ) 
    Source Clock Delay      (SCD):    6.313ns = ( 16.313 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.617    16.313    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X59Y68         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68         FDRE (Prop_fdre_C_Q)         0.456    16.769 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][10]/Q
                         net (fo=1, routed)           6.500    23.269    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][10]
    SLICE_X58Y69         LUT4 (Prop_lut4_I0_O)        0.124    23.393 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[10]_i_1__0/O
                         net (fo=1, routed)           0.000    23.393    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[7]
    SLICE_X58Y69         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.495    29.290    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X58Y69         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/C
                         clock pessimism              0.235    29.525    
                         clock uncertainty           -0.173    29.352    
    SLICE_X58Y69         FDCE (Setup_fdce_C_D)        0.077    29.429    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]
  -------------------------------------------------------------------
                         required time                         29.429    
                         arrival time                         -23.393    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][25]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        6.966ns  (logic 0.580ns (8.326%)  route 6.386ns (91.674%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.287ns = ( 29.287 - 20.000 ) 
    Source Clock Delay      (SCD):    6.306ns = ( 16.306 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.610    16.306    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X59Y73         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDRE (Prop_fdre_C_Q)         0.456    16.762 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][25]/Q
                         net (fo=1, routed)           6.386    23.148    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][25]
    SLICE_X58Y72         LUT4 (Prop_lut4_I0_O)        0.124    23.272 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[25]_i_1__0/O
                         net (fo=1, routed)           0.000    23.272    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[22]
    SLICE_X58Y72         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.492    29.287    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X58Y72         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/C
                         clock pessimism              0.235    29.522    
                         clock uncertainty           -0.173    29.349    
    SLICE_X58Y72         FDCE (Setup_fdce_C_D)        0.077    29.426    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]
  -------------------------------------------------------------------
                         required time                         29.426    
                         arrival time                         -23.272    
  -------------------------------------------------------------------
                         slack                                  6.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][35]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.518ns (12.445%)  route 3.644ns (87.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.856ns
    Source Clock Delay      (SCD):    5.955ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241     2.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.494     5.955    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X60Y71         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         FDRE (Prop_fdre_C_Q)         0.418     6.373 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][35]/Q
                         net (fo=1, routed)           3.644    10.017    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][35]
    SLICE_X59Y71         LUT4 (Prop_lut4_I3_O)        0.100    10.117 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[35]_i_1__0/O
                         net (fo=1, routed)           0.000    10.117    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[32]
    SLICE_X59Y71         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.614     9.856    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X59Y71         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/C
                         clock pessimism             -0.235     9.620    
                         clock uncertainty            0.173     9.793    
    SLICE_X59Y71         FDCE (Hold_fdce_C_D)         0.270    10.063    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]
  -------------------------------------------------------------------
                         required time                        -10.063    
                         arrival time                          10.117    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][46]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.578ns (13.630%)  route 3.663ns (86.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.859ns
    Source Clock Delay      (SCD):    5.956ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241     2.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.495     5.956    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X59Y69         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.337     6.293 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][46]/Q
                         net (fo=1, routed)           3.663     9.955    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][46]
    SLICE_X58Y68         LUT4 (Prop_lut4_I3_O)        0.241    10.196 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[46]_i_1__0/O
                         net (fo=1, routed)           0.000    10.196    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[43]
    SLICE_X58Y68         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.617     9.859    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X58Y68         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/C
                         clock pessimism             -0.235     9.623    
                         clock uncertainty            0.173     9.796    
    SLICE_X58Y68         FDCE (Hold_fdce_C_D)         0.331    10.127    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]
  -------------------------------------------------------------------
                         required time                        -10.127    
                         arrival time                          10.196    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][65]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.186ns (8.794%)  route 1.929ns (91.206%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.873ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.552     1.854    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X59Y73         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDRE (Prop_fdre_C_Q)         0.141     1.995 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][65]/Q
                         net (fo=1, routed)           1.929     3.924    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][65]
    SLICE_X58Y74         LUT4 (Prop_lut4_I0_O)        0.045     3.969 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[65]_i_1__0/O
                         net (fo=1, routed)           0.000     3.969    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[62]
    SLICE_X58Y74         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.819     3.873    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X58Y74         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/C
                         clock pessimism             -0.283     3.590    
                         clock uncertainty            0.173     3.762    
    SLICE_X58Y74         FDCE (Hold_fdce_C_D)         0.121     3.883    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]
  -------------------------------------------------------------------
                         required time                         -3.883    
                         arrival time                           3.969    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][67]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 0.624ns (14.655%)  route 3.634ns (85.345%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.853ns
    Source Clock Delay      (SCD):    5.955ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241     2.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.494     5.955    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X60Y71         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         FDRE (Prop_fdre_C_Q)         0.385     6.340 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][67]/Q
                         net (fo=1, routed)           3.634     9.974    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][67]
    SLICE_X58Y72         LUT4 (Prop_lut4_I3_O)        0.239    10.213 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[67]_i_1__0/O
                         net (fo=1, routed)           0.000    10.213    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[64]
    SLICE_X58Y72         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.611     9.853    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X58Y72         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/C
                         clock pessimism             -0.235     9.617    
                         clock uncertainty            0.173     9.790    
    SLICE_X58Y72         FDCE (Hold_fdce_C_D)         0.331    10.121    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]
  -------------------------------------------------------------------
                         required time                        -10.121    
                         arrival time                          10.213    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][44]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 0.518ns (12.137%)  route 3.750ns (87.863%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.862ns
    Source Clock Delay      (SCD):    5.957ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241     2.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.496     5.957    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X60Y68         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDRE (Prop_fdre_C_Q)         0.418     6.375 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][44]/Q
                         net (fo=1, routed)           3.750    10.125    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][44]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.100    10.225 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[44]_i_1__0/O
                         net (fo=1, routed)           0.000    10.225    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[41]
    SLICE_X60Y66         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.620     9.862    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X60Y66         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/C
                         clock pessimism             -0.235     9.626    
                         clock uncertainty            0.173     9.799    
    SLICE_X60Y66         FDCE (Hold_fdce_C_D)         0.333    10.132    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]
  -------------------------------------------------------------------
                         required time                        -10.132    
                         arrival time                          10.225    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][56]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.467ns (11.101%)  route 3.740ns (88.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.867ns
    Source Clock Delay      (SCD):    5.965ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241     2.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.504     5.965    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X61Y60         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.367     6.332 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][56]/Q
                         net (fo=1, routed)           3.740    10.071    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][56]
    SLICE_X59Y61         LUT4 (Prop_lut4_I3_O)        0.100    10.171 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[56]_i_1__0/O
                         net (fo=1, routed)           0.000    10.171    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[53]
    SLICE_X59Y61         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.625     9.867    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X59Y61         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/C
                         clock pessimism             -0.235     9.631    
                         clock uncertainty            0.173     9.804    
    SLICE_X59Y61         FDCE (Hold_fdce_C_D)         0.270    10.074    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]
  -------------------------------------------------------------------
                         required time                        -10.074    
                         arrival time                          10.171    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][21]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.518ns (12.283%)  route 3.699ns (87.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.856ns
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241     2.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.491     5.952    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X60Y73         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDRE (Prop_fdre_C_Q)         0.418     6.370 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][21]/Q
                         net (fo=1, routed)           3.699    10.069    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][21]
    SLICE_X61Y71         LUT4 (Prop_lut4_I3_O)        0.100    10.169 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[21]_i_1__0/O
                         net (fo=1, routed)           0.000    10.169    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[18]
    SLICE_X61Y71         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.614     9.856    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X61Y71         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/C
                         clock pessimism             -0.235     9.620    
                         clock uncertainty            0.173     9.793    
    SLICE_X61Y71         FDCE (Hold_fdce_C_D)         0.269    10.062    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]
  -------------------------------------------------------------------
                         required time                        -10.062    
                         arrival time                          10.169    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][30]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.467ns (10.910%)  route 3.814ns (89.090%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.860ns
    Source Clock Delay      (SCD):    5.954ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241     2.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.493     5.954    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X55Y67         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.367     6.321 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][30]/Q
                         net (fo=1, routed)           3.814    10.134    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][30]
    SLICE_X54Y64         LUT4 (Prop_lut4_I3_O)        0.100    10.234 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[30]_i_1__0/O
                         net (fo=1, routed)           0.000    10.234    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[27]
    SLICE_X54Y64         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.618     9.860    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X54Y64         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/C
                         clock pessimism             -0.235     9.624    
                         clock uncertainty            0.173     9.797    
    SLICE_X54Y64         FDCE (Hold_fdce_C_D)         0.330    10.127    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]
  -------------------------------------------------------------------
                         required time                        -10.127    
                         arrival time                          10.234    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][24]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 0.467ns (10.914%)  route 3.812ns (89.086%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.863ns
    Source Clock Delay      (SCD):    5.962ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241     2.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.501     5.962    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X61Y64         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.367     6.329 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][24]/Q
                         net (fo=1, routed)           3.812    10.141    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][24]
    SLICE_X60Y65         LUT4 (Prop_lut4_I0_O)        0.100    10.241 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[24]_i_1__0/O
                         net (fo=1, routed)           0.000    10.241    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[21]
    SLICE_X60Y65         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.621     9.863    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X60Y65         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/C
                         clock pessimism             -0.235     9.627    
                         clock uncertainty            0.173     9.800    
    SLICE_X60Y65         FDCE (Hold_fdce_C_D)         0.333    10.133    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]
  -------------------------------------------------------------------
                         required time                        -10.133    
                         arrival time                          10.241    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][63]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.246ns (11.495%)  route 1.894ns (88.505%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.873ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.551     1.853    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X60Y74         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.148     2.001 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][63]/Q
                         net (fo=1, routed)           1.894     3.895    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][63]
    SLICE_X58Y74         LUT4 (Prop_lut4_I3_O)        0.098     3.993 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[63]_i_1__0/O
                         net (fo=1, routed)           0.000     3.993    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[60]
    SLICE_X58Y74         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.819     3.873    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X58Y74         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/C
                         clock pessimism             -0.283     3.590    
                         clock uncertainty            0.173     3.762    
    SLICE_X58Y74         FDCE (Hold_fdce_C_D)         0.121     3.883    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]
  -------------------------------------------------------------------
                         required time                         -3.883    
                         arrival time                           3.993    
  -------------------------------------------------------------------
                         slack                                  0.110    





---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       14.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.539ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.411ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        11.267ns  (logic 0.456ns (4.047%)  route 10.811ns (95.953%))
  Logic Levels:           0  
  Clock Path Skew:        5.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.297ns = ( 29.297 - 20.000 ) 
    Source Clock Delay      (SCD):    3.413ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.694     1.694    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.790 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.622     3.413    tap/dtmcs_tck
    SLICE_X29Y76         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.456     3.869 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)          10.811    14.680    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X33Y76         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.502    29.297    tap/clk_core_BUFG
    SLICE_X33Y76         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000    29.297    
                         clock uncertainty           -0.140    29.157    
    SLICE_X33Y76         FDCE (Setup_fdce_C_D)       -0.067    29.090    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         29.090    
                         arrival time                         -14.680    
  -------------------------------------------------------------------
                         slack                                 14.411    

Slack (MET) :             14.918ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        10.571ns  (logic 0.419ns (3.964%)  route 10.152ns (96.036%))
  Logic Levels:           0  
  Clock Path Skew:        5.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.297ns = ( 29.297 - 20.000 ) 
    Source Clock Delay      (SCD):    3.413ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.694     1.694    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.790 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.622     3.413    tap/dtmcs_tck
    SLICE_X29Y76         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.419     3.832 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)          10.152    13.983    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X32Y76         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.502    29.297    tap/clk_core_BUFG
    SLICE_X32Y76         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000    29.297    
                         clock uncertainty           -0.140    29.157    
    SLICE_X32Y76         FDCE (Setup_fdce_C_D)       -0.256    28.901    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         28.901    
                         arrival time                         -13.983    
  -------------------------------------------------------------------
                         slack                                 14.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.539ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 0.141ns (3.207%)  route 4.255ns (96.793%))
  Logic Levels:           0  
  Clock Path Skew:        2.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.879ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.648     0.648    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.558     1.232    tap/dtmcs_tck
    SLICE_X29Y76         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.141     1.373 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)           4.255     5.628    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X33Y76         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.825     3.879    tap/clk_core_BUFG
    SLICE_X33Y76         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000     3.879    
                         clock uncertainty            0.140     4.019    
    SLICE_X33Y76         FDCE (Hold_fdce_C_D)         0.070     4.089    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.089    
                         arrival time                           5.628    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             1.690ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 0.128ns (2.851%)  route 4.362ns (97.149%))
  Logic Levels:           0  
  Clock Path Skew:        2.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.879ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.648     0.648    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.558     1.232    tap/dtmcs_tck
    SLICE_X29Y76         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.128     1.360 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)           4.362     5.721    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X32Y76         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.825     3.879    tap/clk_core_BUFG
    SLICE_X32Y76         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000     3.879    
                         clock uncertainty            0.140     4.019    
    SLICE_X32Y76         FDCE (Hold_fdce_C_D)         0.012     4.031    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.031    
                         arrival time                           5.721    
  -------------------------------------------------------------------
                         slack                                  1.690    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       10.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.687ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        2.413ns  (logic 0.605ns (25.076%)  route 1.808ns (74.924%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 103.044 - 100.000 ) 
    Source Clock Delay      (SCD):    9.880ns = ( 89.880 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.638    89.880    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X41Y98         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDCE (Prop_fdce_C_Q)         0.456    90.336 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/Q
                         net (fo=1, routed)           1.808    92.143    tap/dmi_reg_rdata[1]
    SLICE_X37Y75         LUT3 (Prop_lut3_I0_O)        0.149    92.292 r  tap/dtmcs[3]_i_1/O
                         net (fo=1, routed)           0.000    92.292    tap/dtmcs[3]_i_1_n_0
    SLICE_X37Y75         FDRE                                         r  tap/dtmcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.499   103.044    tap/dtmcs_tck
    SLICE_X37Y75         FDRE                                         r  tap/dtmcs_reg[3]/C
                         clock pessimism              0.000   103.044    
                         clock uncertainty           -0.140   102.904    
    SLICE_X37Y75         FDRE (Setup_fdre_C_D)        0.075   102.979    tap/dtmcs_reg[3]
  -------------------------------------------------------------------
                         required time                        102.979    
                         arrival time                         -92.292    
  -------------------------------------------------------------------
                         slack                                 10.687    

Slack (MET) :             11.074ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.983ns  (logic 0.580ns (29.252%)  route 1.403ns (70.748%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 103.047 - 100.000 ) 
    Source Clock Delay      (SCD):    9.879ns = ( 89.879 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.637    89.879    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X41Y94         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDCE (Prop_fdce_C_Q)         0.456    90.335 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/Q
                         net (fo=1, routed)           1.403    91.737    tap/dmi_reg_rdata[12]
    SLICE_X37Y72         LUT3 (Prop_lut3_I0_O)        0.124    91.861 r  tap/dtmcs[14]_i_1/O
                         net (fo=1, routed)           0.000    91.861    tap/dtmcs[14]_i_1_n_0
    SLICE_X37Y72         FDRE                                         r  tap/dtmcs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.502   103.047    tap/dtmcs_tck
    SLICE_X37Y72         FDRE                                         r  tap/dtmcs_reg[14]/C
                         clock pessimism              0.000   103.047    
                         clock uncertainty           -0.140   102.907    
    SLICE_X37Y72         FDRE (Setup_fdre_C_D)        0.029   102.936    tap/dtmcs_reg[14]
  -------------------------------------------------------------------
                         required time                        102.936    
                         arrival time                         -91.861    
  -------------------------------------------------------------------
                         slack                                 11.074    

Slack (MET) :             11.528ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.592ns  (logic 0.610ns (38.313%)  route 0.982ns (61.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 103.047 - 100.000 ) 
    Source Clock Delay      (SCD):    9.862ns = ( 89.862 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.620    89.862    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X40Y72         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDCE (Prop_fdce_C_Q)         0.456    90.318 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/Q
                         net (fo=1, routed)           0.982    91.300    tap/dmi_reg_rdata[4]
    SLICE_X37Y72         LUT3 (Prop_lut3_I0_O)        0.154    91.454 r  tap/dtmcs[6]_i_1/O
                         net (fo=1, routed)           0.000    91.454    tap/dtmcs[6]_i_1_n_0
    SLICE_X37Y72         FDRE                                         r  tap/dtmcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.502   103.047    tap/dtmcs_tck
    SLICE_X37Y72         FDRE                                         r  tap/dtmcs_reg[6]/C
                         clock pessimism              0.000   103.047    
                         clock uncertainty           -0.140   102.907    
    SLICE_X37Y72         FDRE (Setup_fdre_C_D)        0.075   102.982    tap/dtmcs_reg[6]
  -------------------------------------------------------------------
                         required time                        102.982    
                         arrival time                         -91.454    
  -------------------------------------------------------------------
                         slack                                 11.528    

Slack (MET) :             11.537ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.582ns  (logic 0.608ns (38.422%)  route 0.974ns (61.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 103.044 - 100.000 ) 
    Source Clock Delay      (SCD):    9.860ns = ( 89.860 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.618    89.860    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X37Y74         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDCE (Prop_fdce_C_Q)         0.456    90.316 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/Q
                         net (fo=1, routed)           0.974    91.290    tap/dmi_reg_rdata[7]
    SLICE_X37Y75         LUT3 (Prop_lut3_I0_O)        0.152    91.442 r  tap/dtmcs[9]_i_1/O
                         net (fo=1, routed)           0.000    91.442    tap/dtmcs[9]_i_1_n_0
    SLICE_X37Y75         FDRE                                         r  tap/dtmcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.499   103.044    tap/dtmcs_tck
    SLICE_X37Y75         FDRE                                         r  tap/dtmcs_reg[9]/C
                         clock pessimism              0.000   103.044    
                         clock uncertainty           -0.140   102.904    
    SLICE_X37Y75         FDRE (Setup_fdre_C_D)        0.075   102.979    tap/dtmcs_reg[9]
  -------------------------------------------------------------------
                         required time                        102.979    
                         arrival time                         -91.442    
  -------------------------------------------------------------------
                         slack                                 11.537    

Slack (MET) :             11.539ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.580ns  (logic 0.610ns (38.605%)  route 0.970ns (61.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 103.044 - 100.000 ) 
    Source Clock Delay      (SCD):    9.860ns = ( 89.860 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.618    89.860    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X37Y74         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDCE (Prop_fdce_C_Q)         0.456    90.316 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/Q
                         net (fo=1, routed)           0.970    91.286    tap/dmi_reg_rdata[0]
    SLICE_X37Y75         LUT3 (Prop_lut3_I0_O)        0.154    91.440 r  tap/dtmcs[2]_i_1/O
                         net (fo=1, routed)           0.000    91.440    tap/dtmcs[2]_i_1_n_0
    SLICE_X37Y75         FDRE                                         r  tap/dtmcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.499   103.044    tap/dtmcs_tck
    SLICE_X37Y75         FDRE                                         r  tap/dtmcs_reg[2]/C
                         clock pessimism              0.000   103.044    
                         clock uncertainty           -0.140   102.904    
    SLICE_X37Y75         FDRE (Setup_fdre_C_D)        0.075   102.979    tap/dtmcs_reg[2]
  -------------------------------------------------------------------
                         required time                        102.979    
                         arrival time                         -91.440    
  -------------------------------------------------------------------
                         slack                                 11.539    

Slack (MET) :             11.558ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.513ns  (logic 0.580ns (38.331%)  route 0.933ns (61.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 103.047 - 100.000 ) 
    Source Clock Delay      (SCD):    9.867ns = ( 89.867 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.625    89.867    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X36Y70         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.456    90.323 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/Q
                         net (fo=1, routed)           0.933    91.256    tap/dmi_reg_rdata[21]
    SLICE_X35Y72         LUT3 (Prop_lut3_I0_O)        0.124    91.380 r  tap/dtmcs[23]_i_1/O
                         net (fo=1, routed)           0.000    91.380    tap/dtmcs[23]_i_1_n_0
    SLICE_X35Y72         FDRE                                         r  tap/dtmcs_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.502   103.047    tap/dtmcs_tck
    SLICE_X35Y72         FDRE                                         r  tap/dtmcs_reg[23]/C
                         clock pessimism              0.000   103.047    
                         clock uncertainty           -0.140   102.907    
    SLICE_X35Y72         FDRE (Setup_fdre_C_D)        0.031   102.938    tap/dtmcs_reg[23]
  -------------------------------------------------------------------
                         required time                        102.938    
                         arrival time                         -91.380    
  -------------------------------------------------------------------
                         slack                                 11.558    

Slack (MET) :             11.585ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.533ns  (logic 0.608ns (39.672%)  route 0.925ns (60.328%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 103.047 - 100.000 ) 
    Source Clock Delay      (SCD):    9.865ns = ( 89.865 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.623    89.865    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X39Y71         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDCE (Prop_fdce_C_Q)         0.456    90.321 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/Q
                         net (fo=1, routed)           0.925    91.245    tap/dmi_reg_rdata[23]
    SLICE_X35Y72         LUT3 (Prop_lut3_I0_O)        0.152    91.397 r  tap/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000    91.397    tap/dtmcs[25]_i_1_n_0
    SLICE_X35Y72         FDRE                                         r  tap/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.502   103.047    tap/dtmcs_tck
    SLICE_X35Y72         FDRE                                         r  tap/dtmcs_reg[25]/C
                         clock pessimism              0.000   103.047    
                         clock uncertainty           -0.140   102.907    
    SLICE_X35Y72         FDRE (Setup_fdre_C_D)        0.075   102.982    tap/dtmcs_reg[25]
  -------------------------------------------------------------------
                         required time                        102.982    
                         arrival time                         -91.397    
  -------------------------------------------------------------------
                         slack                                 11.585    

Slack (MET) :             11.595ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.525ns  (logic 0.670ns (43.930%)  route 0.855ns (56.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 103.044 - 100.000 ) 
    Source Clock Delay      (SCD):    9.859ns = ( 89.859 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.617    89.859    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X38Y74         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDCE (Prop_fdce_C_Q)         0.518    90.377 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/Q
                         net (fo=1, routed)           0.855    91.232    tap/dmi_reg_rdata[10]
    SLICE_X37Y75         LUT3 (Prop_lut3_I0_O)        0.152    91.384 r  tap/dtmcs[12]_i_1/O
                         net (fo=1, routed)           0.000    91.384    tap/dtmcs[12]_i_1_n_0
    SLICE_X37Y75         FDRE                                         r  tap/dtmcs_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.499   103.044    tap/dtmcs_tck
    SLICE_X37Y75         FDRE                                         r  tap/dtmcs_reg[12]/C
                         clock pessimism              0.000   103.044    
                         clock uncertainty           -0.140   102.904    
    SLICE_X37Y75         FDRE (Setup_fdre_C_D)        0.075   102.979    tap/dtmcs_reg[12]
  -------------------------------------------------------------------
                         required time                        102.979    
                         arrival time                         -91.384    
  -------------------------------------------------------------------
                         slack                                 11.595    

Slack (MET) :             11.619ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.453ns  (logic 0.580ns (39.905%)  route 0.873ns (60.094%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 103.044 - 100.000 ) 
    Source Clock Delay      (SCD):    9.861ns = ( 89.861 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.619    89.861    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X40Y73         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDCE (Prop_fdce_C_Q)         0.456    90.317 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/Q
                         net (fo=1, routed)           0.873    91.190    tap/dmi_reg_rdata[8]
    SLICE_X37Y75         LUT3 (Prop_lut3_I0_O)        0.124    91.314 r  tap/dtmcs[10]_i_1/O
                         net (fo=1, routed)           0.000    91.314    tap/dtmcs[10]_i_1_n_0
    SLICE_X37Y75         FDRE                                         r  tap/dtmcs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.499   103.044    tap/dtmcs_tck
    SLICE_X37Y75         FDRE                                         r  tap/dtmcs_reg[10]/C
                         clock pessimism              0.000   103.044    
                         clock uncertainty           -0.140   102.904    
    SLICE_X37Y75         FDRE (Setup_fdre_C_D)        0.029   102.933    tap/dtmcs_reg[10]
  -------------------------------------------------------------------
                         required time                        102.933    
                         arrival time                         -91.314    
  -------------------------------------------------------------------
                         slack                                 11.619    

Slack (MET) :             11.629ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.448ns  (logic 0.580ns (40.051%)  route 0.868ns (59.949%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 103.044 - 100.000 ) 
    Source Clock Delay      (SCD):    9.859ns = ( 89.859 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.617    89.859    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X39Y74         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDCE (Prop_fdce_C_Q)         0.456    90.315 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/Q
                         net (fo=1, routed)           0.868    91.183    tap/dmi_reg_rdata[16]
    SLICE_X37Y75         LUT3 (Prop_lut3_I0_O)        0.124    91.307 r  tap/dtmcs[18]_i_1/O
                         net (fo=1, routed)           0.000    91.307    tap/dtmcs[18]_i_1_n_0
    SLICE_X37Y75         FDRE                                         r  tap/dtmcs_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.499   103.044    tap/dtmcs_tck
    SLICE_X37Y75         FDRE                                         r  tap/dtmcs_reg[18]/C
                         clock pessimism              0.000   103.044    
                         clock uncertainty           -0.140   102.904    
    SLICE_X37Y75         FDRE (Setup_fdre_C_D)        0.032   102.936    tap/dtmcs_reg[18]
  -------------------------------------------------------------------
                         required time                        102.936    
                         arrival time                         -91.307    
  -------------------------------------------------------------------
                         slack                                 11.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.458ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.630%)  route 0.137ns (42.370%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.556     3.005    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X36Y73         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDCE (Prop_fdce_C_Q)         0.141     3.146 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/Q
                         net (fo=1, routed)           0.137     3.283    tap/dmi_reg_rdata[28]
    SLICE_X34Y72         LUT3 (Prop_lut3_I0_O)        0.045     3.328 r  tap/dtmcs[30]_i_1/O
                         net (fo=1, routed)           0.000     3.328    tap/dtmcs[30]_i_1_n_0
    SLICE_X34Y72         FDRE                                         r  tap/dtmcs_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.826     1.609    tap/dtmcs_tck
    SLICE_X34Y72         FDRE                                         r  tap/dtmcs_reg[30]/C
                         clock pessimism              0.000     1.609    
                         clock uncertainty            0.140     1.749    
    SLICE_X34Y72         FDRE (Hold_fdre_C_D)         0.121     1.870    tap/dtmcs_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           3.328    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.489ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.503%)  route 0.168ns (47.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.556     3.005    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X36Y73         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDCE (Prop_fdce_C_Q)         0.141     3.146 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[30]/Q
                         net (fo=1, routed)           0.168     3.314    tap/dmi_reg_rdata[30]
    SLICE_X34Y72         LUT3 (Prop_lut3_I0_O)        0.045     3.359 r  tap/dtmcs[32]_i_1/O
                         net (fo=1, routed)           0.000     3.359    tap/dtmcs[32]_i_1_n_0
    SLICE_X34Y72         FDRE                                         r  tap/dtmcs_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.826     1.609    tap/dtmcs_tck
    SLICE_X34Y72         FDRE                                         r  tap/dtmcs_reg[32]/C
                         clock pessimism              0.000     1.609    
                         clock uncertainty            0.140     1.749    
    SLICE_X34Y72         FDRE (Hold_fdre_C_D)         0.121     1.870    tap/dtmcs_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           3.359    
  -------------------------------------------------------------------
                         slack                                  1.489    

Slack (MET) :             1.491ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.200%)  route 0.139ns (42.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.558     3.007    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X37Y71         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDCE (Prop_fdce_C_Q)         0.141     3.148 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[17]/Q
                         net (fo=1, routed)           0.139     3.287    tap/dmi_reg_rdata[17]
    SLICE_X37Y72         LUT3 (Prop_lut3_I0_O)        0.045     3.332 r  tap/dtmcs[19]_i_1/O
                         net (fo=1, routed)           0.000     3.332    tap/dtmcs[19]_i_1_n_0
    SLICE_X37Y72         FDRE                                         r  tap/dtmcs_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.826     1.609    tap/dtmcs_tck
    SLICE_X37Y72         FDRE                                         r  tap/dtmcs_reg[19]/C
                         clock pessimism              0.000     1.609    
                         clock uncertainty            0.140     1.749    
    SLICE_X37Y72         FDRE (Hold_fdre_C_D)         0.092     1.841    tap/dtmcs_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           3.332    
  -------------------------------------------------------------------
                         slack                                  1.491    

Slack (MET) :             1.535ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.487%)  route 0.182ns (49.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.558     3.007    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X37Y71         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDCE (Prop_fdce_C_Q)         0.141     3.148 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/Q
                         net (fo=1, routed)           0.182     3.330    tap/dmi_reg_rdata[22]
    SLICE_X35Y72         LUT3 (Prop_lut3_I0_O)        0.045     3.375 r  tap/dtmcs[24]_i_1/O
                         net (fo=1, routed)           0.000     3.375    tap/dtmcs[24]_i_1_n_0
    SLICE_X35Y72         FDRE                                         r  tap/dtmcs_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.826     1.609    tap/dtmcs_tck
    SLICE_X35Y72         FDRE                                         r  tap/dtmcs_reg[24]/C
                         clock pessimism              0.000     1.609    
                         clock uncertainty            0.140     1.749    
    SLICE_X35Y72         FDRE (Hold_fdre_C_D)         0.092     1.841    tap/dtmcs_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           3.375    
  -------------------------------------------------------------------
                         slack                                  1.535    

Slack (MET) :             1.537ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.209ns (51.968%)  route 0.193ns (48.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.556     3.005    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X34Y73         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDCE (Prop_fdce_C_Q)         0.164     3.169 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/Q
                         net (fo=1, routed)           0.193     3.362    tap/dmi_reg_rdata[25]
    SLICE_X34Y72         LUT3 (Prop_lut3_I0_O)        0.045     3.407 r  tap/dtmcs[27]_i_1/O
                         net (fo=1, routed)           0.000     3.407    tap/dtmcs[27]_i_1_n_0
    SLICE_X34Y72         FDRE                                         r  tap/dtmcs_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.826     1.609    tap/dtmcs_tck
    SLICE_X34Y72         FDRE                                         r  tap/dtmcs_reg[27]/C
                         clock pessimism              0.000     1.609    
                         clock uncertainty            0.140     1.749    
    SLICE_X34Y72         FDRE (Hold_fdre_C_D)         0.121     1.870    tap/dtmcs_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           3.407    
  -------------------------------------------------------------------
                         slack                                  1.537    

Slack (MET) :             1.540ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.517%)  route 0.190ns (50.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.556     3.005    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X41Y72         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDCE (Prop_fdce_C_Q)         0.141     3.146 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/Q
                         net (fo=1, routed)           0.190     3.335    tap/dmi_reg_rdata[3]
    SLICE_X37Y72         LUT3 (Prop_lut3_I0_O)        0.045     3.380 r  tap/dtmcs[5]_i_1/O
                         net (fo=1, routed)           0.000     3.380    tap/dtmcs[5]_i_1_n_0
    SLICE_X37Y72         FDRE                                         r  tap/dtmcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.826     1.609    tap/dtmcs_tck
    SLICE_X37Y72         FDRE                                         r  tap/dtmcs_reg[5]/C
                         clock pessimism              0.000     1.609    
                         clock uncertainty            0.140     1.749    
    SLICE_X37Y72         FDRE (Hold_fdre_C_D)         0.092     1.841    tap/dtmcs_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           3.380    
  -------------------------------------------------------------------
                         slack                                  1.540    

Slack (MET) :             1.544ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.183ns (46.544%)  route 0.210ns (53.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.558     3.007    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X37Y71         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDCE (Prop_fdce_C_Q)         0.141     3.148 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/Q
                         net (fo=1, routed)           0.210     3.358    tap/dmi_reg_rdata[18]
    SLICE_X37Y72         LUT3 (Prop_lut3_I0_O)        0.042     3.400 r  tap/dtmcs[20]_i_1/O
                         net (fo=1, routed)           0.000     3.400    tap/dtmcs[20]_i_1_n_0
    SLICE_X37Y72         FDRE                                         r  tap/dtmcs_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.826     1.609    tap/dtmcs_tck
    SLICE_X37Y72         FDRE                                         r  tap/dtmcs_reg[20]/C
                         clock pessimism              0.000     1.609    
                         clock uncertainty            0.140     1.749    
    SLICE_X37Y72         FDRE (Hold_fdre_C_D)         0.107     1.856    tap/dtmcs_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           3.400    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.555ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.190ns (44.199%)  route 0.240ns (55.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.556     3.005    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X36Y73         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDCE (Prop_fdce_C_Q)         0.141     3.146 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/Q
                         net (fo=1, routed)           0.240     3.386    tap/dmi_reg_rdata[29]
    SLICE_X34Y72         LUT3 (Prop_lut3_I0_O)        0.049     3.435 r  tap/dtmcs[31]_i_1/O
                         net (fo=1, routed)           0.000     3.435    tap/dtmcs[31]_i_1_n_0
    SLICE_X34Y72         FDRE                                         r  tap/dtmcs_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.826     1.609    tap/dtmcs_tck
    SLICE_X34Y72         FDRE                                         r  tap/dtmcs_reg[31]/C
                         clock pessimism              0.000     1.609    
                         clock uncertainty            0.140     1.749    
    SLICE_X34Y72         FDRE (Hold_fdre_C_D)         0.131     1.880    tap/dtmcs_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           3.435    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.555ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.188ns (43.925%)  route 0.240ns (56.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.558     3.007    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X36Y72         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDCE (Prop_fdce_C_Q)         0.141     3.148 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/Q
                         net (fo=1, routed)           0.240     3.388    tap/dmi_reg_rdata[31]
    SLICE_X34Y72         LUT3 (Prop_lut3_I0_O)        0.047     3.435 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000     3.435    tap/dtmcs[33]_i_2_n_0
    SLICE_X34Y72         FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.826     1.609    tap/dtmcs_tck
    SLICE_X34Y72         FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.000     1.609    
                         clock uncertainty            0.140     1.749    
    SLICE_X34Y72         FDRE (Hold_fdre_C_D)         0.131     1.880    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           3.435    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.580ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.185ns (40.817%)  route 0.268ns (59.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.558     3.007    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X36Y71         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDCE (Prop_fdce_C_Q)         0.141     3.148 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/Q
                         net (fo=1, routed)           0.268     3.416    tap/dmi_reg_rdata[14]
    SLICE_X34Y72         LUT3 (Prop_lut3_I0_O)        0.044     3.460 r  tap/dtmcs[16]_i_1/O
                         net (fo=1, routed)           0.000     3.460    tap/dtmcs[16]_i_1_n_0
    SLICE_X34Y72         FDRE                                         r  tap/dtmcs_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.826     1.609    tap/dtmcs_tck
    SLICE_X34Y72         FDRE                                         r  tap/dtmcs_reg[16]/C
                         clock pessimism              0.000     1.609    
                         clock uncertainty            0.140     1.749    
    SLICE_X34Y72         FDRE (Hold_fdre_C_D)         0.131     1.880    tap/dtmcs_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           3.460    
  -------------------------------------------------------------------
                         slack                                  1.580    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        0.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/receiver/fifo_rx/bottom_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.965ns  (logic 0.456ns (2.404%)  route 18.509ns (97.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.390ns = ( 29.390 - 20.000 ) 
    Source Clock Delay      (SCD):    9.966ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.724     9.966    clk_gen/clk_core_BUFG
    SLICE_X0Y99          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456    10.422 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3646, routed)       18.509    28.930    swervolf/uart16550_0/regs/receiver/fifo_rx/rst_core
    SLICE_X84Y71         FDCE                                         f  swervolf/uart16550_0/regs/receiver/fifo_rx/bottom_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.595    29.390    swervolf/uart16550_0/regs/receiver/fifo_rx/clk_core_BUFG
    SLICE_X84Y71         FDCE                                         r  swervolf/uart16550_0/regs/receiver/fifo_rx/bottom_reg[0]/C
                         clock pessimism              0.454    29.845    
                         clock uncertainty           -0.062    29.782    
    SLICE_X84Y71         FDCE (Recov_fdce_C_CLR)     -0.319    29.463    swervolf/uart16550_0/regs/receiver/fifo_rx/bottom_reg[0]
  -------------------------------------------------------------------
                         required time                         29.463    
                         arrival time                         -28.930    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.826ns  (logic 0.456ns (2.422%)  route 18.370ns (97.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.391ns = ( 29.391 - 20.000 ) 
    Source Clock Delay      (SCD):    9.966ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.724     9.966    clk_gen/clk_core_BUFG
    SLICE_X0Y99          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456    10.422 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3646, routed)       18.370    28.792    swervolf/uart16550_0/regs/receiver/fifo_rx/rst_core
    SLICE_X85Y70         FDCE                                         f  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.596    29.391    swervolf/uart16550_0/regs/receiver/fifo_rx/clk_core_BUFG
    SLICE_X85Y70         FDCE                                         r  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[1][0]/C
                         clock pessimism              0.454    29.846    
                         clock uncertainty           -0.062    29.783    
    SLICE_X85Y70         FDCE (Recov_fdce_C_CLR)     -0.405    29.378    swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[1][0]
  -------------------------------------------------------------------
                         required time                         29.378    
                         arrival time                         -28.792    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[1][1]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.826ns  (logic 0.456ns (2.422%)  route 18.370ns (97.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.391ns = ( 29.391 - 20.000 ) 
    Source Clock Delay      (SCD):    9.966ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.724     9.966    clk_gen/clk_core_BUFG
    SLICE_X0Y99          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456    10.422 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3646, routed)       18.370    28.792    swervolf/uart16550_0/regs/receiver/fifo_rx/rst_core
    SLICE_X85Y70         FDCE                                         f  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.596    29.391    swervolf/uart16550_0/regs/receiver/fifo_rx/clk_core_BUFG
    SLICE_X85Y70         FDCE                                         r  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[1][1]/C
                         clock pessimism              0.454    29.846    
                         clock uncertainty           -0.062    29.783    
    SLICE_X85Y70         FDCE (Recov_fdce_C_CLR)     -0.405    29.378    swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[1][1]
  -------------------------------------------------------------------
                         required time                         29.378    
                         arrival time                         -28.792    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/receiver/fifo_rx/bottom_reg[3]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.826ns  (logic 0.456ns (2.422%)  route 18.370ns (97.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.391ns = ( 29.391 - 20.000 ) 
    Source Clock Delay      (SCD):    9.966ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.724     9.966    clk_gen/clk_core_BUFG
    SLICE_X0Y99          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456    10.422 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3646, routed)       18.370    28.792    swervolf/uart16550_0/regs/receiver/fifo_rx/rst_core
    SLICE_X84Y70         FDCE                                         f  swervolf/uart16550_0/regs/receiver/fifo_rx/bottom_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.596    29.391    swervolf/uart16550_0/regs/receiver/fifo_rx/clk_core_BUFG
    SLICE_X84Y70         FDCE                                         r  swervolf/uart16550_0/regs/receiver/fifo_rx/bottom_reg[3]/C
                         clock pessimism              0.454    29.846    
                         clock uncertainty           -0.062    29.783    
    SLICE_X84Y70         FDCE (Recov_fdce_C_CLR)     -0.361    29.422    swervolf/uart16550_0/regs/receiver/fifo_rx/bottom_reg[3]
  -------------------------------------------------------------------
                         required time                         29.422    
                         arrival time                         -28.792    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/receiver/fifo_rx/bottom_reg[1]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.826ns  (logic 0.456ns (2.422%)  route 18.370ns (97.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.391ns = ( 29.391 - 20.000 ) 
    Source Clock Delay      (SCD):    9.966ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.724     9.966    clk_gen/clk_core_BUFG
    SLICE_X0Y99          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456    10.422 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3646, routed)       18.370    28.792    swervolf/uart16550_0/regs/receiver/fifo_rx/rst_core
    SLICE_X84Y70         FDCE                                         f  swervolf/uart16550_0/regs/receiver/fifo_rx/bottom_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.596    29.391    swervolf/uart16550_0/regs/receiver/fifo_rx/clk_core_BUFG
    SLICE_X84Y70         FDCE                                         r  swervolf/uart16550_0/regs/receiver/fifo_rx/bottom_reg[1]/C
                         clock pessimism              0.454    29.846    
                         clock uncertainty           -0.062    29.783    
    SLICE_X84Y70         FDCE (Recov_fdce_C_CLR)     -0.319    29.464    swervolf/uart16550_0/regs/receiver/fifo_rx/bottom_reg[1]
  -------------------------------------------------------------------
                         required time                         29.464    
                         arrival time                         -28.792    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/receiver/fifo_rx/bottom_reg[2]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.826ns  (logic 0.456ns (2.422%)  route 18.370ns (97.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.391ns = ( 29.391 - 20.000 ) 
    Source Clock Delay      (SCD):    9.966ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.724     9.966    clk_gen/clk_core_BUFG
    SLICE_X0Y99          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456    10.422 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3646, routed)       18.370    28.792    swervolf/uart16550_0/regs/receiver/fifo_rx/rst_core
    SLICE_X84Y70         FDCE                                         f  swervolf/uart16550_0/regs/receiver/fifo_rx/bottom_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.596    29.391    swervolf/uart16550_0/regs/receiver/fifo_rx/clk_core_BUFG
    SLICE_X84Y70         FDCE                                         r  swervolf/uart16550_0/regs/receiver/fifo_rx/bottom_reg[2]/C
                         clock pessimism              0.454    29.846    
                         clock uncertainty           -0.062    29.783    
    SLICE_X84Y70         FDCE (Recov_fdce_C_CLR)     -0.319    29.464    swervolf/uart16550_0/regs/receiver/fifo_rx/bottom_reg[2]
  -------------------------------------------------------------------
                         required time                         29.464    
                         arrival time                         -28.792    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[1][2]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.671ns  (logic 0.456ns (2.442%)  route 18.215ns (97.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.391ns = ( 29.391 - 20.000 ) 
    Source Clock Delay      (SCD):    9.966ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.724     9.966    clk_gen/clk_core_BUFG
    SLICE_X0Y99          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456    10.422 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3646, routed)       18.215    28.636    swervolf/uart16550_0/regs/receiver/fifo_rx/rst_core
    SLICE_X84Y69         FDCE                                         f  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.596    29.391    swervolf/uart16550_0/regs/receiver/fifo_rx/clk_core_BUFG
    SLICE_X84Y69         FDCE                                         r  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[1][2]/C
                         clock pessimism              0.454    29.846    
                         clock uncertainty           -0.062    29.783    
    SLICE_X84Y69         FDCE (Recov_fdce_C_CLR)     -0.319    29.464    swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[1][2]
  -------------------------------------------------------------------
                         required time                         29.464    
                         arrival time                         -28.636    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[5][2]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.671ns  (logic 0.456ns (2.442%)  route 18.215ns (97.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.391ns = ( 29.391 - 20.000 ) 
    Source Clock Delay      (SCD):    9.966ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.724     9.966    clk_gen/clk_core_BUFG
    SLICE_X0Y99          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456    10.422 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3646, routed)       18.215    28.636    swervolf/uart16550_0/regs/receiver/fifo_rx/rst_core
    SLICE_X84Y69         FDCE                                         f  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[5][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.596    29.391    swervolf/uart16550_0/regs/receiver/fifo_rx/clk_core_BUFG
    SLICE_X84Y69         FDCE                                         r  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[5][2]/C
                         clock pessimism              0.454    29.846    
                         clock uncertainty           -0.062    29.783    
    SLICE_X84Y69         FDCE (Recov_fdce_C_CLR)     -0.319    29.464    swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[5][2]
  -------------------------------------------------------------------
                         required time                         29.464    
                         arrival time                         -28.636    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/gpio_module/ext_pad_s_reg[14]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.555ns  (logic 0.456ns (2.458%)  route 18.099ns (97.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.378ns = ( 29.378 - 20.000 ) 
    Source Clock Delay      (SCD):    9.966ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.724     9.966    clk_gen/clk_core_BUFG
    SLICE_X0Y99          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456    10.422 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3646, routed)       18.099    28.521    swervolf/gpio_module/rst_core
    SLICE_X81Y75         FDCE                                         f  swervolf/gpio_module/ext_pad_s_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.583    29.378    swervolf/gpio_module/clk_core_BUFG
    SLICE_X81Y75         FDCE                                         r  swervolf/gpio_module/ext_pad_s_reg[14]/C
                         clock pessimism              0.454    29.833    
                         clock uncertainty           -0.062    29.770    
    SLICE_X81Y75         FDCE (Recov_fdce_C_CLR)     -0.405    29.365    swervolf/gpio_module/ext_pad_s_reg[14]
  -------------------------------------------------------------------
                         required time                         29.365    
                         arrival time                         -28.521    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/gpio_module/rgpio_in_reg[14]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.555ns  (logic 0.456ns (2.458%)  route 18.099ns (97.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.378ns = ( 29.378 - 20.000 ) 
    Source Clock Delay      (SCD):    9.966ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.724     9.966    clk_gen/clk_core_BUFG
    SLICE_X0Y99          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456    10.422 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3646, routed)       18.099    28.521    swervolf/gpio_module/rst_core
    SLICE_X81Y75         FDCE                                         f  swervolf/gpio_module/rgpio_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       1.583    29.378    swervolf/gpio_module/clk_core_BUFG
    SLICE_X81Y75         FDCE                                         r  swervolf/gpio_module/rgpio_in_reg[14]/C
                         clock pessimism              0.454    29.833    
                         clock uncertainty           -0.062    29.770    
    SLICE_X81Y75         FDCE (Recov_fdce_C_CLR)     -0.405    29.365    swervolf/gpio_module/rgpio_in_reg[14]
  -------------------------------------------------------------------
                         required time                         29.365    
                         arrival time                         -28.521    
  -------------------------------------------------------------------
                         slack                                  0.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_cntr_reg[10]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.141ns (10.768%)  route 1.168ns (89.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.552ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.603     3.052    clk_gen/clk_core_BUFG
    SLICE_X0Y99          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     3.193 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3646, routed)        1.168     4.361    swervolf/timer_ptc/rst_core
    SLICE_X73Y82         FDCE                                         f  swervolf/timer_ptc/rptc_cntr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.240     3.710    swervolf/timer_ptc/clk_core
    SLICE_X51Y81         LUT3 (Prop_lut3_I2_O)        0.056     3.766 r  swervolf/timer_ptc/rptc_cntr[31]_i_3/O
                         net (fo=32, routed)          0.786     4.552    swervolf/timer_ptc/cntr_clk
    SLICE_X73Y82         FDCE                                         r  swervolf/timer_ptc/rptc_cntr_reg[10]/C
                         clock pessimism             -0.556     3.996    
    SLICE_X73Y82         FDCE (Remov_fdce_C_CLR)     -0.092     3.904    swervolf/timer_ptc/rptc_cntr_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.904    
                         arrival time                           4.361    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_cntr_reg[19]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.141ns (10.768%)  route 1.168ns (89.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.552ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.603     3.052    clk_gen/clk_core_BUFG
    SLICE_X0Y99          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     3.193 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3646, routed)        1.168     4.361    swervolf/timer_ptc/rst_core
    SLICE_X73Y82         FDCE                                         f  swervolf/timer_ptc/rptc_cntr_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.240     3.710    swervolf/timer_ptc/clk_core
    SLICE_X51Y81         LUT3 (Prop_lut3_I2_O)        0.056     3.766 r  swervolf/timer_ptc/rptc_cntr[31]_i_3/O
                         net (fo=32, routed)          0.786     4.552    swervolf/timer_ptc/cntr_clk
    SLICE_X73Y82         FDCE                                         r  swervolf/timer_ptc/rptc_cntr_reg[19]/C
                         clock pessimism             -0.556     3.996    
    SLICE_X73Y82         FDCE (Remov_fdce_C_CLR)     -0.092     3.904    swervolf/timer_ptc/rptc_cntr_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.904    
                         arrival time                           4.361    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_cntr_reg[21]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.141ns (10.768%)  route 1.168ns (89.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.552ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.603     3.052    clk_gen/clk_core_BUFG
    SLICE_X0Y99          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     3.193 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3646, routed)        1.168     4.361    swervolf/timer_ptc/rst_core
    SLICE_X73Y82         FDCE                                         f  swervolf/timer_ptc/rptc_cntr_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.240     3.710    swervolf/timer_ptc/clk_core
    SLICE_X51Y81         LUT3 (Prop_lut3_I2_O)        0.056     3.766 r  swervolf/timer_ptc/rptc_cntr[31]_i_3/O
                         net (fo=32, routed)          0.786     4.552    swervolf/timer_ptc/cntr_clk
    SLICE_X73Y82         FDCE                                         r  swervolf/timer_ptc/rptc_cntr_reg[21]/C
                         clock pessimism             -0.556     3.996    
    SLICE_X73Y82         FDCE (Remov_fdce_C_CLR)     -0.092     3.904    swervolf/timer_ptc/rptc_cntr_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.904    
                         arrival time                           4.361    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_cntr_reg[22]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.141ns (10.768%)  route 1.168ns (89.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.552ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.603     3.052    clk_gen/clk_core_BUFG
    SLICE_X0Y99          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     3.193 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3646, routed)        1.168     4.361    swervolf/timer_ptc/rst_core
    SLICE_X73Y82         FDCE                                         f  swervolf/timer_ptc/rptc_cntr_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.240     3.710    swervolf/timer_ptc/clk_core
    SLICE_X51Y81         LUT3 (Prop_lut3_I2_O)        0.056     3.766 r  swervolf/timer_ptc/rptc_cntr[31]_i_3/O
                         net (fo=32, routed)          0.786     4.552    swervolf/timer_ptc/cntr_clk
    SLICE_X73Y82         FDCE                                         r  swervolf/timer_ptc/rptc_cntr_reg[22]/C
                         clock pessimism             -0.556     3.996    
    SLICE_X73Y82         FDCE (Remov_fdce_C_CLR)     -0.092     3.904    swervolf/timer_ptc/rptc_cntr_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.904    
                         arrival time                           4.361    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_cntr_reg[16]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.141ns (10.473%)  route 1.205ns (89.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.486ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.603     3.052    clk_gen/clk_core_BUFG
    SLICE_X0Y99          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     3.193 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3646, routed)        1.205     4.398    swervolf/timer_ptc/rst_core
    SLICE_X71Y80         FDCE                                         f  swervolf/timer_ptc/rptc_cntr_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.240     3.710    swervolf/timer_ptc/clk_core
    SLICE_X51Y81         LUT3 (Prop_lut3_I2_O)        0.056     3.766 r  swervolf/timer_ptc/rptc_cntr[31]_i_3/O
                         net (fo=32, routed)          0.721     4.486    swervolf/timer_ptc/cntr_clk
    SLICE_X71Y80         FDCE                                         r  swervolf/timer_ptc/rptc_cntr_reg[16]/C
                         clock pessimism             -0.556     3.930    
    SLICE_X71Y80         FDCE (Remov_fdce_C_CLR)     -0.092     3.838    swervolf/timer_ptc/rptc_cntr_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.838    
                         arrival time                           4.398    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_cntr_reg[17]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.141ns (10.473%)  route 1.205ns (89.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.486ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.603     3.052    clk_gen/clk_core_BUFG
    SLICE_X0Y99          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     3.193 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3646, routed)        1.205     4.398    swervolf/timer_ptc/rst_core
    SLICE_X71Y80         FDCE                                         f  swervolf/timer_ptc/rptc_cntr_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.240     3.710    swervolf/timer_ptc/clk_core
    SLICE_X51Y81         LUT3 (Prop_lut3_I2_O)        0.056     3.766 r  swervolf/timer_ptc/rptc_cntr[31]_i_3/O
                         net (fo=32, routed)          0.721     4.486    swervolf/timer_ptc/cntr_clk
    SLICE_X71Y80         FDCE                                         r  swervolf/timer_ptc/rptc_cntr_reg[17]/C
                         clock pessimism             -0.556     3.930    
    SLICE_X71Y80         FDCE (Remov_fdce_C_CLR)     -0.092     3.838    swervolf/timer_ptc/rptc_cntr_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.838    
                         arrival time                           4.398    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_cntr_reg[20]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.141ns (10.473%)  route 1.205ns (89.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.486ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.603     3.052    clk_gen/clk_core_BUFG
    SLICE_X0Y99          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     3.193 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3646, routed)        1.205     4.398    swervolf/timer_ptc/rst_core
    SLICE_X71Y80         FDCE                                         f  swervolf/timer_ptc/rptc_cntr_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.240     3.710    swervolf/timer_ptc/clk_core
    SLICE_X51Y81         LUT3 (Prop_lut3_I2_O)        0.056     3.766 r  swervolf/timer_ptc/rptc_cntr[31]_i_3/O
                         net (fo=32, routed)          0.721     4.486    swervolf/timer_ptc/cntr_clk
    SLICE_X71Y80         FDCE                                         r  swervolf/timer_ptc/rptc_cntr_reg[20]/C
                         clock pessimism             -0.556     3.930    
    SLICE_X71Y80         FDCE (Remov_fdce_C_CLR)     -0.092     3.838    swervolf/timer_ptc/rptc_cntr_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.838    
                         arrival time                           4.398    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_cntr_reg[23]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.141ns (10.473%)  route 1.205ns (89.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.486ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.603     3.052    clk_gen/clk_core_BUFG
    SLICE_X0Y99          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     3.193 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3646, routed)        1.205     4.398    swervolf/timer_ptc/rst_core
    SLICE_X71Y80         FDCE                                         f  swervolf/timer_ptc/rptc_cntr_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.240     3.710    swervolf/timer_ptc/clk_core
    SLICE_X51Y81         LUT3 (Prop_lut3_I2_O)        0.056     3.766 r  swervolf/timer_ptc/rptc_cntr[31]_i_3/O
                         net (fo=32, routed)          0.721     4.486    swervolf/timer_ptc/cntr_clk
    SLICE_X71Y80         FDCE                                         r  swervolf/timer_ptc/rptc_cntr_reg[23]/C
                         clock pessimism             -0.556     3.930    
    SLICE_X71Y80         FDCE (Remov_fdce_C_CLR)     -0.092     3.838    swervolf/timer_ptc/rptc_cntr_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.838    
                         arrival time                           4.398    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[23]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.186ns (20.619%)  route 0.716ns (79.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.895ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.565     3.014    swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk_core_BUFG
    SLICE_X41Y102        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDCE (Prop_fdce_C_Q)         0.141     3.155 r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/Q
                         net (fo=2, routed)           0.289     3.443    clk_gen/dmcontrol_reg_0
    SLICE_X38Y102        LUT2 (Prop_lut2_I1_O)        0.045     3.488 f  clk_gen/dout[15]_i_2__80/O
                         net (fo=325, routed)         0.428     3.916    swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[0]_8
    SLICE_X33Y99         FDCE                                         f  swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.841     3.895    swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X33Y99         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[23]/C
                         clock pessimism             -0.605     3.290    
    SLICE_X33Y99         FDCE (Remov_fdce_C_CLR)     -0.092     3.198    swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.198    
                         arrival time                           3.916    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[29]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.186ns (20.619%)  route 0.716ns (79.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.895ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.565     3.014    swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk_core_BUFG
    SLICE_X41Y102        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDCE (Prop_fdce_C_Q)         0.141     3.155 r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/Q
                         net (fo=2, routed)           0.289     3.443    clk_gen/dmcontrol_reg_0
    SLICE_X38Y102        LUT2 (Prop_lut2_I1_O)        0.045     3.488 f  clk_gen/dout[15]_i_2__80/O
                         net (fo=325, routed)         0.428     3.916    swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[0]_8
    SLICE_X33Y99         FDCE                                         f  swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16680, routed)       0.841     3.895    swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X33Y99         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[29]/C
                         clock pessimism             -0.605     3.290    
    SLICE_X33Y99         FDCE (Remov_fdce_C_CLR)     -0.092     3.198    swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.198    
                         arrival time                           3.916    
  -------------------------------------------------------------------
                         slack                                  0.718    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  soc_s7pll0_clkout0
  To Clock:  soc_s7pll0_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[4]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.399ns  (logic 0.419ns (4.989%)  route 7.980ns (95.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.043ns = ( 16.043 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X86Y97         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        7.980    14.826    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X72Y68         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.582    16.043    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X72Y68         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[4]/C
                         clock pessimism              0.315    16.358    
                         clock uncertainty           -0.057    16.301    
    SLICE_X72Y68         FDCE (Recov_fdce_C_CLR)     -0.580    15.721    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.721    
                         arrival time                         -14.826    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[55]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.399ns  (logic 0.419ns (4.989%)  route 7.980ns (95.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.043ns = ( 16.043 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X86Y97         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        7.980    14.826    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X72Y68         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.582    16.043    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X72Y68         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[55]/C
                         clock pessimism              0.315    16.358    
                         clock uncertainty           -0.057    16.301    
    SLICE_X72Y68         FDCE (Recov_fdce_C_CLR)     -0.580    15.721    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[55]
  -------------------------------------------------------------------
                         required time                         15.721    
                         arrival time                         -14.826    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[57]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.399ns  (logic 0.419ns (4.989%)  route 7.980ns (95.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.043ns = ( 16.043 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X86Y97         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        7.980    14.826    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X72Y68         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.582    16.043    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X72Y68         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[57]/C
                         clock pessimism              0.315    16.358    
                         clock uncertainty           -0.057    16.301    
    SLICE_X72Y68         FDCE (Recov_fdce_C_CLR)     -0.580    15.721    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[57]
  -------------------------------------------------------------------
                         required time                         15.721    
                         arrival time                         -14.826    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[9]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.399ns  (logic 0.419ns (4.989%)  route 7.980ns (95.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.043ns = ( 16.043 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X86Y97         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        7.980    14.826    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X72Y68         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.582    16.043    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X72Y68         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[9]/C
                         clock pessimism              0.315    16.358    
                         clock uncertainty           -0.057    16.301    
    SLICE_X72Y68         FDCE (Recov_fdce_C_CLR)     -0.580    15.721    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.721    
                         arrival time                         -14.826    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[36]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.395ns  (logic 0.419ns (4.991%)  route 7.976ns (95.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.043ns = ( 16.043 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X86Y97         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        7.976    14.821    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X73Y68         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.582    16.043    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X73Y68         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[36]/C
                         clock pessimism              0.315    16.358    
                         clock uncertainty           -0.057    16.301    
    SLICE_X73Y68         FDCE (Recov_fdce_C_CLR)     -0.580    15.721    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[36]
  -------------------------------------------------------------------
                         required time                         15.721    
                         arrival time                         -14.821    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[59]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.395ns  (logic 0.419ns (4.991%)  route 7.976ns (95.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.043ns = ( 16.043 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X86Y97         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        7.976    14.821    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X73Y68         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.582    16.043    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X73Y68         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[59]/C
                         clock pessimism              0.315    16.358    
                         clock uncertainty           -0.057    16.301    
    SLICE_X73Y68         FDCE (Recov_fdce_C_CLR)     -0.580    15.721    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[59]
  -------------------------------------------------------------------
                         required time                         15.721    
                         arrival time                         -14.821    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[61]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.395ns  (logic 0.419ns (4.991%)  route 7.976ns (95.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.043ns = ( 16.043 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X86Y97         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        7.976    14.821    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X73Y68         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.582    16.043    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X73Y68         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[61]/C
                         clock pessimism              0.315    16.358    
                         clock uncertainty           -0.057    16.301    
    SLICE_X73Y68         FDCE (Recov_fdce_C_CLR)     -0.580    15.721    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[61]
  -------------------------------------------------------------------
                         required time                         15.721    
                         arrival time                         -14.821    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[63]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.395ns  (logic 0.419ns (4.991%)  route 7.976ns (95.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.043ns = ( 16.043 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X86Y97         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        7.976    14.821    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X73Y68         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.582    16.043    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X73Y68         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[63]/C
                         clock pessimism              0.315    16.358    
                         clock uncertainty           -0.057    16.301    
    SLICE_X73Y68         FDCE (Recov_fdce_C_CLR)     -0.580    15.721    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[63]
  -------------------------------------------------------------------
                         required time                         15.721    
                         arrival time                         -14.821    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[38]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.258ns  (logic 0.419ns (5.074%)  route 7.839ns (94.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.047ns = ( 16.047 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X86Y97         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        7.839    14.684    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X75Y67         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.586    16.047    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X75Y67         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[38]/C
                         clock pessimism              0.315    16.362    
                         clock uncertainty           -0.057    16.305    
    SLICE_X75Y67         FDCE (Recov_fdce_C_CLR)     -0.580    15.725    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[38]
  -------------------------------------------------------------------
                         required time                         15.725    
                         arrival time                         -14.684    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[42]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.258ns  (logic 0.419ns (5.074%)  route 7.839ns (94.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.047ns = ( 16.047 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X86Y97         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        7.839    14.684    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X75Y67         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.586    16.047    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X75Y67         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[42]/C
                         clock pessimism              0.315    16.362    
                         clock uncertainty           -0.057    16.305    
    SLICE_X75Y67         FDCE (Recov_fdce_C_CLR)     -0.580    15.725    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[42]
  -------------------------------------------------------------------
                         required time                         15.725    
                         arrival time                         -14.684    
  -------------------------------------------------------------------
                         slack                                  1.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[36]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.128ns (10.605%)  route 1.079ns (89.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X86Y97         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        1.079     3.115    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X56Y48         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.904     2.490    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X56Y48         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[36]/C
                         clock pessimism             -0.288     2.201    
    SLICE_X56Y48         FDCE (Remov_fdce_C_CLR)     -0.121     2.080    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           3.115    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[37]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.128ns (10.605%)  route 1.079ns (89.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X86Y97         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        1.079     3.115    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X56Y48         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.904     2.490    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X56Y48         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[37]/C
                         clock pessimism             -0.288     2.201    
    SLICE_X56Y48         FDCE (Remov_fdce_C_CLR)     -0.121     2.080    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[37]
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           3.115    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[38]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.128ns (10.605%)  route 1.079ns (89.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X86Y97         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        1.079     3.115    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X56Y48         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.904     2.490    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X56Y48         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[38]/C
                         clock pessimism             -0.288     2.201    
    SLICE_X56Y48         FDCE (Remov_fdce_C_CLR)     -0.121     2.080    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[38]
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           3.115    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[39]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.128ns (10.605%)  route 1.079ns (89.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X86Y97         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        1.079     3.115    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X56Y48         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.904     2.490    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X56Y48         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[39]/C
                         clock pessimism             -0.288     2.201    
    SLICE_X56Y48         FDCE (Remov_fdce_C_CLR)     -0.121     2.080    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[39]
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           3.115    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[42]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.128ns (10.605%)  route 1.079ns (89.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X86Y97         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        1.079     3.115    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X56Y48         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.904     2.490    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X56Y48         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[42]/C
                         clock pessimism             -0.288     2.201    
    SLICE_X56Y48         FDCE (Remov_fdce_C_CLR)     -0.121     2.080    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[42]
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           3.115    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[43]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.128ns (10.605%)  route 1.079ns (89.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X86Y97         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        1.079     3.115    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X56Y48         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.904     2.490    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X56Y48         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[43]/C
                         clock pessimism             -0.288     2.201    
    SLICE_X56Y48         FDCE (Remov_fdce_C_CLR)     -0.121     2.080    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[43]
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           3.115    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.128ns (11.145%)  route 1.020ns (88.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X86Y97         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        1.020     3.057    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X51Y52         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.834     2.420    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X51Y52         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg/C
                         clock pessimism             -0.288     2.131    
    SLICE_X51Y52         FDCE (Remov_fdce_C_CLR)     -0.146     1.985    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           3.057    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.128ns (9.903%)  route 1.165ns (90.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X86Y97         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        1.165     3.201    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X52Y48         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.903     2.489    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X52Y48         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/C
                         clock pessimism             -0.288     2.200    
    SLICE_X52Y48         FDCE (Remov_fdce_C_CLR)     -0.146     2.054    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           3.201    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.128ns (9.903%)  route 1.165ns (90.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X86Y97         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        1.165     3.201    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X52Y48         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.903     2.489    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X52Y48         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/C
                         clock pessimism             -0.288     2.200    
    SLICE_X52Y48         FDCE (Remov_fdce_C_CLR)     -0.146     2.054    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           3.201    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.128ns (9.903%)  route 1.165ns (90.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X86Y97         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        1.165     3.201    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X52Y48         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.903     2.489    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X52Y48         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/C
                         clock pessimism             -0.288     2.200    
    SLICE_X52Y48         FDCE (Remov_fdce_C_CLR)     -0.146     2.054    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           3.201    
  -------------------------------------------------------------------
                         slack                                  1.147    





