
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Mon Jul 17 20:21:37 2023
| Design       : m1_soc_top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                                                                       
******************************************************************************************************************************************************************************************************************************************************
                                                                                                                                                  Clock   Non-clock                                                                                   
 Clock                                                                                       Period       Waveform       Type                     Loads       Loads  Sources                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                                                                     20.000       {0 10}         Declared                  2066           9  {sys_clk}                                                                        
   ddrphy_clkin                                                                              10.000       {0 5}          Generated (sys_clk)       3701           0  {u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV}                                       
   ioclk0                                                                                    2.500        {0 1.25}       Generated (sys_clk)          2           0  {u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT}                                     
   ioclk1                                                                                    2.500        {0 1.25}       Generated (sys_clk)         18           1  {u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT}                                     
   ioclk2                                                                                    2.500        {0 1.25}       Generated (sys_clk)          2           0  {u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate/OUT}                                     
   ioclk_gate_clk                                                                            10.000       {0 5}          Generated (sys_clk)          1           0  {u_DDR3_50H/u_clkbufg_gate/gopclkbufg/CLKOUT}                                    
   HCLK                                                                                      8.000        {0 4}          Generated (sys_clk)          0           0  {u_pll/u_pll_e3/goppll/CLKOUT0}                                                  
   cfg_clk                                                                                   100.000      {0 50}         Generated (sys_clk)        237           0  {u_pll/u_pll_e3/goppll/CLKOUT1}                                                  
   clk_25M                                                                                   40.000       {0 20}         Generated (sys_clk)          7           0  {u_pll/u_pll_e3/goppll/CLKOUT2}                                                  
   sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred                                                   27.000       {0 13.5}       Generated (sys_clk)        319           1  {u_pll/u_pll_e3/goppll/CLKOUT3}                                                  
 rx_clki                                                                                     8.000        {0 4}          Declared                     0           1  {rx_clki}                                                                        
   rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred  8.000        {0 4}          Generated (rx_clki)       1864           1  {video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0} 
 cmos1_pclk                                                                                  11.900       {0 5.95}       Declared                    40           1  {cmos1_pclk}                                                                     
   cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred                     23.800       {0 11.9}       Generated (cmos1_pclk)     154           0  {ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV}                       
 cmos2_pclk                                                                                  11.900       {0 5.95}       Declared                    40           1  {cmos2_pclk}                                                                     
   cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred                     23.800       {0 11.9}       Generated (cmos2_pclk)     154           0  {ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV}                       
 m1_soc_top|pixclk_in                                                                        1000.000     {0 500}        Declared                   103           0  {pixclk_in}                                                                      
======================================================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 HCLK                          asynchronous               HCLK                                      
 cfg_clk                       asynchronous               cfg_clk                                   
 clk_25M                       asynchronous               clk_25M                                   
 cmos1_pclk                    asynchronous               cmos1_pclk                                
 cmos2_pclk                    asynchronous               cmos2_pclk                                
 Inferred_clock_group_0        asynchronous               m1_soc_top|pixclk_in                      
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz      95.202 MHz         20.000         10.504          9.496
 cmos1_pclk                  84.034 MHz     313.676 MHz         11.900          3.188          8.712
 cmos2_pclk                  84.034 MHz     260.349 MHz         11.900          3.841          8.059
 ddrphy_clkin               100.000 MHz     112.524 MHz         10.000          8.887          1.113
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 cfg_clk                     10.000 MHz     163.052 MHz        100.000          6.133         93.867
 clk_25M                     25.000 MHz     330.797 MHz         40.000          3.023         36.977
 rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                            125.000 MHz     173.491 MHz          8.000          5.764          2.236
 cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                             42.017 MHz     241.838 MHz         23.800          4.135         19.665
 m1_soc_top|pixclk_in         1.000 MHz     251.130 MHz       1000.000          3.982        996.018
 cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                             42.017 MHz     252.270 MHz         23.800          3.964         19.836
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                             37.037 MHz      67.737 MHz         27.000         14.763         12.237
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      9.496       0.000              0           5071
 cmos1_pclk             cmos1_pclk                   8.712       0.000              0             59
 cmos2_pclk             cmos2_pclk                   8.059       0.000              0             59
 ddrphy_clkin           ddrphy_clkin                 1.113       0.000              0          12960
 ioclk1                 ioclk1                       1.692       0.000              0             48
 cfg_clk                cfg_clk                     93.867       0.000              0           1104
 clk_25M                clk_25M                     36.977       0.000              0             31
 rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     2.236       0.000              0           5817
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                    -2.678     -37.303             15             15
 cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    19.665       0.000              0            453
 m1_soc_top|pixclk_in   m1_soc_top|pixclk_in       996.018       0.000              0            385
 cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    19.836       0.000              0            453
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                    12.237       0.000              0            820
 rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                    -1.597     -18.573             13             13
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.222       0.000              0           5071
 cmos1_pclk             cmos1_pclk                   0.201       0.000              0             59
 cmos2_pclk             cmos2_pclk                   0.443       0.000              0             59
 ddrphy_clkin           ddrphy_clkin                 0.231       0.000              0          12960
 ioclk1                 ioclk1                       0.450       0.000              0             48
 cfg_clk                cfg_clk                      0.340       0.000              0           1104
 clk_25M                clk_25M                      0.428       0.000              0             31
 rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.226       0.000              0           5817
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     1.668       0.000              0             15
 cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.354       0.000              0            453
 m1_soc_top|pixclk_in   m1_soc_top|pixclk_in         0.344       0.000              0            385
 cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.347       0.000              0            453
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                     0.344       0.000              0            820
 rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                     0.556       0.000              0             13
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.965       0.000              0            344
 ddrphy_clkin           ddrphy_clkin                 5.554       0.000              0           1420
 cfg_clk                cfg_clk                     94.925       0.000              0              1
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                    -2.893    -145.153             58             58
 rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     6.216       0.000              0             64
 cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    20.326       0.000              0             16
 m1_soc_top|pixclk_in   m1_soc_top|pixclk_in       996.752       0.000              0             16
 cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    20.130       0.000              0             16
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                    24.129       0.000              0             59
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.331       0.000              0            344
 ddrphy_clkin           ddrphy_clkin                 0.466       0.000              0           1420
 cfg_clk                cfg_clk                      2.838       0.000              0              1
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     1.407       0.000              0             58
 rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.610       0.000              0             64
 cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     1.136       0.000              0             16
 m1_soc_top|pixclk_in   m1_soc_top|pixclk_in         1.314       0.000              0             16
 cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.722       0.000              0             16
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                     0.604       0.000              0             59
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0           2066
 cmos1_pclk                                          5.330       0.000              0             40
 cmos2_pclk                                          5.330       0.000              0             40
 ddrphy_clkin                                        3.100       0.000              0           3701
 ioclk0                                              0.397       0.000              0              2
 ioclk1                                              0.397       0.000              0             18
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
 cfg_clk                                            49.102       0.000              0            237
 clk_25M                                            19.580       0.000              0              7
 rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     2.483       0.000              0           1864
 cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    11.002       0.000              0            154
 m1_soc_top|pixclk_in                              499.102       0.000              0            103
 cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    11.002       0.000              0            154
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred            11.983       0.000              0            319
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     12.693       0.000              0           5071
 cmos1_pclk             cmos1_pclk                   9.568       0.000              0             59
 cmos2_pclk             cmos2_pclk                   9.076       0.000              0             59
 ddrphy_clkin           ddrphy_clkin                 3.474       0.000              0          12960
 ioclk1                 ioclk1                       1.834       0.000              0             48
 cfg_clk                cfg_clk                     95.674       0.000              0           1104
 clk_25M                clk_25M                     37.766       0.000              0             31
 rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     3.909       0.000              0           5817
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                    -0.815      -9.850             15             15
 cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    20.845       0.000              0            453
 m1_soc_top|pixclk_in   m1_soc_top|pixclk_in       997.163       0.000              0            385
 cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    20.967       0.000              0            453
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                    16.548       0.000              0            820
 rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                    -1.715     -20.500             13             13
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.245       0.000              0           5071
 cmos1_pclk             cmos1_pclk                   0.112       0.000              0             59
 cmos2_pclk             cmos2_pclk                   0.255       0.000              0             59
 ddrphy_clkin           ddrphy_clkin                 0.140       0.000              0          12960
 ioclk1                 ioclk1                       0.383       0.000              0             48
 cfg_clk                cfg_clk                      0.255       0.000              0           1104
 clk_25M                clk_25M                      0.335       0.000              0             31
 rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.178       0.000              0           5817
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.266       0.000              0             15
 cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.259       0.000              0            453
 m1_soc_top|pixclk_in   m1_soc_top|pixclk_in         0.257       0.000              0            385
 cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.268       0.000              0            453
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                     0.267       0.000              0            820
 rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                     1.058       0.000              0             13
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.997       0.000              0            344
 ddrphy_clkin           ddrphy_clkin                 6.700       0.000              0           1420
 cfg_clk                cfg_clk                     96.323       0.000              0              1
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                    -0.962     -40.756             58             58
 rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     6.677       0.000              0             64
 cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    21.361       0.000              0             16
 m1_soc_top|pixclk_in   m1_soc_top|pixclk_in       997.705       0.000              0             16
 cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    21.204       0.000              0             16
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                    24.969       0.000              0             59
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.324       0.000              0            344
 ddrphy_clkin           ddrphy_clkin                 0.295       0.000              0           1420
 cfg_clk                cfg_clk                      1.989       0.000              0              1
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.147       0.000              0             58
 rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.470       0.000              0             64
 cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.785       0.000              0             16
 m1_soc_top|pixclk_in   m1_soc_top|pixclk_in         0.884       0.000              0             16
 cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.539       0.000              0             16
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                     0.465       0.000              0             59
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.504       0.000              0           2066
 cmos1_pclk                                          5.454       0.000              0             40
 cmos2_pclk                                          5.454       0.000              0             40
 ddrphy_clkin                                        3.480       0.000              0           3701
 ioclk0                                              0.568       0.000              0              2
 ioclk1                                              0.568       0.000              0             18
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
 cfg_clk                                            49.282       0.000              0            237
 clk_25M                                            19.664       0.000              0              7
 rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     2.787       0.000              0           1864
 cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    11.182       0.000              0            154
 m1_soc_top|pixclk_in                              499.282       0.000              0            103
 cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    11.182       0.000              0            154
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred            12.287       0.000              0            319
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_uart_rx/clk_div_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ddr_hdmi/boxs[8][30]/opit_0_inv/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.341  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.220
  Launch Clock Delay      :  4.918
  Clock Pessimism Removal :  0.357

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     3.464       4.918         nt_sys_clk       
 CLMS_122_41/CLK                                                           r       u_uart_rx/clk_div_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_122_41/Q3                    tco                   0.288       5.206 r       u_uart_rx/clk_div_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.590       5.796         clk_div_cnt[0]   
 CLMA_122_52/Y1                    td                    0.468       6.264 r       ddr_hdmi/N3305_13/gateop_perm/Z
                                   net (fanout=1)        0.401       6.665         ddr_hdmi/_N69121 
 CLMS_122_49/Y3                    td                    0.210       6.875 r       ddr_hdmi/N3305_14/gateop_perm/Z
                                   net (fanout=10)       0.550       7.425         u_uart_rx/N177 [1]
 CLMS_122_49/Y0                    td                    0.196       7.621 f       ddr_hdmi/N3118_1/gateop_perm/Z
                                   net (fanout=53)       1.257       8.878         ddr_hdmi/N3235   
 CLMA_126_148/Y1                   td                    0.316       9.194 f       ddr_hdmi/N3223_5/gateop_perm/Z
                                   net (fanout=8)        0.570       9.764         ddr_hdmi/N3223   
 CLMS_130_133/Y3                   td                    0.210       9.974 r       ddr_hdmi/N3293_1/gateop_perm/Z
                                   net (fanout=16)       0.842      10.816         ddr_hdmi/_N61095 
 CLMA_146_148/Y2                   td                    0.286      11.102 r       ddr_hdmi/N3428/gateop_perm/Z
                                   net (fanout=30)       1.464      12.566         ddr_hdmi/N3428   
 CLMA_182_104/CECO                 td                    0.184      12.750 r       ddr_hdmi/boxs[8][21]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000      12.750         ntR1521          
 CLMA_182_108/CECO                 td                    0.184      12.934 r       ddr_hdmi/boxs[8][29]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000      12.934         ntR1520          
 CLMA_182_112/CECO                 td                    0.184      13.118 r       ddr_hdmi/boxs[8][25]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000      13.118         ntR1519          
 CLMA_182_116/CECO                 td                    0.184      13.302 r       ddr_hdmi/boxs[8][27]/opit_0_inv/CEOUT
                                   net (fanout=2)        0.000      13.302         ntR1518          
 CLMA_182_120/CECI                                                         r       ddr_hdmi/boxs[8][30]/opit_0_inv/CE

 Data arrival time                                                  13.302         Logic Levels: 10 
                                                                                   Logic: 2.710ns(32.323%), Route: 5.674ns(67.677%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     2.017      23.220         nt_sys_clk       
 CLMA_182_120/CLK                                                          r       ddr_hdmi/boxs[8][30]/opit_0_inv/CLK
 clock pessimism                                         0.357      23.577                          
 clock uncertainty                                      -0.050      23.527                          

 Setup time                                             -0.729      22.798                          

 Data required time                                                 22.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.798                          
 Data arrival time                                                  13.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.496                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_rx/clk_div_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ddr_hdmi/boxs[8][31]/opit_0_inv/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.341  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.220
  Launch Clock Delay      :  4.918
  Clock Pessimism Removal :  0.357

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     3.464       4.918         nt_sys_clk       
 CLMS_122_41/CLK                                                           r       u_uart_rx/clk_div_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_122_41/Q3                    tco                   0.288       5.206 r       u_uart_rx/clk_div_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.590       5.796         clk_div_cnt[0]   
 CLMA_122_52/Y1                    td                    0.468       6.264 r       ddr_hdmi/N3305_13/gateop_perm/Z
                                   net (fanout=1)        0.401       6.665         ddr_hdmi/_N69121 
 CLMS_122_49/Y3                    td                    0.210       6.875 r       ddr_hdmi/N3305_14/gateop_perm/Z
                                   net (fanout=10)       0.550       7.425         u_uart_rx/N177 [1]
 CLMS_122_49/Y0                    td                    0.196       7.621 f       ddr_hdmi/N3118_1/gateop_perm/Z
                                   net (fanout=53)       1.257       8.878         ddr_hdmi/N3235   
 CLMA_126_148/Y1                   td                    0.316       9.194 f       ddr_hdmi/N3223_5/gateop_perm/Z
                                   net (fanout=8)        0.570       9.764         ddr_hdmi/N3223   
 CLMS_130_133/Y3                   td                    0.210       9.974 r       ddr_hdmi/N3293_1/gateop_perm/Z
                                   net (fanout=16)       0.842      10.816         ddr_hdmi/_N61095 
 CLMA_146_148/Y2                   td                    0.286      11.102 r       ddr_hdmi/N3428/gateop_perm/Z
                                   net (fanout=30)       1.464      12.566         ddr_hdmi/N3428   
 CLMA_182_104/CECO                 td                    0.184      12.750 r       ddr_hdmi/boxs[8][21]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000      12.750         ntR1521          
 CLMA_182_108/CECO                 td                    0.184      12.934 r       ddr_hdmi/boxs[8][29]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000      12.934         ntR1520          
 CLMA_182_112/CECO                 td                    0.184      13.118 r       ddr_hdmi/boxs[8][25]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000      13.118         ntR1519          
 CLMA_182_116/CECO                 td                    0.184      13.302 r       ddr_hdmi/boxs[8][27]/opit_0_inv/CEOUT
                                   net (fanout=2)        0.000      13.302         ntR1518          
 CLMA_182_120/CECI                                                         r       ddr_hdmi/boxs[8][31]/opit_0_inv/CE

 Data arrival time                                                  13.302         Logic Levels: 10 
                                                                                   Logic: 2.710ns(32.323%), Route: 5.674ns(67.677%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     2.017      23.220         nt_sys_clk       
 CLMA_182_120/CLK                                                          r       ddr_hdmi/boxs[8][31]/opit_0_inv/CLK
 clock pessimism                                         0.357      23.577                          
 clock uncertainty                                      -0.050      23.527                          

 Setup time                                             -0.729      22.798                          

 Data required time                                                 22.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.798                          
 Data arrival time                                                  13.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.496                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_rx/clk_div_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ddr_hdmi/boxs[7][26]/opit_0_inv/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.332  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.229
  Launch Clock Delay      :  4.918
  Clock Pessimism Removal :  0.357

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     3.464       4.918         nt_sys_clk       
 CLMS_122_41/CLK                                                           r       u_uart_rx/clk_div_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_122_41/Q3                    tco                   0.288       5.206 r       u_uart_rx/clk_div_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.590       5.796         clk_div_cnt[0]   
 CLMA_122_52/Y1                    td                    0.468       6.264 r       ddr_hdmi/N3305_13/gateop_perm/Z
                                   net (fanout=1)        0.401       6.665         ddr_hdmi/_N69121 
 CLMS_122_49/Y3                    td                    0.210       6.875 r       ddr_hdmi/N3305_14/gateop_perm/Z
                                   net (fanout=10)       0.550       7.425         u_uart_rx/N177 [1]
 CLMS_122_49/Y0                    td                    0.196       7.621 f       ddr_hdmi/N3118_1/gateop_perm/Z
                                   net (fanout=53)       1.257       8.878         ddr_hdmi/N3235   
 CLMA_126_148/Y1                   td                    0.316       9.194 f       ddr_hdmi/N3223_5/gateop_perm/Z
                                   net (fanout=8)        0.570       9.764         ddr_hdmi/N3223   
 CLMS_130_133/Y3                   td                    0.210       9.974 r       ddr_hdmi/N3293_1/gateop_perm/Z
                                   net (fanout=16)       0.869      10.843         ddr_hdmi/_N61095 
 CLMA_138_165/Y3                   td                    0.468      11.311 f       ddr_hdmi/N3424/gateop_perm/Z
                                   net (fanout=32)       1.607      12.918         ddr_hdmi/N3424   
 CLMS_186_113/CECO                 td                    0.170      13.088 f       ddr_hdmi/boxs[7][20]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000      13.088         ntR1511          
 CLMS_186_117/CECO                 td                    0.170      13.258 f       ddr_hdmi/boxs[7][29]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000      13.258         ntR1510          
 CLMS_186_121/CECI                                                         f       ddr_hdmi/boxs[7][26]/opit_0_inv/CE

 Data arrival time                                                  13.258         Logic Levels: 8  
                                                                                   Logic: 2.496ns(29.928%), Route: 5.844ns(70.072%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     2.026      23.229         nt_sys_clk       
 CLMS_186_121/CLK                                                          r       ddr_hdmi/boxs[7][26]/opit_0_inv/CLK
 clock pessimism                                         0.357      23.586                          
 clock uncertainty                                      -0.050      23.536                          

 Setup time                                             -0.747      22.789                          

 Data required time                                                 22.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.789                          
 Data arrival time                                                  13.258                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.531                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6[14]/opit_0_A2Q21/Cin
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.857  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.774
  Launch Clock Delay      :  3.519
  Clock Pessimism Removal :  -0.398

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     2.316       3.519         nt_sys_clk       
 CLMA_166_308/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6[0]/opit_0_L5Q_perm/CLK

 CLMA_166_308/Q2                   tco                   0.224       3.743 f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.320       4.063         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6 [0]
                                   td                    0.216       4.279 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       4.279         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N8374
 CLMS_166_305/COUT                 td                    0.047       4.326 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       4.326         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N8376
                                   td                    0.047       4.373 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       4.373         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N8378
 CLMS_166_309/COUT                 td                    0.047       4.420 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6[8]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       4.420         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N8380
                                   td                    0.047       4.467 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6[10]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       4.467         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N8382
 CLMS_166_317/COUT                 td                    0.049       4.516 f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6[12]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       4.516         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N8384
 CLMS_166_321/CIN                                                          f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6[14]/opit_0_A2Q21/Cin

 Data arrival time                                                   4.516         Logic Levels: 3  
                                                                                   Logic: 0.677ns(67.904%), Route: 0.320ns(32.096%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     3.320       4.774         nt_sys_clk       
 CLMS_166_321/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6[14]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.398       4.376                          
 clock uncertainty                                       0.000       4.376                          

 Hold time                                              -0.082       4.294                          

 Data required time                                                  4.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.294                          
 Data arrival time                                                   4.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.222                          
====================================================================================================

====================================================================================================

Startpoint  : uart_data_gen/time_cnt[16]/opit_0_A2Q21/CLK
Endpoint    : uart_data_gen/time_cnt[22]/opit_0_A2Q21/Cin
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.595  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  4.157
  Clock Pessimism Removal :  -0.438

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     2.954       4.157         nt_sys_clk       
 CLMA_110_52/CLK                                                           r       uart_data_gen/time_cnt[16]/opit_0_A2Q21/CLK

 CLMA_110_52/Q2                    tco                   0.224       4.381 f       uart_data_gen/time_cnt[16]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.187       4.568         uart_data_gen/time_cnt [15]
 CLMA_110_52/COUT                  td                    0.241       4.809 f       uart_data_gen/time_cnt[16]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       4.809         uart_data_gen/_N8129
                                   td                    0.047       4.856 r       uart_data_gen/time_cnt[18]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       4.856         uart_data_gen/_N8131
 CLMA_110_56/COUT                  td                    0.049       4.905 f       uart_data_gen/time_cnt[20]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       4.905         uart_data_gen/_N8133
 CLMA_110_60/CIN                                                           f       uart_data_gen/time_cnt[22]/opit_0_A2Q21/Cin

 Data arrival time                                                   4.905         Logic Levels: 2  
                                                                                   Logic: 0.561ns(75.000%), Route: 0.187ns(25.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     3.736       5.190         nt_sys_clk       
 CLMA_110_60/CLK                                                           r       uart_data_gen/time_cnt[22]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.438       4.752                          
 clock uncertainty                                       0.000       4.752                          

 Hold time                                              -0.082       4.670                          

 Data required time                                                  4.670                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.670                          
 Data arrival time                                                   4.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.235                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[9]/opit_0_inv_AQ/Cin
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.492  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.364
  Launch Clock Delay      :  3.621
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     2.418       3.621         nt_sys_clk       
 CLMA_186_320/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[8]/opit_0_inv_A2Q21/CLK

 CLMA_186_320/Q2                   tco                   0.224       3.845 f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[8]/opit_0_inv_A2Q21/Q0
                                   net (fanout=1)        0.185       4.030         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2 [7]
 CLMA_186_320/COUT                 td                    0.241       4.271 f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.271         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/_N8351
 CLMA_186_324/CIN                                                          f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[9]/opit_0_inv_AQ/Cin

 Data arrival time                                                   4.271         Logic Levels: 1  
                                                                                   Logic: 0.465ns(71.538%), Route: 0.185ns(28.462%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     2.910       4.364         nt_sys_clk       
 CLMA_186_324/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[9]/opit_0_inv_AQ/CLK
 clock pessimism                                        -0.251       4.113                          
 clock uncertainty                                       0.000       4.113                          

 Hold time                                              -0.082       4.031                          

 Data required time                                                  4.031                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.031                          
 Data arrival time                                                   4.271                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.240                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_href_d0/opit_0/CLK
Endpoint    : ov5640_ddr/cmos1_8_16bit/pdata_out1[5]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       3.936 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.585       5.521         ntclkbufg_7      
 CLMA_146_68/CLK                                                           r       ov5640_ddr/cmos1_href_d0/opit_0/CLK

 CLMA_146_68/Q0                    tco                   0.289       5.810 r       ov5640_ddr/cmos1_href_d0/opit_0/Q
                                   net (fanout=11)       0.793       6.603         ov5640_ddr/cmos1_href_d0
 CLMS_134_89/Y3                    td                    0.197       6.800 f       ov5640_ddr/cmos1_8_16bit/N11_1/gateop_perm/Z
                                   net (fanout=16)       0.988       7.788         ov5640_ddr/cmos1_8_16bit/N11
 CLMS_162_69/CE                                                            f       ov5640_ddr/cmos1_8_16bit/pdata_out1[5]/opit_0_inv/CE

 Data arrival time                                                   7.788         Logic Levels: 1  
                                                                                   Logic: 0.486ns(21.438%), Route: 1.781ns(78.562%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N23             
 USCM_84_114/CLK_USCM              td                    0.000      15.557 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.531      17.088         ntclkbufg_7      
 CLMS_162_69/CLK                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_out1[5]/opit_0_inv/CLK
 clock pessimism                                         0.279      17.367                          
 clock uncertainty                                      -0.250      17.117                          

 Setup time                                             -0.617      16.500                          

 Data required time                                                 16.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.500                          
 Data arrival time                                                   7.788                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.712                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_href_d0/opit_0/CLK
Endpoint    : ov5640_ddr/cmos1_8_16bit/pdata_out1[13]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       3.936 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.585       5.521         ntclkbufg_7      
 CLMA_146_68/CLK                                                           r       ov5640_ddr/cmos1_href_d0/opit_0/CLK

 CLMA_146_68/Q0                    tco                   0.289       5.810 r       ov5640_ddr/cmos1_href_d0/opit_0/Q
                                   net (fanout=11)       0.793       6.603         ov5640_ddr/cmos1_href_d0
 CLMS_134_89/Y3                    td                    0.197       6.800 f       ov5640_ddr/cmos1_8_16bit/N11_1/gateop_perm/Z
                                   net (fanout=16)       0.988       7.788         ov5640_ddr/cmos1_8_16bit/N11
 CLMS_162_69/CE                                                            f       ov5640_ddr/cmos1_8_16bit/pdata_out1[13]/opit_0_inv/CE

 Data arrival time                                                   7.788         Logic Levels: 1  
                                                                                   Logic: 0.486ns(21.438%), Route: 1.781ns(78.562%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N23             
 USCM_84_114/CLK_USCM              td                    0.000      15.557 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.531      17.088         ntclkbufg_7      
 CLMS_162_69/CLK                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_out1[13]/opit_0_inv/CLK
 clock pessimism                                         0.279      17.367                          
 clock uncertainty                                      -0.250      17.117                          

 Setup time                                             -0.617      16.500                          

 Data required time                                                 16.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.500                          
 Data arrival time                                                   7.788                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.712                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_href_d0/opit_0/CLK
Endpoint    : ov5640_ddr/cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       3.936 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.585       5.521         ntclkbufg_7      
 CLMA_146_68/CLK                                                           r       ov5640_ddr/cmos1_href_d0/opit_0/CLK

 CLMA_146_68/Q0                    tco                   0.289       5.810 r       ov5640_ddr/cmos1_href_d0/opit_0/Q
                                   net (fanout=11)       0.793       6.603         ov5640_ddr/cmos1_href_d0
 CLMS_134_89/Y3                    td                    0.197       6.800 f       ov5640_ddr/cmos1_8_16bit/N11_1/gateop_perm/Z
                                   net (fanout=16)       0.817       7.617         ov5640_ddr/cmos1_8_16bit/N11
 CLMS_170_105/CE                                                           f       ov5640_ddr/cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE

 Data arrival time                                                   7.617         Logic Levels: 1  
                                                                                   Logic: 0.486ns(23.187%), Route: 1.610ns(76.813%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N23             
 USCM_84_114/CLK_USCM              td                    0.000      15.557 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.531      17.088         ntclkbufg_7      
 CLMS_170_105/CLK                                                          r       ov5640_ddr/cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CLK
 clock pessimism                                         0.279      17.367                          
 clock uncertainty                                      -0.250      17.117                          

 Setup time                                             -0.617      16.500                          

 Data required time                                                 16.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.500                          
 Data arrival time                                                   7.617                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.883                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK
Endpoint    : ov5640_ddr/cmos1_8_16bit/enble/opit_0_L5Q_perm/L0
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       3.657 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.531       5.188         ntclkbufg_7      
 CLMA_110_69/CLK                                                           r       ov5640_ddr/cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK

 CLMA_110_69/Q0                    tco                   0.222       5.410 f       ov5640_ddr/cmos1_8_16bit/enble/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.085       5.495         ov5640_ddr/cmos1_8_16bit/enble
 CLMA_110_69/A0                                                            f       ov5640_ddr/cmos1_8_16bit/enble/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.495         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       3.936 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.585       5.521         ntclkbufg_7      
 CLMA_110_69/CLK                                                           r       ov5640_ddr/cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.188                          
 clock uncertainty                                       0.200       5.388                          

 Hold time                                              -0.094       5.294                          

 Data required time                                                  5.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.294                          
 Data arrival time                                                   5.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.201                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_8_16bit/de_i_r/opit_0/CLK
Endpoint    : ov5640_ddr/cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L1
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       3.657 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.531       5.188         ntclkbufg_7      
 CLMA_122_72/CLK                                                           r       ov5640_ddr/cmos1_8_16bit/de_i_r/opit_0/CLK

 CLMA_122_72/Q1                    tco                   0.224       5.412 f       ov5640_ddr/cmos1_8_16bit/de_i_r/opit_0/Q
                                   net (fanout=2)        0.085       5.497         ov5640_ddr/cmos1_8_16bit/de_i_r
 CLMA_122_72/D1                                                            f       ov5640_ddr/cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.497         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       3.936 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.585       5.521         ntclkbufg_7      
 CLMA_122_72/CLK                                                           r       ov5640_ddr/cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.188                          
 clock uncertainty                                       0.200       5.388                          

 Hold time                                              -0.106       5.282                          

 Data required time                                                  5.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.282                          
 Data arrival time                                                   5.497                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.215                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_d_d0[7]/opit_0/CLK
Endpoint    : ov5640_ddr/cmos1_8_16bit/pdata_out1[7]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       3.657 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.531       5.188         ntclkbufg_7      
 CLMS_162_85/CLK                                                           r       ov5640_ddr/cmos1_d_d0[7]/opit_0/CLK

 CLMS_162_85/Q0                    tco                   0.226       5.414 r       ov5640_ddr/cmos1_d_d0[7]/opit_0/Q
                                   net (fanout=2)        0.215       5.629         ov5640_ddr/cmos1_d_d0 [7]
 CLMA_166_88/M0                                                            r       ov5640_ddr/cmos1_8_16bit/pdata_out1[7]/opit_0_inv/D

 Data arrival time                                                   5.629         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.247%), Route: 0.215ns(48.753%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       3.936 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.585       5.521         ntclkbufg_7      
 CLMA_166_88/CLK                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_out1[7]/opit_0_inv/CLK
 clock pessimism                                        -0.297       5.224                          
 clock uncertainty                                       0.200       5.424                          

 Hold time                                              -0.014       5.410                          

 Data required time                                                  5.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.410                          
 Data arrival time                                                   5.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.219                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_href_d0/opit_0/CLK
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_out1[9]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.544
  Launch Clock Delay      :  6.239
  Clock Pessimism Removal :  0.626

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.170       4.621         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.621 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.618       6.239         ntclkbufg_8      
 CLMS_74_49/CLK                                                            r       ov5640_ddr/cmos2_href_d0/opit_0/CLK

 CLMS_74_49/Q0                     tco                   0.289       6.528 r       ov5640_ddr/cmos2_href_d0/opit_0/Q
                                   net (fanout=11)       0.750       7.278         ov5640_ddr/cmos2_href_d0
 CLMS_102_69/Y3                    td                    0.315       7.593 f       ov5640_ddr/cmos2_8_16bit/N11_1/gateop_perm/Z
                                   net (fanout=16)       1.551       9.144         ov5640_ddr/cmos2_8_16bit/N11
 CLMS_42_105/CE                                                            f       ov5640_ddr/cmos2_8_16bit/pdata_out1[9]/opit_0_inv/CE

 Data arrival time                                                   9.144         Logic Levels: 1  
                                                                                   Logic: 0.604ns(20.792%), Route: 2.301ns(79.208%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.813      15.913         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      15.913 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.531      17.444         ntclkbufg_8      
 CLMS_42_105/CLK                                                           r       ov5640_ddr/cmos2_8_16bit/pdata_out1[9]/opit_0_inv/CLK
 clock pessimism                                         0.626      18.070                          
 clock uncertainty                                      -0.250      17.820                          

 Setup time                                             -0.617      17.203                          

 Data required time                                                 17.203                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.203                          
 Data arrival time                                                   9.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.059                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_href_d0/opit_0/CLK
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.544
  Launch Clock Delay      :  6.239
  Clock Pessimism Removal :  0.626

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.170       4.621         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.621 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.618       6.239         ntclkbufg_8      
 CLMS_74_49/CLK                                                            r       ov5640_ddr/cmos2_href_d0/opit_0/CLK

 CLMS_74_49/Q0                     tco                   0.289       6.528 r       ov5640_ddr/cmos2_href_d0/opit_0/Q
                                   net (fanout=11)       0.750       7.278         ov5640_ddr/cmos2_href_d0
 CLMS_102_69/Y3                    td                    0.315       7.593 f       ov5640_ddr/cmos2_8_16bit/N11_1/gateop_perm/Z
                                   net (fanout=16)       1.438       9.031         ov5640_ddr/cmos2_8_16bit/N11
 CLMS_34_105/CE                                                            f       ov5640_ddr/cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CE

 Data arrival time                                                   9.031         Logic Levels: 1  
                                                                                   Logic: 0.604ns(21.633%), Route: 2.188ns(78.367%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.813      15.913         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      15.913 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.531      17.444         ntclkbufg_8      
 CLMS_34_105/CLK                                                           r       ov5640_ddr/cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CLK
 clock pessimism                                         0.626      18.070                          
 clock uncertainty                                      -0.250      17.820                          

 Setup time                                             -0.617      17.203                          

 Data required time                                                 17.203                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.203                          
 Data arrival time                                                   9.031                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.172                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_href_d0/opit_0/CLK
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.544
  Launch Clock Delay      :  6.239
  Clock Pessimism Removal :  0.626

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.170       4.621         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.621 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.618       6.239         ntclkbufg_8      
 CLMS_74_49/CLK                                                            r       ov5640_ddr/cmos2_href_d0/opit_0/CLK

 CLMS_74_49/Q0                     tco                   0.289       6.528 r       ov5640_ddr/cmos2_href_d0/opit_0/Q
                                   net (fanout=11)       0.750       7.278         ov5640_ddr/cmos2_href_d0
 CLMS_102_69/Y3                    td                    0.315       7.593 f       ov5640_ddr/cmos2_8_16bit/N11_1/gateop_perm/Z
                                   net (fanout=16)       1.438       9.031         ov5640_ddr/cmos2_8_16bit/N11
 CLMS_34_105/CE                                                            f       ov5640_ddr/cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CE

 Data arrival time                                                   9.031         Logic Levels: 1  
                                                                                   Logic: 0.604ns(21.633%), Route: 2.188ns(78.367%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.813      15.913         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      15.913 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.531      17.444         ntclkbufg_8      
 CLMS_34_105/CLK                                                           r       ov5640_ddr/cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CLK
 clock pessimism                                         0.626      18.070                          
 clock uncertainty                                      -0.250      17.820                          

 Setup time                                             -0.617      17.203                          

 Data required time                                                 17.203                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.203                          
 Data arrival time                                                   9.031                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.172                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_d_d0[6]/opit_0/CLK
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_i_reg[6]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.206
  Launch Clock Delay      :  5.591
  Clock Pessimism Removal :  -0.626

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.813       4.013         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.013 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.578       5.591         ntclkbufg_8      
 CLMS_78_69/CLK                                                            r       ov5640_ddr/cmos2_d_d0[6]/opit_0/CLK

 CLMS_78_69/Q0                     tco                   0.222       5.813 f       ov5640_ddr/cmos2_d_d0[6]/opit_0/Q
                                   net (fanout=2)        0.386       6.199         ov5640_ddr/cmos2_d_d0 [6]
 CLMA_90_68/M0                                                             f       ov5640_ddr/cmos2_8_16bit/pdata_i_reg[6]/opit_0_inv/D

 Data arrival time                                                   6.199         Logic Levels: 0  
                                                                                   Logic: 0.222ns(36.513%), Route: 0.386ns(63.487%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.170       4.621         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.621 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.585       6.206         ntclkbufg_8      
 CLMA_90_68/CLK                                                            r       ov5640_ddr/cmos2_8_16bit/pdata_i_reg[6]/opit_0_inv/CLK
 clock pessimism                                        -0.626       5.580                          
 clock uncertainty                                       0.200       5.780                          

 Hold time                                              -0.024       5.756                          

 Data required time                                                  5.756                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.756                          
 Data arrival time                                                   6.199                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.443                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_8_16bit/enble/opit_0_L5Q_perm/CLK
Endpoint    : ov5640_ddr/cmos2_8_16bit/enble/opit_0_L5Q_perm/L3
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.206
  Launch Clock Delay      :  5.544
  Clock Pessimism Removal :  -0.662

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.813       4.013         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.013 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.531       5.544         ntclkbufg_8      
 CLMS_98_81/CLK                                                            r       ov5640_ddr/cmos2_8_16bit/enble/opit_0_L5Q_perm/CLK

 CLMS_98_81/Q0                     tco                   0.222       5.766 f       ov5640_ddr/cmos2_8_16bit/enble/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.187       5.953         ov5640_ddr/cmos2_8_16bit/enble
 CLMS_98_81/A3                                                             f       ov5640_ddr/cmos2_8_16bit/enble/opit_0_L5Q_perm/L3

 Data arrival time                                                   5.953         Logic Levels: 0  
                                                                                   Logic: 0.222ns(54.279%), Route: 0.187ns(45.721%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.170       4.621         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.621 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.585       6.206         ntclkbufg_8      
 CLMS_98_81/CLK                                                            r       ov5640_ddr/cmos2_8_16bit/enble/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.662       5.544                          
 clock uncertainty                                       0.200       5.744                          

 Hold time                                              -0.238       5.506                          

 Data required time                                                  5.506                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.506                          
 Data arrival time                                                   5.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.447                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_d_d0[3]/opit_0/CLK
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_i_reg[3]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.236
  Launch Clock Delay      :  5.561
  Clock Pessimism Removal :  -0.633

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.813       4.013         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.013 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.548       5.561         ntclkbufg_8      
 CLMS_70_77/CLK                                                            r       ov5640_ddr/cmos2_d_d0[3]/opit_0/CLK

 CLMS_70_77/Q0                     tco                   0.226       5.787 r       ov5640_ddr/cmos2_d_d0[3]/opit_0/Q
                                   net (fanout=2)        0.452       6.239         ov5640_ddr/cmos2_d_d0 [3]
 CLMA_70_84/M0                                                             r       ov5640_ddr/cmos2_8_16bit/pdata_i_reg[3]/opit_0_inv/D

 Data arrival time                                                   6.239         Logic Levels: 0  
                                                                                   Logic: 0.226ns(33.333%), Route: 0.452ns(66.667%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.170       4.621         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.621 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.615       6.236         ntclkbufg_8      
 CLMA_70_84/CLK                                                            r       ov5640_ddr/cmos2_8_16bit/pdata_i_reg[3]/opit_0_inv/CLK
 clock pessimism                                        -0.633       5.603                          
 clock uncertainty                                       0.200       5.803                          

 Hold time                                              -0.014       5.789                          

 Data required time                                                  5.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.789                          
 Data arrival time                                                   6.239                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_1/wr_fram_buf1/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[63]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.507
  Launch Clock Delay      :  11.077
  Clock Pessimism Removal :  0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     1.708      11.077         ntclkbufg_0      
 DRM_142_316/CLKB[0]                                                       r       ddr_hdmi/fram_buf_hdmi/wr_buf_1/wr_fram_buf1/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_142_316/QB0[3]                tco                   2.307      13.384 f       ddr_hdmi/fram_buf_hdmi/wr_buf_1/wr_fram_buf1/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/QB0[3]
                                   net (fanout=2)        1.252      14.636         ddr_hdmi/fram_buf_hdmi/wr_buf_1/rd_wdata [63]
 CLMS_118_265/Y2                   td                    0.210      14.846 r       ddr_hdmi/fram_buf_hdmi/N76_17[63]/gateop_perm/Z
                                   net (fanout=1)        0.987      15.833         ddr_hdmi/fram_buf_hdmi/_N16230
 CLMA_98_224/Y0                    td                    0.302      16.135 f       ddr_hdmi/fram_buf_hdmi/N76_18[63]/gateop/F
                                   net (fanout=1)        1.414      17.549         ddr_hdmi/fram_buf_hdmi/_N16358
 CLMA_150_256/Y0                   td                    0.294      17.843 r       ddr_hdmi/fram_buf_hdmi/N76_19[63]/gateop/F
                                   net (fanout=1)        0.942      18.785         ddr_hdmi/fram_buf_hdmi/_N16486
 CLMS_118_265/Y1                   td                    0.274      19.059 r       ddr_hdmi/fram_buf_hdmi/N76_20[63]/gateop/F
                                   net (fanout=2)        0.398      19.457         axi_wdata[63]    
 CLMS_114_265/A4                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[63]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  19.457         Logic Levels: 4  
                                                                                   Logic: 3.387ns(40.418%), Route: 4.993ns(59.582%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     1.652      20.507         ntclkbufg_0      
 CLMS_114_265/CLK                                                          r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[63]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.534      21.041                          
 clock uncertainty                                      -0.350      20.691                          

 Setup time                                             -0.121      20.570                          

 Data required time                                                 20.570                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.570                          
 Data arrival time                                                  19.457                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.113                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_1/wr_fram_buf1/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[38]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  11.077
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     1.708      11.077         ntclkbufg_0      
 DRM_54_272/CLKB[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_1/wr_fram_buf1/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_54_272/QB0[2]                 tco                   2.307      13.384 f       ddr_hdmi/fram_buf_hdmi/wr_buf_1/wr_fram_buf1/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/QB0[2]
                                   net (fanout=2)        0.886      14.270         ddr_hdmi/fram_buf_hdmi/wr_buf_1/rd_wdata [38]
 CLMS_62_241/Y0                    td                    0.210      14.480 r       ddr_hdmi/fram_buf_hdmi/N76_17[38]/gateop/Z
                                   net (fanout=1)        0.430      14.910         ddr_hdmi/fram_buf_hdmi/_N16205
 CLMS_78_245/Y0                    td                    0.302      15.212 f       ddr_hdmi/fram_buf_hdmi/N76_18[38]/gateop/F
                                   net (fanout=1)        1.444      16.656         ddr_hdmi/fram_buf_hdmi/_N16333
 CLMA_150_276/Y1                   td                    0.275      16.931 f       ddr_hdmi/fram_buf_hdmi/N76_19[38]/gateop/F
                                   net (fanout=1)        1.373      18.304         ddr_hdmi/fram_buf_hdmi/_N16461
 CLMS_102_245/Y0                   td                    0.294      18.598 r       ddr_hdmi/fram_buf_hdmi/N76_20[38]/gateop/F
                                   net (fanout=2)        0.691      19.289         axi_wdata[38]    
 CLMS_94_233/C4                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[38]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  19.289         Logic Levels: 4  
                                                                                   Logic: 3.388ns(41.257%), Route: 4.824ns(58.743%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     1.531      20.386         ntclkbufg_0      
 CLMS_94_233/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[38]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Setup time                                             -0.123      20.427                          

 Data required time                                                 20.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.427                          
 Data arrival time                                                  19.289                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.138                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_1/wr_fram_buf1/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[102]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  11.077
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     1.708      11.077         ntclkbufg_0      
 DRM_54_272/CLKB[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_1/wr_fram_buf1/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_54_272/QB0[2]                 tco                   2.307      13.384 f       ddr_hdmi/fram_buf_hdmi/wr_buf_1/wr_fram_buf1/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/QB0[2]
                                   net (fanout=2)        0.886      14.270         ddr_hdmi/fram_buf_hdmi/wr_buf_1/rd_wdata [38]
 CLMS_62_241/Y0                    td                    0.210      14.480 r       ddr_hdmi/fram_buf_hdmi/N76_17[38]/gateop/Z
                                   net (fanout=1)        0.430      14.910         ddr_hdmi/fram_buf_hdmi/_N16205
 CLMS_78_245/Y0                    td                    0.302      15.212 f       ddr_hdmi/fram_buf_hdmi/N76_18[38]/gateop/F
                                   net (fanout=1)        1.444      16.656         ddr_hdmi/fram_buf_hdmi/_N16333
 CLMA_150_276/Y1                   td                    0.275      16.931 f       ddr_hdmi/fram_buf_hdmi/N76_19[38]/gateop/F
                                   net (fanout=1)        1.373      18.304         ddr_hdmi/fram_buf_hdmi/_N16461
 CLMS_102_245/Y0                   td                    0.294      18.598 r       ddr_hdmi/fram_buf_hdmi/N76_20[38]/gateop/F
                                   net (fanout=2)        0.597      19.195         axi_wdata[38]    
 CLMS_94_233/B4                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[102]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  19.195         Logic Levels: 4  
                                                                                   Logic: 3.388ns(41.734%), Route: 4.730ns(58.266%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     1.531      20.386         ntclkbufg_0      
 CLMS_94_233/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[102]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Setup time                                             -0.120      20.430                          

 Data required time                                                 20.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.430                          
 Data arrival time                                                  19.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.235                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[12]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[12]/opit_0_inv_A2Q21/I01
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.568

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     1.531      10.386         ntclkbufg_0      
 CLMA_90_121/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[12]/opit_0_inv_A2Q21/CLK

 CLMA_90_121/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[12]/opit_0_inv_A2Q21/Q0
                                   net (fanout=12)       0.088      10.696         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr [11]
 CLMA_90_121/A1                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[12]/opit_0_inv_A2Q21/I01

 Data arrival time                                                  10.696         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     1.585      10.954         ntclkbufg_0      
 CLMA_90_121/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[12]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.568      10.386                          
 clock uncertainty                                       0.200      10.586                          

 Hold time                                              -0.121      10.465                          

 Data required time                                                 10.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.465                          
 Data arrival time                                                  10.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.231                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[8]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[8]/opit_0_inv_L5Q_perm/L3
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     1.531      10.386         ntclkbufg_0      
 CLMA_30_153/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[8]/opit_0_inv/CLK

 CLMA_30_153/Y2                    tco                   0.284      10.670 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[8]/opit_0_inv/Q
                                   net (fanout=6)        0.087      10.757         u_DDR3_50H/u_ddrphy_top/phy_addr [8]
 CLMA_30_152/A3                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[8]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  10.757         Logic Levels: 0  
                                                                                   Logic: 0.284ns(76.550%), Route: 0.087ns(23.450%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     1.585      10.954         ntclkbufg_0      
 CLMA_30_152/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Hold time                                              -0.238      10.377                          

 Data required time                                                 10.377                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.377                          
 Data arrival time                                                  10.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_1/rd_addr[8]/opit_0_A2Q21/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_1/rd_addr[10]/opit_0_A2Q21/Cin
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     1.531      10.386         ntclkbufg_0      
 CLMA_110_217/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/wr_buf_1/rd_addr[8]/opit_0_A2Q21/CLK

 CLMA_110_217/Q3                   tco                   0.221      10.607 f       ddr_hdmi/fram_buf_hdmi/wr_buf_1/rd_addr[8]/opit_0_A2Q21/Q1
                                   net (fanout=18)       0.191      10.798         ddr_hdmi/fram_buf_hdmi/wr_buf_1/rd_addr [8]
 CLMA_110_217/COUT                 td                    0.118      10.916 r       ddr_hdmi/fram_buf_hdmi/wr_buf_1/rd_addr[8]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      10.916         ddr_hdmi/fram_buf_hdmi/wr_buf_1/_N9376
 CLMA_110_221/CIN                                                          r       ddr_hdmi/fram_buf_hdmi/wr_buf_1/rd_addr[10]/opit_0_A2Q21/Cin

 Data arrival time                                                  10.916         Logic Levels: 1  
                                                                                   Logic: 0.339ns(63.962%), Route: 0.191ns(36.038%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     1.585      10.954         ntclkbufg_0      
 CLMA_110_221/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/wr_buf_1/rd_addr[10]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Hold time                                              -0.085      10.530                          

 Data required time                                                 10.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.530                          
 Data arrival time                                                  10.916                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.386                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_ddr/ms72xx_ctl/ms7200_ctl/addr[9]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N24             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.955         ntclkbufg_2      
 CLMA_230_61/CLK                                                           r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_61/Q1                    tco                   0.291       5.246 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.615       5.861         hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMS_226_69/Y1                    td                    0.460       6.321 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N63_4/gateop_perm/Z
                                   net (fanout=1)        0.424       6.745         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N61156
 CLMA_230_61/Y2                    td                    0.322       7.067 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2031_4/gateop_perm/Z
                                   net (fanout=7)        0.445       7.512         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N61165
 CLMA_242_60/Y2                    td                    0.210       7.722 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=17)       0.593       8.315         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N261
 CLMA_230_56/Y1                    td                    0.288       8.603 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.402       9.005         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_226_57/Y0                    td                    0.210       9.215 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=8)        0.590       9.805         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1955
 CLMA_242_48/CECO                  td                    0.184       9.989 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/data_in[0]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       9.989         ntR1671          
 CLMA_242_52/CECO                  td                    0.184      10.173 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/addr[12]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000      10.173         ntR1670          
 CLMA_242_56/CECI                                                          r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/addr[9]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  10.173         Logic Levels: 7  
                                                                                   Logic: 2.149ns(41.184%), Route: 3.069ns(58.816%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N24             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     103.082 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531     104.613         ntclkbufg_2      
 CLMA_242_56/CLK                                                           r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/addr[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.729     104.040                          

 Data required time                                                104.040                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.040                          
 Data arrival time                                                  10.173                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.867                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_ddr/ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N24             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.955         ntclkbufg_2      
 CLMA_230_61/CLK                                                           r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_61/Q1                    tco                   0.291       5.246 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.615       5.861         hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMS_226_69/Y1                    td                    0.460       6.321 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N63_4/gateop_perm/Z
                                   net (fanout=1)        0.424       6.745         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N61156
 CLMA_230_61/Y2                    td                    0.322       7.067 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2031_4/gateop_perm/Z
                                   net (fanout=7)        0.445       7.512         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N61165
 CLMA_242_60/Y2                    td                    0.210       7.722 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=17)       0.593       8.315         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N261
 CLMA_230_56/Y1                    td                    0.288       8.603 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.269       8.872         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_226_56/Y1                    td                    0.212       9.084 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.551       9.635         hdmi_ddr/ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_226_48/Y2                    td                    0.196       9.831 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.372      10.203         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N8
 CLMS_222_49/CE                                                            f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                  10.203         Logic Levels: 6  
                                                                                   Logic: 1.979ns(37.710%), Route: 3.269ns(62.290%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N24             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     103.082 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531     104.613         ntclkbufg_2      
 CLMS_222_49/CLK                                                           r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.617     104.152                          

 Data required time                                                104.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.152                          
 Data arrival time                                                  10.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.949                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_ddr/ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N24             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.955         ntclkbufg_2      
 CLMA_230_61/CLK                                                           r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_61/Q1                    tco                   0.291       5.246 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.615       5.861         hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMS_226_69/Y1                    td                    0.460       6.321 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N63_4/gateop_perm/Z
                                   net (fanout=1)        0.424       6.745         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N61156
 CLMA_230_61/Y2                    td                    0.322       7.067 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2031_4/gateop_perm/Z
                                   net (fanout=7)        0.445       7.512         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N61165
 CLMA_242_60/Y2                    td                    0.210       7.722 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=17)       0.593       8.315         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N261
 CLMA_230_56/Y1                    td                    0.288       8.603 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.269       8.872         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_226_56/Y1                    td                    0.212       9.084 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.551       9.635         hdmi_ddr/ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_226_48/Y2                    td                    0.196       9.831 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.372      10.203         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N8
 CLMS_222_49/CE                                                            f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                  10.203         Logic Levels: 6  
                                                                                   Logic: 1.979ns(37.710%), Route: 3.269ns(62.290%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N24             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     103.082 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531     104.613         ntclkbufg_2      
 CLMS_222_49/CLK                                                           r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.617     104.152                          

 Data required time                                                104.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.152                          
 Data arrival time                                                  10.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.949                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/iic_dri_tx/trans_byte_max[2]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_ddr/ms72xx_ctl/iic_dri_tx/trans_byte_max[2]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N24             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531       4.613         ntclkbufg_2      
 CLMA_242_96/CLK                                                           r       hdmi_ddr/ms72xx_ctl/iic_dri_tx/trans_byte_max[2]/opit_0_L5Q_perm/CLK

 CLMA_242_96/Q3                    tco                   0.221       4.834 f       hdmi_ddr/ms72xx_ctl/iic_dri_tx/trans_byte_max[2]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       4.919         hdmi_ddr/ms72xx_ctl/iic_dri_tx/trans_byte_max [2]
 CLMA_242_96/D4                                                            f       hdmi_ddr/ms72xx_ctl/iic_dri_tx/trans_byte_max[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.919         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N24             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.955         ntclkbufg_2      
 CLMA_242_96/CLK                                                           r       hdmi_ddr/ms72xx_ctl/iic_dri_tx/trans_byte_max[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.034       4.579                          

 Data required time                                                  4.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.579                          
 Data arrival time                                                   4.919                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/iic_dri_rx/trans_byte_max[2]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_ddr/ms72xx_ctl/iic_dri_rx/trans_byte_max[2]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N24             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531       4.613         ntclkbufg_2      
 CLMS_242_33/CLK                                                           r       hdmi_ddr/ms72xx_ctl/iic_dri_rx/trans_byte_max[2]/opit_0_L5Q_perm/CLK

 CLMS_242_33/Q3                    tco                   0.221       4.834 f       hdmi_ddr/ms72xx_ctl/iic_dri_rx/trans_byte_max[2]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.086       4.920         hdmi_ddr/ms72xx_ctl/iic_dri_rx/trans_byte_max [2]
 CLMS_242_33/D4                                                            f       hdmi_ddr/ms72xx_ctl/iic_dri_rx/trans_byte_max[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.920         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N24             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.955         ntclkbufg_2      
 CLMS_242_33/CLK                                                           r       hdmi_ddr/ms72xx_ctl/iic_dri_rx/trans_byte_max[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.034       4.579                          

 Data required time                                                  4.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.579                          
 Data arrival time                                                   4.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N24             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531       4.613         ntclkbufg_2      
 CLMA_242_84/CLK                                                           r       hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_242_84/Q3                    tco                   0.221       4.834 f       hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.089       4.923         hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt [0]
 CLMA_242_84/D4                                                            f       hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.923         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.290%), Route: 0.089ns(28.710%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N24             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.955         ntclkbufg_2      
 CLMA_242_84/CLK                                                           r       hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.034       4.579                          

 Data required time                                                  4.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.579                          
 Data arrival time                                                   4.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N24             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_9      
 CLMA_158_20/CLK                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_158_20/Q1                    tco                   0.291       5.248 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.398       5.646         ov5640_ddr/coms1_reg_config/clock_20k_cnt [6]
 CLMA_154_17/Y2                    td                    0.322       5.968 r       ov5640_ddr/coms1_reg_config/N8_mux7_3/gateop_perm/Z
                                   net (fanout=1)        0.394       6.362         ov5640_ddr/coms1_reg_config/_N66861
 CLMA_154_21/Y0                    td                    0.210       6.572 r       ov5640_ddr/coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.408       6.980         ov5640_ddr/coms1_reg_config/N8
                                   td                    0.477       7.457 f       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.457         ov5640_ddr/coms1_reg_config/_N6945
 CLMA_158_16/COUT                  td                    0.058       7.515 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.515         ov5640_ddr/coms1_reg_config/_N6947
                                   td                    0.058       7.573 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.573         ov5640_ddr/coms1_reg_config/_N6949
 CLMA_158_20/COUT                  td                    0.058       7.631 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.631         ov5640_ddr/coms1_reg_config/_N6951
 CLMA_158_24/CIN                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.631         Logic Levels: 4  
                                                                                   Logic: 1.474ns(55.123%), Route: 1.200ns(44.877%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N24             
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.084 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_9      
 CLMA_158_24/CLK                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.928                          
 clock uncertainty                                      -0.150      44.778                          

 Setup time                                             -0.170      44.608                          

 Data required time                                                 44.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.608                          
 Data arrival time                                                   7.631                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.977                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : ov5640_ddr/coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N24             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_9      
 CLMA_158_20/CLK                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_158_20/Q1                    tco                   0.291       5.248 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.398       5.646         ov5640_ddr/coms1_reg_config/clock_20k_cnt [6]
 CLMA_154_17/Y2                    td                    0.322       5.968 r       ov5640_ddr/coms1_reg_config/N8_mux7_3/gateop_perm/Z
                                   net (fanout=1)        0.394       6.362         ov5640_ddr/coms1_reg_config/_N66861
 CLMA_154_21/Y0                    td                    0.210       6.572 r       ov5640_ddr/coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.408       6.980         ov5640_ddr/coms1_reg_config/N8
                                   td                    0.477       7.457 f       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.457         ov5640_ddr/coms1_reg_config/_N6945
 CLMA_158_16/COUT                  td                    0.058       7.515 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.515         ov5640_ddr/coms1_reg_config/_N6947
                                   td                    0.058       7.573 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.573         ov5640_ddr/coms1_reg_config/_N6949
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.573         Logic Levels: 3  
                                                                                   Logic: 1.416ns(54.128%), Route: 1.200ns(45.872%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N24             
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.084 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_9      
 CLMA_158_20/CLK                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.342      44.957                          
 clock uncertainty                                      -0.150      44.807                          

 Setup time                                             -0.167      44.640                          

 Data required time                                                 44.640                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.640                          
 Data arrival time                                                   7.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.067                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N24             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_9      
 CLMA_158_20/CLK                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_158_20/Q1                    tco                   0.291       5.248 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.398       5.646         ov5640_ddr/coms1_reg_config/clock_20k_cnt [6]
 CLMA_154_17/Y2                    td                    0.322       5.968 r       ov5640_ddr/coms1_reg_config/N8_mux7_3/gateop_perm/Z
                                   net (fanout=1)        0.394       6.362         ov5640_ddr/coms1_reg_config/_N66861
 CLMA_154_21/Y0                    td                    0.210       6.572 r       ov5640_ddr/coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.408       6.980         ov5640_ddr/coms1_reg_config/N8
                                   td                    0.477       7.457 f       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.457         ov5640_ddr/coms1_reg_config/_N6945
 CLMA_158_16/COUT                  td                    0.058       7.515 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.515         ov5640_ddr/coms1_reg_config/_N6947
 CLMA_158_20/CIN                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.515         Logic Levels: 3  
                                                                                   Logic: 1.358ns(53.088%), Route: 1.200ns(46.912%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N24             
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.084 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_9      
 CLMA_158_20/CLK                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.342      44.957                          
 clock uncertainty                                      -0.150      44.807                          

 Setup time                                             -0.170      44.637                          

 Data required time                                                 44.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.637                          
 Data arrival time                                                   7.515                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.122                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N24             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.084 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_9      
 CLMA_158_20/CLK                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_158_20/Q0                    tco                   0.222       4.837 f       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.922         ov5640_ddr/coms1_reg_config/clock_20k_cnt [5]
 CLMA_158_20/A1                                                            f       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N24             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_9      
 CLMA_158_20/CLK                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.121       4.494                          

 Data required time                                                  4.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.494                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N24             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.084 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_9      
 CLMA_158_24/CLK                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMA_158_24/Q0                    tco                   0.222       4.837 f       ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.922         ov5640_ddr/coms1_reg_config/clock_20k_cnt [9]
 CLMA_158_24/A1                                                            f       ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N24             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_9      
 CLMA_158_24/CLK                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.121       4.494                          

 Data required time                                                  4.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.494                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N24             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.084 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_9      
 CLMA_158_16/CLK                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_158_16/Q0                    tco                   0.222       4.837 f       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.086       4.923         ov5640_ddr/coms1_reg_config/clock_20k_cnt [1]
 CLMA_158_16/A1                                                            f       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.923         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N24             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_9      
 CLMA_158_16/CLK                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.121       4.494                          

 Data required time                                                  4.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.494                          
 Data arrival time                                                   4.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.429                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/mac_test0/mac_top0/icmp0/icmp_rx_cnt[12]/opit_0_inv_A2Q21/CLK
Endpoint    : video_ethernet/mac_test0/mac_top0/icmp0/reply_checksum_tmp[31]/opit_0_inv_L5Q_perm/L4
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.465
  Launch Clock Delay      :  3.998
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       3.163 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.413 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.585       3.998         video_ethernet/gmii_rx_clk
 CLMS_246_145/CLK                                                          r       video_ethernet/mac_test0/mac_top0/icmp0/icmp_rx_cnt[12]/opit_0_inv_A2Q21/CLK

 CLMS_246_145/Q3                   tco                   0.288       4.286 r       video_ethernet/mac_test0/mac_top0/icmp0/icmp_rx_cnt[12]/opit_0_inv_A2Q21/Q1
                                   net (fanout=8)        0.402       4.688         video_ethernet/mac_test0/mac_top0/icmp0/icmp_rx_cnt [12]
 CLMS_246_149/Y3                   td                    0.210       4.898 r       video_ethernet/mac_test0/mac_top0/icmp0/N500_9/gateop_perm/Z
                                   net (fanout=1)        0.398       5.296         video_ethernet/mac_test0/mac_top0/icmp0/_N69933
 CLMA_242_144/Y2                   td                    0.286       5.582 r       video_ethernet/mac_test0/mac_top0/icmp0/N500_13/gateop_perm/Z
                                   net (fanout=3)        0.401       5.983         video_ethernet/mac_test0/mac_top0/icmp0/_N61405
 CLMA_242_148/Y0                   td                    0.210       6.193 r       video_ethernet/mac_test0/mac_top0/icmp0/state_fsm[10:0]_107/gateop_perm/Z
                                   net (fanout=15)       0.487       6.680         video_ethernet/mac_test0/mac_top0/icmp0/_N61553
 CLMA_222_144/Y1                   td                    0.288       6.968 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_42/gateop/F
                                   net (fanout=32)       0.455       7.423         video_ethernet/mac_test0/mac_top0/icmp0/_N14512
                                   td                    0.474       7.897 f       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_17/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.897         video_ethernet/mac_test0/mac_top0/icmp0/_N7204
 CLMS_214_145/COUT                 td                    0.058       7.955 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.955         video_ethernet/mac_test0/mac_top0/icmp0/_N7206
                                   td                    0.058       8.013 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_21/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.013         video_ethernet/mac_test0/mac_top0/icmp0/_N7208
 CLMS_214_149/COUT                 td                    0.058       8.071 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.071         video_ethernet/mac_test0/mac_top0/icmp0/_N7210
                                   td                    0.058       8.129 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_25/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.129         video_ethernet/mac_test0/mac_top0/icmp0/_N7212
 CLMS_214_153/COUT                 td                    0.058       8.187 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.187         video_ethernet/mac_test0/mac_top0/icmp0/_N7214
                                   td                    0.058       8.245 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_29/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.245         video_ethernet/mac_test0/mac_top0/icmp0/_N7216
 CLMS_214_157/Y3                   td                    0.501       8.746 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_31/gateop_A2/Y1
                                   net (fanout=1)        0.707       9.453         video_ethernet/mac_test0/mac_top0/icmp0/_N65715_2
 CLMS_222_145/C4                                                           r       video_ethernet/mac_test0/mac_top0/icmp0/reply_checksum_tmp[31]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   9.453         Logic Levels: 8  
                                                                                   Logic: 2.605ns(47.754%), Route: 2.850ns(52.246%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       8.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.760      10.817 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.817         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048      10.865 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      11.792         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.429       8.363 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       9.934         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       9.934 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.531      11.465         video_ethernet/gmii_rx_clk
 CLMS_222_145/CLK                                                          r       video_ethernet/mac_test0/mac_top0/icmp0/reply_checksum_tmp[31]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.497      11.962                          
 clock uncertainty                                      -0.150      11.812                          

 Setup time                                             -0.123      11.689                          

 Data required time                                                 11.689                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.689                          
 Data arrival time                                                   9.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.236                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/mac_test0/mac_top0/icmp0/icmp_rx_cnt[12]/opit_0_inv_A2Q21/CLK
Endpoint    : video_ethernet/mac_test0/mac_top0/icmp0/reply_checksum_tmp[29]/opit_0_inv_L5Q_perm/L4
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.465
  Launch Clock Delay      :  3.998
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       3.163 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.413 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.585       3.998         video_ethernet/gmii_rx_clk
 CLMS_246_145/CLK                                                          r       video_ethernet/mac_test0/mac_top0/icmp0/icmp_rx_cnt[12]/opit_0_inv_A2Q21/CLK

 CLMS_246_145/Q3                   tco                   0.288       4.286 r       video_ethernet/mac_test0/mac_top0/icmp0/icmp_rx_cnt[12]/opit_0_inv_A2Q21/Q1
                                   net (fanout=8)        0.402       4.688         video_ethernet/mac_test0/mac_top0/icmp0/icmp_rx_cnt [12]
 CLMS_246_149/Y3                   td                    0.210       4.898 r       video_ethernet/mac_test0/mac_top0/icmp0/N500_9/gateop_perm/Z
                                   net (fanout=1)        0.398       5.296         video_ethernet/mac_test0/mac_top0/icmp0/_N69933
 CLMA_242_144/Y2                   td                    0.286       5.582 r       video_ethernet/mac_test0/mac_top0/icmp0/N500_13/gateop_perm/Z
                                   net (fanout=3)        0.401       5.983         video_ethernet/mac_test0/mac_top0/icmp0/_N61405
 CLMA_242_148/Y0                   td                    0.210       6.193 r       video_ethernet/mac_test0/mac_top0/icmp0/state_fsm[10:0]_107/gateop_perm/Z
                                   net (fanout=15)       0.487       6.680         video_ethernet/mac_test0/mac_top0/icmp0/_N61553
 CLMA_222_144/Y1                   td                    0.288       6.968 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_42/gateop/F
                                   net (fanout=32)       0.455       7.423         video_ethernet/mac_test0/mac_top0/icmp0/_N14512
                                   td                    0.474       7.897 f       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_17/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.897         video_ethernet/mac_test0/mac_top0/icmp0/_N7204
 CLMS_214_145/COUT                 td                    0.058       7.955 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.955         video_ethernet/mac_test0/mac_top0/icmp0/_N7206
                                   td                    0.058       8.013 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_21/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.013         video_ethernet/mac_test0/mac_top0/icmp0/_N7208
 CLMS_214_149/COUT                 td                    0.058       8.071 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.071         video_ethernet/mac_test0/mac_top0/icmp0/_N7210
                                   td                    0.058       8.129 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_25/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.129         video_ethernet/mac_test0/mac_top0/icmp0/_N7212
 CLMS_214_153/COUT                 td                    0.058       8.187 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.187         video_ethernet/mac_test0/mac_top0/icmp0/_N7214
 CLMS_214_157/Y1                   td                    0.498       8.685 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_29/gateop_A2/Y1
                                   net (fanout=1)        0.594       9.279         video_ethernet/mac_test0/mac_top0/icmp0/_N65731_2
 CLMS_218_145/A4                                                           r       video_ethernet/mac_test0/mac_top0/icmp0/reply_checksum_tmp[29]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   9.279         Logic Levels: 8  
                                                                                   Logic: 2.544ns(48.173%), Route: 2.737ns(51.827%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       8.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.760      10.817 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.817         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048      10.865 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      11.792         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.429       8.363 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       9.934         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       9.934 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.531      11.465         video_ethernet/gmii_rx_clk
 CLMS_218_145/CLK                                                          r       video_ethernet/mac_test0/mac_top0/icmp0/reply_checksum_tmp[29]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.497      11.962                          
 clock uncertainty                                      -0.150      11.812                          

 Setup time                                             -0.121      11.691                          

 Data required time                                                 11.691                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.691                          
 Data arrival time                                                   9.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.412                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/mac_test0/mac_top0/icmp0/icmp_rx_cnt[12]/opit_0_inv_A2Q21/CLK
Endpoint    : video_ethernet/mac_test0/mac_top0/icmp0/icmp_tx_data[1]/opit_0_inv_MUX4TO1Q/I0
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.465
  Launch Clock Delay      :  3.998
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       3.163 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.413 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.585       3.998         video_ethernet/gmii_rx_clk
 CLMS_246_145/CLK                                                          r       video_ethernet/mac_test0/mac_top0/icmp0/icmp_rx_cnt[12]/opit_0_inv_A2Q21/CLK

 CLMS_246_145/Q3                   tco                   0.288       4.286 r       video_ethernet/mac_test0/mac_top0/icmp0/icmp_rx_cnt[12]/opit_0_inv_A2Q21/Q1
                                   net (fanout=8)        0.402       4.688         video_ethernet/mac_test0/mac_top0/icmp0/icmp_rx_cnt [12]
 CLMS_246_149/Y3                   td                    0.210       4.898 r       video_ethernet/mac_test0/mac_top0/icmp0/N500_9/gateop_perm/Z
                                   net (fanout=1)        0.398       5.296         video_ethernet/mac_test0/mac_top0/icmp0/_N69933
 CLMA_242_144/Y2                   td                    0.286       5.582 r       video_ethernet/mac_test0/mac_top0/icmp0/N500_13/gateop_perm/Z
                                   net (fanout=3)        0.401       5.983         video_ethernet/mac_test0/mac_top0/icmp0/_N61405
 CLMA_242_148/Y0                   td                    0.210       6.193 r       video_ethernet/mac_test0/mac_top0/icmp0/state_fsm[10:0]_107/gateop_perm/Z
                                   net (fanout=15)       0.779       6.972         video_ethernet/mac_test0/mac_top0/icmp0/_N61553
 CLMS_222_129/Y2                   td                    0.210       7.182 r       video_ethernet/mac_test0/mac_top0/icmp0/N593_2/gateop_perm/Z
                                   net (fanout=10)       0.427       7.609         video_ethernet/mac_test0/mac_top0/icmp0/N593
 CLMS_222_137/Y3                   td                    0.303       7.912 r       video_ethernet/mac_test0/mac_top0/icmp0/N681_15[1]/gateop_perm/Z
                                   net (fanout=1)        0.646       8.558         video_ethernet/mac_test0/mac_top0/icmp0/_N13676
 CLMA_230_149/Y2                   td                    0.322       8.880 r       video_ethernet/mac_test0/mac_top0/icmp0/N681_18[1]/gateop_perm/Z
                                   net (fanout=1)        0.250       9.130         video_ethernet/mac_test0/mac_top0/icmp0/_N13700
 CLMA_230_149/AD                                                           r       video_ethernet/mac_test0/mac_top0/icmp0/icmp_tx_data[1]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                   9.130         Logic Levels: 6  
                                                                                   Logic: 1.829ns(35.639%), Route: 3.303ns(64.361%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       8.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.760      10.817 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.817         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048      10.865 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      11.792         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.429       8.363 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       9.934         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       9.934 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.531      11.465         video_ethernet/gmii_rx_clk
 CLMA_230_149/CLK                                                          r       video_ethernet/mac_test0/mac_top0/icmp0/icmp_tx_data[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.497      11.962                          
 clock uncertainty                                      -0.150      11.812                          

 Setup time                                             -0.196      11.616                          

 Data required time                                                 11.616                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.616                          
 Data arrival time                                                   9.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.486                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crc_result_d0[19]/opit_0_inv/CLK
Endpoint    : video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crc[19]/opit_0_inv/D
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.998
  Launch Clock Delay      :  3.465
  Clock Pessimism Removal :  -0.504

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.760       2.817 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.817         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       2.865 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       3.792         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.429       0.363 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       1.934         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       1.934 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.531       3.465         video_ethernet/gmii_rx_clk
 CLMA_194_200/CLK                                                          r       video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crc_result_d0[19]/opit_0_inv/CLK

 CLMA_194_200/Q2                   tco                   0.224       3.689 f       video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crc_result_d0[19]/opit_0_inv/Q
                                   net (fanout=1)        0.084       3.773         video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crc_result_d0 [19]
 CLMA_194_201/CD                                                           f       video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crc[19]/opit_0_inv/D

 Data arrival time                                                   3.773         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       3.163 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.413 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.585       3.998         video_ethernet/gmii_rx_clk
 CLMA_194_201/CLK                                                          r       video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crc[19]/opit_0_inv/CLK
 clock pessimism                                        -0.504       3.494                          
 clock uncertainty                                       0.000       3.494                          

 Hold time                                               0.053       3.547                          

 Data required time                                                  3.547                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.547                          
 Data arrival time                                                   3.773                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.226                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/mac_test0/mac_top0/icmp0/reply_check_out[2]/opit_0_inv_A2Q21/CLK
Endpoint    : video_ethernet/mac_test0/mac_top0/icmp0/reply_checkout_buf[1]/opit_0_inv/D
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.998
  Launch Clock Delay      :  3.465
  Clock Pessimism Removal :  -0.504

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.760       2.817 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.817         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       2.865 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       3.792         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.429       0.363 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       1.934         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       1.934 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.531       3.465         video_ethernet/gmii_rx_clk
 CLMA_218_128/CLK                                                          r       video_ethernet/mac_test0/mac_top0/icmp0/reply_check_out[2]/opit_0_inv_A2Q21/CLK

 CLMA_218_128/Q2                   tco                   0.224       3.689 f       video_ethernet/mac_test0/mac_top0/icmp0/reply_check_out[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       3.774         video_ethernet/mac_test0/mac_top0/icmp0/reply_check_out [1]
 CLMS_218_129/CD                                                           f       video_ethernet/mac_test0/mac_top0/icmp0/reply_checkout_buf[1]/opit_0_inv/D

 Data arrival time                                                   3.774         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       3.163 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.413 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.585       3.998         video_ethernet/gmii_rx_clk
 CLMS_218_129/CLK                                                          r       video_ethernet/mac_test0/mac_top0/icmp0/reply_checkout_buf[1]/opit_0_inv/CLK
 clock pessimism                                        -0.504       3.494                          
 clock uncertainty                                       0.000       3.494                          

 Hold time                                               0.053       3.547                          

 Data required time                                                  3.547                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.547                          
 Data arrival time                                                   3.774                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.227                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/mac_test0/mac_top0/icmp0/ram_write_addr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : video_ethernet/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram/iGopDrm/ADDRA[3]
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.998
  Launch Clock Delay      :  3.465
  Clock Pessimism Removal :  -0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.760       2.817 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.817         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       2.865 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       3.792         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.429       0.363 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       1.934         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       1.934 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.531       3.465         video_ethernet/gmii_rx_clk
 CLMA_242_116/CLK                                                          r       video_ethernet/mac_test0/mac_top0/icmp0/ram_write_addr[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_242_116/Q3                   tco                   0.221       3.686 f       video_ethernet/mac_test0/mac_top0/icmp0/ram_write_addr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.234       3.920         video_ethernet/mac_test0/mac_top0/icmp0/ram_write_addr [0]
 DRM_234_108/ADA1[3]                                                       f       video_ethernet/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram/iGopDrm/ADDRA[3]

 Data arrival time                                                   3.920         Logic Levels: 0  
                                                                                   Logic: 0.221ns(48.571%), Route: 0.234ns(51.429%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       3.163 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.413 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.585       3.998         video_ethernet/gmii_rx_clk
 DRM_234_108/CLKA[1]                                                       r       video_ethernet/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram/iGopDrm/CLKA
 clock pessimism                                        -0.497       3.501                          
 clock uncertainty                                       0.000       3.501                          

 Hold time                                               0.186       3.687                          

 Data required time                                                  3.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.687                          
 Data arrival time                                                   3.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.233                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/de_out/opit_0/CLK
Endpoint    : video_ethernet/mac_test0/cmos_href_d0/opit_0_inv/D
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.500  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.465
  Launch Clock Delay      :  4.965
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       135.000     135.000 r                        
 P20                                                     0.000     135.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     135.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     136.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     136.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     136.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787     137.191         _N24             
 PLL_158_55/CLK_OUT3               td                    0.111     137.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078     138.380         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000     138.380 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.585     139.965         ntclkbufg_1      
 CLMA_214_184/CLK                                                          r       ddr_hdmi/de_out/opit_0/CLK

 CLMA_214_184/Q0                   tco                   0.287     140.252 f       ddr_hdmi/de_out/opit_0/Q
                                   net (fanout=3)        1.653     141.905         nt_de_out        
 CLMS_214_185/M0                                                           f       video_ethernet/mac_test0/cmos_href_d0/opit_0_inv/D

 Data arrival time                                                 141.905         Logic Levels: 0  
                                                                                   Logic: 0.287ns(14.794%), Route: 1.653ns(85.206%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       136.000     136.000 r                        
 F14                                                     0.000     136.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057     136.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.760     138.817 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000     138.817         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048     138.865 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927     139.792         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.429     136.363 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571     137.934         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000     137.934 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.531     139.465         video_ethernet/gmii_rx_clk
 CLMS_214_185/CLK                                                          r       video_ethernet/mac_test0/cmos_href_d0/opit_0_inv/CLK
 clock pessimism                                         0.000     139.465                          
 clock uncertainty                                      -0.150     139.315                          

 Setup time                                             -0.088     139.227                          

 Data required time                                                139.227                          
----------------------------------------------------------------------------------------------------
 Data required time                                                139.227                          
 Data arrival time                                                 141.905                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.678                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.379  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.586
  Launch Clock Delay      :  4.965
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       135.000     135.000 r                        
 P20                                                     0.000     135.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     135.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     136.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     136.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     136.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787     137.191         _N24             
 PLL_158_55/CLK_OUT3               td                    0.111     137.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078     138.380         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000     138.380 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.585     139.965         ntclkbufg_1      
 CLMA_254_240/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK

 CLMA_254_240/Q0                   tco                   0.289     140.254 r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.678     141.932         video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/wptr [10]
 CLMS_254_257/M2                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D

 Data arrival time                                                 141.932         Logic Levels: 0  
                                                                                   Logic: 0.289ns(14.692%), Route: 1.678ns(85.308%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       136.000     136.000 r                        
 F14                                                     0.000     136.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057     136.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.760     138.817 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000     138.817         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048     138.865 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927     139.792         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.429     136.363 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571     137.934         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000     137.934 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.652     139.586         video_ethernet/gmii_rx_clk
 CLMS_254_257/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.000     139.586                          
 clock uncertainty                                      -0.150     139.436                          

 Setup time                                             -0.079     139.357                          

 Data required time                                                139.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                139.357                          
 Data arrival time                                                 141.932                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.575                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.379  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.586
  Launch Clock Delay      :  4.965
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       135.000     135.000 r                        
 P20                                                     0.000     135.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     135.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     136.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     136.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     136.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787     137.191         _N24             
 PLL_158_55/CLK_OUT3               td                    0.111     137.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078     138.380         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000     138.380 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.585     139.965         ntclkbufg_1      
 CLMA_254_248/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_254_248/Q2                   tco                   0.289     140.254 f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.667     141.921         video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/wptr [1]
 CLMA_254_252/M3                                                           f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                 141.921         Logic Levels: 0  
                                                                                   Logic: 0.289ns(14.775%), Route: 1.667ns(85.225%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       136.000     136.000 r                        
 F14                                                     0.000     136.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057     136.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.760     138.817 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000     138.817         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048     138.865 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927     139.792         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.429     136.363 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571     137.934         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000     137.934 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.652     139.586         video_ethernet/gmii_rx_clk
 CLMA_254_252/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                         0.000     139.586                          
 clock uncertainty                                      -0.150     139.436                          

 Setup time                                             -0.088     139.348                          

 Data required time                                                139.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                                139.348                          
 Data arrival time                                                 141.921                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.573                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.622  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.121
  Launch Clock Delay      :  4.743
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N24             
 PLL_158_55/CLK_OUT3               td                    0.105       2.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059       3.091         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.652       4.743         ntclkbufg_1      
 CLMS_254_265/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK

 CLMS_254_265/Q0                   tco                   0.226       4.969 r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.956       5.925         video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/wptr [2]
 CLMS_254_261/M3                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D

 Data arrival time                                                   5.925         Logic Levels: 0  
                                                                                   Logic: 0.226ns(19.120%), Route: 0.956ns(80.880%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       3.163 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.413 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.708       4.121         video_ethernet/gmii_rx_clk
 CLMS_254_261/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                         0.000       4.121                          
 clock uncertainty                                       0.150       4.271                          

 Hold time                                              -0.014       4.257                          

 Data required time                                                  4.257                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.257                          
 Data arrival time                                                   5.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.668                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.622  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.121
  Launch Clock Delay      :  4.743
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N24             
 PLL_158_55/CLK_OUT3               td                    0.105       2.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059       3.091         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.652       4.743         ntclkbufg_1      
 CLMA_254_264/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMA_254_264/Q3                   tco                   0.226       4.969 r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.104       6.073         video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMS_254_261/M1                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                   6.073         Logic Levels: 0  
                                                                                   Logic: 0.226ns(16.992%), Route: 1.104ns(83.008%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       3.163 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.413 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.708       4.121         video_ethernet/gmii_rx_clk
 CLMS_254_261/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000       4.121                          
 clock uncertainty                                       0.150       4.271                          

 Hold time                                              -0.014       4.257                          

 Data required time                                                  4.257                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.257                          
 Data arrival time                                                   6.073                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.816                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.622  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.121
  Launch Clock Delay      :  4.743
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N24             
 PLL_158_55/CLK_OUT3               td                    0.105       2.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059       3.091         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.652       4.743         ntclkbufg_1      
 CLMA_270_256/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK

 CLMA_270_256/Q2                   tco                   0.228       4.971 r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.100       5.071         video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/wptr [8]
 CLMS_270_257/Y6CD                 td                    0.116       5.187 r       CLKROUTE_4/Z     
                                   net (fanout=1)        0.893       6.080         ntR3668          
 CLMS_254_257/M1                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D

 Data arrival time                                                   6.080         Logic Levels: 1  
                                                                                   Logic: 0.344ns(25.729%), Route: 0.993ns(74.271%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       3.163 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.413 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.708       4.121         video_ethernet/gmii_rx_clk
 CLMS_254_257/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                         0.000       4.121                          
 clock uncertainty                                       0.150       4.271                          

 Hold time                                              -0.014       4.257                          

 Data required time                                                  4.257                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.257                          
 Data arrival time                                                   6.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.823                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_4/y_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data[13]/opit_0/CE
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N23             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585       5.999         ntclkbufg_5      
 CLMS_114_77/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/y_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_114_77/Q3                    tco                   0.288       6.287 r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/y_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.549       6.836         ddr_hdmi/fram_buf_hdmi/wr_buf_4/y_cnt [0]
 CLMS_114_73/Y1                    td                    0.290       7.126 f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_en/opit_0_L5Q_perm/Z
                                   net (fanout=32)       2.287       9.413         ddr_hdmi/fram_buf_hdmi/wr_buf_4/N13
 CLMA_174_148/CE                                                           f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data[13]/opit_0/CE

 Data arrival time                                                   9.413         Logic Levels: 1  
                                                                                   Logic: 0.578ns(16.930%), Route: 2.836ns(83.070%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N23             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.531      29.364         ntclkbufg_5      
 CLMA_174_148/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data[13]/opit_0/CLK
 clock pessimism                                         0.381      29.745                          
 clock uncertainty                                      -0.050      29.695                          

 Setup time                                             -0.617      29.078                          

 Data required time                                                 29.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.078                          
 Data arrival time                                                   9.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.665                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_4/y_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data[28]/opit_0/CE
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N23             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585       5.999         ntclkbufg_5      
 CLMS_114_77/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/y_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_114_77/Q3                    tco                   0.288       6.287 r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/y_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.549       6.836         ddr_hdmi/fram_buf_hdmi/wr_buf_4/y_cnt [0]
 CLMS_114_73/Y1                    td                    0.290       7.126 f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_en/opit_0_L5Q_perm/Z
                                   net (fanout=32)       2.287       9.413         ddr_hdmi/fram_buf_hdmi/wr_buf_4/N13
 CLMA_174_148/CE                                                           f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data[28]/opit_0/CE

 Data arrival time                                                   9.413         Logic Levels: 1  
                                                                                   Logic: 0.578ns(16.930%), Route: 2.836ns(83.070%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N23             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.531      29.364         ntclkbufg_5      
 CLMA_174_148/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data[28]/opit_0/CLK
 clock pessimism                                         0.381      29.745                          
 clock uncertainty                                      -0.050      29.695                          

 Setup time                                             -0.617      29.078                          

 Data required time                                                 29.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.078                          
 Data arrival time                                                   9.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.665                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_4/y_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data[29]/opit_0/CE
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N23             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585       5.999         ntclkbufg_5      
 CLMS_114_77/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/y_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_114_77/Q3                    tco                   0.288       6.287 r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/y_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.549       6.836         ddr_hdmi/fram_buf_hdmi/wr_buf_4/y_cnt [0]
 CLMS_114_73/Y1                    td                    0.290       7.126 f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_en/opit_0_L5Q_perm/Z
                                   net (fanout=32)       2.287       9.413         ddr_hdmi/fram_buf_hdmi/wr_buf_4/N13
 CLMA_174_148/CE                                                           f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data[29]/opit_0/CE

 Data arrival time                                                   9.413         Logic Levels: 1  
                                                                                   Logic: 0.578ns(16.930%), Route: 2.836ns(83.070%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N23             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.531      29.364         ntclkbufg_5      
 CLMA_174_148/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data[29]/opit_0/CLK
 clock pessimism                                         0.381      29.745                          
 clock uncertainty                                      -0.050      29.695                          

 Setup time                                             -0.617      29.078                          

 Data required time                                                 29.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.078                          
 Data arrival time                                                   9.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.665                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data[17]/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/DA0[1]
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N23             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.531       5.564         ntclkbufg_5      
 CLMA_174_84/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data[17]/opit_0/CLK

 CLMA_174_84/Q0                    tco                   0.222       5.786 f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data[17]/opit_0/Q
                                   net (fanout=1)        0.324       6.110         ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data [17]
 DRM_178_88/DA0[1]                                                         f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/DA0[1]

 Data arrival time                                                   6.110         Logic Levels: 0  
                                                                                   Logic: 0.222ns(40.659%), Route: 0.324ns(59.341%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N23             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585       5.999         ntclkbufg_5      
 DRM_178_88/CLKA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.000       5.600                          

 Hold time                                               0.156       5.756                          

 Data required time                                                  5.756                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.756                          
 Data arrival time                                                   6.110                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.354                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_4/x_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_en/opit_0_L5Q_perm/L1
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N23             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.531       5.564         ntclkbufg_5      
 CLMA_114_72/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/x_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_114_72/Q2                    tco                   0.224       5.788 f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/x_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.087       5.875         ddr_hdmi/fram_buf_hdmi/wr_buf_4/x_cnt [0]
 CLMS_114_73/B1                                                            f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_en/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.875         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.026%), Route: 0.087ns(27.974%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N23             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585       5.999         ntclkbufg_5      
 CLMS_114_73/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_en/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.406       5.593                          
 clock uncertainty                                       0.000       5.593                          

 Hold time                                              -0.106       5.487                          

 Data required time                                                  5.487                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.487                          
 Data arrival time                                                   5.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.388                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data[23]/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/DA0[1]
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N23             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.531       5.564         ntclkbufg_5      
 CLMA_166_128/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data[23]/opit_0/CLK

 CLMA_166_128/Q0                   tco                   0.222       5.786 f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data[23]/opit_0/Q
                                   net (fanout=1)        0.359       6.145         ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data [23]
 DRM_178_128/DA0[1]                                                        f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/DA0[1]

 Data arrival time                                                   6.145         Logic Levels: 0  
                                                                                   Logic: 0.222ns(38.210%), Route: 0.359ns(61.790%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N23             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585       5.999         ntclkbufg_5      
 DRM_178_128/CLKA[0]                                                       r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.000       5.600                          

 Hold time                                               0.156       5.756                          

 Data required time                                                  5.756                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.756                          
 Data arrival time                                                   6.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.389                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_addr[0]/opit_0_L5Q_perm/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/ADA0[1]
Path Group  : m1_soc_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.213
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       3.938 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      1.585       5.523         ntclkbufg_6      
 CLMA_118_212/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_addr[0]/opit_0_L5Q_perm/CLK

 CLMA_118_212/Q0                   tco                   0.287       5.810 f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_addr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=19)       3.615       9.425         ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_addr [0]
 DRM_54_68/ADA0[1]                                                         f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/ADA0[1]

 Data arrival time                                                   9.425         Logic Levels: 0  
                                                                                   Logic: 0.287ns(7.355%), Route: 3.615ns(92.645%)
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N22             
 USCM_84_112/CLK_USCM              td                    0.000    1003.659 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      1.554    1005.213         ntclkbufg_6      
 DRM_54_68/CLKA[0]                                                         r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.279    1005.492                          
 clock uncertainty                                      -0.050    1005.442                          

 Setup time                                              0.001    1005.443                          

 Data required time                                               1005.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.443                          
 Data arrival time                                                   9.425                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.018                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_3/y_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data[18]/opit_0/CE
Path Group  : m1_soc_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       3.938 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      1.585       5.523         ntclkbufg_6      
 CLMA_118_208/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/y_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_118_208/Q2                   tco                   0.290       5.813 r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/y_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.497       6.310         ddr_hdmi/fram_buf_hdmi/wr_buf_3/y_cnt [0]
 CLMA_110_201/Y0                   td                    0.196       6.506 f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_en/opit_0_L5Q_perm/Z
                                   net (fanout=32)       2.233       8.739         ddr_hdmi/fram_buf_hdmi/wr_buf_3/N13
 CLMA_130_12/CE                                                            f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data[18]/opit_0/CE

 Data arrival time                                                   8.739         Logic Levels: 1  
                                                                                   Logic: 0.486ns(15.112%), Route: 2.730ns(84.888%)
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N22             
 USCM_84_112/CLK_USCM              td                    0.000    1003.659 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      1.531    1005.190         ntclkbufg_6      
 CLMA_130_12/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data[18]/opit_0/CLK
 clock pessimism                                         0.279    1005.469                          
 clock uncertainty                                      -0.050    1005.419                          

 Setup time                                             -0.617    1004.802                          

 Data required time                                               1004.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.802                          
 Data arrival time                                                   8.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.063                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_3/y_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data[19]/opit_0/CE
Path Group  : m1_soc_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       3.938 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      1.585       5.523         ntclkbufg_6      
 CLMA_118_208/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/y_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_118_208/Q2                   tco                   0.290       5.813 r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/y_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.497       6.310         ddr_hdmi/fram_buf_hdmi/wr_buf_3/y_cnt [0]
 CLMA_110_201/Y0                   td                    0.196       6.506 f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_en/opit_0_L5Q_perm/Z
                                   net (fanout=32)       2.233       8.739         ddr_hdmi/fram_buf_hdmi/wr_buf_3/N13
 CLMA_130_12/CE                                                            f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data[19]/opit_0/CE

 Data arrival time                                                   8.739         Logic Levels: 1  
                                                                                   Logic: 0.486ns(15.112%), Route: 2.730ns(84.888%)
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N22             
 USCM_84_112/CLK_USCM              td                    0.000    1003.659 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      1.531    1005.190         ntclkbufg_6      
 CLMA_130_12/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data[19]/opit_0/CLK
 clock pessimism                                         0.279    1005.469                          
 clock uncertainty                                      -0.050    1005.419                          

 Setup time                                             -0.617    1004.802                          

 Data required time                                               1004.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.802                          
 Data arrival time                                                   8.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.063                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data[3]/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[1]
Path Group  : m1_soc_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       3.659 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      1.531       5.190         ntclkbufg_6      
 CLMA_138_29/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data[3]/opit_0/CLK

 CLMA_138_29/Q1                    tco                   0.224       5.414 f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data[3]/opit_0/Q
                                   net (fanout=1)        0.312       5.726         ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data [3]
 DRM_142_24/DA0[1]                                                         f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[1]

 Data arrival time                                                   5.726         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.791%), Route: 0.312ns(58.209%)
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       3.938 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      1.585       5.523         ntclkbufg_6      
 DRM_142_24/CLKA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Hold time                                               0.156       5.382                          

 Data required time                                                  5.382                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.382                          
 Data arrival time                                                   5.726                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data[2]/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[0]
Path Group  : m1_soc_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       3.659 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      1.531       5.190         ntclkbufg_6      
 CLMA_138_29/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data[2]/opit_0/CLK

 CLMA_138_29/Q0                    tco                   0.222       5.412 f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data[2]/opit_0/Q
                                   net (fanout=1)        0.325       5.737         ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data [2]
 DRM_142_24/DA0[0]                                                         f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[0]

 Data arrival time                                                   5.737         Logic Levels: 0  
                                                                                   Logic: 0.222ns(40.585%), Route: 0.325ns(59.415%)
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       3.938 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      1.585       5.523         ntclkbufg_6      
 DRM_142_24/CLKA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Hold time                                               0.156       5.382                          

 Data required time                                                  5.382                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.382                          
 Data arrival time                                                   5.737                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.355                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data[25]/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/DA0[1]
Path Group  : m1_soc_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       3.659 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      1.531       5.190         ntclkbufg_6      
 CLMA_174_156/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data[25]/opit_0/CLK

 CLMA_174_156/Q1                   tco                   0.224       5.414 f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data[25]/opit_0/Q
                                   net (fanout=1)        0.340       5.754         ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data [25]
 DRM_178_148/DA0[1]                                                        f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/DA0[1]

 Data arrival time                                                   5.754         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.716%), Route: 0.340ns(60.284%)
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       3.938 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      1.585       5.523         ntclkbufg_6      
 DRM_178_148/CLKA[0]                                                       r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Hold time                                               0.156       5.382                          

 Data required time                                                  5.382                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.382                          
 Data arrival time                                                   5.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.372                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_2/x_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_2/write_data[25]/opit_0/CE
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.110
  Launch Clock Delay      :  11.335
  Clock Pessimism Removal :  1.171

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.760       7.211         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.559 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.559         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.559 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.750         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000       9.750 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585      11.335         ntclkbufg_4      
 CLMS_98_73/CLK                                                            r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/x_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_98_73/Q0                     tco                   0.289      11.624 r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/x_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.573      12.197         ddr_hdmi/fram_buf_hdmi/wr_buf_2/x_cnt [0]
 CLMS_102_61/Y1                    td                    0.316      12.513 f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/write_en/opit_0_L5Q_perm/Z
                                   net (fanout=32)       2.065      14.578         ddr_hdmi/fram_buf_hdmi/wr_buf_2/N13
 CLMA_46_140/CE                                                            f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/write_data[25]/opit_0/CE

 Data arrival time                                                  14.578         Logic Levels: 1  
                                                                                   Logic: 0.605ns(18.656%), Route: 2.638ns(81.344%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.978      29.978         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.227 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.227         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.227 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.379         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000      32.379 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.531      33.910         ntclkbufg_4      
 CLMA_46_140/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/write_data[25]/opit_0/CLK
 clock pessimism                                         1.171      35.081                          
 clock uncertainty                                      -0.050      35.031                          

 Setup time                                             -0.617      34.414                          

 Data required time                                                 34.414                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.414                          
 Data arrival time                                                  14.578                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.836                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_2/write_en/opit_0_L5Q_perm/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/WEA[0]
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.231
  Launch Clock Delay      :  11.335
  Clock Pessimism Removal :  1.171

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.760       7.211         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.559 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.559         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.559 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.750         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000       9.750 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585      11.335         ntclkbufg_4      
 CLMS_102_61/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/write_en/opit_0_L5Q_perm/CLK

 CLMS_102_61/Q1                    tco                   0.289      11.624 f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/write_en/opit_0_L5Q_perm/Q
                                   net (fanout=17)       3.380      15.004         ddr_hdmi/fram_buf_hdmi/wr_buf_2/write_en
 DRM_54_252/WEA[0]                                                         f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/WEA[0]

 Data arrival time                                                  15.004         Logic Levels: 0  
                                                                                   Logic: 0.289ns(7.877%), Route: 3.380ns(92.123%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.978      29.978         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.227 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.227         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.227 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.379         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000      32.379 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.652      34.031         ntclkbufg_4      
 DRM_54_252/CLKA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         1.171      35.202                          
 clock uncertainty                                      -0.050      35.152                          

 Setup time                                             -0.013      35.139                          

 Data required time                                                 35.139                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.139                          
 Data arrival time                                                  15.004                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.135                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_2/x_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_2/write_data[24]/opit_0/CE
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.110
  Launch Clock Delay      :  11.335
  Clock Pessimism Removal :  1.171

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.760       7.211         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.559 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.559         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.559 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.750         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000       9.750 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585      11.335         ntclkbufg_4      
 CLMS_98_73/CLK                                                            r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/x_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_98_73/Q0                     tco                   0.289      11.624 r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/x_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.573      12.197         ddr_hdmi/fram_buf_hdmi/wr_buf_2/x_cnt [0]
 CLMS_102_61/Y1                    td                    0.316      12.513 f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/write_en/opit_0_L5Q_perm/Z
                                   net (fanout=32)       1.761      14.274         ddr_hdmi/fram_buf_hdmi/wr_buf_2/N13
 CLMS_38_137/CE                                                            f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/write_data[24]/opit_0/CE

 Data arrival time                                                  14.274         Logic Levels: 1  
                                                                                   Logic: 0.605ns(20.585%), Route: 2.334ns(79.415%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.978      29.978         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.227 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.227         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.227 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.379         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000      32.379 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.531      33.910         ntclkbufg_4      
 CLMS_38_137/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/write_data[24]/opit_0/CLK
 clock pessimism                                         1.171      35.081                          
 clock uncertainty                                      -0.050      35.031                          

 Setup time                                             -0.617      34.414                          

 Data required time                                                 34.414                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.414                          
 Data arrival time                                                  14.274                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.140                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_addr[0]/opit_0_L5Q_perm/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_addr[0]/opit_0_L5Q_perm/L4
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.335
  Launch Clock Delay      :  10.110
  Clock Pessimism Removal :  -1.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.978       6.178         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.427 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.427         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.427 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.579         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000       8.579 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.531      10.110         ntclkbufg_4      
 CLMA_110_84/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_addr[0]/opit_0_L5Q_perm/CLK

 CLMA_110_84/Q3                    tco                   0.221      10.331 f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_addr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=19)       0.092      10.423         ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_addr [0]
 CLMA_110_84/D4                                                            f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_addr[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.423         Logic Levels: 0  
                                                                                   Logic: 0.221ns(70.607%), Route: 0.092ns(29.393%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.760       7.211         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.559 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.559         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.559 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.750         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000       9.750 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585      11.335         ntclkbufg_4      
 CLMA_110_84/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_addr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.225      10.110                          
 clock uncertainty                                       0.000      10.110                          

 Hold time                                              -0.034      10.076                          

 Data required time                                                 10.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.076                          
 Data arrival time                                                  10.423                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.347                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_8_16bit/pdata_out3[12]/opit_0/CLK
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_o[12]/opit_0/D
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.350
  Launch Clock Delay      :  10.124
  Clock Pessimism Removal :  -1.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.978       6.178         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.427 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.427         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.427 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.579         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000       8.579 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.545      10.124         ntclkbufg_4      
 CLMA_66_72/CLK                                                            r       ov5640_ddr/cmos2_8_16bit/pdata_out3[12]/opit_0/CLK

 CLMA_66_72/Q3                     tco                   0.221      10.345 f       ov5640_ddr/cmos2_8_16bit/pdata_out3[12]/opit_0/Q
                                   net (fanout=1)        0.185      10.530         ov5640_ddr/cmos2_8_16bit/pdata_out3 [12]
 CLMA_66_72/CD                                                             f       ov5640_ddr/cmos2_8_16bit/pdata_o[12]/opit_0/D

 Data arrival time                                                  10.530         Logic Levels: 0  
                                                                                   Logic: 0.221ns(54.433%), Route: 0.185ns(45.567%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.760       7.211         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.559 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.559         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.559 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.750         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000       9.750 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.600      11.350         ntclkbufg_4      
 CLMA_66_72/CLK                                                            r       ov5640_ddr/cmos2_8_16bit/pdata_o[12]/opit_0/CLK
 clock pessimism                                        -1.225      10.125                          
 clock uncertainty                                       0.000      10.125                          

 Hold time                                               0.053      10.178                          

 Data required time                                                 10.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.178                          
 Data arrival time                                                  10.530                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.352                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_8_16bit/pdata_o[3]/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_data_1d[14]/opit_0/D
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.335
  Launch Clock Delay      :  10.110
  Clock Pessimism Removal :  -1.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.978       6.178         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.427 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.427         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.427 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.579         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000       8.579 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.531      10.110         ntclkbufg_4      
 CLMA_70_116/CLK                                                           r       ov5640_ddr/cmos2_8_16bit/pdata_o[3]/opit_0/CLK

 CLMA_70_116/Q3                    tco                   0.221      10.331 f       ov5640_ddr/cmos2_8_16bit/pdata_o[3]/opit_0/Q
                                   net (fanout=2)        0.187      10.518         i_rgb565_camera_1[14]
 CLMA_70_116/AD                                                            f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_data_1d[14]/opit_0/D

 Data arrival time                                                  10.518         Logic Levels: 0  
                                                                                   Logic: 0.221ns(54.167%), Route: 0.187ns(45.833%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.760       7.211         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.559 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.559         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.559 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.750         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000       9.750 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585      11.335         ntclkbufg_4      
 CLMA_70_116/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_data_1d[14]/opit_0/CLK
 clock pessimism                                        -1.225      10.110                          
 clock uncertainty                                       0.000      10.110                          

 Hold time                                               0.053      10.163                          

 Data required time                                                 10.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.163                          
 Data arrival time                                                  10.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.355                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/h_count[2]/opit_0_inv_A2Q21/CLK
Endpoint    : r_out_obuf[7]/opit_1_OQ/LRS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.743
  Launch Clock Delay      :  4.965
  Clock Pessimism Removal :  0.289

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N24             
 PLL_158_55/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       3.380         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.380 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.585       4.965         ntclkbufg_1      
 CLMA_210_84/CLK                                                           r       ddr_hdmi/h_count[2]/opit_0_inv_A2Q21/CLK

 CLMA_210_84/Q0                    tco                   0.287       5.252 f       ddr_hdmi/h_count[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=99)       2.550       7.802         ddr_hdmi/h_count [1]
                                   td                    0.477       8.279 f       ddr_hdmi/N1835.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.279         ddr_hdmi/N1835.co [2]
 CLMA_110_165/COUT                 td                    0.058       8.337 r       ddr_hdmi/N1835.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.337         ddr_hdmi/N1835.co [6]
                                   td                    0.058       8.395 r       ddr_hdmi/N1835.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.395         ddr_hdmi/N1835.co [10]
 CLMA_110_169/Y3                   td                    0.563       8.958 r       ddr_hdmi/N1835.lt_6/gateop_A2/Y1
                                   net (fanout=3)        1.282      10.240         ddr_hdmi/N1835   
 CLMA_130_112/Y0                   td                    0.285      10.525 r       ddr_hdmi/N1853_5/gateop_perm/Z
                                   net (fanout=1)        0.414      10.939         ddr_hdmi/N1853   
 CLMA_138_116/Y3                   td                    0.210      11.149 r       ddr_hdmi/N3372_1106/gateop_perm/Z
                                   net (fanout=1)        0.581      11.730         ddr_hdmi/_N69400 
 CLMS_130_101/Y0                   td                    0.210      11.940 r       ddr_hdmi/N3372_1109/gateop_perm/Z
                                   net (fanout=1)        0.743      12.683         ddr_hdmi/_N69403 
 CLMS_150_93/Y3                    td                    0.287      12.970 r       ddr_hdmi/N3372_1144/gateop_perm/Z
                                   net (fanout=1)        0.723      13.693         ddr_hdmi/_N69438 
 CLMA_138_92/Y3                    td                    0.303      13.996 r       ddr_hdmi/N3372_1145/gateop_perm/Z
                                   net (fanout=1)        1.013      15.009         ddr_hdmi/_N69439 
 CLMA_170_120/Y0                   td                    0.493      15.502 f       ddr_hdmi/N3372_1151/gateop_perm/Z
                                   net (fanout=1)        1.347      16.849         ddr_hdmi/_N69445 
 CLMA_218_156/Y1                   td                    0.197      17.046 f       ddr_hdmi/N3372_1153/gateop/Z
                                   net (fanout=35)       2.403      19.449         ddr_hdmi/N3372   
 IOL_327_273/LRS                                                           f       r_out_obuf[7]/opit_1_OQ/LRS

 Data arrival time                                                  19.449         Logic Levels: 9  
                                                                                   Logic: 3.428ns(23.667%), Route: 11.056ns(76.333%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        27.000      27.000 r                        
 P20                                                     0.000      27.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      27.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      28.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      28.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      28.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      28.927         _N24             
 PLL_158_55/CLK_OUT3               td                    0.105      29.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059      30.091         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000      30.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.652      31.743         ntclkbufg_1      
 IOL_327_273/CLK_SYS                                                       r       r_out_obuf[7]/opit_1_OQ/SYSCLK
 clock pessimism                                         0.289      32.032                          
 clock uncertainty                                      -0.150      31.882                          

 Setup time                                             -0.196      31.686                          

 Data required time                                                 31.686                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.686                          
 Data arrival time                                                  19.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.237                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/h_count[2]/opit_0_inv_A2Q21/CLK
Endpoint    : r_out_obuf[3]/opit_1_OQ/LRS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.622
  Launch Clock Delay      :  4.965
  Clock Pessimism Removal :  0.289

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N24             
 PLL_158_55/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       3.380         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.380 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.585       4.965         ntclkbufg_1      
 CLMA_210_84/CLK                                                           r       ddr_hdmi/h_count[2]/opit_0_inv_A2Q21/CLK

 CLMA_210_84/Q0                    tco                   0.287       5.252 f       ddr_hdmi/h_count[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=99)       2.550       7.802         ddr_hdmi/h_count [1]
                                   td                    0.477       8.279 f       ddr_hdmi/N1835.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.279         ddr_hdmi/N1835.co [2]
 CLMA_110_165/COUT                 td                    0.058       8.337 r       ddr_hdmi/N1835.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.337         ddr_hdmi/N1835.co [6]
                                   td                    0.058       8.395 r       ddr_hdmi/N1835.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.395         ddr_hdmi/N1835.co [10]
 CLMA_110_169/Y3                   td                    0.563       8.958 r       ddr_hdmi/N1835.lt_6/gateop_A2/Y1
                                   net (fanout=3)        1.282      10.240         ddr_hdmi/N1835   
 CLMA_130_112/Y0                   td                    0.285      10.525 r       ddr_hdmi/N1853_5/gateop_perm/Z
                                   net (fanout=1)        0.414      10.939         ddr_hdmi/N1853   
 CLMA_138_116/Y3                   td                    0.210      11.149 r       ddr_hdmi/N3372_1106/gateop_perm/Z
                                   net (fanout=1)        0.581      11.730         ddr_hdmi/_N69400 
 CLMS_130_101/Y0                   td                    0.210      11.940 r       ddr_hdmi/N3372_1109/gateop_perm/Z
                                   net (fanout=1)        0.743      12.683         ddr_hdmi/_N69403 
 CLMS_150_93/Y3                    td                    0.287      12.970 r       ddr_hdmi/N3372_1144/gateop_perm/Z
                                   net (fanout=1)        0.723      13.693         ddr_hdmi/_N69438 
 CLMA_138_92/Y3                    td                    0.303      13.996 r       ddr_hdmi/N3372_1145/gateop_perm/Z
                                   net (fanout=1)        1.013      15.009         ddr_hdmi/_N69439 
 CLMA_170_120/Y0                   td                    0.493      15.502 f       ddr_hdmi/N3372_1151/gateop_perm/Z
                                   net (fanout=1)        1.347      16.849         ddr_hdmi/_N69445 
 CLMA_218_156/Y1                   td                    0.197      17.046 f       ddr_hdmi/N3372_1153/gateop/Z
                                   net (fanout=35)       2.218      19.264         ddr_hdmi/N3372   
 IOL_327_230/LRS                                                           f       r_out_obuf[3]/opit_1_OQ/LRS

 Data arrival time                                                  19.264         Logic Levels: 9  
                                                                                   Logic: 3.428ns(23.974%), Route: 10.871ns(76.026%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        27.000      27.000 r                        
 P20                                                     0.000      27.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      27.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      28.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      28.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      28.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      28.927         _N24             
 PLL_158_55/CLK_OUT3               td                    0.105      29.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059      30.091         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000      30.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.531      31.622         ntclkbufg_1      
 IOL_327_230/CLK_SYS                                                       r       r_out_obuf[3]/opit_1_OQ/SYSCLK
 clock pessimism                                         0.289      31.911                          
 clock uncertainty                                      -0.150      31.761                          

 Setup time                                             -0.196      31.565                          

 Data required time                                                 31.565                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.565                          
 Data arrival time                                                  19.264                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.301                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/h_count[2]/opit_0_inv_A2Q21/CLK
Endpoint    : ddr_hdmi/r_out[4]/opit_0/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.622
  Launch Clock Delay      :  4.965
  Clock Pessimism Removal :  0.289

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N24             
 PLL_158_55/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       3.380         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.380 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.585       4.965         ntclkbufg_1      
 CLMA_210_84/CLK                                                           r       ddr_hdmi/h_count[2]/opit_0_inv_A2Q21/CLK

 CLMA_210_84/Q0                    tco                   0.287       5.252 f       ddr_hdmi/h_count[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=99)       2.550       7.802         ddr_hdmi/h_count [1]
                                   td                    0.477       8.279 f       ddr_hdmi/N1835.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.279         ddr_hdmi/N1835.co [2]
 CLMA_110_165/COUT                 td                    0.058       8.337 r       ddr_hdmi/N1835.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.337         ddr_hdmi/N1835.co [6]
                                   td                    0.058       8.395 r       ddr_hdmi/N1835.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.395         ddr_hdmi/N1835.co [10]
 CLMA_110_169/Y3                   td                    0.563       8.958 r       ddr_hdmi/N1835.lt_6/gateop_A2/Y1
                                   net (fanout=3)        1.282      10.240         ddr_hdmi/N1835   
 CLMA_130_112/Y0                   td                    0.285      10.525 r       ddr_hdmi/N1853_5/gateop_perm/Z
                                   net (fanout=1)        0.414      10.939         ddr_hdmi/N1853   
 CLMA_138_116/Y3                   td                    0.210      11.149 r       ddr_hdmi/N3372_1106/gateop_perm/Z
                                   net (fanout=1)        0.581      11.730         ddr_hdmi/_N69400 
 CLMS_130_101/Y0                   td                    0.210      11.940 r       ddr_hdmi/N3372_1109/gateop_perm/Z
                                   net (fanout=1)        0.743      12.683         ddr_hdmi/_N69403 
 CLMS_150_93/Y3                    td                    0.287      12.970 r       ddr_hdmi/N3372_1144/gateop_perm/Z
                                   net (fanout=1)        0.723      13.693         ddr_hdmi/_N69438 
 CLMA_138_92/Y3                    td                    0.303      13.996 r       ddr_hdmi/N3372_1145/gateop_perm/Z
                                   net (fanout=1)        1.013      15.009         ddr_hdmi/_N69439 
 CLMA_170_120/Y0                   td                    0.493      15.502 f       ddr_hdmi/N3372_1151/gateop_perm/Z
                                   net (fanout=1)        1.347      16.849         ddr_hdmi/_N69445 
 CLMA_218_156/Y1                   td                    0.197      17.046 f       ddr_hdmi/N3372_1153/gateop/Z
                                   net (fanout=35)       1.979      19.025         ddr_hdmi/N3372   
 CLMS_254_213/RS                                                           f       ddr_hdmi/r_out[4]/opit_0/RS

 Data arrival time                                                  19.025         Logic Levels: 9  
                                                                                   Logic: 3.428ns(24.381%), Route: 10.632ns(75.619%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        27.000      27.000 r                        
 P20                                                     0.000      27.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      27.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      28.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      28.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      28.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      28.927         _N24             
 PLL_158_55/CLK_OUT3               td                    0.105      29.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059      30.091         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000      30.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.531      31.622         ntclkbufg_1      
 CLMS_254_213/CLK                                                          r       ddr_hdmi/r_out[4]/opit_0/CLK
 clock pessimism                                         0.289      31.911                          
 clock uncertainty                                      -0.150      31.761                          

 Setup time                                             -0.394      31.367                          

 Data required time                                                 31.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.367                          
 Data arrival time                                                  19.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.342                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/sync_vg/h_count[0]/opit_0_L5Q_perm/CLK
Endpoint    : ddr_hdmi/sync_vg/h_count[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  4.622
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N24             
 PLL_158_55/CLK_OUT3               td                    0.105       2.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059       3.091         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.531       4.622         ntclkbufg_1      
 CLMA_210_128/CLK                                                          r       ddr_hdmi/sync_vg/h_count[0]/opit_0_L5Q_perm/CLK

 CLMA_210_128/Q3                   tco                   0.221       4.843 f       ddr_hdmi/sync_vg/h_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.089       4.932         ddr_hdmi/sync_vg/h_count [0]
 CLMA_210_128/D4                                                           f       ddr_hdmi/sync_vg/h_count[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.932         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.290%), Route: 0.089ns(28.710%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N24             
 PLL_158_55/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       3.380         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.380 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.585       4.965         ntclkbufg_1      
 CLMA_210_128/CLK                                                          r       ddr_hdmi/sync_vg/h_count[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.343       4.622                          
 clock uncertainty                                       0.000       4.622                          

 Hold time                                              -0.034       4.588                          

 Data required time                                                  4.588                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.588                          
 Data arrival time                                                   4.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_addr[0]/opit_0_L5Q_perm/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_addr[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  4.622
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N24             
 PLL_158_55/CLK_OUT3               td                    0.105       2.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059       3.091         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.531       4.622         ntclkbufg_1      
 CLMA_194_132/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_addr[0]/opit_0_L5Q_perm/CLK

 CLMA_194_132/Q3                   tco                   0.221       4.843 f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_addr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=11)       0.090       4.933         ddr_hdmi/fram_buf_hdmi/rd_buf/rd_addr [0]
 CLMA_194_132/D4                                                           f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_addr[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.933         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.061%), Route: 0.090ns(28.939%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N24             
 PLL_158_55/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       3.380         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.380 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.585       4.965         ntclkbufg_1      
 CLMA_194_132/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_addr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.343       4.622                          
 clock uncertainty                                       0.000       4.622                          

 Hold time                                              -0.034       4.588                          

 Data required time                                                  4.588                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.588                          
 Data arrival time                                                   4.933                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/camera_delay_inst/cmos_vsync_buf[2]/opit_0/CLK
Endpoint    : video_ethernet/vs_hold/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  4.622
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N24             
 PLL_158_55/CLK_OUT3               td                    0.105       2.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059       3.091         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.531       4.622         ntclkbufg_1      
 CLMS_246_237/CLK                                                          r       video_ethernet/camera_delay_inst/cmos_vsync_buf[2]/opit_0/CLK

 CLMS_246_237/Q2                   tco                   0.224       4.846 f       video_ethernet/camera_delay_inst/cmos_vsync_buf[2]/opit_0/Q
                                   net (fanout=1)        0.086       4.932         video_ethernet/cmos_vsync_delay
 CLMS_246_237/A4                                                           f       video_ethernet/vs_hold/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.932         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N24             
 PLL_158_55/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       3.380         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.380 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.585       4.965         ntclkbufg_1      
 CLMS_246_237/CLK                                                          r       video_ethernet/vs_hold/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.343       4.622                          
 clock uncertainty                                       0.000       4.622                          

 Hold time                                              -0.035       4.587                          

 Data required time                                                  4.587                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.587                          
 Data arrival time                                                   4.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.622  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.743
  Launch Clock Delay      :  4.121
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        80.000      80.000 r                        
 F14                                                     0.000      80.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057      80.057         rx_clki          
 IOBD_240_376/DIN                  td                    3.030      83.087 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000      83.087         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076      83.163 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      84.122         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.308      80.814 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599      82.413         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000      82.413 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.708      84.121         video_ethernet/gmii_rx_clk
 CLMA_254_272/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_254_272/Q3                   tco                   0.286      84.407 f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.812      87.219         video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rptr [10]
 CLMA_250_272/AD                                                           f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                  87.219         Logic Levels: 0  
                                                                                   Logic: 0.286ns(9.232%), Route: 2.812ns(90.768%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        81.000      81.000 r                        
 P20                                                     0.000      81.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      81.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      82.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      82.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      82.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      82.927         _N24             
 PLL_158_55/CLK_OUT3               td                    0.105      83.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059      84.091         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000      84.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.652      85.743         ntclkbufg_1      
 CLMA_250_272/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.000      85.743                          
 clock uncertainty                                      -0.150      85.593                          

 Setup time                                              0.029      85.622                          

 Data required time                                                 85.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 85.622                          
 Data arrival time                                                  87.219                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.597                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.501  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.622
  Launch Clock Delay      :  4.121
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        80.000      80.000 r                        
 F14                                                     0.000      80.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057      80.057         rx_clki          
 IOBD_240_376/DIN                  td                    3.030      83.087 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000      83.087         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076      83.163 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      84.122         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.308      80.814 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599      82.413         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000      82.413 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.708      84.121         video_ethernet/gmii_rx_clk
 CLMS_254_253/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMS_254_253/Q2                   tco                   0.289      84.410 f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.476      86.886         video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rptr [6]
 CLMA_254_248/M2                                                           f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                  86.886         Logic Levels: 0  
                                                                                   Logic: 0.289ns(10.452%), Route: 2.476ns(89.548%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        81.000      81.000 r                        
 P20                                                     0.000      81.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      81.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      82.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      82.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      82.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      82.927         _N24             
 PLL_158_55/CLK_OUT3               td                    0.105      83.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059      84.091         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000      84.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.531      85.622         ntclkbufg_1      
 CLMA_254_248/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.000      85.622                          
 clock uncertainty                                      -0.150      85.472                          

 Setup time                                             -0.088      85.384                          

 Data required time                                                 85.384                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 85.384                          
 Data arrival time                                                  86.886                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.502                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.622  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.743
  Launch Clock Delay      :  4.121
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        80.000      80.000 r                        
 F14                                                     0.000      80.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057      80.057         rx_clki          
 IOBD_240_376/DIN                  td                    3.030      83.087 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000      83.087         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076      83.163 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      84.122         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.308      80.814 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599      82.413         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000      82.413 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.708      84.121         video_ethernet/gmii_rx_clk
 CLMS_254_253/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMS_254_253/Q3                   tco                   0.288      84.409 r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.700      87.109         video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rptr [9]
 CLMA_246_252/CD                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                  87.109         Logic Levels: 0  
                                                                                   Logic: 0.288ns(9.639%), Route: 2.700ns(90.361%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        81.000      81.000 r                        
 P20                                                     0.000      81.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      81.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      82.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      82.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      82.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      82.927         _N24             
 PLL_158_55/CLK_OUT3               td                    0.105      83.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059      84.091         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000      84.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.652      85.743         ntclkbufg_1      
 CLMA_246_252/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.000      85.743                          
 clock uncertainty                                      -0.150      85.593                          

 Setup time                                              0.029      85.622                          

 Data required time                                                 85.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 85.622                          
 Data arrival time                                                  87.109                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.487                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.502  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.088
  Launch Clock Delay      :  3.586
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       216.000     216.000 r                        
 F14                                                     0.000     216.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057     216.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.760     218.817 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000     218.817         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048     218.865 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927     219.792         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.429     216.363 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571     217.934         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000     217.934 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.652     219.586         video_ethernet/gmii_rx_clk
 CLMS_254_253/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK

 CLMS_254_253/Q1                   tco                   0.229     219.815 r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.965     221.780         video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rptr [1]
 CLMA_254_268/M0                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D

 Data arrival time                                                 221.780         Logic Levels: 0  
                                                                                   Logic: 0.229ns(10.438%), Route: 1.965ns(89.562%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       216.000     216.000 r                        
 P20                                                     0.000     216.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     216.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     217.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     217.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     217.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787     218.191         _N24             
 PLL_158_55/CLK_OUT3               td                    0.111     218.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078     219.380         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000     219.380 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.708     221.088         ntclkbufg_1      
 CLMA_254_268/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.000     221.088                          
 clock uncertainty                                       0.150     221.238                          

 Hold time                                              -0.014     221.224                          

 Data required time                                                221.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                221.224                          
 Data arrival time                                                 221.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.556                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.502  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.088
  Launch Clock Delay      :  3.586
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       216.000     216.000 r                        
 F14                                                     0.000     216.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057     216.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.760     218.817 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000     218.817         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048     218.865 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927     219.792         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.429     216.363 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571     217.934         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000     217.934 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.652     219.586         video_ethernet/gmii_rx_clk
 CLMS_254_273/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMS_254_273/Q0                   tco                   0.226     219.812 r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.057     221.869         video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rptr [7]
 CLMA_254_268/AD                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                 221.869         Logic Levels: 0  
                                                                                   Logic: 0.226ns(9.899%), Route: 2.057ns(90.101%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       216.000     216.000 r                        
 P20                                                     0.000     216.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     216.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     217.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     217.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     217.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787     218.191         _N24             
 PLL_158_55/CLK_OUT3               td                    0.111     218.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078     219.380         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000     219.380 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.708     221.088         ntclkbufg_1      
 CLMA_254_268/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.000     221.088                          
 clock uncertainty                                       0.150     221.238                          

 Hold time                                               0.044     221.282                          

 Data required time                                                221.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                221.282                          
 Data arrival time                                                 221.869                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.587                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.502  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.088
  Launch Clock Delay      :  3.586
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       216.000     216.000 r                        
 F14                                                     0.000     216.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057     216.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.760     218.817 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000     218.817         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048     218.865 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927     219.792         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.429     216.363 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571     217.934         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000     217.934 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.652     219.586         video_ethernet/gmii_rx_clk
 CLMA_250_252/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_250_252/Q0                   tco                   0.226     219.812 r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.016     221.828         video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rptr [2]
 CLMA_246_252/M2                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D

 Data arrival time                                                 221.828         Logic Levels: 0  
                                                                                   Logic: 0.226ns(10.080%), Route: 2.016ns(89.920%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       216.000     216.000 r                        
 P20                                                     0.000     216.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     216.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     217.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     217.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     217.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787     218.191         _N24             
 PLL_158_55/CLK_OUT3               td                    0.111     218.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078     219.380         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000     219.380 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.708     221.088         ntclkbufg_1      
 CLMA_246_252/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.000     221.088                          
 clock uncertainty                                       0.150     221.238                          

 Hold time                                              -0.014     221.224                          

 Data required time                                                221.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                221.224                          
 Data arrival time                                                 221.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.604                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
Endpoint    : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.774  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.477
  Launch Clock Delay      :  4.502
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     3.048       4.502         nt_sys_clk       
 CLMA_182_316/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK

 CLMA_182_316/Q0                   tco                   0.289       4.791 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=16)       0.459       5.250         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMA_182_328/Y1                   td                    0.290       5.540 f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/gateop/Z
                                   net (fanout=7)        0.556       6.096         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0
 CLMA_174_324/RS                                                           f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.096         Logic Levels: 1  
                                                                                   Logic: 0.579ns(36.324%), Route: 1.015ns(63.676%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     2.274      23.477         nt_sys_clk       
 CLMA_174_324/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.251      23.728                          
 clock uncertainty                                      -0.050      23.678                          

 Recovery time                                          -0.617      23.061                          

 Data required time                                                 23.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.061                          
 Data arrival time                                                   6.096                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.965                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
Endpoint    : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.774  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.477
  Launch Clock Delay      :  4.502
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     3.048       4.502         nt_sys_clk       
 CLMA_182_316/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK

 CLMA_182_316/Q0                   tco                   0.289       4.791 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=16)       0.459       5.250         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMA_182_328/Y1                   td                    0.290       5.540 f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/gateop/Z
                                   net (fanout=7)        0.556       6.096         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0
 CLMA_174_324/RS                                                           f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.096         Logic Levels: 1  
                                                                                   Logic: 0.579ns(36.324%), Route: 1.015ns(63.676%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     2.274      23.477         nt_sys_clk       
 CLMA_174_324/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.251      23.728                          
 clock uncertainty                                      -0.050      23.678                          

 Recovery time                                          -0.617      23.061                          

 Data required time                                                 23.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.061                          
 Data arrival time                                                   6.096                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.965                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
Endpoint    : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.673  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.578
  Launch Clock Delay      :  4.502
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     3.048       4.502         nt_sys_clk       
 CLMA_182_316/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK

 CLMA_182_316/Q0                   tco                   0.289       4.791 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=16)       0.459       5.250         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMA_182_328/Y1                   td                    0.290       5.540 f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/gateop/Z
                                   net (fanout=7)        0.560       6.100         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0
 CLMA_174_332/RS                                                           f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.100         Logic Levels: 1  
                                                                                   Logic: 0.579ns(36.233%), Route: 1.019ns(63.767%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     2.375      23.578         nt_sys_clk       
 CLMA_174_332/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.251      23.829                          
 clock uncertainty                                      -0.050      23.779                          

 Recovery time                                          -0.617      23.162                          

 Data required time                                                 23.162                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.162                          
 Data arrival time                                                   6.100                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.062                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.551  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.746
  Launch Clock Delay      :  3.696
  Clock Pessimism Removal :  -0.499

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     2.493       3.696         nt_sys_clk       
 CLMS_170_329/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK

 CLMS_170_329/Q2                   tco                   0.224       3.920 f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=103)      0.438       4.358         u_hsst_ddr/U_INST/P_LANE_RST_3
 CLMA_162_324/RS                                                           f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.358         Logic Levels: 0  
                                                                                   Logic: 0.224ns(33.837%), Route: 0.438ns(66.163%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     3.292       4.746         nt_sys_clk       
 CLMA_162_324/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.499       4.247                          
 clock uncertainty                                       0.000       4.247                          

 Removal time                                           -0.220       4.027                          

 Data required time                                                  4.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.027                          
 Data arrival time                                                   4.358                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.331                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.551  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.746
  Launch Clock Delay      :  3.696
  Clock Pessimism Removal :  -0.499

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     2.493       3.696         nt_sys_clk       
 CLMS_170_329/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK

 CLMS_170_329/Q2                   tco                   0.224       3.920 f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=103)      0.438       4.358         u_hsst_ddr/U_INST/P_LANE_RST_3
 CLMA_162_324/RS                                                           f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.358         Logic Levels: 0  
                                                                                   Logic: 0.224ns(33.837%), Route: 0.438ns(66.163%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     3.292       4.746         nt_sys_clk       
 CLMA_162_324/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.499       4.247                          
 clock uncertainty                                       0.000       4.247                          

 Removal time                                           -0.220       4.027                          

 Data required time                                                  4.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.027                          
 Data arrival time                                                   4.358                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.331                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.551  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.746
  Launch Clock Delay      :  3.696
  Clock Pessimism Removal :  -0.499

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     2.493       3.696         nt_sys_clk       
 CLMS_170_329/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK

 CLMS_170_329/Q2                   tco                   0.224       3.920 f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=103)      0.438       4.358         u_hsst_ddr/U_INST/P_LANE_RST_3
 CLMA_162_324/RS                                                           f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.358         Logic Levels: 0  
                                                                                   Logic: 0.224ns(33.837%), Route: 0.438ns(66.163%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     3.292       4.746         nt_sys_clk       
 CLMA_162_324/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.499       4.247                          
 clock uncertainty                                       0.000       4.247                          

 Removal time                                           -0.220       4.027                          

 Data required time                                                  4.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.027                          
 Data arrival time                                                   4.358                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.331                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_1/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     1.585      10.954         ntclkbufg_0      
 CLMA_70_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_180/Q0                    tco                   0.289      11.243 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=598)      1.860      13.103         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_22_129/RSCO                  td                    0.147      13.250 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.250         ntR1202          
 CLMS_22_133/RSCO                  td                    0.147      13.397 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.397         ntR1201          
 CLMS_22_137/RSCO                  td                    0.147      13.544 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.544         ntR1200          
 CLMS_22_141/RSCO                  td                    0.147      13.691 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.691         ntR1199          
 CLMS_22_145/RSCO                  td                    0.147      13.838 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.838         ntR1198          
 CLMS_22_149/RSCO                  td                    0.147      13.985 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.985         ntR1197          
 CLMS_22_153/RSCO                  td                    0.147      14.132 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.132         ntR1196          
 CLMS_22_157/RSCO                  td                    0.147      14.279 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000      14.279         ntR1195          
 CLMS_22_161/RSCO                  td                    0.147      14.426 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_en[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.426         ntR1194          
 CLMS_22_165/RSCO                  td                    0.147      14.573 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calib_error/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      14.573         ntR1193          
 CLMS_22_169/RSCO                  td                    0.147      14.720 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.720         ntR1192          
 CLMS_22_173/RSCO                  td                    0.147      14.867 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.867         ntR1191          
 CLMS_22_177/RSCO                  td                    0.147      15.014 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_15/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.014         ntR1190          
 CLMS_22_181/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_1/opit_0_inv/RS

 Data arrival time                                                  15.014         Logic Levels: 13 
                                                                                   Logic: 2.200ns(54.187%), Route: 1.860ns(45.813%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     1.531      20.386         ntclkbufg_0      
 CLMS_22_181/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_1/opit_0_inv/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  15.014                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.554                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_2/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     1.585      10.954         ntclkbufg_0      
 CLMA_70_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_180/Q0                    tco                   0.289      11.243 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=598)      1.860      13.103         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_22_129/RSCO                  td                    0.147      13.250 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.250         ntR1202          
 CLMS_22_133/RSCO                  td                    0.147      13.397 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.397         ntR1201          
 CLMS_22_137/RSCO                  td                    0.147      13.544 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.544         ntR1200          
 CLMS_22_141/RSCO                  td                    0.147      13.691 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.691         ntR1199          
 CLMS_22_145/RSCO                  td                    0.147      13.838 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.838         ntR1198          
 CLMS_22_149/RSCO                  td                    0.147      13.985 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.985         ntR1197          
 CLMS_22_153/RSCO                  td                    0.147      14.132 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.132         ntR1196          
 CLMS_22_157/RSCO                  td                    0.147      14.279 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000      14.279         ntR1195          
 CLMS_22_161/RSCO                  td                    0.147      14.426 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_en[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.426         ntR1194          
 CLMS_22_165/RSCO                  td                    0.147      14.573 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calib_error/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      14.573         ntR1193          
 CLMS_22_169/RSCO                  td                    0.147      14.720 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.720         ntR1192          
 CLMS_22_173/RSCO                  td                    0.147      14.867 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.867         ntR1191          
 CLMS_22_177/RSCO                  td                    0.147      15.014 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_15/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.014         ntR1190          
 CLMS_22_181/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_2/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.014         Logic Levels: 13 
                                                                                   Logic: 2.200ns(54.187%), Route: 1.860ns(45.813%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     1.531      20.386         ntclkbufg_0      
 CLMS_22_181/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  15.014                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.554                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_6/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     1.585      10.954         ntclkbufg_0      
 CLMA_70_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_180/Q0                    tco                   0.289      11.243 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=598)      1.860      13.103         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_22_129/RSCO                  td                    0.147      13.250 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.250         ntR1202          
 CLMS_22_133/RSCO                  td                    0.147      13.397 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.397         ntR1201          
 CLMS_22_137/RSCO                  td                    0.147      13.544 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.544         ntR1200          
 CLMS_22_141/RSCO                  td                    0.147      13.691 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.691         ntR1199          
 CLMS_22_145/RSCO                  td                    0.147      13.838 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.838         ntR1198          
 CLMS_22_149/RSCO                  td                    0.147      13.985 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.985         ntR1197          
 CLMS_22_153/RSCO                  td                    0.147      14.132 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.132         ntR1196          
 CLMS_22_157/RSCO                  td                    0.147      14.279 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000      14.279         ntR1195          
 CLMS_22_161/RSCO                  td                    0.147      14.426 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_en[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.426         ntR1194          
 CLMS_22_165/RSCO                  td                    0.147      14.573 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calib_error/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      14.573         ntR1193          
 CLMS_22_169/RSCO                  td                    0.147      14.720 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.720         ntR1192          
 CLMS_22_173/RSCO                  td                    0.147      14.867 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.867         ntR1191          
 CLMS_22_177/RSCO                  td                    0.147      15.014 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_15/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.014         ntR1190          
 CLMS_22_181/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_6/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.014         Logic Levels: 13 
                                                                                   Logic: 2.200ns(54.187%), Route: 1.860ns(45.813%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     1.531      20.386         ntclkbufg_0      
 CLMS_22_181/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_6/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  15.014                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.554                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dgts_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     1.531      10.386         ntclkbufg_0      
 CLMA_70_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_180/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=598)      0.368      10.976         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_70_192/RSCO                  td                    0.105      11.081 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.081         ntR1312          
 CLMA_70_196/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dgts_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.081         Logic Levels: 1  
                                                                                   Logic: 0.327ns(47.050%), Route: 0.368ns(52.950%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     1.585      10.954         ntclkbufg_0      
 CLMA_70_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dgts_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Removal time                                            0.000      10.615                          

 Data required time                                                 10.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.615                          
 Data arrival time                                                  11.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.466                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     1.531      10.386         ntclkbufg_0      
 CLMA_70_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_180/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=598)      0.368      10.976         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_70_192/RSCO                  td                    0.105      11.081 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.081         ntR1312          
 CLMA_70_196/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/RS

 Data arrival time                                                  11.081         Logic Levels: 1  
                                                                                   Logic: 0.327ns(47.050%), Route: 0.368ns(52.950%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     1.585      10.954         ntclkbufg_0      
 CLMA_70_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Removal time                                            0.000      10.615                          

 Data required time                                                 10.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.615                          
 Data arrival time                                                  11.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.466                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_adj_done/opit_0_inv_L5Q/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     1.531      10.386         ntclkbufg_0      
 CLMA_70_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_180/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=598)      0.368      10.976         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_70_192/RSCO                  td                    0.105      11.081 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.081         ntR1312          
 CLMA_70_196/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_adj_done/opit_0_inv_L5Q/RS

 Data arrival time                                                  11.081         Logic Levels: 1  
                                                                                   Logic: 0.327ns(47.050%), Route: 0.368ns(52.950%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     1.585      10.954         ntclkbufg_0      
 CLMA_70_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_adj_done/opit_0_inv_L5Q/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Removal time                                            0.000      10.615                          

 Data required time                                                 10.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.615                          
 Data arrival time                                                  11.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.466                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_ddr/ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N24             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.955         ntclkbufg_2      
 CLMS_186_225/CLK                                                          r       rstn_1ms[6]/opit_0_inv_A2Q21/CLK

 CLMS_186_225/Q0                   tco                   0.289       5.244 r       rstn_1ms[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.306       5.550         rstn_1ms[5]      
 CLMS_186_217/Y0                   td                    0.490       6.040 f       N170_9/gateop_perm/Z
                                   net (fanout=1)        0.396       6.436         _N66914          
 CLMA_186_224/Y2                   td                    0.494       6.930 f       N170_14/gateop_perm/Z
                                   net (fanout=304)      2.279       9.209         nt_rstn_out      
 CLMA_242_60/RS                                                            f       hdmi_ddr/ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   9.209         Logic Levels: 2  
                                                                                   Logic: 1.273ns(29.925%), Route: 2.981ns(70.075%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N24             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     103.082 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531     104.613         ntclkbufg_2      
 CLMA_242_60/CLK                                                           r       hdmi_ddr/ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         0.288     104.901                          
 clock uncertainty                                      -0.150     104.751                          

 Recovery time                                          -0.617     104.134                          

 Data required time                                                104.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.134                          
 Data arrival time                                                   9.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.925                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/opit_0_inv_AQ/CLK
Endpoint    : hdmi_ddr/ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N24             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531       4.613         ntclkbufg_2      
 CLMS_186_233/CLK                                                          r       rstn_1ms[13]/opit_0_inv_AQ/CLK

 CLMS_186_233/Q0                   tco                   0.222       4.835 f       rstn_1ms[13]/opit_0_inv_AQ/Q
                                   net (fanout=2)        0.340       5.175         rstn_1ms[13]     
 CLMA_186_224/Y2                   td                    0.229       5.404 r       N170_14/gateop_perm/Z
                                   net (fanout=304)      1.875       7.279         nt_rstn_out      
 CLMA_242_60/RS                                                            r       hdmi_ddr/ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   7.279         Logic Levels: 1  
                                                                                   Logic: 0.451ns(16.917%), Route: 2.215ns(83.083%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N24             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.955         ntclkbufg_2      
 CLMA_242_60/CLK                                                           r       hdmi_ddr/ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -0.288       4.667                          
 clock uncertainty                                       0.000       4.667                          

 Removal time                                           -0.226       4.441                          

 Data required time                                                  4.441                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.441                          
 Data arrival time                                                   7.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.838                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rd_water_level[5]/opit_0_A2Q21/RS
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.502  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.586
  Launch Clock Delay      :  5.088
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       135.000     135.000 r                        
 P20                                                     0.000     135.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     135.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     136.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     136.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     136.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787     137.191         _N24             
 PLL_158_55/CLK_OUT3               td                    0.111     137.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078     138.380         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000     138.380 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.708     140.088         ntclkbufg_1      
 CLMA_254_256/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/CLK

 CLMA_254_256/Q2                   tco                   0.289     140.377 f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/Q
                                   net (fanout=94)       1.335     141.712         ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d
 CLMS_246_257/RS                                                           f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rd_water_level[5]/opit_0_A2Q21/RS

 Data arrival time                                                 141.712         Logic Levels: 0  
                                                                                   Logic: 0.289ns(17.796%), Route: 1.335ns(82.204%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       136.000     136.000 r                        
 F14                                                     0.000     136.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057     136.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.760     138.817 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000     138.817         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048     138.865 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927     139.792         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.429     136.363 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571     137.934         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000     137.934 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.652     139.586         video_ethernet/gmii_rx_clk
 CLMS_246_257/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rd_water_level[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000     139.586                          
 clock uncertainty                                      -0.150     139.436                          

 Recovery time                                          -0.617     138.819                          

 Data required time                                                138.819                          
----------------------------------------------------------------------------------------------------
 Data required time                                                138.819                          
 Data arrival time                                                 141.712                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.893                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_A2Q21/RS
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.502  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.586
  Launch Clock Delay      :  5.088
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       135.000     135.000 r                        
 P20                                                     0.000     135.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     135.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     136.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     136.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     136.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787     137.191         _N24             
 PLL_158_55/CLK_OUT3               td                    0.111     137.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078     138.380         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000     138.380 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.708     140.088         ntclkbufg_1      
 CLMA_254_256/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/CLK

 CLMA_254_256/Q2                   tco                   0.289     140.377 f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/Q
                                   net (fanout=94)       1.335     141.712         ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d
 CLMS_246_257/RS                                                           f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_A2Q21/RS

 Data arrival time                                                 141.712         Logic Levels: 0  
                                                                                   Logic: 0.289ns(17.796%), Route: 1.335ns(82.204%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       136.000     136.000 r                        
 F14                                                     0.000     136.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057     136.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.760     138.817 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000     138.817         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048     138.865 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927     139.792         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.429     136.363 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571     137.934         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000     137.934 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.652     139.586         video_ethernet/gmii_rx_clk
 CLMS_246_257/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000     139.586                          
 clock uncertainty                                      -0.150     139.436                          

 Recovery time                                          -0.617     138.819                          

 Data required time                                                138.819                          
----------------------------------------------------------------------------------------------------
 Data required time                                                138.819                          
 Data arrival time                                                 141.712                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.893                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rd_water_level[9]/opit_0_A2Q21/RS
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.502  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.586
  Launch Clock Delay      :  5.088
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       135.000     135.000 r                        
 P20                                                     0.000     135.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     135.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     136.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     136.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     136.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787     137.191         _N24             
 PLL_158_55/CLK_OUT3               td                    0.111     137.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078     138.380         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000     138.380 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.708     140.088         ntclkbufg_1      
 CLMA_254_256/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/CLK

 CLMA_254_256/Q2                   tco                   0.289     140.377 f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/Q
                                   net (fanout=94)       1.335     141.712         ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d
 CLMS_246_261/RS                                                           f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rd_water_level[9]/opit_0_A2Q21/RS

 Data arrival time                                                 141.712         Logic Levels: 0  
                                                                                   Logic: 0.289ns(17.796%), Route: 1.335ns(82.204%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       136.000     136.000 r                        
 F14                                                     0.000     136.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057     136.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.760     138.817 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000     138.817         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048     138.865 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927     139.792         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.429     136.363 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571     137.934         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000     137.934 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.652     139.586         video_ethernet/gmii_rx_clk
 CLMS_246_261/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rd_water_level[9]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000     139.586                          
 clock uncertainty                                      -0.150     139.436                          

 Recovery time                                          -0.617     138.819                          

 Data required time                                                138.819                          
----------------------------------------------------------------------------------------------------
 Data required time                                                138.819                          
 Data arrival time                                                 141.712                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.893                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.622  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.121
  Launch Clock Delay      :  4.743
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N24             
 PLL_158_55/CLK_OUT3               td                    0.105       2.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059       3.091         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.652       4.743         ntclkbufg_1      
 CLMA_254_256/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/CLK

 CLMA_254_256/Q2                   tco                   0.224       4.967 f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/Q
                                   net (fanout=94)       0.491       5.458         ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d
 CLMS_254_253/RS                                                           f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.458         Logic Levels: 0  
                                                                                   Logic: 0.224ns(31.329%), Route: 0.491ns(68.671%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       3.163 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.413 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.708       4.121         video_ethernet/gmii_rx_clk
 CLMS_254_253/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       4.121                          
 clock uncertainty                                       0.150       4.271                          

 Removal time                                           -0.220       4.051                          

 Data required time                                                  4.051                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.051                          
 Data arrival time                                                   5.458                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.407                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/RS
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.622  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.121
  Launch Clock Delay      :  4.743
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N24             
 PLL_158_55/CLK_OUT3               td                    0.105       2.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059       3.091         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.652       4.743         ntclkbufg_1      
 CLMA_254_256/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/CLK

 CLMA_254_256/Q2                   tco                   0.224       4.967 f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/Q
                                   net (fanout=94)       0.491       5.458         ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d
 CLMS_254_253/RS                                                           f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.458         Logic Levels: 0  
                                                                                   Logic: 0.224ns(31.329%), Route: 0.491ns(68.671%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       3.163 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.413 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.708       4.121         video_ethernet/gmii_rx_clk
 CLMS_254_253/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       4.121                          
 clock uncertainty                                       0.150       4.271                          

 Removal time                                           -0.220       4.051                          

 Data required time                                                  4.051                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.051                          
 Data arrival time                                                   5.458                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.407                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RS
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.622  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.121
  Launch Clock Delay      :  4.743
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N24             
 PLL_158_55/CLK_OUT3               td                    0.105       2.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059       3.091         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.652       4.743         ntclkbufg_1      
 CLMA_254_256/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/CLK

 CLMA_254_256/Q2                   tco                   0.224       4.967 f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/Q
                                   net (fanout=94)       0.491       5.458         ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d
 CLMS_254_253/RS                                                           f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.458         Logic Levels: 0  
                                                                                   Logic: 0.224ns(31.329%), Route: 0.491ns(68.671%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       3.163 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.413 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.708       4.121         video_ethernet/gmii_rx_clk
 CLMS_254_253/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       4.121                          
 clock uncertainty                                       0.150       4.271                          

 Removal time                                           -0.220       4.051                          

 Data required time                                                  4.051                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.051                          
 Data arrival time                                                   5.458                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.407                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crcre/opit_0_inv_L5Q_perm/CLK
Endpoint    : video_ethernet/mac_test0/mac_top0/mac_rx0/c0/Crc[7]/opit_0_L5Q_perm/RS
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.465
  Launch Clock Delay      :  3.998
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       3.163 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.413 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.585       3.998         video_ethernet/gmii_rx_clk
 CLMA_202_200/CLK                                                          r       video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crcre/opit_0_inv_L5Q_perm/CLK

 CLMA_202_200/Q3                   tco                   0.286       4.284 f       video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crcre/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.695       4.979         video_ethernet/mac_test0/mac_top0/mac_rx0/crcre
 CLMS_190_193/RS                                                           f       video_ethernet/mac_test0/mac_top0/mac_rx0/c0/Crc[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.979         Logic Levels: 0  
                                                                                   Logic: 0.286ns(29.154%), Route: 0.695ns(70.846%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       8.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.760      10.817 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.817         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048      10.865 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      11.792         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.429       8.363 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       9.934         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       9.934 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.531      11.465         video_ethernet/gmii_rx_clk
 CLMS_190_193/CLK                                                          r       video_ethernet/mac_test0/mac_top0/mac_rx0/c0/Crc[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.497      11.962                          
 clock uncertainty                                      -0.150      11.812                          

 Recovery time                                          -0.617      11.195                          

 Data required time                                                 11.195                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.195                          
 Data arrival time                                                   4.979                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.216                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crcre/opit_0_inv_L5Q_perm/CLK
Endpoint    : video_ethernet/mac_test0/mac_top0/mac_rx0/c0/Crc[14]/opit_0_L5Q_perm/RS
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.465
  Launch Clock Delay      :  3.998
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       3.163 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.413 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.585       3.998         video_ethernet/gmii_rx_clk
 CLMA_202_200/CLK                                                          r       video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crcre/opit_0_inv_L5Q_perm/CLK

 CLMA_202_200/Q3                   tco                   0.286       4.284 f       video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crcre/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.695       4.979         video_ethernet/mac_test0/mac_top0/mac_rx0/crcre
 CLMA_190_192/RS                                                           f       video_ethernet/mac_test0/mac_top0/mac_rx0/c0/Crc[14]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.979         Logic Levels: 0  
                                                                                   Logic: 0.286ns(29.154%), Route: 0.695ns(70.846%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       8.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.760      10.817 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.817         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048      10.865 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      11.792         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.429       8.363 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       9.934         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       9.934 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.531      11.465         video_ethernet/gmii_rx_clk
 CLMA_190_192/CLK                                                          r       video_ethernet/mac_test0/mac_top0/mac_rx0/c0/Crc[14]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.497      11.962                          
 clock uncertainty                                      -0.150      11.812                          

 Recovery time                                          -0.617      11.195                          

 Data required time                                                 11.195                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.195                          
 Data arrival time                                                   4.979                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.216                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crcre/opit_0_inv_L5Q_perm/CLK
Endpoint    : video_ethernet/mac_test0/mac_top0/mac_rx0/c0/Crc[20]/opit_0_L5Q_perm/RS
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.465
  Launch Clock Delay      :  3.998
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       3.163 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.413 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.585       3.998         video_ethernet/gmii_rx_clk
 CLMA_202_200/CLK                                                          r       video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crcre/opit_0_inv_L5Q_perm/CLK

 CLMA_202_200/Q3                   tco                   0.286       4.284 f       video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crcre/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.695       4.979         video_ethernet/mac_test0/mac_top0/mac_rx0/crcre
 CLMS_190_193/RS                                                           f       video_ethernet/mac_test0/mac_top0/mac_rx0/c0/Crc[20]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.979         Logic Levels: 0  
                                                                                   Logic: 0.286ns(29.154%), Route: 0.695ns(70.846%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       8.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.760      10.817 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.817         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048      10.865 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      11.792         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.429       8.363 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       9.934         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       9.934 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.531      11.465         video_ethernet/gmii_rx_clk
 CLMS_190_193/CLK                                                          r       video_ethernet/mac_test0/mac_top0/mac_rx0/c0/Crc[20]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.497      11.962                          
 clock uncertainty                                      -0.150      11.812                          

 Recovery time                                          -0.617      11.195                          

 Data required time                                                 11.195                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.195                          
 Data arrival time                                                   4.979                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.216                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/mac_test0/mac_top0/mac_tx0/mac0/crcre/opit_0_inv_L5Q_perm/CLK
Endpoint    : video_ethernet/mac_test0/mac_top0/mac_tx0/c0/Crc[8]/opit_0_L5Q_perm/RS
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.998
  Launch Clock Delay      :  3.465
  Clock Pessimism Removal :  -0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.760       2.817 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.817         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       2.865 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       3.792         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.429       0.363 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       1.934         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       1.934 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.531       3.465         video_ethernet/gmii_rx_clk
 CLMA_274_220/CLK                                                          r       video_ethernet/mac_test0/mac_top0/mac_tx0/mac0/crcre/opit_0_inv_L5Q_perm/CLK

 CLMA_274_220/Q2                   tco                   0.224       3.689 f       video_ethernet/mac_test0/mac_top0/mac_tx0/mac0/crcre/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.202       3.891         video_ethernet/mac_test0/mac_top0/mac_tx0/crcre
 CLMS_270_221/RS                                                           f       video_ethernet/mac_test0/mac_top0/mac_tx0/c0/Crc[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.891         Logic Levels: 0  
                                                                                   Logic: 0.224ns(52.582%), Route: 0.202ns(47.418%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       3.163 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.413 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.585       3.998         video_ethernet/gmii_rx_clk
 CLMS_270_221/CLK                                                          r       video_ethernet/mac_test0/mac_top0/mac_tx0/c0/Crc[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.497       3.501                          
 clock uncertainty                                       0.000       3.501                          

 Removal time                                           -0.220       3.281                          

 Data required time                                                  3.281                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.281                          
 Data arrival time                                                   3.891                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.610                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/mac_test0/mac_top0/mac_tx0/mac0/crcre/opit_0_inv_L5Q_perm/CLK
Endpoint    : video_ethernet/mac_test0/mac_top0/mac_tx0/c0/Crc[11]/opit_0_L5Q_perm/RS
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.998
  Launch Clock Delay      :  3.465
  Clock Pessimism Removal :  -0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.760       2.817 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.817         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       2.865 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       3.792         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.429       0.363 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       1.934         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       1.934 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.531       3.465         video_ethernet/gmii_rx_clk
 CLMA_274_220/CLK                                                          r       video_ethernet/mac_test0/mac_top0/mac_tx0/mac0/crcre/opit_0_inv_L5Q_perm/CLK

 CLMA_274_220/Q2                   tco                   0.224       3.689 f       video_ethernet/mac_test0/mac_top0/mac_tx0/mac0/crcre/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.202       3.891         video_ethernet/mac_test0/mac_top0/mac_tx0/crcre
 CLMS_270_221/RS                                                           f       video_ethernet/mac_test0/mac_top0/mac_tx0/c0/Crc[11]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.891         Logic Levels: 0  
                                                                                   Logic: 0.224ns(52.582%), Route: 0.202ns(47.418%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       3.163 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.413 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.585       3.998         video_ethernet/gmii_rx_clk
 CLMS_270_221/CLK                                                          r       video_ethernet/mac_test0/mac_top0/mac_tx0/c0/Crc[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.497       3.501                          
 clock uncertainty                                       0.000       3.501                          

 Removal time                                           -0.220       3.281                          

 Data required time                                                  3.281                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.281                          
 Data arrival time                                                   3.891                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.610                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/mac_test0/mac_top0/mac_tx0/mac0/crcre/opit_0_inv_L5Q_perm/CLK
Endpoint    : video_ethernet/mac_test0/mac_top0/mac_tx0/c0/Crc[19]/opit_0_L5Q_perm/RS
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.998
  Launch Clock Delay      :  3.465
  Clock Pessimism Removal :  -0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.760       2.817 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.817         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       2.865 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       3.792         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.429       0.363 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       1.934         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       1.934 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.531       3.465         video_ethernet/gmii_rx_clk
 CLMA_274_220/CLK                                                          r       video_ethernet/mac_test0/mac_top0/mac_tx0/mac0/crcre/opit_0_inv_L5Q_perm/CLK

 CLMA_274_220/Q2                   tco                   0.224       3.689 f       video_ethernet/mac_test0/mac_top0/mac_tx0/mac0/crcre/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.202       3.891         video_ethernet/mac_test0/mac_top0/mac_tx0/crcre
 CLMS_270_221/RS                                                           f       video_ethernet/mac_test0/mac_top0/mac_tx0/c0/Crc[19]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.891         Logic Levels: 0  
                                                                                   Logic: 0.224ns(52.582%), Route: 0.202ns(47.418%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       3.163 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N25             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.413 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.585       3.998         video_ethernet/gmii_rx_clk
 CLMS_270_221/CLK                                                          r       video_ethernet/mac_test0/mac_top0/mac_tx0/c0/Crc[19]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.497       3.501                          
 clock uncertainty                                       0.000       3.501                          

 Removal time                                           -0.220       3.281                          

 Data required time                                                  3.281                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.281                          
 Data arrival time                                                   3.891                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.610                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N23             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585       5.999         ntclkbufg_5      
 CLMA_110_89/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/opit_0/CLK

 CLMA_110_89/Q0                    tco                   0.287       6.286 f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       3.149       9.435         ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d
 DRM_234_272/RSTA[0]                                                       f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.435         Logic Levels: 0  
                                                                                   Logic: 0.287ns(8.353%), Route: 3.149ns(91.647%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N23             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.652      29.485         ntclkbufg_5      
 DRM_234_272/CLKA[0]                                                       r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.381      29.866                          
 clock uncertainty                                      -0.050      29.816                          

 Recovery time                                          -0.055      29.761                          

 Data required time                                                 29.761                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.761                          
 Data arrival time                                                   9.435                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.326                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N23             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585       5.999         ntclkbufg_5      
 CLMA_110_89/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/opit_0/CLK

 CLMA_110_89/Q0                    tco                   0.287       6.286 f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.559       8.845         ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d
 DRM_178_272/RSTA[0]                                                       f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   8.845         Logic Levels: 0  
                                                                                   Logic: 0.287ns(10.084%), Route: 2.559ns(89.916%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N23             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.652      29.485         ntclkbufg_5      
 DRM_178_272/CLKA[0]                                                       r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.381      29.866                          
 clock uncertainty                                      -0.050      29.816                          

 Recovery time                                          -0.055      29.761                          

 Data required time                                                 29.761                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.761                          
 Data arrival time                                                   8.845                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.916                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N23             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585       5.999         ntclkbufg_5      
 CLMA_110_89/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/opit_0/CLK

 CLMA_110_89/Q0                    tco                   0.287       6.286 f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.351       8.637         ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d
 DRM_54_232/RSTA[0]                                                        f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   8.637         Logic Levels: 0  
                                                                                   Logic: 0.287ns(10.879%), Route: 2.351ns(89.121%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N23             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.531      29.364         ntclkbufg_5      
 DRM_54_232/CLKA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.381      29.745                          
 clock uncertainty                                      -0.050      29.695                          

 Recovery time                                          -0.055      29.640                          

 Data required time                                                 29.640                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.640                          
 Data arrival time                                                   8.637                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.003                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N23             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.531       5.564         ntclkbufg_5      
 CLMA_110_89/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/opit_0/CLK

 CLMA_110_89/Q0                    tco                   0.222       5.786 f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.968       6.754         ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d
 DRM_178_88/RSTA[0]                                                        f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.754         Logic Levels: 0  
                                                                                   Logic: 0.222ns(18.655%), Route: 0.968ns(81.345%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N23             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585       5.999         ntclkbufg_5      
 DRM_178_88/CLKA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.381       5.618                          
 clock uncertainty                                       0.000       5.618                          

 Removal time                                            0.000       5.618                          

 Data required time                                                  5.618                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.618                          
 Data arrival time                                                   6.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.136                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N23             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.531       5.564         ntclkbufg_5      
 CLMA_110_89/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/opit_0/CLK

 CLMA_110_89/Q0                    tco                   0.226       5.790 r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.979       6.769         ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d
 DRM_178_68/RSTA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.769         Logic Levels: 0  
                                                                                   Logic: 0.226ns(18.755%), Route: 0.979ns(81.245%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N23             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585       5.999         ntclkbufg_5      
 DRM_178_68/CLKA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.381       5.618                          
 clock uncertainty                                       0.000       5.618                          

 Removal time                                           -0.028       5.590                          

 Data required time                                                  5.590                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.590                          
 Data arrival time                                                   6.769                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.179                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N23             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.531       5.564         ntclkbufg_5      
 CLMA_110_89/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/opit_0/CLK

 CLMA_110_89/Q0                    tco                   0.226       5.790 r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.121       6.911         ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d
 DRM_54_108/RSTA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.911         Logic Levels: 0  
                                                                                   Logic: 0.226ns(16.778%), Route: 1.121ns(83.222%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N23             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585       5.999         ntclkbufg_5      
 DRM_54_108/CLKA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.000       5.600                          

 Removal time                                           -0.028       5.572                          

 Data required time                                                  5.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.572                          
 Data arrival time                                                   6.911                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.339                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : m1_soc_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.213
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       3.938 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      1.585       5.523         ntclkbufg_6      
 CLMA_110_205/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/opit_0/CLK

 CLMA_110_205/Q1                   tco                   0.289       5.812 f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.823       8.635         ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d
 DRM_54_4/RSTA[0]                                                          f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   8.635         Logic Levels: 0  
                                                                                   Logic: 0.289ns(9.287%), Route: 2.823ns(90.713%)
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N22             
 USCM_84_112/CLK_USCM              td                    0.000    1003.659 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      1.554    1005.213         ntclkbufg_6      
 DRM_54_4/CLKA[0]                                                          r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.279    1005.492                          
 clock uncertainty                                      -0.050    1005.442                          

 Recovery time                                          -0.055    1005.387                          

 Data required time                                               1005.387                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.387                          
 Data arrival time                                                   8.635                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.752                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : m1_soc_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       3.938 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      1.585       5.523         ntclkbufg_6      
 CLMA_110_205/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/opit_0/CLK

 CLMA_110_205/Q1                   tco                   0.289       5.812 f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.413       8.225         ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d
 DRM_142_44/RSTA[0]                                                        f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   8.225         Logic Levels: 0  
                                                                                   Logic: 0.289ns(10.696%), Route: 2.413ns(89.304%)
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N22             
 USCM_84_112/CLK_USCM              td                    0.000    1003.659 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      1.531    1005.190         ntclkbufg_6      
 DRM_142_44/CLKA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.279    1005.469                          
 clock uncertainty                                      -0.050    1005.419                          

 Recovery time                                          -0.055    1005.364                          

 Data required time                                               1005.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.364                          
 Data arrival time                                                   8.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.139                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : m1_soc_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.311
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       3.938 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      1.585       5.523         ntclkbufg_6      
 CLMA_110_205/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/opit_0/CLK

 CLMA_110_205/Q1                   tco                   0.289       5.812 f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.528       8.340         ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d
 DRM_82_356/RSTA[0]                                                        f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   8.340         Logic Levels: 0  
                                                                                   Logic: 0.289ns(10.259%), Route: 2.528ns(89.741%)
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N22             
 USCM_84_112/CLK_USCM              td                    0.000    1003.659 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      1.652    1005.311         ntclkbufg_6      
 DRM_82_356/CLKA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.279    1005.590                          
 clock uncertainty                                      -0.050    1005.540                          

 Recovery time                                          -0.055    1005.485                          

 Data required time                                               1005.485                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.485                          
 Data arrival time                                                   8.340                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.145                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : m1_soc_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       3.659 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      1.531       5.190         ntclkbufg_6      
 CLMA_110_205/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/opit_0/CLK

 CLMA_110_205/Q1                   tco                   0.224       5.414 f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.126       6.540         ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d
 DRM_54_212/RSTA[0]                                                        f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.540         Logic Levels: 0  
                                                                                   Logic: 0.224ns(16.593%), Route: 1.126ns(83.407%)
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       3.938 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      1.585       5.523         ntclkbufg_6      
 DRM_54_212/CLKA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                            0.000       5.226                          

 Data required time                                                  5.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.226                          
 Data arrival time                                                   6.540                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.314                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : m1_soc_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.646
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       3.659 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      1.531       5.190         ntclkbufg_6      
 CLMA_110_205/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/opit_0/CLK

 CLMA_110_205/Q1                   tco                   0.229       5.419 r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.275       6.694         ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d
 DRM_178_252/RSTA[0]                                                       r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.694         Logic Levels: 0  
                                                                                   Logic: 0.229ns(15.226%), Route: 1.275ns(84.774%)
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       3.938 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      1.708       5.646         ntclkbufg_6      
 DRM_178_252/CLKA[0]                                                       r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.279       5.367                          
 clock uncertainty                                       0.000       5.367                          

 Removal time                                           -0.028       5.339                          

 Data required time                                                  5.339                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.339                          
 Data arrival time                                                   6.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.355                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : m1_soc_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       3.659 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      1.531       5.190         ntclkbufg_6      
 CLMA_110_205/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/opit_0/CLK

 CLMA_110_205/Q1                   tco                   0.224       5.414 f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.195       6.609         ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d
 DRM_178_168/RSTA[0]                                                       f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.609         Logic Levels: 0  
                                                                                   Logic: 0.224ns(15.786%), Route: 1.195ns(84.214%)
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       3.938 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      1.585       5.523         ntclkbufg_6      
 DRM_178_168/CLKA[0]                                                       r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.279       5.244                          
 clock uncertainty                                       0.000       5.244                          

 Removal time                                            0.000       5.244                          

 Data required time                                                  5.244                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.244                          
 Data arrival time                                                   6.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.365                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.110
  Launch Clock Delay      :  11.335
  Clock Pessimism Removal :  1.171

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.760       7.211         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.559 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.559         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.559 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.750         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000       9.750 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585      11.335         ntclkbufg_4      
 CLMA_102_84/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/opit_0/CLK

 CLMA_102_84/Q0                    tco                   0.287      11.622 f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       3.224      14.846         ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d
 DRM_82_192/RSTA[0]                                                        f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  14.846         Logic Levels: 0  
                                                                                   Logic: 0.287ns(8.174%), Route: 3.224ns(91.826%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.978      29.978         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.227 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.227         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.227 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.379         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000      32.379 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.531      33.910         ntclkbufg_4      
 DRM_82_192/CLKA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         1.171      35.081                          
 clock uncertainty                                      -0.050      35.031                          

 Recovery time                                          -0.055      34.976                          

 Data required time                                                 34.976                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.976                          
 Data arrival time                                                  14.846                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.130                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.110
  Launch Clock Delay      :  11.335
  Clock Pessimism Removal :  1.171

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.760       7.211         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.559 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.559         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.559 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.750         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000       9.750 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585      11.335         ntclkbufg_4      
 CLMA_102_84/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/opit_0/CLK

 CLMA_102_84/Q0                    tco                   0.287      11.622 f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       3.178      14.800         ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d
 DRM_82_232/RSTA[0]                                                        f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  14.800         Logic Levels: 0  
                                                                                   Logic: 0.287ns(8.283%), Route: 3.178ns(91.717%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.978      29.978         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.227 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.227         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.227 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.379         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000      32.379 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.531      33.910         ntclkbufg_4      
 DRM_82_232/CLKA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         1.171      35.081                          
 clock uncertainty                                      -0.050      35.031                          

 Recovery time                                          -0.055      34.976                          

 Data required time                                                 34.976                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.976                          
 Data arrival time                                                  14.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.176                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.110
  Launch Clock Delay      :  11.335
  Clock Pessimism Removal :  1.171

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.760       7.211         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.559 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.559         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.559 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.750         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000       9.750 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585      11.335         ntclkbufg_4      
 CLMA_102_84/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/opit_0/CLK

 CLMA_102_84/Q0                    tco                   0.287      11.622 f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       3.143      14.765         ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d
 DRM_54_192/RSTA[0]                                                        f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  14.765         Logic Levels: 0  
                                                                                   Logic: 0.287ns(8.367%), Route: 3.143ns(91.633%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.978      29.978         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.227 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.227         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.227 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.379         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000      32.379 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.531      33.910         ntclkbufg_4      
 DRM_54_192/CLKA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         1.171      35.081                          
 clock uncertainty                                      -0.050      35.031                          

 Recovery time                                          -0.055      34.976                          

 Data required time                                                 34.976                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.976                          
 Data arrival time                                                  14.765                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.211                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.335
  Launch Clock Delay      :  10.110
  Clock Pessimism Removal :  -1.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.978       6.178         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.427 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.427         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.427 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.579         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000       8.579 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.531      10.110         ntclkbufg_4      
 CLMA_102_84/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/opit_0/CLK

 CLMA_102_84/Q0                    tco                   0.222      10.332 f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.536      10.868         ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d
 DRM_82_88/RSTA[0]                                                         f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  10.868         Logic Levels: 0  
                                                                                   Logic: 0.222ns(29.288%), Route: 0.536ns(70.712%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.760       7.211         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.559 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.559         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.559 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.750         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000       9.750 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585      11.335         ntclkbufg_4      
 DRM_82_88/CLKA[0]                                                         r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -1.189      10.146                          
 clock uncertainty                                       0.000      10.146                          

 Removal time                                            0.000      10.146                          

 Data required time                                                 10.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.146                          
 Data arrival time                                                  10.868                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.722                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.398
  Launch Clock Delay      :  10.110
  Clock Pessimism Removal :  -1.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.978       6.178         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.427 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.427         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.427 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.579         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000       8.579 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.531      10.110         ntclkbufg_4      
 CLMA_102_84/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/opit_0/CLK

 CLMA_102_84/Q0                    tco                   0.222      10.332 f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.720      11.052         ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d
 DRM_82_44/RSTA[0]                                                         f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  11.052         Logic Levels: 0  
                                                                                   Logic: 0.222ns(23.567%), Route: 0.720ns(76.433%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.760       7.211         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.559 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.559         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.559 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.750         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000       9.750 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.648      11.398         ntclkbufg_4      
 DRM_82_44/CLKA[0]                                                         r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -1.189      10.209                          
 clock uncertainty                                       0.000      10.209                          

 Removal time                                            0.000      10.209                          

 Data required time                                                 10.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.209                          
 Data arrival time                                                  11.052                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.843                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.335
  Launch Clock Delay      :  10.110
  Clock Pessimism Removal :  -1.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.978       6.178         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.427 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.427         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.427 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.579         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000       8.579 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.531      10.110         ntclkbufg_4      
 CLMA_102_84/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/opit_0/CLK

 CLMA_102_84/Q0                    tco                   0.222      10.332 f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.039      11.371         ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d
 DRM_142_108/RSTA[0]                                                       f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  11.371         Logic Levels: 0  
                                                                                   Logic: 0.222ns(17.605%), Route: 1.039ns(82.395%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.760       7.211         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.559 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.559         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.559 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.750         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000       9.750 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585      11.335         ntclkbufg_4      
 DRM_142_108/CLKA[0]                                                       r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -1.189      10.146                          
 clock uncertainty                                       0.000      10.146                          

 Removal time                                            0.000      10.146                          

 Data required time                                                 10.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.146                          
 Data arrival time                                                  11.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.225                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.743
  Launch Clock Delay      :  4.965
  Clock Pessimism Removal :  0.289

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N24             
 PLL_158_55/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       3.380         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.380 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.585       4.965         ntclkbufg_1      
 CLMA_182_124/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/CLK

 CLMA_182_124/Q1                   tco                   0.289       5.254 f       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/Q
                                   net (fanout=8)        2.457       7.711         ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d
 DRM_234_292/RSTB[0]                                                       f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   7.711         Logic Levels: 0  
                                                                                   Logic: 0.289ns(10.524%), Route: 2.457ns(89.476%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        27.000      27.000 r                        
 P20                                                     0.000      27.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      27.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      28.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      28.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      28.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      28.927         _N24             
 PLL_158_55/CLK_OUT3               td                    0.105      29.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059      30.091         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000      30.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.652      31.743         ntclkbufg_1      
 DRM_234_292/CLKB[0]                                                       r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.289      32.032                          
 clock uncertainty                                      -0.150      31.882                          

 Recovery time                                          -0.042      31.840                          

 Data required time                                                 31.840                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.840                          
 Data arrival time                                                   7.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.129                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.622
  Launch Clock Delay      :  4.965
  Clock Pessimism Removal :  0.289

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N24             
 PLL_158_55/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       3.380         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.380 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.585       4.965         ntclkbufg_1      
 CLMA_182_124/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/CLK

 CLMA_182_124/Q1                   tco                   0.289       5.254 f       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/Q
                                   net (fanout=8)        2.251       7.505         ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d
 DRM_234_168/RSTB[0]                                                       f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   7.505         Logic Levels: 0  
                                                                                   Logic: 0.289ns(11.378%), Route: 2.251ns(88.622%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        27.000      27.000 r                        
 P20                                                     0.000      27.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      27.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      28.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      28.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      28.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      28.927         _N24             
 PLL_158_55/CLK_OUT3               td                    0.105      29.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059      30.091         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000      30.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.531      31.622         ntclkbufg_1      
 DRM_234_168/CLKB[0]                                                       r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.289      31.911                          
 clock uncertainty                                      -0.150      31.761                          

 Recovery time                                          -0.042      31.719                          

 Data required time                                                 31.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.719                          
 Data arrival time                                                   7.505                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.214                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.622
  Launch Clock Delay      :  4.965
  Clock Pessimism Removal :  0.289

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N24             
 PLL_158_55/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       3.380         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.380 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.585       4.965         ntclkbufg_1      
 CLMA_182_124/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/CLK

 CLMA_182_124/Q1                   tco                   0.289       5.254 f       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/Q
                                   net (fanout=8)        2.057       7.311         ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d
 DRM_234_192/RSTB[0]                                                       f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   7.311         Logic Levels: 0  
                                                                                   Logic: 0.289ns(12.319%), Route: 2.057ns(87.681%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        27.000      27.000 r                        
 P20                                                     0.000      27.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      27.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      28.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      28.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      28.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      28.927         _N24             
 PLL_158_55/CLK_OUT3               td                    0.105      29.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059      30.091         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000      30.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.531      31.622         ntclkbufg_1      
 DRM_234_192/CLKB[0]                                                       r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.289      31.911                          
 clock uncertainty                                      -0.150      31.761                          

 Recovery time                                          -0.042      31.719                          

 Data required time                                                 31.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.719                          
 Data arrival time                                                   7.311                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.408                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.088
  Launch Clock Delay      :  4.743
  Clock Pessimism Removal :  -0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N24             
 PLL_158_55/CLK_OUT3               td                    0.105       2.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059       3.091         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.652       4.743         ntclkbufg_1      
 CLMA_254_256/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/CLK

 CLMA_254_256/Q2                   tco                   0.224       4.967 f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/Q
                                   net (fanout=94)       0.370       5.337         ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d
 DRM_234_252/RSTA[0]                                                       f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.337         Logic Levels: 0  
                                                                                   Logic: 0.224ns(37.710%), Route: 0.370ns(62.290%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N24             
 PLL_158_55/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       3.380         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.380 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.708       5.088         ntclkbufg_1      
 DRM_234_252/CLKA[0]                                                       r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.309       4.779                          
 clock uncertainty                                       0.000       4.779                          

 Removal time                                           -0.046       4.733                          

 Data required time                                                  4.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.733                          
 Data arrival time                                                   5.337                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.604                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.088
  Launch Clock Delay      :  4.743
  Clock Pessimism Removal :  -0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N24             
 PLL_158_55/CLK_OUT3               td                    0.105       2.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059       3.091         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.652       4.743         ntclkbufg_1      
 CLMA_254_256/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/CLK

 CLMA_254_256/Q2                   tco                   0.228       4.971 r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/Q
                                   net (fanout=94)       0.344       5.315         ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d
 CLMA_246_252/RSCO                 td                    0.105       5.420 r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/RSOUT
                                   net (fanout=2)        0.000       5.420         ntR12            
 CLMA_246_256/RSCI                                                         r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q/RS

 Data arrival time                                                   5.420         Logic Levels: 1  
                                                                                   Logic: 0.333ns(49.188%), Route: 0.344ns(50.812%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N24             
 PLL_158_55/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       3.380         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.380 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.708       5.088         ntclkbufg_1      
 CLMA_246_256/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q/CLK
 clock pessimism                                        -0.309       4.779                          
 clock uncertainty                                       0.000       4.779                          

 Removal time                                            0.000       4.779                          

 Data required time                                                  4.779                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.779                          
 Data arrival time                                                   5.420                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.641                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.088
  Launch Clock Delay      :  4.743
  Clock Pessimism Removal :  -0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N24             
 PLL_158_55/CLK_OUT3               td                    0.105       2.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059       3.091         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.652       4.743         ntclkbufg_1      
 CLMA_254_256/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/CLK

 CLMA_254_256/Q2                   tco                   0.228       4.971 r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/Q
                                   net (fanout=94)       0.344       5.315         ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d
 CLMA_246_252/RSCO                 td                    0.105       5.420 r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/RSOUT
                                   net (fanout=2)        0.000       5.420         ntR12            
 CLMA_246_256/RSCI                                                         r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.420         Logic Levels: 1  
                                                                                   Logic: 0.333ns(49.188%), Route: 0.344ns(50.812%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N24             
 PLL_158_55/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       3.380         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.380 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.708       5.088         ntclkbufg_1      
 CLMA_246_256/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.309       4.779                          
 clock uncertainty                                       0.000       4.779                          

 Removal time                                            0.000       4.779                          

 Data required time                                                  4.779                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.779                          
 Data arrival time                                                   5.420                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.641                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : LED[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     1.585      10.954         ntclkbufg_0      
 CLMA_74_160/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_74_160/Q0                    tco                   0.287      11.241 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=157)      2.611      13.852         nt_LED[2]        
 IOL_35_374/DO                     td                    0.139      13.991 f       LED_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000      13.991         LED_obuf[2]/ntO  
 IOBD_32_376/PAD                   td                   10.009      24.000 f       LED_obuf[2]/opit_0/O
                                   net (fanout=1)        0.076      24.076         LED[2]           
 B3                                                                        f       LED[2] (port)    

 Data arrival time                                                  24.076         Logic Levels: 2  
                                                                                   Logic: 10.435ns(79.523%), Route: 2.687ns(20.477%)
====================================================================================================

====================================================================================================

Startpoint  : heart_beat_led/opit_0_inv_L5Q_perm/CLK
Endpoint    : LED[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     1.708      11.077         ntclkbufg_0      
 CLMS_38_365/CLK                                                           r       heart_beat_led/opit_0_inv_L5Q_perm/CLK

 CLMS_38_365/Q0                    tco                   0.287      11.364 f       heart_beat_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.726      12.090         nt_LED[0]        
 IOL_19_374/DO                     td                    0.139      12.229 f       LED_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000      12.229         LED_obuf[0]/ntO  
 IOBD_16_376/PAD                   td                   10.009      22.238 f       LED_obuf[0]/opit_0/O
                                   net (fanout=1)        0.109      22.347         LED[0]           
 B2                                                                        f       LED[0] (port)    

 Data arrival time                                                  22.347         Logic Levels: 2  
                                                                                   Logic: 10.435ns(92.591%), Route: 0.835ns(7.409%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/CLK
Endpoint    : LED[6] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N24             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.955         ntclkbufg_2      
 CLMA_226_108/CLK                                                          r       hdmi_ddr/ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/CLK

 CLMA_226_108/Q0                   tco                   0.287       5.242 f       hdmi_ddr/ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/Q
                                   net (fanout=1)        4.078       9.320         nt_LED[6]        
 IOL_47_374/DO                     td                    0.139       9.459 f       LED_obuf[6]/opit_1/O
                                   net (fanout=1)        0.000       9.459         LED_obuf[6]/ntO  
 IOBD_44_376/PAD                   td                   10.009      19.468 f       LED_obuf[6]/opit_0/O
                                   net (fanout=1)        0.039      19.507         LED[6]           
 F7                                                                        f       LED[6] (port)    

 Data arrival time                                                  19.507         Logic Levels: 2  
                                                                                   Logic: 10.435ns(71.708%), Route: 4.117ns(28.292%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[14] (port)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P3                                                      0.000       0.000 f       mem_dq[14] (port)
                                   net (fanout=1)        0.103       0.103         nt_mem_dq[14]    
 IOBS_LR_0_208/DIN                 td                    0.552       0.655 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.655         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_7_209/RX_DATA_DD              td                    0.461       1.116 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.308       1.424         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [6]
 CLMA_10_208/Y3                    td                    0.156       1.580 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_8/gateop_perm/Z
                                   net (fanout=1)        0.312       1.892         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N68976
 CLMA_10_212/A3                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.892         Logic Levels: 3  
                                                                                   Logic: 1.169ns(61.786%), Route: 0.723ns(38.214%)
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href (port)
Endpoint    : ov5640_ddr/cmos1_href_d0/opit_0/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 AB10                                                    0.000       0.000 r       cmos1_href (port)
                                   net (fanout=1)        0.063       0.063         cmos1_href       
 IOBR_TB_148_0/DIN                 td                    1.047       1.110 r       cmos1_href_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.110         cmos1_href_ibuf/ntD
 IOL_151_5/RX_DATA_DD              td                    0.082       1.192 r       cmos1_href_ibuf/opit_1/OUT
                                   net (fanout=1)        0.871       2.063         nt_cmos1_href    
 CLMA_146_68/M0                                                            r       ov5640_ddr/cmos1_href_d0/opit_0/D

 Data arrival time                                                   2.063         Logic Levels: 2  
                                                                                   Logic: 1.129ns(54.726%), Route: 0.934ns(45.274%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[0] (port)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U1                                                      0.000       0.000 f       mem_dq[0] (port) 
                                   net (fanout=1)        0.116       0.116         nt_mem_dq[0]     
 IOBS_LR_0_161/DIN                 td                    0.552       0.668 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.668         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].u_iobuf_dq/ntI
 IOL_7_162/RX_DATA_DD              td                    0.461       1.129 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.528       1.657         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [0]
 CLMA_14_156/Y1                    td                    0.156       1.813 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_8/gateop_perm/Z
                                   net (fanout=1)        0.314       2.127         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N68942
 CLMS_10_157/A2                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   2.127         Logic Levels: 3  
                                                                                   Logic: 1.169ns(54.960%), Route: 0.958ns(45.040%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_134_145/CLK        ddr_hdmi/box_cnt[0]/opit_0_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_134_145/CLK        ddr_hdmi/box_cnt[0]/opit_0_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_170_141/CLK        ddr_hdmi/boxs[0][16]/opit_0_inv/CLK
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           High Pulse Width  CLMS_122_97/CLK         ov5640_ddr/cmos1_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_122_97/CLK         ov5640_ddr/cmos1_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_122_97/CLK         ov5640_ddr/cmos1_8_16bit/pdata_i_reg[1]/opit_0_inv/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           High Pulse Width  CLMS_98_69/CLK          ov5640_ddr/cmos2_8_16bit/de_i_r/opit_0/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_98_69/CLK          ov5640_ddr/cmos2_8_16bit/de_i_r/opit_0/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_98_69/CLK          ov5640_ddr/cmos2_8_16bit/de_i_r1/opit_0/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_62_117/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_62_117/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_42_109/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_180/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           Low Pulse Width   DRM_234_44/CLKA[0]      hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           High Pulse Width  DRM_234_44/CLKA[0]      hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_234_44/CLKB[0]      hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.580      20.000          0.420           High Pulse Width  CLMA_154_17/CLK         ov5640_ddr/coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.580      20.000          0.420           Low Pulse Width   CLMA_154_17/CLK         ov5640_ddr/coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.580      20.000          0.420           High Pulse Width  CLMA_154_17/CLK         ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           Low Pulse Width   IOL_311_374/CLK_SYS     video_ethernet/util_gmii_to_rgmii_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
 2.483       4.000           1.517           High Pulse Width  IOL_311_374/CLK_SYS     video_ethernet/util_gmii_to_rgmii_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
 2.483       4.000           1.517           Low Pulse Width   IOL_311_373/CLK_SYS     video_ethernet/util_gmii_to_rgmii_m0/gtp_outbuft2/opit_1_IOL/SYSCLK
====================================================================================================

{cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.002      11.900          0.898           Low Pulse Width   DRM_178_68/CLKA[0]      ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 11.002      11.900          0.898           High Pulse Width  DRM_178_68/CLKA[0]      ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 11.002      11.900          0.898           High Pulse Width  DRM_82_4/CLKA[0]        ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
====================================================================================================

{m1_soc_top|pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           Low Pulse Width   DRM_82_24/CLKA[0]       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 499.102     500.000         0.898           High Pulse Width  DRM_82_24/CLKA[0]       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 499.102     500.000         0.898           High Pulse Width  DRM_142_24/CLKA[0]      ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
====================================================================================================

{cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.002      11.900          0.898           Low Pulse Width   DRM_26_24/CLKA[0]       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 11.002      11.900          0.898           High Pulse Width  DRM_26_24/CLKA[0]       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 11.002      11.900          0.898           Low Pulse Width   DRM_82_44/CLKA[0]       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.983      13.500          1.517           High Pulse Width  IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 11.983      13.500          1.517           Low Pulse Width   IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 11.983      13.500          1.517           High Pulse Width  IOL_327_170/CLK_SYS     b_out_obuf[4]/opit_1_OQ/SYSCLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_uart_rx/clk_div_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ddr_hdmi/boxs[8][30]/opit_0_inv/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.847  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.228
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.200

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     2.244       3.275         nt_sys_clk       
 CLMS_122_41/CLK                                                           r       u_uart_rx/clk_div_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_122_41/Q3                    tco                   0.220       3.495 f       u_uart_rx/clk_div_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.371       3.866         clk_div_cnt[0]   
 CLMA_122_52/Y1                    td                    0.360       4.226 f       ddr_hdmi/N3305_13/gateop_perm/Z
                                   net (fanout=1)        0.254       4.480         ddr_hdmi/_N69121 
 CLMS_122_49/Y3                    td                    0.151       4.631 f       ddr_hdmi/N3305_14/gateop_perm/Z
                                   net (fanout=10)       0.357       4.988         u_uart_rx/N177 [1]
 CLMS_122_49/Y0                    td                    0.150       5.138 f       ddr_hdmi/N3118_1/gateop_perm/Z
                                   net (fanout=53)       0.886       6.024         ddr_hdmi/N3235   
 CLMA_126_148/Y1                   td                    0.244       6.268 f       ddr_hdmi/N3223_5/gateop_perm/Z
                                   net (fanout=8)        0.390       6.658         ddr_hdmi/N3223   
 CLMS_130_133/Y3                   td                    0.151       6.809 f       ddr_hdmi/N3293_1/gateop_perm/Z
                                   net (fanout=16)       0.543       7.352         ddr_hdmi/_N61095 
 CLMA_146_148/Y2                   td                    0.227       7.579 f       ddr_hdmi/N3428/gateop_perm/Z
                                   net (fanout=30)       1.002       8.581         ddr_hdmi/N3428   
 CLMA_182_104/CECO                 td                    0.132       8.713 f       ddr_hdmi/boxs[8][21]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000       8.713         ntR1521          
 CLMA_182_108/CECO                 td                    0.132       8.845 f       ddr_hdmi/boxs[8][29]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000       8.845         ntR1520          
 CLMA_182_112/CECO                 td                    0.132       8.977 f       ddr_hdmi/boxs[8][25]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000       8.977         ntR1519          
 CLMA_182_116/CECO                 td                    0.132       9.109 f       ddr_hdmi/boxs[8][27]/opit_0_inv/CEOUT
                                   net (fanout=2)        0.000       9.109         ntR1518          
 CLMA_182_120/CECI                                                         f       ddr_hdmi/boxs[8][30]/opit_0_inv/CE

 Data arrival time                                                   9.109         Logic Levels: 10 
                                                                                   Logic: 2.031ns(34.813%), Route: 3.803ns(65.187%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     1.353      22.228         nt_sys_clk       
 CLMA_182_120/CLK                                                          r       ddr_hdmi/boxs[8][30]/opit_0_inv/CLK
 clock pessimism                                         0.200      22.428                          
 clock uncertainty                                      -0.050      22.378                          

 Setup time                                             -0.576      21.802                          

 Data required time                                                 21.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.802                          
 Data arrival time                                                   9.109                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.693                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_rx/clk_div_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ddr_hdmi/boxs[8][31]/opit_0_inv/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.847  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.228
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.200

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     2.244       3.275         nt_sys_clk       
 CLMS_122_41/CLK                                                           r       u_uart_rx/clk_div_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_122_41/Q3                    tco                   0.220       3.495 f       u_uart_rx/clk_div_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.371       3.866         clk_div_cnt[0]   
 CLMA_122_52/Y1                    td                    0.360       4.226 f       ddr_hdmi/N3305_13/gateop_perm/Z
                                   net (fanout=1)        0.254       4.480         ddr_hdmi/_N69121 
 CLMS_122_49/Y3                    td                    0.151       4.631 f       ddr_hdmi/N3305_14/gateop_perm/Z
                                   net (fanout=10)       0.357       4.988         u_uart_rx/N177 [1]
 CLMS_122_49/Y0                    td                    0.150       5.138 f       ddr_hdmi/N3118_1/gateop_perm/Z
                                   net (fanout=53)       0.886       6.024         ddr_hdmi/N3235   
 CLMA_126_148/Y1                   td                    0.244       6.268 f       ddr_hdmi/N3223_5/gateop_perm/Z
                                   net (fanout=8)        0.390       6.658         ddr_hdmi/N3223   
 CLMS_130_133/Y3                   td                    0.151       6.809 f       ddr_hdmi/N3293_1/gateop_perm/Z
                                   net (fanout=16)       0.543       7.352         ddr_hdmi/_N61095 
 CLMA_146_148/Y2                   td                    0.227       7.579 f       ddr_hdmi/N3428/gateop_perm/Z
                                   net (fanout=30)       1.002       8.581         ddr_hdmi/N3428   
 CLMA_182_104/CECO                 td                    0.132       8.713 f       ddr_hdmi/boxs[8][21]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000       8.713         ntR1521          
 CLMA_182_108/CECO                 td                    0.132       8.845 f       ddr_hdmi/boxs[8][29]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000       8.845         ntR1520          
 CLMA_182_112/CECO                 td                    0.132       8.977 f       ddr_hdmi/boxs[8][25]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000       8.977         ntR1519          
 CLMA_182_116/CECO                 td                    0.132       9.109 f       ddr_hdmi/boxs[8][27]/opit_0_inv/CEOUT
                                   net (fanout=2)        0.000       9.109         ntR1518          
 CLMA_182_120/CECI                                                         f       ddr_hdmi/boxs[8][31]/opit_0_inv/CE

 Data arrival time                                                   9.109         Logic Levels: 10 
                                                                                   Logic: 2.031ns(34.813%), Route: 3.803ns(65.187%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     1.353      22.228         nt_sys_clk       
 CLMA_182_120/CLK                                                          r       ddr_hdmi/boxs[8][31]/opit_0_inv/CLK
 clock pessimism                                         0.200      22.428                          
 clock uncertainty                                      -0.050      22.378                          

 Setup time                                             -0.576      21.802                          

 Data required time                                                 21.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.802                          
 Data arrival time                                                   9.109                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.693                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_rx/clk_div_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ddr_hdmi/boxs[7][26]/opit_0_inv/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.845  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.230
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.200

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     2.244       3.275         nt_sys_clk       
 CLMS_122_41/CLK                                                           r       u_uart_rx/clk_div_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_122_41/Q3                    tco                   0.220       3.495 f       u_uart_rx/clk_div_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.371       3.866         clk_div_cnt[0]   
 CLMA_122_52/Y1                    td                    0.360       4.226 f       ddr_hdmi/N3305_13/gateop_perm/Z
                                   net (fanout=1)        0.254       4.480         ddr_hdmi/_N69121 
 CLMS_122_49/Y3                    td                    0.151       4.631 f       ddr_hdmi/N3305_14/gateop_perm/Z
                                   net (fanout=10)       0.357       4.988         u_uart_rx/N177 [1]
 CLMS_122_49/Y0                    td                    0.150       5.138 f       ddr_hdmi/N3118_1/gateop_perm/Z
                                   net (fanout=53)       0.886       6.024         ddr_hdmi/N3235   
 CLMA_126_148/Y1                   td                    0.244       6.268 f       ddr_hdmi/N3223_5/gateop_perm/Z
                                   net (fanout=8)        0.390       6.658         ddr_hdmi/N3223   
 CLMS_130_133/Y3                   td                    0.151       6.809 f       ddr_hdmi/N3293_1/gateop_perm/Z
                                   net (fanout=16)       0.556       7.365         ddr_hdmi/_N61095 
 CLMA_138_165/Y3                   td                    0.360       7.725 f       ddr_hdmi/N3424/gateop_perm/Z
                                   net (fanout=32)       1.115       8.840         ddr_hdmi/N3424   
 CLMS_186_113/CECO                 td                    0.132       8.972 f       ddr_hdmi/boxs[7][20]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000       8.972         ntR1511          
 CLMS_186_117/CECO                 td                    0.132       9.104 f       ddr_hdmi/boxs[7][29]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000       9.104         ntR1510          
 CLMS_186_121/CECI                                                         f       ddr_hdmi/boxs[7][26]/opit_0_inv/CE

 Data arrival time                                                   9.104         Logic Levels: 8  
                                                                                   Logic: 1.900ns(32.596%), Route: 3.929ns(67.404%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     1.355      22.230         nt_sys_clk       
 CLMS_186_121/CLK                                                          r       ddr_hdmi/boxs[7][26]/opit_0_inv/CLK
 clock pessimism                                         0.200      22.430                          
 clock uncertainty                                      -0.050      22.380                          

 Setup time                                             -0.576      21.804                          

 Data required time                                                 21.804                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.804                          
 Data arrival time                                                   9.104                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.700                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/rx_data_8[50]/opit_0_inv/CLK
Endpoint    : ddr_hdmi/boxs[17][50]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.510  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.017
  Launch Clock Delay      :  2.272
  Clock Pessimism Removal :  -0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     1.397       2.272         nt_sys_clk       
 CLMS_166_149/CLK                                                          r       ddr_hdmi/rx_data_8[50]/opit_0_inv/CLK

 CLMS_166_149/Q3                   tco                   0.182       2.454 r       ddr_hdmi/rx_data_8[50]/opit_0_inv/Q
                                   net (fanout=25)       0.562       3.016         ddr_hdmi/rx_data_8 [50]
 CLMS_114_141/M3                                                           r       ddr_hdmi/boxs[17][50]/opit_0_inv/D

 Data arrival time                                                   3.016         Logic Levels: 0  
                                                                                   Logic: 0.182ns(24.462%), Route: 0.562ns(75.538%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     1.986       3.017         nt_sys_clk       
 CLMS_114_141/CLK                                                          r       ddr_hdmi/boxs[17][50]/opit_0_inv/CLK
 clock pessimism                                        -0.235       2.782                          
 clock uncertainty                                       0.000       2.782                          

 Hold time                                              -0.011       2.771                          

 Data required time                                                  2.771                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.771                          
 Data arrival time                                                   3.016                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.245                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/rx_data_8[50]/opit_0_inv/CLK
Endpoint    : ddr_hdmi/boxs[21][50]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.499  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.006
  Launch Clock Delay      :  2.272
  Clock Pessimism Removal :  -0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     1.397       2.272         nt_sys_clk       
 CLMS_166_149/CLK                                                          r       ddr_hdmi/rx_data_8[50]/opit_0_inv/CLK

 CLMS_166_149/Q3                   tco                   0.182       2.454 r       ddr_hdmi/rx_data_8[50]/opit_0_inv/Q
                                   net (fanout=25)       0.551       3.005         ddr_hdmi/rx_data_8 [50]
 CLMS_134_133/M0                                                           r       ddr_hdmi/boxs[21][50]/opit_0_inv/D

 Data arrival time                                                   3.005         Logic Levels: 0  
                                                                                   Logic: 0.182ns(24.829%), Route: 0.551ns(75.171%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     1.975       3.006         nt_sys_clk       
 CLMS_134_133/CLK                                                          r       ddr_hdmi/boxs[21][50]/opit_0_inv/CLK
 clock pessimism                                        -0.235       2.771                          
 clock uncertainty                                       0.000       2.771                          

 Hold time                                              -0.011       2.760                          

 Data required time                                                  2.760                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.760                          
 Data arrival time                                                   3.005                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.245                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/rx_data_8[50]/opit_0_inv/CLK
Endpoint    : ddr_hdmi/boxs[22][50]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.499  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.006
  Launch Clock Delay      :  2.272
  Clock Pessimism Removal :  -0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     1.397       2.272         nt_sys_clk       
 CLMS_166_149/CLK                                                          r       ddr_hdmi/rx_data_8[50]/opit_0_inv/CLK

 CLMS_166_149/Q3                   tco                   0.182       2.454 r       ddr_hdmi/rx_data_8[50]/opit_0_inv/Q
                                   net (fanout=25)       0.551       3.005         ddr_hdmi/rx_data_8 [50]
 CLMA_134_132/M0                                                           r       ddr_hdmi/boxs[22][50]/opit_0_inv/D

 Data arrival time                                                   3.005         Logic Levels: 0  
                                                                                   Logic: 0.182ns(24.829%), Route: 0.551ns(75.171%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     1.975       3.006         nt_sys_clk       
 CLMA_134_132/CLK                                                          r       ddr_hdmi/boxs[22][50]/opit_0_inv/CLK
 clock pessimism                                        -0.235       2.771                          
 clock uncertainty                                       0.000       2.771                          

 Hold time                                              -0.011       2.760                          

 Data required time                                                  2.760                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.760                          
 Data arrival time                                                   3.005                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.245                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_href_d0/opit_0/CLK
Endpoint    : ov5640_ddr/cmos1_8_16bit/pdata_out1[5]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       2.450 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.925       3.375         ntclkbufg_7      
 CLMA_146_68/CLK                                                           r       ov5640_ddr/cmos1_href_d0/opit_0/CLK

 CLMA_146_68/Q0                    tco                   0.221       3.596 f       ov5640_ddr/cmos1_href_d0/opit_0/Q
                                   net (fanout=11)       0.519       4.115         ov5640_ddr/cmos1_href_d0
 CLMS_134_89/Y3                    td                    0.151       4.266 f       ov5640_ddr/cmos1_8_16bit/N11_1/gateop_perm/Z
                                   net (fanout=16)       0.685       4.951         ov5640_ddr/cmos1_8_16bit/N11
 CLMS_162_69/CE                                                            f       ov5640_ddr/cmos1_8_16bit/pdata_out1[5]/opit_0_inv/CE

 Data arrival time                                                   4.951         Logic Levels: 1  
                                                                                   Logic: 0.372ns(23.604%), Route: 1.204ns(76.396%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N23             
 USCM_84_114/CLK_USCM              td                    0.000      14.177 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.895      15.072         ntclkbufg_7      
 CLMS_162_69/CLK                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_out1[5]/opit_0_inv/CLK
 clock pessimism                                         0.173      15.245                          
 clock uncertainty                                      -0.250      14.995                          

 Setup time                                             -0.476      14.519                          

 Data required time                                                 14.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.519                          
 Data arrival time                                                   4.951                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.568                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_href_d0/opit_0/CLK
Endpoint    : ov5640_ddr/cmos1_8_16bit/pdata_out1[13]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       2.450 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.925       3.375         ntclkbufg_7      
 CLMA_146_68/CLK                                                           r       ov5640_ddr/cmos1_href_d0/opit_0/CLK

 CLMA_146_68/Q0                    tco                   0.221       3.596 f       ov5640_ddr/cmos1_href_d0/opit_0/Q
                                   net (fanout=11)       0.519       4.115         ov5640_ddr/cmos1_href_d0
 CLMS_134_89/Y3                    td                    0.151       4.266 f       ov5640_ddr/cmos1_8_16bit/N11_1/gateop_perm/Z
                                   net (fanout=16)       0.685       4.951         ov5640_ddr/cmos1_8_16bit/N11
 CLMS_162_69/CE                                                            f       ov5640_ddr/cmos1_8_16bit/pdata_out1[13]/opit_0_inv/CE

 Data arrival time                                                   4.951         Logic Levels: 1  
                                                                                   Logic: 0.372ns(23.604%), Route: 1.204ns(76.396%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N23             
 USCM_84_114/CLK_USCM              td                    0.000      14.177 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.895      15.072         ntclkbufg_7      
 CLMS_162_69/CLK                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_out1[13]/opit_0_inv/CLK
 clock pessimism                                         0.173      15.245                          
 clock uncertainty                                      -0.250      14.995                          

 Setup time                                             -0.476      14.519                          

 Data required time                                                 14.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.519                          
 Data arrival time                                                   4.951                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.568                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_href_d0/opit_0/CLK
Endpoint    : ov5640_ddr/cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       2.450 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.925       3.375         ntclkbufg_7      
 CLMA_146_68/CLK                                                           r       ov5640_ddr/cmos1_href_d0/opit_0/CLK

 CLMA_146_68/Q0                    tco                   0.221       3.596 f       ov5640_ddr/cmos1_href_d0/opit_0/Q
                                   net (fanout=11)       0.519       4.115         ov5640_ddr/cmos1_href_d0
 CLMS_134_89/Y3                    td                    0.151       4.266 f       ov5640_ddr/cmos1_8_16bit/N11_1/gateop_perm/Z
                                   net (fanout=16)       0.577       4.843         ov5640_ddr/cmos1_8_16bit/N11
 CLMS_170_105/CE                                                           f       ov5640_ddr/cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE

 Data arrival time                                                   4.843         Logic Levels: 1  
                                                                                   Logic: 0.372ns(25.341%), Route: 1.096ns(74.659%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N23             
 USCM_84_114/CLK_USCM              td                    0.000      14.177 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.895      15.072         ntclkbufg_7      
 CLMS_170_105/CLK                                                          r       ov5640_ddr/cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CLK
 clock pessimism                                         0.173      15.245                          
 clock uncertainty                                      -0.250      14.995                          

 Setup time                                             -0.476      14.519                          

 Data required time                                                 14.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.519                          
 Data arrival time                                                   4.843                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.676                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_d_d0[2]/opit_0/CLK
Endpoint    : ov5640_ddr/cmos1_8_16bit/pdata_out1[2]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       2.277 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.895       3.172         ntclkbufg_7      
 CLMA_174_100/CLK                                                          r       ov5640_ddr/cmos1_d_d0[2]/opit_0/CLK

 CLMA_174_100/Q0                   tco                   0.182       3.354 r       ov5640_ddr/cmos1_d_d0[2]/opit_0/Q
                                   net (fanout=2)        0.138       3.492         ov5640_ddr/cmos1_d_d0 [2]
 CLMS_170_105/M0                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_out1[2]/opit_0_inv/D

 Data arrival time                                                   3.492         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.875%), Route: 0.138ns(43.125%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       2.450 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.925       3.375         ntclkbufg_7      
 CLMS_170_105/CLK                                                          r       ov5640_ddr/cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CLK
 clock pessimism                                        -0.184       3.191                          
 clock uncertainty                                       0.200       3.391                          

 Hold time                                              -0.011       3.380                          

 Data required time                                                  3.380                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.380                          
 Data arrival time                                                   3.492                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.112                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_d_d0[7]/opit_0/CLK
Endpoint    : ov5640_ddr/cmos1_8_16bit/pdata_out1[7]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       2.277 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.895       3.172         ntclkbufg_7      
 CLMS_162_85/CLK                                                           r       ov5640_ddr/cmos1_d_d0[7]/opit_0/CLK

 CLMS_162_85/Q0                    tco                   0.182       3.354 r       ov5640_ddr/cmos1_d_d0[7]/opit_0/Q
                                   net (fanout=2)        0.138       3.492         ov5640_ddr/cmos1_d_d0 [7]
 CLMA_166_88/M0                                                            r       ov5640_ddr/cmos1_8_16bit/pdata_out1[7]/opit_0_inv/D

 Data arrival time                                                   3.492         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.875%), Route: 0.138ns(43.125%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       2.450 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.925       3.375         ntclkbufg_7      
 CLMA_166_88/CLK                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_out1[7]/opit_0_inv/CLK
 clock pessimism                                        -0.184       3.191                          
 clock uncertainty                                       0.200       3.391                          

 Hold time                                              -0.011       3.380                          

 Data required time                                                  3.380                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.380                          
 Data arrival time                                                   3.492                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.112                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_8_16bit/pdata_i_reg[4]/opit_0_inv/CLK
Endpoint    : ov5640_ddr/cmos1_8_16bit/pdata_out1[12]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       2.277 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.895       3.172         ntclkbufg_7      
 CLMS_158_85/CLK                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_i_reg[4]/opit_0_inv/CLK

 CLMS_158_85/Q0                    tco                   0.182       3.354 r       ov5640_ddr/cmos1_8_16bit/pdata_i_reg[4]/opit_0_inv/Q
                                   net (fanout=1)        0.139       3.493         ov5640_ddr/cmos1_8_16bit/pdata_i_reg [4]
 CLMA_154_81/M0                                                            r       ov5640_ddr/cmos1_8_16bit/pdata_out1[12]/opit_0_inv/D

 Data arrival time                                                   3.493         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.698%), Route: 0.139ns(43.302%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       2.450 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.925       3.375         ntclkbufg_7      
 CLMA_154_81/CLK                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_out1[12]/opit_0_inv/CLK
 clock pessimism                                        -0.184       3.191                          
 clock uncertainty                                       0.200       3.391                          

 Hold time                                              -0.011       3.380                          

 Data required time                                                  3.380                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.380                          
 Data arrival time                                                   3.493                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.113                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_href_d0/opit_0/CLK
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_out1[9]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.513
  Launch Clock Delay      :  3.896
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.916       2.944         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.944 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.952       3.896         ntclkbufg_8      
 CLMS_74_49/CLK                                                            r       ov5640_ddr/cmos2_href_d0/opit_0/CLK

 CLMS_74_49/Q0                     tco                   0.221       4.117 f       ov5640_ddr/cmos2_href_d0/opit_0/Q
                                   net (fanout=11)       0.499       4.616         ov5640_ddr/cmos2_href_d0
 CLMS_102_69/Y3                    td                    0.243       4.859 f       ov5640_ddr/cmos2_8_16bit/N11_1/gateop_perm/Z
                                   net (fanout=16)       1.089       5.948         ov5640_ddr/cmos2_8_16bit/N11
 CLMS_42_105/CE                                                            f       ov5640_ddr/cmos2_8_16bit/pdata_out1[9]/opit_0_inv/CE

 Data arrival time                                                   5.948         Logic Levels: 1  
                                                                                   Logic: 0.464ns(22.612%), Route: 1.588ns(77.388%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.746      14.518         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      14.518 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.895      15.413         ntclkbufg_8      
 CLMS_42_105/CLK                                                           r       ov5640_ddr/cmos2_8_16bit/pdata_out1[9]/opit_0_inv/CLK
 clock pessimism                                         0.337      15.750                          
 clock uncertainty                                      -0.250      15.500                          

 Setup time                                             -0.476      15.024                          

 Data required time                                                 15.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.024                          
 Data arrival time                                                   5.948                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.076                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_href_d0/opit_0/CLK
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.513
  Launch Clock Delay      :  3.896
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.916       2.944         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.944 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.952       3.896         ntclkbufg_8      
 CLMS_74_49/CLK                                                            r       ov5640_ddr/cmos2_href_d0/opit_0/CLK

 CLMS_74_49/Q0                     tco                   0.221       4.117 f       ov5640_ddr/cmos2_href_d0/opit_0/Q
                                   net (fanout=11)       0.499       4.616         ov5640_ddr/cmos2_href_d0
 CLMS_102_69/Y3                    td                    0.243       4.859 f       ov5640_ddr/cmos2_8_16bit/N11_1/gateop_perm/Z
                                   net (fanout=16)       1.023       5.882         ov5640_ddr/cmos2_8_16bit/N11
 CLMS_34_105/CE                                                            f       ov5640_ddr/cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CE

 Data arrival time                                                   5.882         Logic Levels: 1  
                                                                                   Logic: 0.464ns(23.364%), Route: 1.522ns(76.636%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.746      14.518         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      14.518 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.895      15.413         ntclkbufg_8      
 CLMS_34_105/CLK                                                           r       ov5640_ddr/cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CLK
 clock pessimism                                         0.337      15.750                          
 clock uncertainty                                      -0.250      15.500                          

 Setup time                                             -0.476      15.024                          

 Data required time                                                 15.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.024                          
 Data arrival time                                                   5.882                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.142                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_href_d0/opit_0/CLK
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.513
  Launch Clock Delay      :  3.896
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.916       2.944         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.944 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.952       3.896         ntclkbufg_8      
 CLMS_74_49/CLK                                                            r       ov5640_ddr/cmos2_href_d0/opit_0/CLK

 CLMS_74_49/Q0                     tco                   0.221       4.117 f       ov5640_ddr/cmos2_href_d0/opit_0/Q
                                   net (fanout=11)       0.499       4.616         ov5640_ddr/cmos2_href_d0
 CLMS_102_69/Y3                    td                    0.243       4.859 f       ov5640_ddr/cmos2_8_16bit/N11_1/gateop_perm/Z
                                   net (fanout=16)       1.023       5.882         ov5640_ddr/cmos2_8_16bit/N11
 CLMS_34_105/CE                                                            f       ov5640_ddr/cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CE

 Data arrival time                                                   5.882         Logic Levels: 1  
                                                                                   Logic: 0.464ns(23.364%), Route: 1.522ns(76.636%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.746      14.518         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      14.518 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.895      15.413         ntclkbufg_8      
 CLMS_34_105/CLK                                                           r       ov5640_ddr/cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CLK
 clock pessimism                                         0.337      15.750                          
 clock uncertainty                                      -0.250      15.500                          

 Setup time                                             -0.476      15.024                          

 Data required time                                                 15.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.024                          
 Data arrival time                                                   5.882                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.142                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_d_d0[6]/opit_0/CLK
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_out1[6]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.904
  Launch Clock Delay      :  3.552
  Clock Pessimism Removal :  -0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.746       2.618         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.618 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.934       3.552         ntclkbufg_8      
 CLMS_78_69/CLK                                                            r       ov5640_ddr/cmos2_d_d0[6]/opit_0/CLK

 CLMS_78_69/Q0                     tco                   0.182       3.734 r       ov5640_ddr/cmos2_d_d0[6]/opit_0/Q
                                   net (fanout=2)        0.273       4.007         ov5640_ddr/cmos2_d_d0 [6]
 CLMS_78_73/M1                                                             r       ov5640_ddr/cmos2_8_16bit/pdata_out1[6]/opit_0_inv/D

 Data arrival time                                                   4.007         Logic Levels: 0  
                                                                                   Logic: 0.182ns(40.000%), Route: 0.273ns(60.000%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.916       2.944         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.944 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.960       3.904         ntclkbufg_8      
 CLMS_78_73/CLK                                                            r       ov5640_ddr/cmos2_8_16bit/pdata_out1[6]/opit_0_inv/CLK
 clock pessimism                                        -0.341       3.563                          
 clock uncertainty                                       0.200       3.763                          

 Hold time                                              -0.011       3.752                          

 Data required time                                                  3.752                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.752                          
 Data arrival time                                                   4.007                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_d_d0[3]/opit_0/CLK
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_i_reg[3]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.893
  Launch Clock Delay      :  3.528
  Clock Pessimism Removal :  -0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.746       2.618         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.618 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.910       3.528         ntclkbufg_8      
 CLMS_70_77/CLK                                                            r       ov5640_ddr/cmos2_d_d0[3]/opit_0/CLK

 CLMS_70_77/Q0                     tco                   0.182       3.710 r       ov5640_ddr/cmos2_d_d0[3]/opit_0/Q
                                   net (fanout=2)        0.287       3.997         ov5640_ddr/cmos2_d_d0 [3]
 CLMA_70_84/M0                                                             r       ov5640_ddr/cmos2_8_16bit/pdata_i_reg[3]/opit_0_inv/D

 Data arrival time                                                   3.997         Logic Levels: 0  
                                                                                   Logic: 0.182ns(38.806%), Route: 0.287ns(61.194%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.916       2.944         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.944 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.949       3.893         ntclkbufg_8      
 CLMA_70_84/CLK                                                            r       ov5640_ddr/cmos2_8_16bit/pdata_i_reg[3]/opit_0_inv/CLK
 clock pessimism                                        -0.341       3.552                          
 clock uncertainty                                       0.200       3.752                          

 Hold time                                              -0.011       3.741                          

 Data required time                                                  3.741                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.741                          
 Data arrival time                                                   3.997                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_d_d0[3]/opit_0/CLK
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_out1[3]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.885
  Launch Clock Delay      :  3.528
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.746       2.618         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.618 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.910       3.528         ntclkbufg_8      
 CLMS_70_77/CLK                                                            r       ov5640_ddr/cmos2_d_d0[3]/opit_0/CLK

 CLMS_70_77/Q0                     tco                   0.182       3.710 r       ov5640_ddr/cmos2_d_d0[3]/opit_0/Q
                                   net (fanout=2)        0.287       3.997         ov5640_ddr/cmos2_d_d0 [3]
 CLMS_66_85/M2                                                             r       ov5640_ddr/cmos2_8_16bit/pdata_out1[3]/opit_0_inv/D

 Data arrival time                                                   3.997         Logic Levels: 0  
                                                                                   Logic: 0.182ns(38.806%), Route: 0.287ns(61.194%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.916       2.944         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.944 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.941       3.885         ntclkbufg_8      
 CLMS_66_85/CLK                                                            r       ov5640_ddr/cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CLK
 clock pessimism                                        -0.337       3.548                          
 clock uncertainty                                       0.200       3.748                          

 Hold time                                              -0.011       3.737                          

 Data required time                                                  3.737                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.737                          
 Data arrival time                                                   3.997                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_1/wr_fram_buf1/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[38]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.848
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     1.037       6.848         ntclkbufg_0      
 DRM_54_272/CLKB[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_1/wr_fram_buf1/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_54_272/QB0[2]                 tco                   1.780       8.628 f       ddr_hdmi/fram_buf_hdmi/wr_buf_1/wr_fram_buf1/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/QB0[2]
                                   net (fanout=2)        0.592       9.220         ddr_hdmi/fram_buf_hdmi/wr_buf_1/rd_wdata [38]
 CLMS_62_241/Y0                    td                    0.150       9.370 f       ddr_hdmi/fram_buf_hdmi/N76_17[38]/gateop/Z
                                   net (fanout=1)        0.301       9.671         ddr_hdmi/fram_buf_hdmi/_N16205
 CLMS_78_245/Y0                    td                    0.233       9.904 f       ddr_hdmi/fram_buf_hdmi/N76_18[38]/gateop/F
                                   net (fanout=1)        1.029      10.933         ddr_hdmi/fram_buf_hdmi/_N16333
 CLMA_150_276/Y1                   td                    0.212      11.145 f       ddr_hdmi/fram_buf_hdmi/N76_19[38]/gateop/F
                                   net (fanout=1)        0.971      12.116         ddr_hdmi/fram_buf_hdmi/_N16461
 CLMS_102_245/Y0                   td                    0.233      12.349 f       ddr_hdmi/fram_buf_hdmi/N76_20[38]/gateop/F
                                   net (fanout=2)        0.455      12.804         axi_wdata[38]    
 CLMS_94_233/C4                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[38]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  12.804         Logic Levels: 4  
                                                                                   Logic: 2.608ns(43.788%), Route: 3.348ns(56.212%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     0.895      16.387         ntclkbufg_0      
 CLMS_94_233/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[38]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Setup time                                             -0.078      16.278                          

 Data required time                                                 16.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.278                          
 Data arrival time                                                  12.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.474                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_1/wr_fram_buf1/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[63]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.497
  Launch Clock Delay      :  6.848
  Clock Pessimism Removal :  0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     1.037       6.848         ntclkbufg_0      
 DRM_142_316/CLKB[0]                                                       r       ddr_hdmi/fram_buf_hdmi/wr_buf_1/wr_fram_buf1/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_142_316/QB0[3]                tco                   1.780       8.628 f       ddr_hdmi/fram_buf_hdmi/wr_buf_1/wr_fram_buf1/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/QB0[3]
                                   net (fanout=2)        0.862       9.490         ddr_hdmi/fram_buf_hdmi/wr_buf_1/rd_wdata [63]
 CLMS_118_265/Y2                   td                    0.150       9.640 f       ddr_hdmi/fram_buf_hdmi/N76_17[63]/gateop_perm/Z
                                   net (fanout=1)        0.687      10.327         ddr_hdmi/fram_buf_hdmi/_N16230
 CLMA_98_224/Y0                    td                    0.233      10.560 f       ddr_hdmi/fram_buf_hdmi/N76_18[63]/gateop/F
                                   net (fanout=1)        1.005      11.565         ddr_hdmi/fram_buf_hdmi/_N16358
 CLMA_150_256/Y0                   td                    0.233      11.798 f       ddr_hdmi/fram_buf_hdmi/N76_19[63]/gateop/F
                                   net (fanout=1)        0.623      12.421         ddr_hdmi/fram_buf_hdmi/_N16486
 CLMS_118_265/Y1                   td                    0.212      12.633 f       ddr_hdmi/fram_buf_hdmi/N76_20[63]/gateop/F
                                   net (fanout=2)        0.255      12.888         axi_wdata[63]    
 CLMS_114_265/A4                                                           f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[63]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  12.888         Logic Levels: 4  
                                                                                   Logic: 2.608ns(43.179%), Route: 3.432ns(56.821%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     1.005      16.497         ntclkbufg_0      
 CLMS_114_265/CLK                                                          r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[63]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.332      16.829                          
 clock uncertainty                                      -0.350      16.479                          

 Setup time                                             -0.079      16.400                          

 Data required time                                                 16.400                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.400                          
 Data arrival time                                                  12.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.512                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_1/wr_fram_buf1/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[102]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.848
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     1.037       6.848         ntclkbufg_0      
 DRM_54_272/CLKB[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_1/wr_fram_buf1/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_54_272/QB0[2]                 tco                   1.780       8.628 f       ddr_hdmi/fram_buf_hdmi/wr_buf_1/wr_fram_buf1/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/QB0[2]
                                   net (fanout=2)        0.592       9.220         ddr_hdmi/fram_buf_hdmi/wr_buf_1/rd_wdata [38]
 CLMS_62_241/Y0                    td                    0.150       9.370 f       ddr_hdmi/fram_buf_hdmi/N76_17[38]/gateop/Z
                                   net (fanout=1)        0.301       9.671         ddr_hdmi/fram_buf_hdmi/_N16205
 CLMS_78_245/Y0                    td                    0.233       9.904 f       ddr_hdmi/fram_buf_hdmi/N76_18[38]/gateop/F
                                   net (fanout=1)        1.029      10.933         ddr_hdmi/fram_buf_hdmi/_N16333
 CLMA_150_276/Y1                   td                    0.212      11.145 f       ddr_hdmi/fram_buf_hdmi/N76_19[38]/gateop/F
                                   net (fanout=1)        0.971      12.116         ddr_hdmi/fram_buf_hdmi/_N16461
 CLMS_102_245/Y0                   td                    0.233      12.349 f       ddr_hdmi/fram_buf_hdmi/N76_20[38]/gateop/F
                                   net (fanout=2)        0.378      12.727         axi_wdata[38]    
 CLMS_94_233/B4                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[102]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  12.727         Logic Levels: 4  
                                                                                   Logic: 2.608ns(44.361%), Route: 3.271ns(55.639%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     0.895      16.387         ntclkbufg_0      
 CLMS_94_233/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[102]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Setup time                                             -0.079      16.277                          

 Data required time                                                 16.277                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.277                          
 Data arrival time                                                  12.727                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.550                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[12]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[12]/opit_0_inv_A2Q21/I01
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     0.895       6.387         ntclkbufg_0      
 CLMA_90_121/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[12]/opit_0_inv_A2Q21/CLK

 CLMA_90_121/Q0                    tco                   0.182       6.569 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[12]/opit_0_inv_A2Q21/Q0
                                   net (fanout=12)       0.065       6.634         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr [11]
 CLMA_90_121/A1                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[12]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   6.634         Logic Levels: 0  
                                                                                   Logic: 0.182ns(73.684%), Route: 0.065ns(26.316%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     0.925       6.736         ntclkbufg_0      
 CLMA_90_121/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[12]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.349       6.387                          
 clock uncertainty                                       0.200       6.587                          

 Hold time                                              -0.093       6.494                          

 Data required time                                                  6.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.494                          
 Data arrival time                                                   6.634                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.140                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[15]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[30]/opit_0_inv_L5Q_perm/L1
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     0.895       6.387         ntclkbufg_0      
 CLMS_38_165/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[15]/opit_0_inv/CLK

 CLMS_38_165/Q3                    tco                   0.182       6.569 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[15]/opit_0_inv/Q
                                   net (fanout=1)        0.195       6.764         u_DDR3_50H/dfi_address [30]
 CLMA_42_164/C1                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[30]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.764         Logic Levels: 0  
                                                                                   Logic: 0.182ns(48.276%), Route: 0.195ns(51.724%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     0.925       6.736         ntclkbufg_0      
 CLMA_42_164/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[30]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Hold time                                              -0.094       6.512                          

 Data required time                                                  6.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.512                          
 Data arrival time                                                   6.764                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[3]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.779
  Launch Clock Delay      :  6.429
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     0.937       6.429         ntclkbufg_0      
 CLMA_42_80/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_80/Q1                     tco                   0.184       6.613 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.191       6.804         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt [2]
 CLMA_42_80/C0                                                             r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.804         Logic Levels: 0  
                                                                                   Logic: 0.184ns(49.067%), Route: 0.191ns(50.933%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     0.968       6.779         ntclkbufg_0      
 CLMA_42_80/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.349       6.430                          
 clock uncertainty                                       0.200       6.630                          

 Hold time                                              -0.078       6.552                          

 Data required time                                                  6.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.552                          
 Data arrival time                                                   6.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_ddr/ms72xx_ctl/ms7200_ctl/addr[9]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N24             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.089         ntclkbufg_2      
 CLMA_230_61/CLK                                                           r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_61/Q1                    tco                   0.223       3.312 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.377       3.689         hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMS_226_69/Y1                    td                    0.359       4.048 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N63_4/gateop_perm/Z
                                   net (fanout=1)        0.267       4.315         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N61156
 CLMA_230_61/Y2                    td                    0.264       4.579 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2031_4/gateop_perm/Z
                                   net (fanout=7)        0.287       4.866         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N61165
 CLMA_242_60/Y2                    td                    0.150       5.016 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=17)       0.383       5.399         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N261
 CLMA_230_56/Y1                    td                    0.224       5.623 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.253       5.876         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_226_57/Y0                    td                    0.150       6.026 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=8)        0.380       6.406         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1955
 CLMA_242_48/CECO                  td                    0.132       6.538 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/data_in[0]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       6.538         ntR1671          
 CLMA_242_52/CECO                  td                    0.132       6.670 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/addr[12]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       6.670         ntR1670          
 CLMA_242_56/CECI                                                          f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/addr[9]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.670         Logic Levels: 7  
                                                                                   Logic: 1.634ns(45.630%), Route: 1.947ns(54.370%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N24             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     101.987 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895     102.882         ntclkbufg_2      
 CLMA_242_56/CLK                                                           r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/addr[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.576     102.344                          

 Data required time                                                102.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.344                          
 Data arrival time                                                   6.670                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.674                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_ddr/ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N24             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.089         ntclkbufg_2      
 CLMA_230_61/CLK                                                           r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_61/Q1                    tco                   0.223       3.312 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.377       3.689         hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMS_226_69/Y1                    td                    0.359       4.048 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N63_4/gateop_perm/Z
                                   net (fanout=1)        0.267       4.315         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N61156
 CLMA_230_61/Y2                    td                    0.264       4.579 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2031_4/gateop_perm/Z
                                   net (fanout=7)        0.287       4.866         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N61165
 CLMA_242_60/Y2                    td                    0.150       5.016 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=17)       0.383       5.399         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N261
 CLMA_230_56/Y1                    td                    0.224       5.623 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.169       5.792         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_226_56/Y1                    td                    0.151       5.943 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.358       6.301         hdmi_ddr/ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_226_48/Y2                    td                    0.150       6.451 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.248       6.699         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N8
 CLMS_222_49/CE                                                            f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   6.699         Logic Levels: 6  
                                                                                   Logic: 1.521ns(42.133%), Route: 2.089ns(57.867%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N24             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     101.987 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895     102.882         ntclkbufg_2      
 CLMS_222_49/CLK                                                           r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.476     102.444                          

 Data required time                                                102.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.444                          
 Data arrival time                                                   6.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.745                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_ddr/ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N24             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.089         ntclkbufg_2      
 CLMA_230_61/CLK                                                           r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_61/Q1                    tco                   0.223       3.312 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.377       3.689         hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMS_226_69/Y1                    td                    0.359       4.048 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N63_4/gateop_perm/Z
                                   net (fanout=1)        0.267       4.315         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N61156
 CLMA_230_61/Y2                    td                    0.264       4.579 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2031_4/gateop_perm/Z
                                   net (fanout=7)        0.287       4.866         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N61165
 CLMA_242_60/Y2                    td                    0.150       5.016 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=17)       0.383       5.399         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N261
 CLMA_230_56/Y1                    td                    0.224       5.623 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.169       5.792         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_226_56/Y1                    td                    0.151       5.943 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.358       6.301         hdmi_ddr/ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_226_48/Y2                    td                    0.150       6.451 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.248       6.699         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N8
 CLMS_222_49/CE                                                            f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   6.699         Logic Levels: 6  
                                                                                   Logic: 1.521ns(42.133%), Route: 2.089ns(57.867%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N24             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     101.987 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895     102.882         ntclkbufg_2      
 CLMS_222_49/CLK                                                           r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.476     102.444                          

 Data required time                                                102.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.444                          
 Data arrival time                                                   6.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.745                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK
Endpoint    : hdmi_ddr/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[6]
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N24             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895       2.882         ntclkbufg_2      
 CLMA_230_113/CLK                                                          r       hdmi_ddr/ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK

 CLMA_230_113/Q1                   tco                   0.184       3.066 r       hdmi_ddr/ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/Q
                                   net (fanout=3)        0.197       3.263         hdmi_ddr/ms72xx_ctl/ms7210_ctl/cmd_index [1]
 DRM_234_108/ADB0[6]                                                       r       hdmi_ddr/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[6]

 Data arrival time                                                   3.263         Logic Levels: 0  
                                                                                   Logic: 0.184ns(48.294%), Route: 0.197ns(51.706%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N24             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.089         ntclkbufg_2      
 DRM_234_108/CLKB[0]                                                       r       hdmi_ddr/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKB
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.107       3.008                          

 Data required time                                                  3.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.008                          
 Data arrival time                                                   3.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/ms7200_ctl/cmd_index[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADA0[5]
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N24             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895       2.882         ntclkbufg_2      
 CLMS_242_53/CLK                                                           r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/cmd_index[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_242_53/Q0                    tco                   0.182       3.064 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/cmd_index[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.223       3.287         hdmi_ddr/ms72xx_ctl/ms7200_ctl/cmd_index [0]
 DRM_234_44/ADA0[5]                                                        r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADA0[5]

 Data arrival time                                                   3.287         Logic Levels: 0  
                                                                                   Logic: 0.182ns(44.938%), Route: 0.223ns(55.062%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N24             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.089         ntclkbufg_2      
 DRM_234_44/CLKA[0]                                                        r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.127       3.028                          

 Data required time                                                  3.028                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.028                          
 Data arrival time                                                   3.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/iic_dri_tx/trans_byte_max[2]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_ddr/ms72xx_ctl/iic_dri_tx/trans_byte_max[2]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N24             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895       2.882         ntclkbufg_2      
 CLMA_242_96/CLK                                                           r       hdmi_ddr/ms72xx_ctl/iic_dri_tx/trans_byte_max[2]/opit_0_L5Q_perm/CLK

 CLMA_242_96/Q3                    tco                   0.178       3.060 f       hdmi_ddr/ms72xx_ctl/iic_dri_tx/trans_byte_max[2]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059       3.119         hdmi_ddr/ms72xx_ctl/iic_dri_tx/trans_byte_max [2]
 CLMA_242_96/D4                                                            f       hdmi_ddr/ms72xx_ctl/iic_dri_tx/trans_byte_max[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.119         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N24             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.089         ntclkbufg_2      
 CLMA_242_96/CLK                                                           r       hdmi_ddr/ms72xx_ctl/iic_dri_tx/trans_byte_max[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.207       2.882                          
 clock uncertainty                                       0.000       2.882                          

 Hold time                                              -0.028       2.854                          

 Data required time                                                  2.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.854                          
 Data arrival time                                                   3.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N24             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_9      
 CLMA_158_16/CLK                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_158_16/Q1                    tco                   0.223       3.322 f       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.168       3.490         ov5640_ddr/coms1_reg_config/clock_20k_cnt [2]
 CLMA_154_17/Y1                    td                    0.360       3.850 f       ov5640_ddr/coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.167       4.017         ov5640_ddr/coms1_reg_config/_N1890
 CLMA_154_21/Y0                    td                    0.264       4.281 f       ov5640_ddr/coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.258       4.539         ov5640_ddr/coms1_reg_config/N8
                                   td                    0.365       4.904 f       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.904         ov5640_ddr/coms1_reg_config/_N6945
 CLMA_158_16/COUT                  td                    0.044       4.948 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.948         ov5640_ddr/coms1_reg_config/_N6947
                                   td                    0.044       4.992 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.992         ov5640_ddr/coms1_reg_config/_N6949
 CLMA_158_20/COUT                  td                    0.044       5.036 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.036         ov5640_ddr/coms1_reg_config/_N6951
 CLMA_158_24/CIN                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.036         Logic Levels: 4  
                                                                                   Logic: 1.344ns(69.386%), Route: 0.593ns(30.614%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N24             
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      41.997 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.892         ntclkbufg_9      
 CLMA_158_24/CLK                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.084                          
 clock uncertainty                                      -0.150      42.934                          

 Setup time                                             -0.132      42.802                          

 Data required time                                                 42.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.802                          
 Data arrival time                                                   5.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.766                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : ov5640_ddr/coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N24             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_9      
 CLMA_158_16/CLK                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_158_16/Q1                    tco                   0.223       3.322 f       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.168       3.490         ov5640_ddr/coms1_reg_config/clock_20k_cnt [2]
 CLMA_154_17/Y1                    td                    0.360       3.850 f       ov5640_ddr/coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.167       4.017         ov5640_ddr/coms1_reg_config/_N1890
 CLMA_154_21/Y0                    td                    0.264       4.281 f       ov5640_ddr/coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.258       4.539         ov5640_ddr/coms1_reg_config/N8
                                   td                    0.365       4.904 f       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.904         ov5640_ddr/coms1_reg_config/_N6945
 CLMA_158_16/COUT                  td                    0.044       4.948 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.948         ov5640_ddr/coms1_reg_config/_N6947
                                   td                    0.044       4.992 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.992         ov5640_ddr/coms1_reg_config/_N6949
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   4.992         Logic Levels: 3  
                                                                                   Logic: 1.300ns(68.674%), Route: 0.593ns(31.326%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N24             
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      41.997 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.892         ntclkbufg_9      
 CLMA_158_20/CLK                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.084                          
 clock uncertainty                                      -0.150      42.934                          

 Setup time                                             -0.128      42.806                          

 Data required time                                                 42.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.806                          
 Data arrival time                                                   4.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.814                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N24             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_9      
 CLMA_158_16/CLK                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_158_16/Q1                    tco                   0.223       3.322 f       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.168       3.490         ov5640_ddr/coms1_reg_config/clock_20k_cnt [2]
 CLMA_154_17/Y1                    td                    0.360       3.850 f       ov5640_ddr/coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.167       4.017         ov5640_ddr/coms1_reg_config/_N1890
 CLMA_154_21/Y0                    td                    0.264       4.281 f       ov5640_ddr/coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.258       4.539         ov5640_ddr/coms1_reg_config/N8
                                   td                    0.365       4.904 f       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.904         ov5640_ddr/coms1_reg_config/_N6945
 CLMA_158_16/COUT                  td                    0.044       4.948 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.948         ov5640_ddr/coms1_reg_config/_N6947
 CLMA_158_20/CIN                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   4.948         Logic Levels: 3  
                                                                                   Logic: 1.256ns(67.929%), Route: 0.593ns(32.071%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N24             
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      41.997 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.892         ntclkbufg_9      
 CLMA_158_20/CLK                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.084                          
 clock uncertainty                                      -0.150      42.934                          

 Setup time                                             -0.132      42.802                          

 Data required time                                                 42.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.802                          
 Data arrival time                                                   4.948                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.854                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N24             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       1.997 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_9      
 CLMA_158_16/CLK                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_158_16/Q0                    tco                   0.182       3.074 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.060       3.134         ov5640_ddr/coms1_reg_config/clock_20k_cnt [1]
 CLMA_158_16/A1                                                            r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.134         Logic Levels: 0  
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N24             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_9      
 CLMA_158_16/CLK                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.093       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.799                          
 Data arrival time                                                   3.134                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N24             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       1.997 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_9      
 CLMA_158_20/CLK                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_158_20/Q0                    tco                   0.182       3.074 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.060       3.134         ov5640_ddr/coms1_reg_config/clock_20k_cnt [5]
 CLMA_158_20/A1                                                            r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.134         Logic Levels: 0  
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N24             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_9      
 CLMA_158_20/CLK                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.093       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.799                          
 Data arrival time                                                   3.134                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N24             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       1.997 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_9      
 CLMA_158_24/CLK                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMA_158_24/Q0                    tco                   0.182       3.074 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.060       3.134         ov5640_ddr/coms1_reg_config/clock_20k_cnt [9]
 CLMA_158_24/A1                                                            r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.134         Logic Levels: 0  
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N24             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_9      
 CLMA_158_24/CLK                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.093       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.799                          
 Data arrival time                                                   3.134                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/mac_test0/mac_top0/icmp0/icmp_rx_cnt[14]/opit_0_inv_A2Q21/CLK
Endpoint    : video_ethernet/mac_test0/mac_top0/icmp0/reply_checksum_tmp[31]/opit_0_inv_L5Q_perm/L4
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.868
  Launch Clock Delay      :  3.278
  Clock Pessimism Removal :  0.391

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       2.826 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N25             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.353 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     0.925       3.278         video_ethernet/gmii_rx_clk
 CLMS_246_149/CLK                                                          r       video_ethernet/mac_test0/mac_top0/icmp0/icmp_rx_cnt[14]/opit_0_inv_A2Q21/CLK

 CLMS_246_149/Q0                   tco                   0.223       3.501 r       video_ethernet/mac_test0/mac_top0/icmp0/icmp_rx_cnt[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=8)        0.076       3.577         video_ethernet/mac_test0/mac_top0/icmp0/icmp_rx_cnt [13]
 CLMS_246_149/Y3                   td                    0.360       3.937 f       video_ethernet/mac_test0/mac_top0/icmp0/N500_9/gateop_perm/Z
                                   net (fanout=1)        0.253       4.190         video_ethernet/mac_test0/mac_top0/icmp0/_N69933
 CLMA_242_144/Y2                   td                    0.227       4.417 f       video_ethernet/mac_test0/mac_top0/icmp0/N500_13/gateop_perm/Z
                                   net (fanout=3)        0.254       4.671         video_ethernet/mac_test0/mac_top0/icmp0/_N61405
 CLMA_242_148/Y0                   td                    0.150       4.821 f       video_ethernet/mac_test0/mac_top0/icmp0/state_fsm[10:0]_107/gateop_perm/Z
                                   net (fanout=15)       0.333       5.154         video_ethernet/mac_test0/mac_top0/icmp0/_N61553
 CLMA_222_144/Y1                   td                    0.224       5.378 f       video_ethernet/mac_test0/mac_top0/icmp0/N719_42/gateop/F
                                   net (fanout=32)       0.278       5.656         video_ethernet/mac_test0/mac_top0/icmp0/_N14512
                                   td                    0.368       6.024 f       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_17/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.024         video_ethernet/mac_test0/mac_top0/icmp0/_N7204
 CLMS_214_145/COUT                 td                    0.044       6.068 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.068         video_ethernet/mac_test0/mac_top0/icmp0/_N7206
                                   td                    0.044       6.112 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_21/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.112         video_ethernet/mac_test0/mac_top0/icmp0/_N7208
 CLMS_214_149/COUT                 td                    0.044       6.156 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.156         video_ethernet/mac_test0/mac_top0/icmp0/_N7210
                                   td                    0.044       6.200 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_25/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.200         video_ethernet/mac_test0/mac_top0/icmp0/_N7212
 CLMS_214_153/COUT                 td                    0.044       6.244 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.244         video_ethernet/mac_test0/mac_top0/icmp0/_N7214
                                   td                    0.044       6.288 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_29/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.288         video_ethernet/mac_test0/mac_top0/icmp0/_N7216
 CLMS_214_157/Y3                   td                    0.365       6.653 f       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_31/gateop_A2/Y1
                                   net (fanout=1)        0.469       7.122         video_ethernet/mac_test0/mac_top0/icmp0/_N65715_2
 CLMS_222_145/C4                                                           f       video_ethernet/mac_test0/mac_top0/icmp0/reply_checksum_tmp[31]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.122         Logic Levels: 8  
                                                                                   Logic: 2.181ns(56.738%), Route: 1.663ns(43.262%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       8.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.452      10.509 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.509         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038      10.547 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.085         _N25             
 PLL_158_303/CLK_OUT0              td                   -2.027       9.058 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       9.973         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       9.973 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     0.895      10.868         video_ethernet/gmii_rx_clk
 CLMS_222_145/CLK                                                          r       video_ethernet/mac_test0/mac_top0/icmp0/reply_checksum_tmp[31]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.391      11.259                          
 clock uncertainty                                      -0.150      11.109                          

 Setup time                                             -0.078      11.031                          

 Data required time                                                 11.031                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.031                          
 Data arrival time                                                   7.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.909                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/mac_test0/mac_top0/icmp0/icmp_rx_cnt[14]/opit_0_inv_A2Q21/CLK
Endpoint    : video_ethernet/mac_test0/mac_top0/icmp0/reply_checksum_tmp[29]/opit_0_inv_L5Q_perm/L4
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.868
  Launch Clock Delay      :  3.278
  Clock Pessimism Removal :  0.391

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       2.826 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N25             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.353 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     0.925       3.278         video_ethernet/gmii_rx_clk
 CLMS_246_149/CLK                                                          r       video_ethernet/mac_test0/mac_top0/icmp0/icmp_rx_cnt[14]/opit_0_inv_A2Q21/CLK

 CLMS_246_149/Q0                   tco                   0.223       3.501 r       video_ethernet/mac_test0/mac_top0/icmp0/icmp_rx_cnt[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=8)        0.076       3.577         video_ethernet/mac_test0/mac_top0/icmp0/icmp_rx_cnt [13]
 CLMS_246_149/Y3                   td                    0.360       3.937 f       video_ethernet/mac_test0/mac_top0/icmp0/N500_9/gateop_perm/Z
                                   net (fanout=1)        0.253       4.190         video_ethernet/mac_test0/mac_top0/icmp0/_N69933
 CLMA_242_144/Y2                   td                    0.227       4.417 f       video_ethernet/mac_test0/mac_top0/icmp0/N500_13/gateop_perm/Z
                                   net (fanout=3)        0.254       4.671         video_ethernet/mac_test0/mac_top0/icmp0/_N61405
 CLMA_242_148/Y0                   td                    0.150       4.821 f       video_ethernet/mac_test0/mac_top0/icmp0/state_fsm[10:0]_107/gateop_perm/Z
                                   net (fanout=15)       0.333       5.154         video_ethernet/mac_test0/mac_top0/icmp0/_N61553
 CLMA_222_144/Y1                   td                    0.224       5.378 f       video_ethernet/mac_test0/mac_top0/icmp0/N719_42/gateop/F
                                   net (fanout=32)       0.278       5.656         video_ethernet/mac_test0/mac_top0/icmp0/_N14512
                                   td                    0.368       6.024 f       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_17/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.024         video_ethernet/mac_test0/mac_top0/icmp0/_N7204
 CLMS_214_145/COUT                 td                    0.044       6.068 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.068         video_ethernet/mac_test0/mac_top0/icmp0/_N7206
                                   td                    0.044       6.112 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_21/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.112         video_ethernet/mac_test0/mac_top0/icmp0/_N7208
 CLMS_214_149/COUT                 td                    0.044       6.156 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.156         video_ethernet/mac_test0/mac_top0/icmp0/_N7210
                                   td                    0.044       6.200 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_25/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.200         video_ethernet/mac_test0/mac_top0/icmp0/_N7212
 CLMS_214_153/COUT                 td                    0.044       6.244 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.244         video_ethernet/mac_test0/mac_top0/icmp0/_N7214
 CLMS_214_157/Y1                   td                    0.383       6.627 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_29/gateop_A2/Y1
                                   net (fanout=1)        0.355       6.982         video_ethernet/mac_test0/mac_top0/icmp0/_N65731_2
 CLMS_218_145/A4                                                           r       video_ethernet/mac_test0/mac_top0/icmp0/reply_checksum_tmp[29]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.982         Logic Levels: 8  
                                                                                   Logic: 2.155ns(58.180%), Route: 1.549ns(41.820%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       8.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.452      10.509 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.509         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038      10.547 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.085         _N25             
 PLL_158_303/CLK_OUT0              td                   -2.027       9.058 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       9.973         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       9.973 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     0.895      10.868         video_ethernet/gmii_rx_clk
 CLMS_218_145/CLK                                                          r       video_ethernet/mac_test0/mac_top0/icmp0/reply_checksum_tmp[29]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.391      11.259                          
 clock uncertainty                                      -0.150      11.109                          

 Setup time                                             -0.093      11.016                          

 Data required time                                                 11.016                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.016                          
 Data arrival time                                                   6.982                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.034                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/mac_test0/mac_top0/icmp0/icmp_rx_cnt[14]/opit_0_inv_A2Q21/CLK
Endpoint    : video_ethernet/mac_test0/mac_top0/icmp0/reply_checksum_tmp[27]/opit_0_inv_L5Q_perm/L4
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.868
  Launch Clock Delay      :  3.278
  Clock Pessimism Removal :  0.391

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       2.826 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N25             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.353 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     0.925       3.278         video_ethernet/gmii_rx_clk
 CLMS_246_149/CLK                                                          r       video_ethernet/mac_test0/mac_top0/icmp0/icmp_rx_cnt[14]/opit_0_inv_A2Q21/CLK

 CLMS_246_149/Q0                   tco                   0.223       3.501 r       video_ethernet/mac_test0/mac_top0/icmp0/icmp_rx_cnt[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=8)        0.076       3.577         video_ethernet/mac_test0/mac_top0/icmp0/icmp_rx_cnt [13]
 CLMS_246_149/Y3                   td                    0.360       3.937 f       video_ethernet/mac_test0/mac_top0/icmp0/N500_9/gateop_perm/Z
                                   net (fanout=1)        0.253       4.190         video_ethernet/mac_test0/mac_top0/icmp0/_N69933
 CLMA_242_144/Y2                   td                    0.227       4.417 f       video_ethernet/mac_test0/mac_top0/icmp0/N500_13/gateop_perm/Z
                                   net (fanout=3)        0.254       4.671         video_ethernet/mac_test0/mac_top0/icmp0/_N61405
 CLMA_242_148/Y0                   td                    0.150       4.821 f       video_ethernet/mac_test0/mac_top0/icmp0/state_fsm[10:0]_107/gateop_perm/Z
                                   net (fanout=15)       0.333       5.154         video_ethernet/mac_test0/mac_top0/icmp0/_N61553
 CLMA_222_144/Y1                   td                    0.224       5.378 f       video_ethernet/mac_test0/mac_top0/icmp0/N719_42/gateop/F
                                   net (fanout=32)       0.278       5.656         video_ethernet/mac_test0/mac_top0/icmp0/_N14512
                                   td                    0.368       6.024 f       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_17/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.024         video_ethernet/mac_test0/mac_top0/icmp0/_N7204
 CLMS_214_145/COUT                 td                    0.044       6.068 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.068         video_ethernet/mac_test0/mac_top0/icmp0/_N7206
                                   td                    0.044       6.112 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_21/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.112         video_ethernet/mac_test0/mac_top0/icmp0/_N7208
 CLMS_214_149/COUT                 td                    0.044       6.156 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.156         video_ethernet/mac_test0/mac_top0/icmp0/_N7210
                                   td                    0.044       6.200 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_25/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.200         video_ethernet/mac_test0/mac_top0/icmp0/_N7212
 CLMS_214_153/Y3                   td                    0.387       6.587 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_27/gateop_A2/Y1
                                   net (fanout=1)        0.325       6.912         video_ethernet/mac_test0/mac_top0/icmp0/_N65661_2
 CLMS_218_145/D4                                                           r       video_ethernet/mac_test0/mac_top0/icmp0/reply_checksum_tmp[27]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.912         Logic Levels: 7  
                                                                                   Logic: 2.115ns(58.200%), Route: 1.519ns(41.800%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       8.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.452      10.509 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.509         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038      10.547 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.085         _N25             
 PLL_158_303/CLK_OUT0              td                   -2.027       9.058 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       9.973         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       9.973 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     0.895      10.868         video_ethernet/gmii_rx_clk
 CLMS_218_145/CLK                                                          r       video_ethernet/mac_test0/mac_top0/icmp0/reply_checksum_tmp[27]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.391      11.259                          
 clock uncertainty                                      -0.150      11.109                          

 Setup time                                             -0.092      11.017                          

 Data required time                                                 11.017                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.017                          
 Data arrival time                                                   6.912                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.105                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/mac_test0/mac_top0/icmp0/ram_write_addr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : video_ethernet/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram/iGopDrm/ADDRA[3]
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.278
  Launch Clock Delay      :  2.868
  Clock Pessimism Removal :  -0.391

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.452       2.509 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.509         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       2.547 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       3.085         _N25             
 PLL_158_303/CLK_OUT0              td                   -2.027       1.058 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       1.973         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       1.973 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     0.895       2.868         video_ethernet/gmii_rx_clk
 CLMA_242_116/CLK                                                          r       video_ethernet/mac_test0/mac_top0/icmp0/ram_write_addr[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_242_116/Q3                   tco                   0.182       3.050 r       video_ethernet/mac_test0/mac_top0/icmp0/ram_write_addr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.159       3.209         video_ethernet/mac_test0/mac_top0/icmp0/ram_write_addr [0]
 DRM_234_108/ADA1[3]                                                       r       video_ethernet/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram/iGopDrm/ADDRA[3]

 Data arrival time                                                   3.209         Logic Levels: 0  
                                                                                   Logic: 0.182ns(53.372%), Route: 0.159ns(46.628%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       2.826 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N25             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.353 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     0.925       3.278         video_ethernet/gmii_rx_clk
 DRM_234_108/CLKA[1]                                                       r       video_ethernet/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram/iGopDrm/CLKA
 clock pessimism                                        -0.391       2.887                          
 clock uncertainty                                       0.000       2.887                          

 Hold time                                               0.144       3.031                          

 Data required time                                                  3.031                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.031                          
 Data arrival time                                                   3.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.178                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crc_result_d0[19]/opit_0_inv/CLK
Endpoint    : video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crc[19]/opit_0_inv/D
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.278
  Launch Clock Delay      :  2.868
  Clock Pessimism Removal :  -0.395

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.452       2.509 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.509         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       2.547 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       3.085         _N25             
 PLL_158_303/CLK_OUT0              td                   -2.027       1.058 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       1.973         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       1.973 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     0.895       2.868         video_ethernet/gmii_rx_clk
 CLMA_194_200/CLK                                                          r       video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crc_result_d0[19]/opit_0_inv/CLK

 CLMA_194_200/Q2                   tco                   0.180       3.048 f       video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crc_result_d0[19]/opit_0_inv/Q
                                   net (fanout=1)        0.058       3.106         video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crc_result_d0 [19]
 CLMA_194_201/CD                                                           f       video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crc[19]/opit_0_inv/D

 Data arrival time                                                   3.106         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       2.826 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N25             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.353 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     0.925       3.278         video_ethernet/gmii_rx_clk
 CLMA_194_201/CLK                                                          r       video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crc[19]/opit_0_inv/CLK
 clock pessimism                                        -0.395       2.883                          
 clock uncertainty                                       0.000       2.883                          

 Hold time                                               0.040       2.923                          

 Data required time                                                  2.923                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.923                          
 Data arrival time                                                   3.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.183                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/mac_test0/mac_top0/icmp0/reply_check_out[2]/opit_0_inv_A2Q21/CLK
Endpoint    : video_ethernet/mac_test0/mac_top0/icmp0/reply_checkout_buf[1]/opit_0_inv/D
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.278
  Launch Clock Delay      :  2.868
  Clock Pessimism Removal :  -0.395

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.452       2.509 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.509         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       2.547 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       3.085         _N25             
 PLL_158_303/CLK_OUT0              td                   -2.027       1.058 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       1.973         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       1.973 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     0.895       2.868         video_ethernet/gmii_rx_clk
 CLMA_218_128/CLK                                                          r       video_ethernet/mac_test0/mac_top0/icmp0/reply_check_out[2]/opit_0_inv_A2Q21/CLK

 CLMA_218_128/Q2                   tco                   0.180       3.048 f       video_ethernet/mac_test0/mac_top0/icmp0/reply_check_out[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.059       3.107         video_ethernet/mac_test0/mac_top0/icmp0/reply_check_out [1]
 CLMS_218_129/CD                                                           f       video_ethernet/mac_test0/mac_top0/icmp0/reply_checkout_buf[1]/opit_0_inv/D

 Data arrival time                                                   3.107         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       2.826 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N25             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.353 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     0.925       3.278         video_ethernet/gmii_rx_clk
 CLMS_218_129/CLK                                                          r       video_ethernet/mac_test0/mac_top0/icmp0/reply_checkout_buf[1]/opit_0_inv/CLK
 clock pessimism                                        -0.395       2.883                          
 clock uncertainty                                       0.000       2.883                          

 Hold time                                               0.040       2.923                          

 Data required time                                                  2.923                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.923                          
 Data arrival time                                                   3.107                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.184                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/de_out/opit_0/CLK
Endpoint    : video_ethernet/mac_test0/cmos_href_d0/opit_0_inv/D
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.230  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.868
  Launch Clock Delay      :  3.098
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       135.000     135.000 r                        
 P20                                                     0.000     135.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     135.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     135.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     135.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     135.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478     136.471         _N24             
 PLL_158_55/CLK_OUT3               td                    0.088     136.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614     137.173         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000     137.173 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      0.925     138.098         ntclkbufg_1      
 CLMA_214_184/CLK                                                          r       ddr_hdmi/de_out/opit_0/CLK

 CLMA_214_184/Q0                   tco                   0.221     138.319 f       ddr_hdmi/de_out/opit_0/Q
                                   net (fanout=3)        1.146     139.465         nt_de_out        
 CLMS_214_185/M0                                                           f       video_ethernet/mac_test0/cmos_href_d0/opit_0_inv/D

 Data arrival time                                                 139.465         Logic Levels: 0  
                                                                                   Logic: 0.221ns(16.167%), Route: 1.146ns(83.833%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       136.000     136.000 r                        
 F14                                                     0.000     136.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057     136.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.452     138.509 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000     138.509         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038     138.547 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538     139.085         _N25             
 PLL_158_303/CLK_OUT0              td                   -2.027     137.058 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915     137.973         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000     137.973 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     0.895     138.868         video_ethernet/gmii_rx_clk
 CLMS_214_185/CLK                                                          r       video_ethernet/mac_test0/cmos_href_d0/opit_0_inv/CLK
 clock pessimism                                         0.000     138.868                          
 clock uncertainty                                      -0.150     138.718                          

 Setup time                                             -0.068     138.650                          

 Data required time                                                138.650                          
----------------------------------------------------------------------------------------------------
 Data required time                                                138.650                          
 Data arrival time                                                 139.465                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.815                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.232  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.978
  Launch Clock Delay      :  3.210
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       135.000     135.000 r                        
 P20                                                     0.000     135.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     135.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     135.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     135.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     135.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478     136.471         _N24             
 PLL_158_55/CLK_OUT3               td                    0.088     136.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614     137.173         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000     137.173 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.037     138.210         ntclkbufg_1      
 CLMA_246_256/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q/CLK

 CLMA_246_256/Q1                   tco                   0.223     138.433 f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q/Q
                                   net (fanout=1)        1.068     139.501         video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/wptr [5]
 CLMA_250_256/M0                                                           f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                 139.501         Logic Levels: 0  
                                                                                   Logic: 0.223ns(17.273%), Route: 1.068ns(82.727%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       136.000     136.000 r                        
 F14                                                     0.000     136.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057     136.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.452     138.509 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000     138.509         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038     138.547 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538     139.085         _N25             
 PLL_158_303/CLK_OUT0              td                   -2.027     137.058 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915     137.973         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000     137.973 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.005     138.978         video_ethernet/gmii_rx_clk
 CLMA_250_256/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.000     138.978                          
 clock uncertainty                                      -0.150     138.828                          

 Setup time                                             -0.068     138.760                          

 Data required time                                                138.760                          
----------------------------------------------------------------------------------------------------
 Data required time                                                138.760                          
 Data arrival time                                                 139.501                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.741                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.120  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.978
  Launch Clock Delay      :  3.098
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       135.000     135.000 r                        
 P20                                                     0.000     135.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     135.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     135.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     135.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     135.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478     136.471         _N24             
 PLL_158_55/CLK_OUT3               td                    0.088     136.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614     137.173         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000     137.173 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      0.925     138.098         ntclkbufg_1      
 CLMA_254_248/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK

 CLMA_254_248/Q0                   tco                   0.221     138.319 f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.153     139.472         video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/wptr [0]
 CLMA_254_252/M0                                                           f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D

 Data arrival time                                                 139.472         Logic Levels: 0  
                                                                                   Logic: 0.221ns(16.084%), Route: 1.153ns(83.916%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       136.000     136.000 r                        
 F14                                                     0.000     136.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057     136.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.452     138.509 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000     138.509         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038     138.547 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538     139.085         _N25             
 PLL_158_303/CLK_OUT0              td                   -2.027     137.058 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915     137.973         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000     137.973 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.005     138.978         video_ethernet/gmii_rx_clk
 CLMA_254_252/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                         0.000     138.978                          
 clock uncertainty                                      -0.150     138.828                          

 Setup time                                             -0.068     138.760                          

 Data required time                                                138.760                          
----------------------------------------------------------------------------------------------------
 Data required time                                                138.760                          
 Data arrival time                                                 139.472                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.712                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.389  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.390
  Launch Clock Delay      :  3.001
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N24             
 PLL_158_55/CLK_OUT3               td                    0.083       1.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       1.996         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       1.996 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.005       3.001         ntclkbufg_1      
 CLMS_254_265/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK

 CLMS_254_265/Q0                   tco                   0.182       3.183 r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.612       3.795         video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/wptr [2]
 CLMS_254_261/M3                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D

 Data arrival time                                                   3.795         Logic Levels: 0  
                                                                                   Logic: 0.182ns(22.922%), Route: 0.612ns(77.078%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       2.826 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N25             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.353 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.037       3.390         video_ethernet/gmii_rx_clk
 CLMS_254_261/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                         0.000       3.390                          
 clock uncertainty                                       0.150       3.540                          

 Hold time                                              -0.011       3.529                          

 Data required time                                                  3.529                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.529                          
 Data arrival time                                                   3.795                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.499  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.390
  Launch Clock Delay      :  2.891
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N24             
 PLL_158_55/CLK_OUT3               td                    0.083       1.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       1.996         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       1.996 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      0.895       2.891         ntclkbufg_1      
 CLMA_254_248/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK

 CLMA_254_248/Q3                   tco                   0.182       3.073 r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.825       3.898         video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/wptr [9]
 CLMS_254_257/AD                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                   3.898         Logic Levels: 0  
                                                                                   Logic: 0.182ns(18.073%), Route: 0.825ns(81.927%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       2.826 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N25             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.353 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.037       3.390         video_ethernet/gmii_rx_clk
 CLMS_254_257/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.000       3.390                          
 clock uncertainty                                       0.150       3.540                          

 Hold time                                               0.034       3.574                          

 Data required time                                                  3.574                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.574                          
 Data arrival time                                                   3.898                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.324                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.389  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.390
  Launch Clock Delay      :  3.001
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N24             
 PLL_158_55/CLK_OUT3               td                    0.083       1.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       1.996         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       1.996 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.005       3.001         ntclkbufg_1      
 CLMA_254_264/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMA_254_264/Q3                   tco                   0.182       3.183 r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.700       3.883         video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMS_254_261/M1                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                   3.883         Logic Levels: 0  
                                                                                   Logic: 0.182ns(20.635%), Route: 0.700ns(79.365%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       2.826 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N25             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.353 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.037       3.390         video_ethernet/gmii_rx_clk
 CLMS_254_261/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000       3.390                          
 clock uncertainty                                       0.150       3.540                          

 Hold time                                              -0.011       3.529                          

 Data required time                                                  3.529                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.529                          
 Data arrival time                                                   3.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.354                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_4/y_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data[13]/opit_0/CE
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N23             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925       3.700         ntclkbufg_5      
 CLMS_114_77/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/y_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_114_77/Q3                    tco                   0.220       3.920 f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/y_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.355       4.275         ddr_hdmi/fram_buf_hdmi/wr_buf_4/y_cnt [0]
 CLMS_114_73/Y1                    td                    0.224       4.499 f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_en/opit_0_L5Q_perm/Z
                                   net (fanout=32)       1.600       6.099         ddr_hdmi/fram_buf_hdmi/wr_buf_4/N13
 CLMA_174_148/CE                                                           f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data[13]/opit_0/CE

 Data arrival time                                                   6.099         Logic Levels: 1  
                                                                                   Logic: 0.444ns(18.508%), Route: 1.955ns(81.492%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N23             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.895      27.229         ntclkbufg_5      
 CLMA_174_148/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data[13]/opit_0/CLK
 clock pessimism                                         0.241      27.470                          
 clock uncertainty                                      -0.050      27.420                          

 Setup time                                             -0.476      26.944                          

 Data required time                                                 26.944                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.944                          
 Data arrival time                                                   6.099                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.845                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_4/y_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data[28]/opit_0/CE
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N23             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925       3.700         ntclkbufg_5      
 CLMS_114_77/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/y_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_114_77/Q3                    tco                   0.220       3.920 f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/y_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.355       4.275         ddr_hdmi/fram_buf_hdmi/wr_buf_4/y_cnt [0]
 CLMS_114_73/Y1                    td                    0.224       4.499 f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_en/opit_0_L5Q_perm/Z
                                   net (fanout=32)       1.600       6.099         ddr_hdmi/fram_buf_hdmi/wr_buf_4/N13
 CLMA_174_148/CE                                                           f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data[28]/opit_0/CE

 Data arrival time                                                   6.099         Logic Levels: 1  
                                                                                   Logic: 0.444ns(18.508%), Route: 1.955ns(81.492%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N23             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.895      27.229         ntclkbufg_5      
 CLMA_174_148/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data[28]/opit_0/CLK
 clock pessimism                                         0.241      27.470                          
 clock uncertainty                                      -0.050      27.420                          

 Setup time                                             -0.476      26.944                          

 Data required time                                                 26.944                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.944                          
 Data arrival time                                                   6.099                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.845                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_4/y_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data[29]/opit_0/CE
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N23             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925       3.700         ntclkbufg_5      
 CLMS_114_77/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/y_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_114_77/Q3                    tco                   0.220       3.920 f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/y_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.355       4.275         ddr_hdmi/fram_buf_hdmi/wr_buf_4/y_cnt [0]
 CLMS_114_73/Y1                    td                    0.224       4.499 f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_en/opit_0_L5Q_perm/Z
                                   net (fanout=32)       1.600       6.099         ddr_hdmi/fram_buf_hdmi/wr_buf_4/N13
 CLMA_174_148/CE                                                           f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data[29]/opit_0/CE

 Data arrival time                                                   6.099         Logic Levels: 1  
                                                                                   Logic: 0.444ns(18.508%), Route: 1.955ns(81.492%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N23             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.895      27.229         ntclkbufg_5      
 CLMA_174_148/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data[29]/opit_0/CLK
 clock pessimism                                         0.241      27.470                          
 clock uncertainty                                      -0.050      27.420                          

 Setup time                                             -0.476      26.944                          

 Data required time                                                 26.944                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.944                          
 Data arrival time                                                   6.099                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.845                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data[17]/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/DA0[1]
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N23             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.895       3.429         ntclkbufg_5      
 CLMA_174_84/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data[17]/opit_0/CLK

 CLMA_174_84/Q0                    tco                   0.182       3.611 r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data[17]/opit_0/Q
                                   net (fanout=1)        0.198       3.809         ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data [17]
 DRM_178_88/DA0[1]                                                         r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/DA0[1]

 Data arrival time                                                   3.809         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.895%), Route: 0.198ns(52.105%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N23             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925       3.700         ntclkbufg_5      
 DRM_178_88/CLKA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.000       3.448                          

 Hold time                                               0.102       3.550                          

 Data required time                                                  3.550                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.550                          
 Data arrival time                                                   3.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data[23]/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/DA0[1]
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N23             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.895       3.429         ntclkbufg_5      
 CLMA_166_128/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data[23]/opit_0/CLK

 CLMA_166_128/Q0                   tco                   0.179       3.608 f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data[23]/opit_0/Q
                                   net (fanout=1)        0.248       3.856         ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data [23]
 DRM_178_128/DA0[1]                                                        f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/DA0[1]

 Data arrival time                                                   3.856         Logic Levels: 0  
                                                                                   Logic: 0.179ns(41.920%), Route: 0.248ns(58.080%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N23             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925       3.700         ntclkbufg_5      
 DRM_178_128/CLKA[0]                                                       r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.000       3.448                          

 Hold time                                               0.119       3.567                          

 Data required time                                                  3.567                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.567                          
 Data arrival time                                                   3.856                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.289                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_8_16bit/de_o/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_4/y_cnt[0]/opit_0_L5Q_perm/L0
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N23             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.895       3.429         ntclkbufg_5      
 CLMS_114_77/CLK                                                           r       ov5640_ddr/cmos1_8_16bit/de_o/opit_0/CLK

 CLMS_114_77/Q2                    tco                   0.180       3.609 f       ov5640_ddr/cmos1_8_16bit/de_o/opit_0/Q
                                   net (fanout=3)        0.061       3.670         de_in_camera     
 CLMS_114_77/D0                                                            f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/y_cnt[0]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.670         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N23             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925       3.700         ntclkbufg_5      
 CLMS_114_77/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/y_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.270       3.430                          
 clock uncertainty                                       0.000       3.430                          

 Hold time                                              -0.065       3.365                          

 Data required time                                                  3.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.365                          
 Data arrival time                                                   3.670                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.305                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_addr[0]/opit_0_L5Q_perm/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/ADA0[1]
Path Group  : m1_soc_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.193
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       2.452 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      0.925       3.377         ntclkbufg_6      
 CLMA_118_212/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_addr[0]/opit_0_L5Q_perm/CLK

 CLMA_118_212/Q0                   tco                   0.221       3.598 f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_addr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=19)       2.555       6.153         ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_addr [0]
 DRM_54_68/ADA0[1]                                                         f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/ADA0[1]

 Data arrival time                                                   6.153         Logic Levels: 0  
                                                                                   Logic: 0.221ns(7.961%), Route: 2.555ns(92.039%)
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N22             
 USCM_84_112/CLK_USCM              td                    0.000    1002.279 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      0.914    1003.193         ntclkbufg_6      
 DRM_54_68/CLKA[0]                                                         r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.173    1003.366                          
 clock uncertainty                                      -0.050    1003.316                          

 Setup time                                              0.000    1003.316                          

 Data required time                                               1003.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.316                          
 Data arrival time                                                   6.153                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.163                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_3/y_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data[18]/opit_0/CE
Path Group  : m1_soc_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       2.452 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      0.925       3.377         ntclkbufg_6      
 CLMA_118_208/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/y_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_118_208/Q2                   tco                   0.224       3.601 r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/y_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.302       3.903         ddr_hdmi/fram_buf_hdmi/wr_buf_3/y_cnt [0]
 CLMA_110_201/Y0                   td                    0.150       4.053 f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_en/opit_0_L5Q_perm/Z
                                   net (fanout=32)       1.566       5.619         ddr_hdmi/fram_buf_hdmi/wr_buf_3/N13
 CLMA_130_12/CE                                                            f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data[18]/opit_0/CE

 Data arrival time                                                   5.619         Logic Levels: 1  
                                                                                   Logic: 0.374ns(16.682%), Route: 1.868ns(83.318%)
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N22             
 USCM_84_112/CLK_USCM              td                    0.000    1002.279 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      0.895    1003.174         ntclkbufg_6      
 CLMA_130_12/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data[18]/opit_0/CLK
 clock pessimism                                         0.173    1003.347                          
 clock uncertainty                                      -0.050    1003.297                          

 Setup time                                             -0.476    1002.821                          

 Data required time                                               1002.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.821                          
 Data arrival time                                                   5.619                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.202                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_3/y_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data[19]/opit_0/CE
Path Group  : m1_soc_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       2.452 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      0.925       3.377         ntclkbufg_6      
 CLMA_118_208/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/y_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_118_208/Q2                   tco                   0.224       3.601 r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/y_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.302       3.903         ddr_hdmi/fram_buf_hdmi/wr_buf_3/y_cnt [0]
 CLMA_110_201/Y0                   td                    0.150       4.053 f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_en/opit_0_L5Q_perm/Z
                                   net (fanout=32)       1.566       5.619         ddr_hdmi/fram_buf_hdmi/wr_buf_3/N13
 CLMA_130_12/CE                                                            f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data[19]/opit_0/CE

 Data arrival time                                                   5.619         Logic Levels: 1  
                                                                                   Logic: 0.374ns(16.682%), Route: 1.868ns(83.318%)
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N22             
 USCM_84_112/CLK_USCM              td                    0.000    1002.279 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      0.895    1003.174         ntclkbufg_6      
 CLMA_130_12/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data[19]/opit_0/CLK
 clock pessimism                                         0.173    1003.347                          
 clock uncertainty                                      -0.050    1003.297                          

 Setup time                                             -0.476    1002.821                          

 Data required time                                               1002.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.821                          
 Data arrival time                                                   5.619                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.202                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data[2]/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[0]
Path Group  : m1_soc_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       2.279 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      0.895       3.174         ntclkbufg_6      
 CLMA_138_29/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data[2]/opit_0/CLK

 CLMA_138_29/Q0                    tco                   0.182       3.356 r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data[2]/opit_0/Q
                                   net (fanout=1)        0.196       3.552         ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data [2]
 DRM_142_24/DA0[0]                                                         r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[0]

 Data arrival time                                                   3.552         Logic Levels: 0  
                                                                                   Logic: 0.182ns(48.148%), Route: 0.196ns(51.852%)
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       2.452 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      0.925       3.377         ntclkbufg_6      
 DRM_142_24/CLKA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Hold time                                               0.102       3.295                          

 Data required time                                                  3.295                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.295                          
 Data arrival time                                                   3.552                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data[3]/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[1]
Path Group  : m1_soc_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       2.279 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      0.895       3.174         ntclkbufg_6      
 CLMA_138_29/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data[3]/opit_0/CLK

 CLMA_138_29/Q1                    tco                   0.184       3.358 r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data[3]/opit_0/Q
                                   net (fanout=1)        0.196       3.554         ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data [3]
 DRM_142_24/DA0[1]                                                         r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[1]

 Data arrival time                                                   3.554         Logic Levels: 0  
                                                                                   Logic: 0.184ns(48.421%), Route: 0.196ns(51.579%)
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       2.452 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      0.925       3.377         ntclkbufg_6      
 DRM_142_24/CLKA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Hold time                                               0.102       3.295                          

 Data required time                                                  3.295                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.295                          
 Data arrival time                                                   3.554                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data[25]/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/DA0[1]
Path Group  : m1_soc_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       2.279 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      0.895       3.174         ntclkbufg_6      
 CLMA_174_156/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data[25]/opit_0/CLK

 CLMA_174_156/Q1                   tco                   0.184       3.358 r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data[25]/opit_0/Q
                                   net (fanout=1)        0.214       3.572         ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data [25]
 DRM_178_148/DA0[1]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/DA0[1]

 Data arrival time                                                   3.572         Logic Levels: 0  
                                                                                   Logic: 0.184ns(46.231%), Route: 0.214ns(53.769%)
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       2.452 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      0.925       3.377         ntclkbufg_6      
 DRM_178_148/CLKA[0]                                                       r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Hold time                                               0.102       3.295                          

 Data required time                                                  3.295                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.295                          
 Data arrival time                                                   3.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.277                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_2/x_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_2/write_data[25]/opit_0/CE
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  7.173
  Clock Pessimism Removal :  0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.646       4.674         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.942 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.942         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.942 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.248         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000       6.248 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925       7.173         ntclkbufg_4      
 CLMS_98_73/CLK                                                            r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/x_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_98_73/Q0                     tco                   0.221       7.394 f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/x_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.368       7.762         ddr_hdmi/fram_buf_hdmi/wr_buf_2/x_cnt [0]
 CLMS_102_61/Y1                    td                    0.244       8.006 f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/write_en/opit_0_L5Q_perm/Z
                                   net (fanout=32)       1.444       9.450         ddr_hdmi/fram_buf_hdmi/wr_buf_2/N13
 CLMA_46_140/CE                                                            f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/write_data[25]/opit_0/CE

 Data arrival time                                                   9.450         Logic Levels: 1  
                                                                                   Logic: 0.465ns(20.422%), Route: 1.812ns(79.578%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.286      27.958         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.158 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.158         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.158 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.441         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000      29.441 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.895      30.336         ntclkbufg_4      
 CLMA_46_140/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/write_data[25]/opit_0/CLK
 clock pessimism                                         0.607      30.943                          
 clock uncertainty                                      -0.050      30.893                          

 Setup time                                             -0.476      30.417                          

 Data required time                                                 30.417                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.417                          
 Data arrival time                                                   9.450                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.967                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_2/x_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_2/write_data[24]/opit_0/CE
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  7.173
  Clock Pessimism Removal :  0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.646       4.674         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.942 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.942         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.942 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.248         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000       6.248 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925       7.173         ntclkbufg_4      
 CLMS_98_73/CLK                                                            r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/x_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_98_73/Q0                     tco                   0.221       7.394 f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/x_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.368       7.762         ddr_hdmi/fram_buf_hdmi/wr_buf_2/x_cnt [0]
 CLMS_102_61/Y1                    td                    0.244       8.006 f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/write_en/opit_0_L5Q_perm/Z
                                   net (fanout=32)       1.241       9.247         ddr_hdmi/fram_buf_hdmi/wr_buf_2/N13
 CLMS_38_137/CE                                                            f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/write_data[24]/opit_0/CE

 Data arrival time                                                   9.247         Logic Levels: 1  
                                                                                   Logic: 0.465ns(22.420%), Route: 1.609ns(77.580%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.286      27.958         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.158 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.158         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.158 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.441         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000      29.441 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.895      30.336         ntclkbufg_4      
 CLMS_38_137/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/write_data[24]/opit_0/CLK
 clock pessimism                                         0.607      30.943                          
 clock uncertainty                                      -0.050      30.893                          

 Setup time                                             -0.476      30.417                          

 Data required time                                                 30.417                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.417                          
 Data arrival time                                                   9.247                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.170                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_2/write_en/opit_0_L5Q_perm/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/WEA[0]
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.646
  Launch Clock Delay      :  7.173
  Clock Pessimism Removal :  0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.646       4.674         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.942 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.942         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.942 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.248         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000       6.248 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925       7.173         ntclkbufg_4      
 CLMS_102_61/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/write_en/opit_0_L5Q_perm/CLK

 CLMS_102_61/Q1                    tco                   0.223       7.396 f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/write_en/opit_0_L5Q_perm/Q
                                   net (fanout=17)       2.376       9.772         ddr_hdmi/fram_buf_hdmi/wr_buf_2/write_en
 DRM_54_252/WEA[0]                                                         f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/WEA[0]

 Data arrival time                                                   9.772         Logic Levels: 0  
                                                                                   Logic: 0.223ns(8.580%), Route: 2.376ns(91.420%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.286      27.958         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.158 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.158         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.158 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.441         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000      29.441 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.005      30.446         ntclkbufg_4      
 DRM_54_252/CLKA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.607      31.053                          
 clock uncertainty                                      -0.050      31.003                          

 Setup time                                             -0.009      30.994                          

 Data required time                                                 30.994                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.994                          
 Data arrival time                                                   9.772                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.222                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_8_16bit/pdata_o[3]/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_data_1d[14]/opit_0/D
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.173
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.286       4.158         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.358 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.358         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.358 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.641         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000       5.641 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.895       6.536         ntclkbufg_4      
 CLMA_70_116/CLK                                                           r       ov5640_ddr/cmos2_8_16bit/pdata_o[3]/opit_0/CLK

 CLMA_70_116/Q3                    tco                   0.178       6.714 f       ov5640_ddr/cmos2_8_16bit/pdata_o[3]/opit_0/Q
                                   net (fanout=2)        0.131       6.845         i_rgb565_camera_1[14]
 CLMA_70_116/AD                                                            f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_data_1d[14]/opit_0/D

 Data arrival time                                                   6.845         Logic Levels: 0  
                                                                                   Logic: 0.178ns(57.605%), Route: 0.131ns(42.395%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.646       4.674         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.942 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.942         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.942 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.248         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000       6.248 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925       7.173         ntclkbufg_4      
 CLMA_70_116/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_data_1d[14]/opit_0/CLK
 clock pessimism                                        -0.636       6.537                          
 clock uncertainty                                       0.000       6.537                          

 Hold time                                               0.040       6.577                          

 Data required time                                                  6.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.577                          
 Data arrival time                                                   6.845                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_8_16bit/pdata_out3[12]/opit_0/CLK
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_o[12]/opit_0/D
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.185
  Launch Clock Delay      :  6.548
  Clock Pessimism Removal :  -0.637

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.286       4.158         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.358 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.358         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.358 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.641         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000       5.641 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.907       6.548         ntclkbufg_4      
 CLMA_66_72/CLK                                                            r       ov5640_ddr/cmos2_8_16bit/pdata_out3[12]/opit_0/CLK

 CLMA_66_72/Q3                     tco                   0.178       6.726 f       ov5640_ddr/cmos2_8_16bit/pdata_out3[12]/opit_0/Q
                                   net (fanout=1)        0.130       6.856         ov5640_ddr/cmos2_8_16bit/pdata_out3 [12]
 CLMA_66_72/CD                                                             f       ov5640_ddr/cmos2_8_16bit/pdata_o[12]/opit_0/D

 Data arrival time                                                   6.856         Logic Levels: 0  
                                                                                   Logic: 0.178ns(57.792%), Route: 0.130ns(42.208%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.646       4.674         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.942 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.942         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.942 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.248         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000       6.248 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.937       7.185         ntclkbufg_4      
 CLMA_66_72/CLK                                                            r       ov5640_ddr/cmos2_8_16bit/pdata_o[12]/opit_0/CLK
 clock pessimism                                        -0.637       6.548                          
 clock uncertainty                                       0.000       6.548                          

 Hold time                                               0.040       6.588                          

 Data required time                                                  6.588                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.588                          
 Data arrival time                                                   6.856                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_data_1d[13]/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_data_2d[13]/opit_0/D
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.173
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.286       4.158         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.358 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.358         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.358 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.641         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000       5.641 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.895       6.536         ntclkbufg_4      
 CLMA_70_116/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_data_1d[13]/opit_0/CLK

 CLMA_70_116/Q2                    tco                   0.180       6.716 f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_data_1d[13]/opit_0/Q
                                   net (fanout=1)        0.130       6.846         ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_data_1d [13]
 CLMA_70_116/CD                                                            f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_data_2d[13]/opit_0/D

 Data arrival time                                                   6.846         Logic Levels: 0  
                                                                                   Logic: 0.180ns(58.065%), Route: 0.130ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.646       4.674         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.942 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.942         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.942 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.248         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000       6.248 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925       7.173         ntclkbufg_4      
 CLMA_70_116/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_data_2d[13]/opit_0/CLK
 clock pessimism                                        -0.636       6.537                          
 clock uncertainty                                       0.000       6.537                          

 Hold time                                               0.040       6.577                          

 Data required time                                                  6.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.577                          
 Data arrival time                                                   6.846                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/h_count[2]/opit_0_inv_A2Q21/CLK
Endpoint    : r_out_obuf[7]/opit_1_OQ/LRS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.001
  Launch Clock Delay      :  3.098
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N24             
 PLL_158_55/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       2.173         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       2.173 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      0.925       3.098         ntclkbufg_1      
 CLMA_210_84/CLK                                                           r       ddr_hdmi/h_count[2]/opit_0_inv_A2Q21/CLK

 CLMA_210_84/Q0                    tco                   0.221       3.319 f       ddr_hdmi/h_count[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=99)       1.786       5.105         ddr_hdmi/h_count [1]
                                   td                    0.368       5.473 f       ddr_hdmi/N1835.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.473         ddr_hdmi/N1835.co [2]
 CLMA_110_165/COUT                 td                    0.044       5.517 r       ddr_hdmi/N1835.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.517         ddr_hdmi/N1835.co [6]
                                   td                    0.044       5.561 r       ddr_hdmi/N1835.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.561         ddr_hdmi/N1835.co [10]
 CLMA_110_169/Y3                   td                    0.413       5.974 f       ddr_hdmi/N1835.lt_6/gateop_A2/Y1
                                   net (fanout=3)        0.895       6.869         ddr_hdmi/N1835   
 CLMA_130_112/Y0                   td                    0.226       7.095 f       ddr_hdmi/N1853_5/gateop_perm/Z
                                   net (fanout=1)        0.269       7.364         ddr_hdmi/N1853   
 CLMA_138_116/Y3                   td                    0.151       7.515 f       ddr_hdmi/N3372_1106/gateop_perm/Z
                                   net (fanout=1)        0.402       7.917         ddr_hdmi/_N69400 
 CLMS_130_101/Y0                   td                    0.150       8.067 f       ddr_hdmi/N3372_1109/gateop_perm/Z
                                   net (fanout=1)        0.502       8.569         ddr_hdmi/_N69403 
 CLMS_150_93/Y3                    td                    0.222       8.791 f       ddr_hdmi/N3372_1144/gateop_perm/Z
                                   net (fanout=1)        0.466       9.257         ddr_hdmi/_N69438 
 CLMA_138_92/Y3                    td                    0.243       9.500 f       ddr_hdmi/N3372_1145/gateop_perm/Z
                                   net (fanout=1)        0.666      10.166         ddr_hdmi/_N69439 
 CLMA_170_120/Y0                   td                    0.380      10.546 f       ddr_hdmi/N3372_1151/gateop_perm/Z
                                   net (fanout=1)        0.948      11.494         ddr_hdmi/_N69445 
 CLMA_218_156/Y1                   td                    0.151      11.645 f       ddr_hdmi/N3372_1153/gateop/Z
                                   net (fanout=35)       1.685      13.330         ddr_hdmi/N3372   
 IOL_327_273/LRS                                                           f       r_out_obuf[7]/opit_1_OQ/LRS

 Data arrival time                                                  13.330         Logic Levels: 9  
                                                                                   Logic: 2.613ns(25.538%), Route: 7.619ns(74.462%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        27.000      27.000 r                        
 P20                                                     0.000      27.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      27.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      27.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      27.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      28.310         _N24             
 PLL_158_55/CLK_OUT3               td                    0.083      28.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603      28.996         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000      28.996 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.005      30.001         ntclkbufg_1      
 IOL_327_273/CLK_SYS                                                       r       r_out_obuf[7]/opit_1_OQ/SYSCLK
 clock pessimism                                         0.177      30.178                          
 clock uncertainty                                      -0.150      30.028                          

 Setup time                                             -0.150      29.878                          

 Data required time                                                 29.878                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.878                          
 Data arrival time                                                  13.330                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.548                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/h_count[2]/opit_0_inv_A2Q21/CLK
Endpoint    : r_out_obuf[3]/opit_1_OQ/LRS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.891
  Launch Clock Delay      :  3.098
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N24             
 PLL_158_55/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       2.173         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       2.173 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      0.925       3.098         ntclkbufg_1      
 CLMA_210_84/CLK                                                           r       ddr_hdmi/h_count[2]/opit_0_inv_A2Q21/CLK

 CLMA_210_84/Q0                    tco                   0.221       3.319 f       ddr_hdmi/h_count[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=99)       1.786       5.105         ddr_hdmi/h_count [1]
                                   td                    0.368       5.473 f       ddr_hdmi/N1835.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.473         ddr_hdmi/N1835.co [2]
 CLMA_110_165/COUT                 td                    0.044       5.517 r       ddr_hdmi/N1835.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.517         ddr_hdmi/N1835.co [6]
                                   td                    0.044       5.561 r       ddr_hdmi/N1835.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.561         ddr_hdmi/N1835.co [10]
 CLMA_110_169/Y3                   td                    0.413       5.974 f       ddr_hdmi/N1835.lt_6/gateop_A2/Y1
                                   net (fanout=3)        0.895       6.869         ddr_hdmi/N1835   
 CLMA_130_112/Y0                   td                    0.226       7.095 f       ddr_hdmi/N1853_5/gateop_perm/Z
                                   net (fanout=1)        0.269       7.364         ddr_hdmi/N1853   
 CLMA_138_116/Y3                   td                    0.151       7.515 f       ddr_hdmi/N3372_1106/gateop_perm/Z
                                   net (fanout=1)        0.402       7.917         ddr_hdmi/_N69400 
 CLMS_130_101/Y0                   td                    0.150       8.067 f       ddr_hdmi/N3372_1109/gateop_perm/Z
                                   net (fanout=1)        0.502       8.569         ddr_hdmi/_N69403 
 CLMS_150_93/Y3                    td                    0.222       8.791 f       ddr_hdmi/N3372_1144/gateop_perm/Z
                                   net (fanout=1)        0.466       9.257         ddr_hdmi/_N69438 
 CLMA_138_92/Y3                    td                    0.243       9.500 f       ddr_hdmi/N3372_1145/gateop_perm/Z
                                   net (fanout=1)        0.666      10.166         ddr_hdmi/_N69439 
 CLMA_170_120/Y0                   td                    0.380      10.546 f       ddr_hdmi/N3372_1151/gateop_perm/Z
                                   net (fanout=1)        0.948      11.494         ddr_hdmi/_N69445 
 CLMA_218_156/Y1                   td                    0.151      11.645 f       ddr_hdmi/N3372_1153/gateop/Z
                                   net (fanout=35)       1.534      13.179         ddr_hdmi/N3372   
 IOL_327_230/LRS                                                           f       r_out_obuf[3]/opit_1_OQ/LRS

 Data arrival time                                                  13.179         Logic Levels: 9  
                                                                                   Logic: 2.613ns(25.920%), Route: 7.468ns(74.080%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        27.000      27.000 r                        
 P20                                                     0.000      27.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      27.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      27.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      27.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      28.310         _N24             
 PLL_158_55/CLK_OUT3               td                    0.083      28.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603      28.996         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000      28.996 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      0.895      29.891         ntclkbufg_1      
 IOL_327_230/CLK_SYS                                                       r       r_out_obuf[3]/opit_1_OQ/SYSCLK
 clock pessimism                                         0.177      30.068                          
 clock uncertainty                                      -0.150      29.918                          

 Setup time                                             -0.150      29.768                          

 Data required time                                                 29.768                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.768                          
 Data arrival time                                                  13.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.589                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/h_count[2]/opit_0_inv_A2Q21/CLK
Endpoint    : g_out_obuf[7]/opit_1_OQ/LRS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.891
  Launch Clock Delay      :  3.098
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N24             
 PLL_158_55/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       2.173         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       2.173 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      0.925       3.098         ntclkbufg_1      
 CLMA_210_84/CLK                                                           r       ddr_hdmi/h_count[2]/opit_0_inv_A2Q21/CLK

 CLMA_210_84/Q0                    tco                   0.221       3.319 f       ddr_hdmi/h_count[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=99)       1.786       5.105         ddr_hdmi/h_count [1]
                                   td                    0.368       5.473 f       ddr_hdmi/N1835.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.473         ddr_hdmi/N1835.co [2]
 CLMA_110_165/COUT                 td                    0.044       5.517 r       ddr_hdmi/N1835.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.517         ddr_hdmi/N1835.co [6]
                                   td                    0.044       5.561 r       ddr_hdmi/N1835.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.561         ddr_hdmi/N1835.co [10]
 CLMA_110_169/Y3                   td                    0.413       5.974 f       ddr_hdmi/N1835.lt_6/gateop_A2/Y1
                                   net (fanout=3)        0.895       6.869         ddr_hdmi/N1835   
 CLMA_130_112/Y0                   td                    0.226       7.095 f       ddr_hdmi/N1853_5/gateop_perm/Z
                                   net (fanout=1)        0.269       7.364         ddr_hdmi/N1853   
 CLMA_138_116/Y3                   td                    0.151       7.515 f       ddr_hdmi/N3372_1106/gateop_perm/Z
                                   net (fanout=1)        0.402       7.917         ddr_hdmi/_N69400 
 CLMS_130_101/Y0                   td                    0.150       8.067 f       ddr_hdmi/N3372_1109/gateop_perm/Z
                                   net (fanout=1)        0.502       8.569         ddr_hdmi/_N69403 
 CLMS_150_93/Y3                    td                    0.222       8.791 f       ddr_hdmi/N3372_1144/gateop_perm/Z
                                   net (fanout=1)        0.466       9.257         ddr_hdmi/_N69438 
 CLMA_138_92/Y3                    td                    0.243       9.500 f       ddr_hdmi/N3372_1145/gateop_perm/Z
                                   net (fanout=1)        0.666      10.166         ddr_hdmi/_N69439 
 CLMA_170_120/Y0                   td                    0.380      10.546 f       ddr_hdmi/N3372_1151/gateop_perm/Z
                                   net (fanout=1)        0.948      11.494         ddr_hdmi/_N69445 
 CLMA_218_156/Y1                   td                    0.151      11.645 f       ddr_hdmi/N3372_1153/gateop/Z
                                   net (fanout=35)       1.505      13.150         ddr_hdmi/N3372   
 IOL_327_241/LRS                                                           f       g_out_obuf[7]/opit_1_OQ/LRS

 Data arrival time                                                  13.150         Logic Levels: 9  
                                                                                   Logic: 2.613ns(25.995%), Route: 7.439ns(74.005%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        27.000      27.000 r                        
 P20                                                     0.000      27.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      27.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      27.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      27.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      28.310         _N24             
 PLL_158_55/CLK_OUT3               td                    0.083      28.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603      28.996         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000      28.996 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      0.895      29.891         ntclkbufg_1      
 IOL_327_241/CLK_SYS                                                       r       g_out_obuf[7]/opit_1_OQ/SYSCLK
 clock pessimism                                         0.177      30.068                          
 clock uncertainty                                      -0.150      29.918                          

 Setup time                                             -0.150      29.768                          

 Data required time                                                 29.768                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.768                          
 Data arrival time                                                  13.150                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.618                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/camera_delay_inst/cmos_data_d1[1]/opit_0/CLK
Endpoint    : video_ethernet/camera_delay_inst/cmos_data_d2[1]/opit_0/D
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.098
  Launch Clock Delay      :  2.891
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N24             
 PLL_158_55/CLK_OUT3               td                    0.083       1.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       1.996         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       1.996 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      0.895       2.891         ntclkbufg_1      
 CLMS_246_229/CLK                                                          r       video_ethernet/camera_delay_inst/cmos_data_d1[1]/opit_0/CLK

 CLMS_246_229/Q3                   tco                   0.178       3.069 f       video_ethernet/camera_delay_inst/cmos_data_d1[1]/opit_0/Q
                                   net (fanout=1)        0.130       3.199         video_ethernet/camera_delay_inst/cmos_data_d1 [1]
 CLMS_246_229/CD                                                           f       video_ethernet/camera_delay_inst/cmos_data_d2[1]/opit_0/D

 Data arrival time                                                   3.199         Logic Levels: 0  
                                                                                   Logic: 0.178ns(57.792%), Route: 0.130ns(42.208%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N24             
 PLL_158_55/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       2.173         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       2.173 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      0.925       3.098         ntclkbufg_1      
 CLMS_246_229/CLK                                                          r       video_ethernet/camera_delay_inst/cmos_data_d2[1]/opit_0/CLK
 clock pessimism                                        -0.206       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                               0.040       2.932                          

 Data required time                                                  2.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.932                          
 Data arrival time                                                   3.199                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/pix_wr_data_d3[1]/opit_0/CLK
Endpoint    : video_ethernet/pix_wr_data_d4[1]/opit_0/D
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.098
  Launch Clock Delay      :  2.891
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N24             
 PLL_158_55/CLK_OUT3               td                    0.083       1.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       1.996         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       1.996 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      0.895       2.891         ntclkbufg_1      
 CLMA_246_236/CLK                                                          r       video_ethernet/pix_wr_data_d3[1]/opit_0/CLK

 CLMA_246_236/Q3                   tco                   0.178       3.069 f       video_ethernet/pix_wr_data_d3[1]/opit_0/Q
                                   net (fanout=1)        0.130       3.199         video_ethernet/pix_wr_data_d3 [1]
 CLMA_246_236/CD                                                           f       video_ethernet/pix_wr_data_d4[1]/opit_0/D

 Data arrival time                                                   3.199         Logic Levels: 0  
                                                                                   Logic: 0.178ns(57.792%), Route: 0.130ns(42.208%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N24             
 PLL_158_55/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       2.173         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       2.173 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      0.925       3.098         ntclkbufg_1      
 CLMA_246_236/CLK                                                          r       video_ethernet/pix_wr_data_d4[1]/opit_0/CLK
 clock pessimism                                        -0.206       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                               0.040       2.932                          

 Data required time                                                  2.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.932                          
 Data arrival time                                                   3.199                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/pix_wr_data_d3[5]/opit_0/CLK
Endpoint    : video_ethernet/pix_wr_data_d4[5]/opit_0/D
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.098
  Launch Clock Delay      :  2.891
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N24             
 PLL_158_55/CLK_OUT3               td                    0.083       1.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       1.996         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       1.996 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      0.895       2.891         ntclkbufg_1      
 CLMA_250_241/CLK                                                          r       video_ethernet/pix_wr_data_d3[5]/opit_0/CLK

 CLMA_250_241/Q3                   tco                   0.178       3.069 f       video_ethernet/pix_wr_data_d3[5]/opit_0/Q
                                   net (fanout=1)        0.130       3.199         video_ethernet/pix_wr_data_d3 [5]
 CLMA_250_241/CD                                                           f       video_ethernet/pix_wr_data_d4[5]/opit_0/D

 Data arrival time                                                   3.199         Logic Levels: 0  
                                                                                   Logic: 0.178ns(57.792%), Route: 0.130ns(42.208%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N24             
 PLL_158_55/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       2.173         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       2.173 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      0.925       3.098         ntclkbufg_1      
 CLMA_250_241/CLK                                                          r       video_ethernet/pix_wr_data_d4[5]/opit_0/CLK
 clock pessimism                                        -0.206       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                               0.040       2.932                          

 Data required time                                                  2.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.932                          
 Data arrival time                                                   3.199                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.389  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.001
  Launch Clock Delay      :  3.390
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        80.000      80.000 r                        
 F14                                                     0.000      80.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057      80.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.711      82.768 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000      82.768         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058      82.826 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      83.381         _N25             
 PLL_158_303/CLK_OUT0              td                   -1.960      81.421 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932      82.353         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000      82.353 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.037      83.390         video_ethernet/gmii_rx_clk
 CLMA_254_272/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_254_272/Q3                   tco                   0.220      83.610 f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.980      85.590         video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rptr [10]
 CLMA_250_272/AD                                                           f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                  85.590         Logic Levels: 0  
                                                                                   Logic: 0.220ns(10.000%), Route: 1.980ns(90.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        81.000      81.000 r                        
 P20                                                     0.000      81.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      81.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      81.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      81.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      81.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      82.310         _N24             
 PLL_158_55/CLK_OUT3               td                    0.083      82.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603      82.996         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000      82.996 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.005      84.001         ntclkbufg_1      
 CLMA_250_272/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.000      84.001                          
 clock uncertainty                                      -0.150      83.851                          

 Setup time                                              0.024      83.875                          

 Data required time                                                 83.875                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 83.875                          
 Data arrival time                                                  85.590                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.715                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.499  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.891
  Launch Clock Delay      :  3.390
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        80.000      80.000 r                        
 F14                                                     0.000      80.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057      80.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.711      82.768 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000      82.768         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058      82.826 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      83.381         _N25             
 PLL_158_303/CLK_OUT0              td                   -1.960      81.421 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932      82.353         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000      82.353 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.037      83.390         video_ethernet/gmii_rx_clk
 CLMS_254_253/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMS_254_253/Q2                   tco                   0.223      83.613 f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.738      85.351         video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rptr [6]
 CLMA_254_248/M2                                                           f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                  85.351         Logic Levels: 0  
                                                                                   Logic: 0.223ns(11.372%), Route: 1.738ns(88.628%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        81.000      81.000 r                        
 P20                                                     0.000      81.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      81.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      81.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      81.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      81.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      82.310         _N24             
 PLL_158_55/CLK_OUT3               td                    0.083      82.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603      82.996         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000      82.996 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      0.895      83.891         ntclkbufg_1      
 CLMA_254_248/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.000      83.891                          
 clock uncertainty                                      -0.150      83.741                          

 Setup time                                             -0.068      83.673                          

 Data required time                                                 83.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 83.673                          
 Data arrival time                                                  85.351                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.678                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.389  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.001
  Launch Clock Delay      :  3.390
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        80.000      80.000 r                        
 F14                                                     0.000      80.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057      80.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.711      82.768 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000      82.768         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058      82.826 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      83.381         _N25             
 PLL_158_303/CLK_OUT0              td                   -1.960      81.421 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932      82.353         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000      82.353 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.037      83.390         video_ethernet/gmii_rx_clk
 CLMS_254_253/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMS_254_253/Q3                   tco                   0.220      83.610 f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.892      85.502         video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rptr [9]
 CLMA_246_252/CD                                                           f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                  85.502         Logic Levels: 0  
                                                                                   Logic: 0.220ns(10.417%), Route: 1.892ns(89.583%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        81.000      81.000 r                        
 P20                                                     0.000      81.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      81.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      81.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      81.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      81.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      82.310         _N24             
 PLL_158_55/CLK_OUT3               td                    0.083      82.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603      82.996         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000      82.996 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.005      84.001         ntclkbufg_1      
 CLMA_246_252/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.000      84.001                          
 clock uncertainty                                      -0.150      83.851                          

 Setup time                                              0.024      83.875                          

 Data required time                                                 83.875                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 83.875                          
 Data arrival time                                                  85.502                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.627                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.232  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.210
  Launch Clock Delay      :  2.978
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       216.000     216.000 r                        
 F14                                                     0.000     216.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057     216.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.452     218.509 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000     218.509         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038     218.547 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538     219.085         _N25             
 PLL_158_303/CLK_OUT0              td                   -2.027     217.058 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915     217.973         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000     217.973 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.005     218.978         video_ethernet/gmii_rx_clk
 CLMS_254_253/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK

 CLMS_254_253/Q1                   tco                   0.184     219.162 r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.245     220.407         video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rptr [1]
 CLMA_254_268/M0                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D

 Data arrival time                                                 220.407         Logic Levels: 0  
                                                                                   Logic: 0.184ns(12.876%), Route: 1.245ns(87.124%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       216.000     216.000 r                        
 P20                                                     0.000     216.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     216.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     216.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     216.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     216.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478     217.471         _N24             
 PLL_158_55/CLK_OUT3               td                    0.088     217.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614     218.173         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000     218.173 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.037     219.210         ntclkbufg_1      
 CLMA_254_268/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.000     219.210                          
 clock uncertainty                                       0.150     219.360                          

 Hold time                                              -0.011     219.349                          

 Data required time                                                219.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                219.349                          
 Data arrival time                                                 220.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.058                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.232  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.210
  Launch Clock Delay      :  2.978
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       216.000     216.000 r                        
 F14                                                     0.000     216.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057     216.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.452     218.509 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000     218.509         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038     218.547 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538     219.085         _N25             
 PLL_158_303/CLK_OUT0              td                   -2.027     217.058 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915     217.973         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000     217.973 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.005     218.978         video_ethernet/gmii_rx_clk
 CLMA_250_260/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_250_260/Q2                   tco                   0.183     219.161 r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.328     220.489         video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rptr [4]
 CLMA_250_264/CD                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                 220.489         Logic Levels: 0  
                                                                                   Logic: 0.183ns(12.111%), Route: 1.328ns(87.889%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       216.000     216.000 r                        
 P20                                                     0.000     216.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     216.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     216.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     216.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     216.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478     217.471         _N24             
 PLL_158_55/CLK_OUT3               td                    0.088     217.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614     218.173         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000     218.173 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.037     219.210         ntclkbufg_1      
 CLMA_250_264/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.000     219.210                          
 clock uncertainty                                       0.150     219.360                          

 Hold time                                               0.034     219.394                          

 Data required time                                                219.394                          
----------------------------------------------------------------------------------------------------
 Data required time                                                219.394                          
 Data arrival time                                                 220.489                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.095                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.232  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.210
  Launch Clock Delay      :  2.978
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       216.000     216.000 r                        
 F14                                                     0.000     216.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057     216.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.452     218.509 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000     218.509         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038     218.547 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538     219.085         _N25             
 PLL_158_303/CLK_OUT0              td                   -2.027     217.058 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915     217.973         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000     217.973 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.005     218.978         video_ethernet/gmii_rx_clk
 CLMS_254_273/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMS_254_273/Q0                   tco                   0.182     219.160 r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.334     220.494         video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rptr [7]
 CLMA_254_268/AD                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                 220.494         Logic Levels: 0  
                                                                                   Logic: 0.182ns(12.005%), Route: 1.334ns(87.995%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       216.000     216.000 r                        
 P20                                                     0.000     216.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     216.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     216.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     216.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     216.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478     217.471         _N24             
 PLL_158_55/CLK_OUT3               td                    0.088     217.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614     218.173         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000     218.173 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.037     219.210         ntclkbufg_1      
 CLMA_254_268/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.000     219.210                          
 clock uncertainty                                       0.150     219.360                          

 Hold time                                               0.034     219.394                          

 Data required time                                                219.394                          
----------------------------------------------------------------------------------------------------
 Data required time                                                219.394                          
 Data arrival time                                                 220.494                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.100                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
Endpoint    : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.377  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.399
  Launch Clock Delay      :  2.932
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     1.901       2.932         nt_sys_clk       
 CLMA_182_316/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK

 CLMA_182_316/Q0                   tco                   0.221       3.153 f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=16)       0.285       3.438         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMA_182_328/Y1                   td                    0.224       3.662 f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/gateop/Z
                                   net (fanout=7)        0.370       4.032         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0
 CLMA_174_324/RS                                                           f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.032         Logic Levels: 1  
                                                                                   Logic: 0.445ns(40.455%), Route: 0.655ns(59.545%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     1.524      22.399         nt_sys_clk       
 CLMA_174_324/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.156      22.555                          
 clock uncertainty                                      -0.050      22.505                          

 Recovery time                                          -0.476      22.029                          

 Data required time                                                 22.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.029                          
 Data arrival time                                                   4.032                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.997                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
Endpoint    : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.377  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.399
  Launch Clock Delay      :  2.932
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     1.901       2.932         nt_sys_clk       
 CLMA_182_316/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK

 CLMA_182_316/Q0                   tco                   0.221       3.153 f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=16)       0.285       3.438         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMA_182_328/Y1                   td                    0.224       3.662 f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/gateop/Z
                                   net (fanout=7)        0.370       4.032         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0
 CLMA_174_324/RS                                                           f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.032         Logic Levels: 1  
                                                                                   Logic: 0.445ns(40.455%), Route: 0.655ns(59.545%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     1.524      22.399         nt_sys_clk       
 CLMA_174_324/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.156      22.555                          
 clock uncertainty                                      -0.050      22.505                          

 Recovery time                                          -0.476      22.029                          

 Data required time                                                 22.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.029                          
 Data arrival time                                                   4.032                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.997                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt[7]/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.503  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.203
  Launch Clock Delay      :  2.862
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     1.831       2.862         nt_sys_clk       
 CLMS_170_329/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK

 CLMS_170_329/Q2                   tco                   0.223       3.085 f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=103)      0.731       3.816         u_hsst_ddr/U_INST/P_LANE_RST_3
 CLMA_182_276/RS                                                           f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.816         Logic Levels: 0  
                                                                                   Logic: 0.223ns(23.375%), Route: 0.731ns(76.625%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     1.328      22.203         nt_sys_clk       
 CLMA_182_276/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.156      22.359                          
 clock uncertainty                                      -0.050      22.309                          

 Recovery time                                          -0.476      21.833                          

 Data required time                                                 21.833                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.833                          
 Data arrival time                                                   3.816                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.017                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.321  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.123
  Launch Clock Delay      :  2.534
  Clock Pessimism Removal :  -0.268

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     1.659       2.534         nt_sys_clk       
 CLMS_170_329/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK

 CLMS_170_329/Q2                   tco                   0.183       2.717 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=103)      0.275       2.992         u_hsst_ddr/U_INST/P_LANE_RST_3
 CLMA_162_324/RS                                                           r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   2.992         Logic Levels: 0  
                                                                                   Logic: 0.183ns(39.956%), Route: 0.275ns(60.044%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     2.092       3.123         nt_sys_clk       
 CLMA_162_324/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.268       2.855                          
 clock uncertainty                                       0.000       2.855                          

 Removal time                                           -0.187       2.668                          

 Data required time                                                  2.668                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.668                          
 Data arrival time                                                   2.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.324                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.321  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.123
  Launch Clock Delay      :  2.534
  Clock Pessimism Removal :  -0.268

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     1.659       2.534         nt_sys_clk       
 CLMS_170_329/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK

 CLMS_170_329/Q2                   tco                   0.183       2.717 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=103)      0.275       2.992         u_hsst_ddr/U_INST/P_LANE_RST_3
 CLMA_162_324/RS                                                           r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   2.992         Logic Levels: 0  
                                                                                   Logic: 0.183ns(39.956%), Route: 0.275ns(60.044%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     2.092       3.123         nt_sys_clk       
 CLMA_162_324/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.268       2.855                          
 clock uncertainty                                       0.000       2.855                          

 Removal time                                           -0.187       2.668                          

 Data required time                                                  2.668                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.668                          
 Data arrival time                                                   2.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.324                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.321  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.123
  Launch Clock Delay      :  2.534
  Clock Pessimism Removal :  -0.268

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     1.659       2.534         nt_sys_clk       
 CLMS_170_329/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK

 CLMS_170_329/Q2                   tco                   0.183       2.717 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=103)      0.275       2.992         u_hsst_ddr/U_INST/P_LANE_RST_3
 CLMA_162_324/RS                                                           r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   2.992         Logic Levels: 0  
                                                                                   Logic: 0.183ns(39.956%), Route: 0.275ns(60.044%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2000)     2.092       3.123         nt_sys_clk       
 CLMA_162_324/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.268       2.855                          
 clock uncertainty                                       0.000       2.855                          

 Removal time                                           -0.187       2.668                          

 Data required time                                                  2.668                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.668                          
 Data arrival time                                                   2.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.324                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_1/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     0.925       6.736         ntclkbufg_0      
 CLMA_70_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_180/Q0                    tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=598)      1.345       8.302         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_22_129/RSCO                  td                    0.105       8.407 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.407         ntR1202          
 CLMS_22_133/RSCO                  td                    0.105       8.512 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.512         ntR1201          
 CLMS_22_137/RSCO                  td                    0.105       8.617 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.617         ntR1200          
 CLMS_22_141/RSCO                  td                    0.105       8.722 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.722         ntR1199          
 CLMS_22_145/RSCO                  td                    0.105       8.827 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.827         ntR1198          
 CLMS_22_149/RSCO                  td                    0.105       8.932 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.932         ntR1197          
 CLMS_22_153/RSCO                  td                    0.105       9.037 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.037         ntR1196          
 CLMS_22_157/RSCO                  td                    0.105       9.142 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000       9.142         ntR1195          
 CLMS_22_161/RSCO                  td                    0.105       9.247 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_en[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.247         ntR1194          
 CLMS_22_165/RSCO                  td                    0.105       9.352 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calib_error/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       9.352         ntR1193          
 CLMS_22_169/RSCO                  td                    0.105       9.457 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.457         ntR1192          
 CLMS_22_173/RSCO                  td                    0.105       9.562 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.562         ntR1191          
 CLMS_22_177/RSCO                  td                    0.105       9.667 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_15/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.667         ntR1190          
 CLMS_22_181/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_1/opit_0_inv/RS

 Data arrival time                                                   9.667         Logic Levels: 13 
                                                                                   Logic: 1.586ns(54.111%), Route: 1.345ns(45.889%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     0.895      16.387         ntclkbufg_0      
 CLMS_22_181/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_1/opit_0_inv/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                   9.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.700                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_2/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     0.925       6.736         ntclkbufg_0      
 CLMA_70_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_180/Q0                    tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=598)      1.345       8.302         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_22_129/RSCO                  td                    0.105       8.407 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.407         ntR1202          
 CLMS_22_133/RSCO                  td                    0.105       8.512 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.512         ntR1201          
 CLMS_22_137/RSCO                  td                    0.105       8.617 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.617         ntR1200          
 CLMS_22_141/RSCO                  td                    0.105       8.722 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.722         ntR1199          
 CLMS_22_145/RSCO                  td                    0.105       8.827 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.827         ntR1198          
 CLMS_22_149/RSCO                  td                    0.105       8.932 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.932         ntR1197          
 CLMS_22_153/RSCO                  td                    0.105       9.037 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.037         ntR1196          
 CLMS_22_157/RSCO                  td                    0.105       9.142 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000       9.142         ntR1195          
 CLMS_22_161/RSCO                  td                    0.105       9.247 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_en[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.247         ntR1194          
 CLMS_22_165/RSCO                  td                    0.105       9.352 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calib_error/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       9.352         ntR1193          
 CLMS_22_169/RSCO                  td                    0.105       9.457 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.457         ntR1192          
 CLMS_22_173/RSCO                  td                    0.105       9.562 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.562         ntR1191          
 CLMS_22_177/RSCO                  td                    0.105       9.667 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_15/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.667         ntR1190          
 CLMS_22_181/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_2/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.667         Logic Levels: 13 
                                                                                   Logic: 1.586ns(54.111%), Route: 1.345ns(45.889%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     0.895      16.387         ntclkbufg_0      
 CLMS_22_181/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                   9.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.700                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_6/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     0.925       6.736         ntclkbufg_0      
 CLMA_70_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_180/Q0                    tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=598)      1.345       8.302         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_22_129/RSCO                  td                    0.105       8.407 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.407         ntR1202          
 CLMS_22_133/RSCO                  td                    0.105       8.512 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.512         ntR1201          
 CLMS_22_137/RSCO                  td                    0.105       8.617 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.617         ntR1200          
 CLMS_22_141/RSCO                  td                    0.105       8.722 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.722         ntR1199          
 CLMS_22_145/RSCO                  td                    0.105       8.827 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.827         ntR1198          
 CLMS_22_149/RSCO                  td                    0.105       8.932 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.932         ntR1197          
 CLMS_22_153/RSCO                  td                    0.105       9.037 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.037         ntR1196          
 CLMS_22_157/RSCO                  td                    0.105       9.142 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000       9.142         ntR1195          
 CLMS_22_161/RSCO                  td                    0.105       9.247 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_en[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.247         ntR1194          
 CLMS_22_165/RSCO                  td                    0.105       9.352 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calib_error/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       9.352         ntR1193          
 CLMS_22_169/RSCO                  td                    0.105       9.457 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.457         ntR1192          
 CLMS_22_173/RSCO                  td                    0.105       9.562 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.562         ntR1191          
 CLMS_22_177/RSCO                  td                    0.105       9.667 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_15/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.667         ntR1190          
 CLMS_22_181/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_6/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.667         Logic Levels: 13 
                                                                                   Logic: 1.586ns(54.111%), Route: 1.345ns(45.889%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     0.895      16.387         ntclkbufg_0      
 CLMS_22_181/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_6/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                   9.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.700                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     0.895       6.387         ntclkbufg_0      
 CLMS_18_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_18_193/Q3                    tco                   0.182       6.569 r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.325       6.894         u_DDR3_50H/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_6_180/RST_TRAINING_N                                                 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                   6.894         Logic Levels: 0  
                                                                                   Logic: 0.182ns(35.897%), Route: 0.325ns(64.103%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     0.925       6.736         ntclkbufg_0      
 DQSL_6_180/CLK_REGIONAL                                                   r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/CLK_REGIONAL
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                           -0.007       6.599                          

 Data required time                                                  6.599                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.599                          
 Data arrival time                                                   6.894                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.295                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dgts_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     0.895       6.387         ntclkbufg_0      
 CLMA_70_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_180/Q0                    tco                   0.179       6.566 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=598)      0.253       6.819         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_70_192/RSCO                  td                    0.085       6.904 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.904         ntR1312          
 CLMA_70_196/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dgts_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.904         Logic Levels: 1  
                                                                                   Logic: 0.264ns(51.064%), Route: 0.253ns(48.936%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     0.925       6.736         ntclkbufg_0      
 CLMA_70_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dgts_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Removal time                                            0.000       6.602                          

 Data required time                                                  6.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.602                          
 Data arrival time                                                   6.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.302                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     0.895       6.387         ntclkbufg_0      
 CLMA_70_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_180/Q0                    tco                   0.179       6.566 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=598)      0.253       6.819         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_70_192/RSCO                  td                    0.085       6.904 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.904         ntR1312          
 CLMA_70_196/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/RS

 Data arrival time                                                   6.904         Logic Levels: 1  
                                                                                   Logic: 0.264ns(51.064%), Route: 0.253ns(48.936%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     0.925       6.736         ntclkbufg_0      
 CLMA_70_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/CLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Removal time                                            0.000       6.602                          

 Data required time                                                  6.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.602                          
 Data arrival time                                                   6.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.302                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_ddr/ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N24             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.089         ntclkbufg_2      
 CLMS_186_225/CLK                                                          r       rstn_1ms[6]/opit_0_inv_A2Q21/CLK

 CLMS_186_225/Q0                   tco                   0.223       3.312 r       rstn_1ms[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.185       3.497         rstn_1ms[5]      
 CLMS_186_217/Y0                   td                    0.378       3.875 f       N170_9/gateop_perm/Z
                                   net (fanout=1)        0.264       4.139         _N66914          
 CLMA_186_224/Y2                   td                    0.381       4.520 f       N170_14/gateop_perm/Z
                                   net (fanout=304)      1.590       6.110         nt_rstn_out      
 CLMA_242_60/RS                                                            f       hdmi_ddr/ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   6.110         Logic Levels: 2  
                                                                                   Logic: 0.982ns(32.506%), Route: 2.039ns(67.494%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N24             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     101.987 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895     102.882         ntclkbufg_2      
 CLMA_242_60/CLK                                                           r       hdmi_ddr/ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         0.177     103.059                          
 clock uncertainty                                      -0.150     102.909                          

 Recovery time                                          -0.476     102.433                          

 Data required time                                                102.433                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.433                          
 Data arrival time                                                   6.110                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.323                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/opit_0_inv_AQ/CLK
Endpoint    : hdmi_ddr/ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N24             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895       2.882         ntclkbufg_2      
 CLMS_186_233/CLK                                                          r       rstn_1ms[13]/opit_0_inv_AQ/CLK

 CLMS_186_233/Q0                   tco                   0.182       3.064 r       rstn_1ms[13]/opit_0_inv_AQ/Q
                                   net (fanout=2)        0.222       3.286         rstn_1ms[13]     
 CLMA_186_224/Y2                   td                    0.184       3.470 r       N170_14/gateop_perm/Z
                                   net (fanout=304)      1.244       4.714         nt_rstn_out      
 CLMA_242_60/RS                                                            r       hdmi_ddr/ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   4.714         Logic Levels: 1  
                                                                                   Logic: 0.366ns(19.978%), Route: 1.466ns(80.022%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N24             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.089         ntclkbufg_2      
 CLMA_242_60/CLK                                                           r       hdmi_ddr/ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -0.177       2.912                          
 clock uncertainty                                       0.000       2.912                          

 Removal time                                           -0.187       2.725                          

 Data required time                                                  2.725                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.725                          
 Data arrival time                                                   4.714                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.989                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rd_water_level[5]/opit_0_A2Q21/RS
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.232  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.978
  Launch Clock Delay      :  3.210
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       135.000     135.000 r                        
 P20                                                     0.000     135.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     135.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     135.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     135.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     135.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478     136.471         _N24             
 PLL_158_55/CLK_OUT3               td                    0.088     136.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614     137.173         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000     137.173 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.037     138.210         ntclkbufg_1      
 CLMA_254_256/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/CLK

 CLMA_254_256/Q2                   tco                   0.223     138.433 f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/Q
                                   net (fanout=94)       0.881     139.314         ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d
 CLMS_246_257/RS                                                           f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rd_water_level[5]/opit_0_A2Q21/RS

 Data arrival time                                                 139.314         Logic Levels: 0  
                                                                                   Logic: 0.223ns(20.199%), Route: 0.881ns(79.801%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       136.000     136.000 r                        
 F14                                                     0.000     136.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057     136.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.452     138.509 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000     138.509         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038     138.547 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538     139.085         _N25             
 PLL_158_303/CLK_OUT0              td                   -2.027     137.058 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915     137.973         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000     137.973 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.005     138.978         video_ethernet/gmii_rx_clk
 CLMS_246_257/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rd_water_level[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000     138.978                          
 clock uncertainty                                      -0.150     138.828                          

 Recovery time                                          -0.476     138.352                          

 Data required time                                                138.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                138.352                          
 Data arrival time                                                 139.314                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.962                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_A2Q21/RS
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.232  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.978
  Launch Clock Delay      :  3.210
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       135.000     135.000 r                        
 P20                                                     0.000     135.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     135.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     135.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     135.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     135.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478     136.471         _N24             
 PLL_158_55/CLK_OUT3               td                    0.088     136.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614     137.173         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000     137.173 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.037     138.210         ntclkbufg_1      
 CLMA_254_256/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/CLK

 CLMA_254_256/Q2                   tco                   0.223     138.433 f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/Q
                                   net (fanout=94)       0.881     139.314         ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d
 CLMS_246_257/RS                                                           f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_A2Q21/RS

 Data arrival time                                                 139.314         Logic Levels: 0  
                                                                                   Logic: 0.223ns(20.199%), Route: 0.881ns(79.801%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       136.000     136.000 r                        
 F14                                                     0.000     136.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057     136.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.452     138.509 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000     138.509         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038     138.547 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538     139.085         _N25             
 PLL_158_303/CLK_OUT0              td                   -2.027     137.058 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915     137.973         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000     137.973 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.005     138.978         video_ethernet/gmii_rx_clk
 CLMS_246_257/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000     138.978                          
 clock uncertainty                                      -0.150     138.828                          

 Recovery time                                          -0.476     138.352                          

 Data required time                                                138.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                138.352                          
 Data arrival time                                                 139.314                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.962                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rd_water_level[9]/opit_0_A2Q21/RS
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.232  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.978
  Launch Clock Delay      :  3.210
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       135.000     135.000 r                        
 P20                                                     0.000     135.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     135.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     135.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     135.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     135.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478     136.471         _N24             
 PLL_158_55/CLK_OUT3               td                    0.088     136.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614     137.173         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000     137.173 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.037     138.210         ntclkbufg_1      
 CLMA_254_256/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/CLK

 CLMA_254_256/Q2                   tco                   0.223     138.433 f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/Q
                                   net (fanout=94)       0.881     139.314         ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d
 CLMS_246_261/RS                                                           f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rd_water_level[9]/opit_0_A2Q21/RS

 Data arrival time                                                 139.314         Logic Levels: 0  
                                                                                   Logic: 0.223ns(20.199%), Route: 0.881ns(79.801%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       136.000     136.000 r                        
 F14                                                     0.000     136.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057     136.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.452     138.509 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000     138.509         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038     138.547 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538     139.085         _N25             
 PLL_158_303/CLK_OUT0              td                   -2.027     137.058 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915     137.973         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000     137.973 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.005     138.978         video_ethernet/gmii_rx_clk
 CLMS_246_261/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rd_water_level[9]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000     138.978                          
 clock uncertainty                                      -0.150     138.828                          

 Recovery time                                          -0.476     138.352                          

 Data required time                                                138.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                138.352                          
 Data arrival time                                                 139.314                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.962                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.389  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.390
  Launch Clock Delay      :  3.001
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N24             
 PLL_158_55/CLK_OUT3               td                    0.083       1.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       1.996         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       1.996 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.005       3.001         ntclkbufg_1      
 CLMA_254_256/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/CLK

 CLMA_254_256/Q2                   tco                   0.183       3.184 r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/Q
                                   net (fanout=94)       0.316       3.500         ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d
 CLMS_254_253/RS                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.500         Logic Levels: 0  
                                                                                   Logic: 0.183ns(36.673%), Route: 0.316ns(63.327%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       2.826 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N25             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.353 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.037       3.390         video_ethernet/gmii_rx_clk
 CLMS_254_253/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       3.390                          
 clock uncertainty                                       0.150       3.540                          

 Removal time                                           -0.187       3.353                          

 Data required time                                                  3.353                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.353                          
 Data arrival time                                                   3.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.147                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/RS
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.389  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.390
  Launch Clock Delay      :  3.001
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N24             
 PLL_158_55/CLK_OUT3               td                    0.083       1.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       1.996         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       1.996 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.005       3.001         ntclkbufg_1      
 CLMA_254_256/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/CLK

 CLMA_254_256/Q2                   tco                   0.183       3.184 r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/Q
                                   net (fanout=94)       0.316       3.500         ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d
 CLMS_254_253/RS                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.500         Logic Levels: 0  
                                                                                   Logic: 0.183ns(36.673%), Route: 0.316ns(63.327%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       2.826 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N25             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.353 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.037       3.390         video_ethernet/gmii_rx_clk
 CLMS_254_253/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       3.390                          
 clock uncertainty                                       0.150       3.540                          

 Removal time                                           -0.187       3.353                          

 Data required time                                                  3.353                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.353                          
 Data arrival time                                                   3.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.147                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RS
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.389  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.390
  Launch Clock Delay      :  3.001
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N24             
 PLL_158_55/CLK_OUT3               td                    0.083       1.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       1.996         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       1.996 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.005       3.001         ntclkbufg_1      
 CLMA_254_256/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/CLK

 CLMA_254_256/Q2                   tco                   0.183       3.184 r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/Q
                                   net (fanout=94)       0.316       3.500         ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d
 CLMS_254_253/RS                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.500         Logic Levels: 0  
                                                                                   Logic: 0.183ns(36.673%), Route: 0.316ns(63.327%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       2.826 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N25             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.353 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     1.037       3.390         video_ethernet/gmii_rx_clk
 CLMS_254_253/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       3.390                          
 clock uncertainty                                       0.150       3.540                          

 Removal time                                           -0.187       3.353                          

 Data required time                                                  3.353                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.353                          
 Data arrival time                                                   3.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.147                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crcre/opit_0_inv_L5Q_perm/CLK
Endpoint    : video_ethernet/mac_test0/mac_top0/mac_rx0/c0/Crc[7]/opit_0_L5Q_perm/RS
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.868
  Launch Clock Delay      :  3.278
  Clock Pessimism Removal :  0.391

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       2.826 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N25             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.353 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     0.925       3.278         video_ethernet/gmii_rx_clk
 CLMA_202_200/CLK                                                          r       video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crcre/opit_0_inv_L5Q_perm/CLK

 CLMA_202_200/Q3                   tco                   0.220       3.498 f       video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crcre/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.458       3.956         video_ethernet/mac_test0/mac_top0/mac_rx0/crcre
 CLMS_190_193/RS                                                           f       video_ethernet/mac_test0/mac_top0/mac_rx0/c0/Crc[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.956         Logic Levels: 0  
                                                                                   Logic: 0.220ns(32.448%), Route: 0.458ns(67.552%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       8.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.452      10.509 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.509         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038      10.547 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.085         _N25             
 PLL_158_303/CLK_OUT0              td                   -2.027       9.058 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       9.973         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       9.973 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     0.895      10.868         video_ethernet/gmii_rx_clk
 CLMS_190_193/CLK                                                          r       video_ethernet/mac_test0/mac_top0/mac_rx0/c0/Crc[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.391      11.259                          
 clock uncertainty                                      -0.150      11.109                          

 Recovery time                                          -0.476      10.633                          

 Data required time                                                 10.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.633                          
 Data arrival time                                                   3.956                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.677                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crcre/opit_0_inv_L5Q_perm/CLK
Endpoint    : video_ethernet/mac_test0/mac_top0/mac_rx0/c0/Crc[14]/opit_0_L5Q_perm/RS
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.868
  Launch Clock Delay      :  3.278
  Clock Pessimism Removal :  0.391

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       2.826 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N25             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.353 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     0.925       3.278         video_ethernet/gmii_rx_clk
 CLMA_202_200/CLK                                                          r       video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crcre/opit_0_inv_L5Q_perm/CLK

 CLMA_202_200/Q3                   tco                   0.220       3.498 f       video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crcre/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.458       3.956         video_ethernet/mac_test0/mac_top0/mac_rx0/crcre
 CLMA_190_192/RS                                                           f       video_ethernet/mac_test0/mac_top0/mac_rx0/c0/Crc[14]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.956         Logic Levels: 0  
                                                                                   Logic: 0.220ns(32.448%), Route: 0.458ns(67.552%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       8.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.452      10.509 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.509         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038      10.547 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.085         _N25             
 PLL_158_303/CLK_OUT0              td                   -2.027       9.058 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       9.973         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       9.973 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     0.895      10.868         video_ethernet/gmii_rx_clk
 CLMA_190_192/CLK                                                          r       video_ethernet/mac_test0/mac_top0/mac_rx0/c0/Crc[14]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.391      11.259                          
 clock uncertainty                                      -0.150      11.109                          

 Recovery time                                          -0.476      10.633                          

 Data required time                                                 10.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.633                          
 Data arrival time                                                   3.956                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.677                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crcre/opit_0_inv_L5Q_perm/CLK
Endpoint    : video_ethernet/mac_test0/mac_top0/mac_rx0/c0/Crc[20]/opit_0_L5Q_perm/RS
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.868
  Launch Clock Delay      :  3.278
  Clock Pessimism Removal :  0.391

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       2.826 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N25             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.353 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     0.925       3.278         video_ethernet/gmii_rx_clk
 CLMA_202_200/CLK                                                          r       video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crcre/opit_0_inv_L5Q_perm/CLK

 CLMA_202_200/Q3                   tco                   0.220       3.498 f       video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crcre/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.458       3.956         video_ethernet/mac_test0/mac_top0/mac_rx0/crcre
 CLMS_190_193/RS                                                           f       video_ethernet/mac_test0/mac_top0/mac_rx0/c0/Crc[20]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.956         Logic Levels: 0  
                                                                                   Logic: 0.220ns(32.448%), Route: 0.458ns(67.552%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       8.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.452      10.509 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.509         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038      10.547 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.085         _N25             
 PLL_158_303/CLK_OUT0              td                   -2.027       9.058 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       9.973         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       9.973 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     0.895      10.868         video_ethernet/gmii_rx_clk
 CLMS_190_193/CLK                                                          r       video_ethernet/mac_test0/mac_top0/mac_rx0/c0/Crc[20]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.391      11.259                          
 clock uncertainty                                      -0.150      11.109                          

 Recovery time                                          -0.476      10.633                          

 Data required time                                                 10.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.633                          
 Data arrival time                                                   3.956                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.677                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/mac_test0/mac_top0/mac_tx0/mac0/crcre/opit_0_inv_L5Q_perm/CLK
Endpoint    : video_ethernet/mac_test0/mac_top0/mac_tx0/c0/Crc[9]/opit_0_L5Q_perm/RS
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.278
  Launch Clock Delay      :  2.868
  Clock Pessimism Removal :  -0.395

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.452       2.509 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.509         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       2.547 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       3.085         _N25             
 PLL_158_303/CLK_OUT0              td                   -2.027       1.058 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       1.973         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       1.973 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     0.895       2.868         video_ethernet/gmii_rx_clk
 CLMA_274_220/CLK                                                          r       video_ethernet/mac_test0/mac_top0/mac_tx0/mac0/crcre/opit_0_inv_L5Q_perm/CLK

 CLMA_274_220/Q2                   tco                   0.183       3.051 r       video_ethernet/mac_test0/mac_top0/mac_tx0/mac0/crcre/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.217       3.268         video_ethernet/mac_test0/mac_top0/mac_tx0/crcre
 CLMS_274_205/RSCO                 td                    0.085       3.353 r       video_ethernet/mac_test0/mac_top0/mac_tx0/c0/Crc[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.353         ntR427           
 CLMS_274_209/RSCI                                                         r       video_ethernet/mac_test0/mac_top0/mac_tx0/c0/Crc[9]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.353         Logic Levels: 1  
                                                                                   Logic: 0.268ns(55.258%), Route: 0.217ns(44.742%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       2.826 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N25             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.353 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     0.925       3.278         video_ethernet/gmii_rx_clk
 CLMS_274_209/CLK                                                          r       video_ethernet/mac_test0/mac_top0/mac_tx0/c0/Crc[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.395       2.883                          
 clock uncertainty                                       0.000       2.883                          

 Removal time                                            0.000       2.883                          

 Data required time                                                  2.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.883                          
 Data arrival time                                                   3.353                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.470                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/mac_test0/mac_top0/mac_tx0/mac0/crcre/opit_0_inv_L5Q_perm/CLK
Endpoint    : video_ethernet/mac_test0/mac_top0/mac_tx0/c0/Crc[17]/opit_0_L5Q_perm/RS
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.278
  Launch Clock Delay      :  2.868
  Clock Pessimism Removal :  -0.395

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.452       2.509 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.509         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       2.547 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       3.085         _N25             
 PLL_158_303/CLK_OUT0              td                   -2.027       1.058 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       1.973         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       1.973 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     0.895       2.868         video_ethernet/gmii_rx_clk
 CLMA_274_220/CLK                                                          r       video_ethernet/mac_test0/mac_top0/mac_tx0/mac0/crcre/opit_0_inv_L5Q_perm/CLK

 CLMA_274_220/Q2                   tco                   0.183       3.051 r       video_ethernet/mac_test0/mac_top0/mac_tx0/mac0/crcre/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.217       3.268         video_ethernet/mac_test0/mac_top0/mac_tx0/crcre
 CLMS_274_205/RSCO                 td                    0.085       3.353 r       video_ethernet/mac_test0/mac_top0/mac_tx0/c0/Crc[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.353         ntR427           
 CLMS_274_209/RSCI                                                         r       video_ethernet/mac_test0/mac_top0/mac_tx0/c0/Crc[17]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.353         Logic Levels: 1  
                                                                                   Logic: 0.268ns(55.258%), Route: 0.217ns(44.742%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       2.826 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N25             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.353 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     0.925       3.278         video_ethernet/gmii_rx_clk
 CLMS_274_209/CLK                                                          r       video_ethernet/mac_test0/mac_top0/mac_tx0/c0/Crc[17]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.395       2.883                          
 clock uncertainty                                       0.000       2.883                          

 Removal time                                            0.000       2.883                          

 Data required time                                                  2.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.883                          
 Data arrival time                                                   3.353                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.470                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/mac_test0/mac_top0/mac_tx0/mac0/crcre/opit_0_inv_L5Q_perm/CLK
Endpoint    : video_ethernet/mac_test0/mac_top0/mac_tx0/c0/Crc[18]/opit_0_L5Q_perm/RS
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.278
  Launch Clock Delay      :  2.868
  Clock Pessimism Removal :  -0.395

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.452       2.509 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.509         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       2.547 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       3.085         _N25             
 PLL_158_303/CLK_OUT0              td                   -2.027       1.058 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       1.973         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       1.973 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     0.895       2.868         video_ethernet/gmii_rx_clk
 CLMA_274_220/CLK                                                          r       video_ethernet/mac_test0/mac_top0/mac_tx0/mac0/crcre/opit_0_inv_L5Q_perm/CLK

 CLMA_274_220/Q2                   tco                   0.183       3.051 r       video_ethernet/mac_test0/mac_top0/mac_tx0/mac0/crcre/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.217       3.268         video_ethernet/mac_test0/mac_top0/mac_tx0/crcre
 CLMS_274_205/RSCO                 td                    0.085       3.353 r       video_ethernet/mac_test0/mac_top0/mac_tx0/c0/Crc[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.353         ntR427           
 CLMS_274_209/RSCI                                                         r       video_ethernet/mac_test0/mac_top0/mac_tx0/c0/Crc[18]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.353         Logic Levels: 1  
                                                                                   Logic: 0.268ns(55.258%), Route: 0.217ns(44.742%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.057       0.057         rx_clki          
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rx_clki_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       2.826 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N25             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.353 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1865)     0.925       3.278         video_ethernet/gmii_rx_clk
 CLMS_274_209/CLK                                                          r       video_ethernet/mac_test0/mac_top0/mac_tx0/c0/Crc[18]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.395       2.883                          
 clock uncertainty                                       0.000       2.883                          

 Removal time                                            0.000       2.883                          

 Data required time                                                  2.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.883                          
 Data arrival time                                                   3.353                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.470                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N23             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925       3.700         ntclkbufg_5      
 CLMA_110_89/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/opit_0/CLK

 CLMA_110_89/Q0                    tco                   0.221       3.921 f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.206       6.127         ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d
 DRM_234_272/RSTA[0]                                                       f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.127         Logic Levels: 0  
                                                                                   Logic: 0.221ns(9.106%), Route: 2.206ns(90.894%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N23             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.005      27.339         ntclkbufg_5      
 DRM_234_272/CLKA[0]                                                       r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.241      27.580                          
 clock uncertainty                                      -0.050      27.530                          

 Recovery time                                          -0.042      27.488                          

 Data required time                                                 27.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.488                          
 Data arrival time                                                   6.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.361                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N23             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925       3.700         ntclkbufg_5      
 CLMA_110_89/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/opit_0/CLK

 CLMA_110_89/Q0                    tco                   0.221       3.921 f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.780       5.701         ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d
 DRM_178_272/RSTA[0]                                                       f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.701         Logic Levels: 0  
                                                                                   Logic: 0.221ns(11.044%), Route: 1.780ns(88.956%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N23             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.005      27.339         ntclkbufg_5      
 DRM_178_272/CLKA[0]                                                       r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.241      27.580                          
 clock uncertainty                                      -0.050      27.530                          

 Recovery time                                          -0.042      27.488                          

 Data required time                                                 27.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.488                          
 Data arrival time                                                   5.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.787                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N23             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925       3.700         ntclkbufg_5      
 CLMA_110_89/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/opit_0/CLK

 CLMA_110_89/Q0                    tco                   0.221       3.921 f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.657       5.578         ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d
 DRM_54_232/RSTA[0]                                                        f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.578         Logic Levels: 0  
                                                                                   Logic: 0.221ns(11.768%), Route: 1.657ns(88.232%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N23             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.895      27.229         ntclkbufg_5      
 DRM_54_232/CLKA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.241      27.470                          
 clock uncertainty                                      -0.050      27.420                          

 Recovery time                                          -0.042      27.378                          

 Data required time                                                 27.378                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.378                          
 Data arrival time                                                   5.578                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.800                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N23             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.895       3.429         ntclkbufg_5      
 CLMA_110_89/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/opit_0/CLK

 CLMA_110_89/Q0                    tco                   0.182       3.611 r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.611       4.222         ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d
 DRM_178_88/RSTA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.222         Logic Levels: 0  
                                                                                   Logic: 0.182ns(22.951%), Route: 0.611ns(77.049%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N23             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925       3.700         ntclkbufg_5      
 DRM_178_88/CLKA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.241       3.459                          
 clock uncertainty                                       0.000       3.459                          

 Removal time                                           -0.022       3.437                          

 Data required time                                                  3.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.437                          
 Data arrival time                                                   4.222                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.785                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N23             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.895       3.429         ntclkbufg_5      
 CLMA_110_89/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/opit_0/CLK

 CLMA_110_89/Q0                    tco                   0.182       3.611 r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.630       4.241         ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d
 DRM_178_68/RSTA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.241         Logic Levels: 0  
                                                                                   Logic: 0.182ns(22.414%), Route: 0.630ns(77.586%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N23             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925       3.700         ntclkbufg_5      
 DRM_178_68/CLKA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.241       3.459                          
 clock uncertainty                                       0.000       3.459                          

 Removal time                                           -0.022       3.437                          

 Data required time                                                  3.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.437                          
 Data arrival time                                                   4.241                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.804                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N23             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.895       3.429         ntclkbufg_5      
 CLMA_110_89/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/opit_0/CLK

 CLMA_110_89/Q0                    tco                   0.182       3.611 r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.725       4.336         ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d
 DRM_54_108/RSTA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.336         Logic Levels: 0  
                                                                                   Logic: 0.182ns(20.066%), Route: 0.725ns(79.934%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N23             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pixclk_in_camera 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925       3.700         ntclkbufg_5      
 DRM_54_108/CLKA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.000       3.448                          

 Removal time                                           -0.022       3.426                          

 Data required time                                                  3.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.426                          
 Data arrival time                                                   4.336                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.910                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : m1_soc_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.193
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       2.452 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      0.925       3.377         ntclkbufg_6      
 CLMA_110_205/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/opit_0/CLK

 CLMA_110_205/Q1                   tco                   0.223       3.600 f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.969       5.569         ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d
 DRM_54_4/RSTA[0]                                                          f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.569         Logic Levels: 0  
                                                                                   Logic: 0.223ns(10.173%), Route: 1.969ns(89.827%)
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N22             
 USCM_84_112/CLK_USCM              td                    0.000    1002.279 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      0.914    1003.193         ntclkbufg_6      
 DRM_54_4/CLKA[0]                                                          r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.173    1003.366                          
 clock uncertainty                                      -0.050    1003.316                          

 Recovery time                                          -0.042    1003.274                          

 Data required time                                               1003.274                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.274                          
 Data arrival time                                                   5.569                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.705                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : m1_soc_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       2.452 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      0.925       3.377         ntclkbufg_6      
 CLMA_110_205/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/opit_0/CLK

 CLMA_110_205/Q1                   tco                   0.223       3.600 f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.675       5.275         ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d
 DRM_142_44/RSTA[0]                                                        f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.275         Logic Levels: 0  
                                                                                   Logic: 0.223ns(11.749%), Route: 1.675ns(88.251%)
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N22             
 USCM_84_112/CLK_USCM              td                    0.000    1002.279 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      0.895    1003.174         ntclkbufg_6      
 DRM_142_44/CLKA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.173    1003.347                          
 clock uncertainty                                      -0.050    1003.297                          

 Recovery time                                          -0.042    1003.255                          

 Data required time                                               1003.255                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.255                          
 Data arrival time                                                   5.275                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.980                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : m1_soc_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.284
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       2.452 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      0.925       3.377         ntclkbufg_6      
 CLMA_110_205/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/opit_0/CLK

 CLMA_110_205/Q1                   tco                   0.223       3.600 f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.781       5.381         ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d
 DRM_82_356/RSTA[0]                                                        f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.381         Logic Levels: 0  
                                                                                   Logic: 0.223ns(11.128%), Route: 1.781ns(88.872%)
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N22             
 USCM_84_112/CLK_USCM              td                    0.000    1002.279 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      1.005    1003.284         ntclkbufg_6      
 DRM_82_356/CLKA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.173    1003.457                          
 clock uncertainty                                      -0.050    1003.407                          

 Recovery time                                          -0.042    1003.365                          

 Data required time                                               1003.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.365                          
 Data arrival time                                                   5.381                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.984                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : m1_soc_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.489
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       2.279 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      0.895       3.174         ntclkbufg_6      
 CLMA_110_205/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/opit_0/CLK

 CLMA_110_205/Q1                   tco                   0.184       3.358 r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.820       4.178         ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d
 DRM_178_252/RSTA[0]                                                       r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.178         Logic Levels: 0  
                                                                                   Logic: 0.184ns(18.327%), Route: 0.820ns(81.673%)
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       2.452 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      1.037       3.489         ntclkbufg_6      
 DRM_178_252/CLKA[0]                                                       r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.173       3.316                          
 clock uncertainty                                       0.000       3.316                          

 Removal time                                           -0.022       3.294                          

 Data required time                                                  3.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.294                          
 Data arrival time                                                   4.178                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.884                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : m1_soc_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       2.279 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      0.895       3.174         ntclkbufg_6      
 CLMA_110_205/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/opit_0/CLK

 CLMA_110_205/Q1                   tco                   0.184       3.358 r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.740       4.098         ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d
 DRM_54_212/RSTA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.098         Logic Levels: 0  
                                                                                   Logic: 0.184ns(19.913%), Route: 0.740ns(80.087%)
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       2.452 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      0.925       3.377         ntclkbufg_6      
 DRM_54_212/CLKA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                           -0.022       3.171                          

 Data required time                                                  3.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.171                          
 Data arrival time                                                   4.098                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.927                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : m1_soc_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       2.279 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      0.895       3.174         ntclkbufg_6      
 CLMA_110_205/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/opit_0/CLK

 CLMA_110_205/Q1                   tco                   0.184       3.358 r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.763       4.121         ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d
 DRM_178_168/RSTA[0]                                                       r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.121         Logic Levels: 0  
                                                                                   Logic: 0.184ns(19.430%), Route: 0.763ns(80.570%)
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       2.452 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=103)      0.925       3.377         ntclkbufg_6      
 DRM_178_168/CLKA[0]                                                       r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.173       3.204                          
 clock uncertainty                                       0.000       3.204                          

 Removal time                                           -0.022       3.182                          

 Data required time                                                  3.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.182                          
 Data arrival time                                                   4.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.939                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  7.173
  Clock Pessimism Removal :  0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.646       4.674         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.942 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.942         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.942 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.248         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000       6.248 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925       7.173         ntclkbufg_4      
 CLMA_102_84/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/opit_0/CLK

 CLMA_102_84/Q0                    tco                   0.221       7.394 f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.253       9.647         ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d
 DRM_82_192/RSTA[0]                                                        f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.647         Logic Levels: 0  
                                                                                   Logic: 0.221ns(8.933%), Route: 2.253ns(91.067%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.286      27.958         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.158 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.158         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.158 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.441         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000      29.441 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.895      30.336         ntclkbufg_4      
 DRM_82_192/CLKA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.607      30.943                          
 clock uncertainty                                      -0.050      30.893                          

 Recovery time                                          -0.042      30.851                          

 Data required time                                                 30.851                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.851                          
 Data arrival time                                                   9.647                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.204                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  7.173
  Clock Pessimism Removal :  0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.646       4.674         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.942 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.942         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.942 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.248         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000       6.248 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925       7.173         ntclkbufg_4      
 CLMA_102_84/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/opit_0/CLK

 CLMA_102_84/Q0                    tco                   0.221       7.394 f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.222       9.616         ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d
 DRM_82_232/RSTA[0]                                                        f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.616         Logic Levels: 0  
                                                                                   Logic: 0.221ns(9.046%), Route: 2.222ns(90.954%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.286      27.958         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.158 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.158         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.158 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.441         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000      29.441 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.895      30.336         ntclkbufg_4      
 DRM_82_232/CLKA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.607      30.943                          
 clock uncertainty                                      -0.050      30.893                          

 Recovery time                                          -0.042      30.851                          

 Data required time                                                 30.851                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.851                          
 Data arrival time                                                   9.616                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.235                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  7.173
  Clock Pessimism Removal :  0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.646       4.674         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.942 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.942         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.942 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.248         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000       6.248 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925       7.173         ntclkbufg_4      
 CLMA_102_84/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/opit_0/CLK

 CLMA_102_84/Q0                    tco                   0.221       7.394 f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.165       9.559         ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d
 DRM_54_192/RSTA[0]                                                        f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.559         Logic Levels: 0  
                                                                                   Logic: 0.221ns(9.262%), Route: 2.165ns(90.738%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.286      27.958         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.158 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.158         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.158 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.441         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000      29.441 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.895      30.336         ntclkbufg_4      
 DRM_54_192/CLKA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.607      30.943                          
 clock uncertainty                                      -0.050      30.893                          

 Recovery time                                          -0.042      30.851                          

 Data required time                                                 30.851                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.851                          
 Data arrival time                                                   9.559                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.292                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.173
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  -0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.286       4.158         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.358 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.358         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.358 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.641         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000       5.641 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.895       6.536         ntclkbufg_4      
 CLMA_102_84/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/opit_0/CLK

 CLMA_102_84/Q0                    tco                   0.179       6.715 f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.379       7.094         ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d
 DRM_82_88/RSTA[0]                                                         f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.094         Logic Levels: 0  
                                                                                   Logic: 0.179ns(32.079%), Route: 0.379ns(67.921%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.646       4.674         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.942 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.942         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.942 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.248         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000       6.248 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925       7.173         ntclkbufg_4      
 DRM_82_88/CLKA[0]                                                         r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.618       6.555                          
 clock uncertainty                                       0.000       6.555                          

 Removal time                                            0.000       6.555                          

 Data required time                                                  6.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.555                          
 Data arrival time                                                   7.094                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.539                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.224
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  -0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.286       4.158         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.358 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.358         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.358 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.641         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000       5.641 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.895       6.536         ntclkbufg_4      
 CLMA_102_84/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/opit_0/CLK

 CLMA_102_84/Q0                    tco                   0.182       6.718 r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.454       7.172         ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d
 DRM_82_44/RSTA[0]                                                         r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.172         Logic Levels: 0  
                                                                                   Logic: 0.182ns(28.616%), Route: 0.454ns(71.384%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.646       4.674         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.942 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.942         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.942 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.248         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000       6.248 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.976       7.224         ntclkbufg_4      
 DRM_82_44/CLKA[0]                                                         r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.618       6.606                          
 clock uncertainty                                       0.000       6.606                          

 Removal time                                           -0.022       6.584                          

 Data required time                                                  6.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.584                          
 Data arrival time                                                   7.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.588                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.173
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  -0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.286       4.158         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.358 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.358         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.358 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.641         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000       5.641 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.895       6.536         ntclkbufg_4      
 CLMA_102_84/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/opit_0/CLK

 CLMA_102_84/Q0                    tco                   0.182       6.718 r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.643       7.361         ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d
 DRM_142_108/RSTA[0]                                                       r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.361         Logic Levels: 0  
                                                                                   Logic: 0.182ns(22.061%), Route: 0.643ns(77.939%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.646       4.674         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.942 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.942         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.942 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.248         pixclk_in_camera_1
 USCM_84_119/CLK_USCM              td                    0.000       6.248 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925       7.173         ntclkbufg_4      
 DRM_142_108/CLKA[0]                                                       r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.618       6.555                          
 clock uncertainty                                       0.000       6.555                          

 Removal time                                           -0.022       6.533                          

 Data required time                                                  6.533                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.533                          
 Data arrival time                                                   7.361                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.828                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.891
  Launch Clock Delay      :  3.098
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N24             
 PLL_158_55/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       2.173         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       2.173 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      0.925       3.098         ntclkbufg_1      
 CLMA_182_124/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/CLK

 CLMA_182_124/Q1                   tco                   0.223       3.321 f       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/Q
                                   net (fanout=8)        1.597       4.918         ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d
 DRM_234_168/RSTB[0]                                                       f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   4.918         Logic Levels: 0  
                                                                                   Logic: 0.223ns(12.253%), Route: 1.597ns(87.747%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        27.000      27.000 r                        
 P20                                                     0.000      27.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      27.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      27.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      27.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      28.310         _N24             
 PLL_158_55/CLK_OUT3               td                    0.083      28.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603      28.996         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000      28.996 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      0.895      29.891         ntclkbufg_1      
 DRM_234_168/CLKB[0]                                                       r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.177      30.068                          
 clock uncertainty                                      -0.150      29.918                          

 Recovery time                                          -0.031      29.887                          

 Data required time                                                 29.887                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.887                          
 Data arrival time                                                   4.918                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.969                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.001
  Launch Clock Delay      :  3.098
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N24             
 PLL_158_55/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       2.173         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       2.173 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      0.925       3.098         ntclkbufg_1      
 CLMA_182_124/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/CLK

 CLMA_182_124/Q1                   tco                   0.223       3.321 f       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/Q
                                   net (fanout=8)        1.701       5.022         ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d
 DRM_234_292/RSTB[0]                                                       f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.022         Logic Levels: 0  
                                                                                   Logic: 0.223ns(11.590%), Route: 1.701ns(88.410%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        27.000      27.000 r                        
 P20                                                     0.000      27.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      27.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      27.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      27.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      28.310         _N24             
 PLL_158_55/CLK_OUT3               td                    0.083      28.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603      28.996         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000      28.996 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.005      30.001         ntclkbufg_1      
 DRM_234_292/CLKB[0]                                                       r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.177      30.178                          
 clock uncertainty                                      -0.150      30.028                          

 Recovery time                                          -0.031      29.997                          

 Data required time                                                 29.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.997                          
 Data arrival time                                                   5.022                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.975                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.891
  Launch Clock Delay      :  3.098
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N24             
 PLL_158_55/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       2.173         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       2.173 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      0.925       3.098         ntclkbufg_1      
 CLMA_182_124/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/CLK

 CLMA_182_124/Q1                   tco                   0.223       3.321 f       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/Q
                                   net (fanout=8)        1.458       4.779         ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d
 DRM_234_192/RSTB[0]                                                       f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   4.779         Logic Levels: 0  
                                                                                   Logic: 0.223ns(13.266%), Route: 1.458ns(86.734%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        27.000      27.000 r                        
 P20                                                     0.000      27.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      27.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      27.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      27.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      28.310         _N24             
 PLL_158_55/CLK_OUT3               td                    0.083      28.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603      28.996         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000      28.996 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      0.895      29.891         ntclkbufg_1      
 DRM_234_192/CLKB[0]                                                       r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.177      30.068                          
 clock uncertainty                                      -0.150      29.918                          

 Recovery time                                          -0.031      29.887                          

 Data required time                                                 29.887                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.887                          
 Data arrival time                                                   4.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.108                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.210
  Launch Clock Delay      :  3.001
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N24             
 PLL_158_55/CLK_OUT3               td                    0.083       1.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       1.996         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       1.996 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.005       3.001         ntclkbufg_1      
 CLMA_254_256/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/CLK

 CLMA_254_256/Q2                   tco                   0.183       3.184 r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/Q
                                   net (fanout=94)       0.216       3.400         ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d
 CLMA_246_252/RSCO                 td                    0.085       3.485 r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/RSOUT
                                   net (fanout=2)        0.000       3.485         ntR12            
 CLMA_246_256/RSCI                                                         r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q/RS

 Data arrival time                                                   3.485         Logic Levels: 1  
                                                                                   Logic: 0.268ns(55.372%), Route: 0.216ns(44.628%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N24             
 PLL_158_55/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       2.173         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       2.173 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.037       3.210         ntclkbufg_1      
 CLMA_246_256/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q/CLK
 clock pessimism                                        -0.190       3.020                          
 clock uncertainty                                       0.000       3.020                          

 Removal time                                            0.000       3.020                          

 Data required time                                                  3.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.020                          
 Data arrival time                                                   3.485                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.465                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.210
  Launch Clock Delay      :  3.001
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N24             
 PLL_158_55/CLK_OUT3               td                    0.083       1.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       1.996         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       1.996 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.005       3.001         ntclkbufg_1      
 CLMA_254_256/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/CLK

 CLMA_254_256/Q2                   tco                   0.183       3.184 r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/Q
                                   net (fanout=94)       0.216       3.400         ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d
 CLMA_246_252/RSCO                 td                    0.085       3.485 r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/RSOUT
                                   net (fanout=2)        0.000       3.485         ntR12            
 CLMA_246_256/RSCI                                                         r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.485         Logic Levels: 1  
                                                                                   Logic: 0.268ns(55.372%), Route: 0.216ns(44.628%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N24             
 PLL_158_55/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       2.173         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       2.173 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.037       3.210         ntclkbufg_1      
 CLMA_246_256/CLK                                                          r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.190       3.020                          
 clock uncertainty                                       0.000       3.020                          

 Removal time                                            0.000       3.020                          

 Data required time                                                  3.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.020                          
 Data arrival time                                                   3.485                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.465                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/CLK
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.210
  Launch Clock Delay      :  3.001
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N24             
 PLL_158_55/CLK_OUT3               td                    0.083       1.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       1.996         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       1.996 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.005       3.001         ntclkbufg_1      
 CLMA_254_256/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/CLK

 CLMA_254_256/Q2                   tco                   0.183       3.184 r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/opit_0/Q
                                   net (fanout=94)       0.242       3.426         ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d
 DRM_234_252/RSTA[0]                                                       r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.426         Logic Levels: 0  
                                                                                   Logic: 0.183ns(43.059%), Route: 0.242ns(56.941%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N24             
 PLL_158_55/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       2.173         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       2.173 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.037       3.210         ntclkbufg_1      
 DRM_234_252/CLKA[0]                                                       r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.190       3.020                          
 clock uncertainty                                       0.000       3.020                          

 Removal time                                           -0.060       2.960                          

 Data required time                                                  2.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.960                          
 Data arrival time                                                   3.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.466                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : LED[2] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     0.925       6.736         ntclkbufg_0      
 CLMA_74_160/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_74_160/Q0                    tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=157)      1.796       8.753         nt_LED[2]        
 IOL_35_374/DO                     td                    0.106       8.859 f       LED_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       8.859         LED_obuf[2]/ntO  
 IOBD_32_376/PAD                   td                    7.323      16.182 f       LED_obuf[2]/opit_0/O
                                   net (fanout=1)        0.076      16.258         LED[2]           
 B3                                                                        f       LED[2] (port)    

 Data arrival time                                                  16.258         Logic Levels: 2  
                                                                                   Logic: 7.650ns(80.340%), Route: 1.872ns(19.660%)
====================================================================================================

====================================================================================================

Startpoint  : heart_beat_led/opit_0_inv_L5Q_perm/CLK
Endpoint    : LED[0] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3701)     1.037       6.848         ntclkbufg_0      
 CLMS_38_365/CLK                                                           r       heart_beat_led/opit_0_inv_L5Q_perm/CLK

 CLMS_38_365/Q0                    tco                   0.221       7.069 f       heart_beat_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.493       7.562         nt_LED[0]        
 IOL_19_374/DO                     td                    0.106       7.668 f       LED_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       7.668         LED_obuf[0]/ntO  
 IOBD_16_376/PAD                   td                    7.323      14.991 f       LED_obuf[0]/opit_0/O
                                   net (fanout=1)        0.109      15.100         LED[0]           
 B2                                                                        f       LED[0] (port)    

 Data arrival time                                                  15.100         Logic Levels: 2  
                                                                                   Logic: 7.650ns(92.705%), Route: 0.602ns(7.295%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/CLK
Endpoint    : LED[6] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N24             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.089         ntclkbufg_2      
 CLMA_226_108/CLK                                                          r       hdmi_ddr/ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/CLK

 CLMA_226_108/Q0                   tco                   0.221       3.310 f       hdmi_ddr/ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/Q
                                   net (fanout=1)        2.853       6.163         nt_LED[6]        
 IOL_47_374/DO                     td                    0.106       6.269 f       LED_obuf[6]/opit_1/O
                                   net (fanout=1)        0.000       6.269         LED_obuf[6]/ntO  
 IOBD_44_376/PAD                   td                    7.323      13.592 f       LED_obuf[6]/opit_0/O
                                   net (fanout=1)        0.039      13.631         LED[6]           
 F7                                                                        f       LED[6] (port)    

 Data arrival time                                                  13.631         Logic Levels: 2  
                                                                                   Logic: 7.650ns(72.567%), Route: 2.892ns(27.433%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[14] (port)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P3                                                      0.000       0.000 f       mem_dq[14] (port)
                                   net (fanout=1)        0.103       0.103         nt_mem_dq[14]    
 IOBS_LR_0_208/DIN                 td                    0.372       0.475 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.475         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_7_209/RX_DATA_DD              td                    0.371       0.846 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.206       1.052         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [6]
 CLMA_10_208/Y3                    td                    0.130       1.182 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_8/gateop_perm/Z
                                   net (fanout=1)        0.196       1.378         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N68976
 CLMA_10_212/A3                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.378         Logic Levels: 3  
                                                                                   Logic: 0.873ns(63.353%), Route: 0.505ns(36.647%)
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href (port)
Endpoint    : ov5640_ddr/cmos1_href_d0/opit_0/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 AB10                                                    0.000       0.000 r       cmos1_href (port)
                                   net (fanout=1)        0.063       0.063         cmos1_href       
 IOBR_TB_148_0/DIN                 td                    0.735       0.798 r       cmos1_href_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.798         cmos1_href_ibuf/ntD
 IOL_151_5/RX_DATA_DD              td                    0.066       0.864 r       cmos1_href_ibuf/opit_1/OUT
                                   net (fanout=1)        0.542       1.406         nt_cmos1_href    
 CLMA_146_68/M0                                                            r       ov5640_ddr/cmos1_href_d0/opit_0/D

 Data arrival time                                                   1.406         Logic Levels: 2  
                                                                                   Logic: 0.801ns(56.970%), Route: 0.605ns(43.030%)
====================================================================================================

====================================================================================================

Startpoint  : b_in[5] (port)
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_data_1d[2]/opit_0/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 AB16                                                    0.000       0.000 r       b_in[5] (port)   
                                   net (fanout=1)        0.077       0.077         b_in[5]          
 IOBS_TB_200_0/DIN                 td                    0.735       0.812 r       b_in_ibuf[5]/opit_0/O
                                   net (fanout=1)        0.000       0.812         b_in_ibuf[5]/ntD 
 IOL_203_5/RX_DATA_DD              td                    0.066       0.878 r       b_in_ibuf[5]/opit_1/OUT
                                   net (fanout=2)        0.604       1.482         nt_b_in[5]       
 CLMA_138_21/M0                                                            r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_data_1d[2]/opit_0/D

 Data arrival time                                                   1.482         Logic Levels: 2  
                                                                                   Logic: 0.801ns(54.049%), Route: 0.681ns(45.951%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_134_145/CLK        ddr_hdmi/box_cnt[0]/opit_0_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_134_145/CLK        ddr_hdmi/box_cnt[0]/opit_0_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_170_141/CLK        ddr_hdmi/boxs[0][16]/opit_0_inv/CLK
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.454       5.950           0.496           High Pulse Width  CLMS_122_97/CLK         ov5640_ddr/cmos1_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_122_97/CLK         ov5640_ddr/cmos1_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_122_97/CLK         ov5640_ddr/cmos1_8_16bit/pdata_i_reg[1]/opit_0_inv/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.454       5.950           0.496           High Pulse Width  CLMS_98_69/CLK          ov5640_ddr/cmos2_8_16bit/de_i_r/opit_0/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_98_69/CLK          ov5640_ddr/cmos2_8_16bit/de_i_r/opit_0/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_98_69/CLK          ov5640_ddr/cmos2_8_16bit/de_i_r1/opit_0/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_62_117/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_62_117/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_42_109/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_180/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           Low Pulse Width   DRM_234_44/CLKA[0]      hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           High Pulse Width  DRM_234_44/CLKA[0]      hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_234_44/CLKB[0]      hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.664      20.000          0.336           High Pulse Width  CLMA_154_17/CLK         ov5640_ddr/coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.664      20.000          0.336           Low Pulse Width   CLMA_154_17/CLK         ov5640_ddr/coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.664      20.000          0.336           High Pulse Width  CLMA_154_17/CLK         ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.787       4.000           1.213           Low Pulse Width   IOL_311_374/CLK_SYS     video_ethernet/util_gmii_to_rgmii_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
 2.787       4.000           1.213           High Pulse Width  IOL_311_374/CLK_SYS     video_ethernet/util_gmii_to_rgmii_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
 2.787       4.000           1.213           Low Pulse Width   IOL_311_373/CLK_SYS     video_ethernet/util_gmii_to_rgmii_m0/gtp_outbuft2/opit_1_IOL/SYSCLK
====================================================================================================

{cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.182      11.900          0.718           Low Pulse Width   DRM_178_68/CLKA[0]      ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 11.182      11.900          0.718           High Pulse Width  DRM_178_68/CLKA[0]      ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 11.182      11.900          0.718           High Pulse Width  DRM_82_4/CLKA[0]        ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
====================================================================================================

{m1_soc_top|pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.282     500.000         0.718           Low Pulse Width   DRM_82_24/CLKA[0]       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 499.282     500.000         0.718           High Pulse Width  DRM_82_24/CLKA[0]       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 499.282     500.000         0.718           High Pulse Width  DRM_142_24/CLKA[0]      ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
====================================================================================================

{cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.182      11.900          0.718           Low Pulse Width   DRM_26_24/CLKA[0]       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 11.182      11.900          0.718           High Pulse Width  DRM_26_24/CLKA[0]       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 11.182      11.900          0.718           Low Pulse Width   DRM_82_44/CLKA[0]       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 12.287      13.500          1.213           High Pulse Width  IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 12.287      13.500          1.213           Low Pulse Width   IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 12.287      13.500          1.213           High Pulse Width  IOL_327_170/CLK_SYS     b_out_obuf[4]/opit_1_OQ/SYSCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                   
+-----------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/86152/Desktop/rtl_design_V1.9.1_30hz_hsst/pnr/place_route/m1_soc_top_pnr.adf       
| Output     | C:/Users/86152/Desktop/rtl_design_V1.9.1_30hz_hsst/pnr/report_timing/m1_soc_top_rtp.adf     
|            | C:/Users/86152/Desktop/rtl_design_V1.9.1_30hz_hsst/pnr/report_timing/m1_soc_top.rtr         
|            | C:/Users/86152/Desktop/rtl_design_V1.9.1_30hz_hsst/pnr/report_timing/rtr.db                 
+-----------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,023 MB
Total CPU  time to report_timing completion : 0h:0m:20s
Process Total CPU  time to report_timing completion : 0h:0m:20s
Total real time to report_timing completion : 0h:0m:27s
