// Seed: 1792600586
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    input tri0 id_2,
    output supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    output supply0 id_6
);
  wire id_8;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    output wand id_2,
    input tri id_3,
    input wand id_4,
    input tri id_5,
    output wire id_6,
    input wor id_7,
    input tri id_8,
    output supply0 id_9
);
  assign id_2 = id_7;
  tri id_11;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_9,
      id_7,
      id_2,
      id_6
  );
  assign modCall_1.id_0 = 0;
  assign id_11 = 1;
  integer id_12;
  always_latch id_12 <= 1'h0;
endmodule
